TRACE::2020-08-10.02:33:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:33:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:33:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-10.02:33:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-08-10.02:33:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-08-10.02:33:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2020-08-10.02:33:46::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-08-10.02:33:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-10.02:33:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-10.02:33:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-10.02:33:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:33:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:33:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:33:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:33:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:33:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:33:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:33:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:33:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:33:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:33:46::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-08-10.02:33:46::SCWPlatform::Generating the sources  .
TRACE::2020-08-10.02:33:46::SCWBDomain::Generating boot domain sources.
TRACE::2020-08-10.02:33:46::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-08-10.02:33:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:33:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:33:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:33:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:33:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:33:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:33:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:33:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-10.02:33:46::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:33:46::SCWMssOS::mss does not exists at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:33:46::SCWMssOS::Creating sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:33:46::SCWMssOS::Adding the swdes entry, created swdb C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:33:46::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:33:46::SCWMssOS::Writing mss at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:33:46::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:33:46::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-08-10.02:33:46::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-08-10.02:33:46::SCWBDomain::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:34:01::SCWPlatform::Generating sources Done.
TRACE::2020-08-10.02:34:01::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:01::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:01::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:01::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:01::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:01::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-08-10.02:34:02::SCWMssOS::Could not open the swdb for C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-08-10.02:34:02::SCWMssOS::Could not open the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-08-10.02:34:02::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-10.02:34:02::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-10.02:34:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-10.02:34:02::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:02::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:02::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:02::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:02::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:02::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:02::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:02::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:02::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:02::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:02::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:02::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:02::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:02::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:02::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:02::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:02::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:02::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:02::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-10.02:34:02::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-10.02:34:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-10.02:34:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:02::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:02::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:02::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:02::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::mss does not exists at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::Creating sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::Adding the swdes entry, created swdb C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::Writing mss at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:02::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-10.02:34:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-08-10.02:34:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:02::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:03::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:03::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:03::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:03::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:03::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:03::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:03::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:03::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:03::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:03::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:03::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:03::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:03::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:03::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:03::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:03::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:03::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:03::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:03::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:03::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:03::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-10.02:34:03::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-08-10.02:34:06::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-10.02:34:06::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-10.02:34:06::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-10.02:34:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-10.02:34:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-10.02:34:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-10.02:34:06::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-10.02:34:06::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-10.02:34:06::SCWSystem::Not a boot domain 
LOG::2020-08-10.02:34:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-10.02:34:06::SCWDomain::Generating domain artifcats
TRACE::2020-08-10.02:34:06::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-10.02:34:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-10.02:34:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-10.02:34:06::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-10.02:34:06::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:06::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:06::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:06::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:06::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:07::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-08-10.02:34:07::SCWMssOS::Could not open the swdb for C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-08-10.02:34:07::SCWMssOS::Could not open the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-08-10.02:34:07::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-10.02:34:07::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-10.02:34:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-10.02:34:07::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-10.02:34:07::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-10.02:34:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-10.02:34:07::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-10.02:34:07::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-10.02:34:07::SCWMssOS::Copying to export directory.
TRACE::2020-08-10.02:34:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-10.02:34:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-08-10.02:34:07::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-08-10.02:34:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-10.02:34:07::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-10.02:34:07::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-10.02:34:07::SCWPlatform::Started preparing the platform 
TRACE::2020-08-10.02:34:07::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-10.02:34:07::SCWSystem::dir created 
TRACE::2020-08-10.02:34:07::SCWSystem::Writing the bif 
TRACE::2020-08-10.02:34:07::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-10.02:34:07::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-10.02:34:07::SCWPlatform::Completed generating the platform
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:07::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:07::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:07::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:07::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:07::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:07::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:07::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:07::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:07::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:07::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:07::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:07::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a0d59814f3414074486829e525e9f336",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-10.02:34:07::SCWPlatform::updated the xpfm file.
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:07::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:07::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:07::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:07::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:07::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:07::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a0d59814f3414074486829e525e9f336",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:08::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a0d59814f3414074486829e525e9f336",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-10.02:34:08::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-10.02:34:08::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-10.02:34:08::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-10.02:34:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-10.02:34:08::SCWDomain::Generating domain artifcats
TRACE::2020-08-10.02:34:08::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-10.02:34:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-10.02:34:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-10.02:34:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-10.02:34:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-10.02:34:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-10.02:34:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-08-10.02:34:09::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-10.02:34:09::SCWMssOS::Copying to export directory.
TRACE::2020-08-10.02:34:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-10.02:34:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-08-10.02:34:09::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-08-10.02:34:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-10.02:34:09::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-10.02:34:09::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-10.02:34:09::SCWPlatform::Started preparing the platform 
TRACE::2020-08-10.02:34:09::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-10.02:34:09::SCWSystem::dir created 
TRACE::2020-08-10.02:34:09::SCWSystem::Writing the bif 
TRACE::2020-08-10.02:34:09::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-10.02:34:09::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-10.02:34:09::SCWPlatform::Completed generating the platform
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:34:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:34:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:34:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:34:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:34:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:34:09::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a0d59814f3414074486829e525e9f336",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-10.02:34:09::SCWPlatform::updated the xpfm file.
LOG::2020-08-10.02:35:01::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-10.02:35:01::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-10.02:35:01::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-10.02:35:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-10.02:35:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-10.02:35:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-10.02:35:01::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-08-10.02:35:01::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:35:02::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:35:02::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:35:02::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:35:02::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:35:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:35:02::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:35:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:35:02::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:35:02::SCWBDomain::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:02::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-10.02:35:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-10.02:35:02::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-08-10.02:35:02::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-08-10.02:35:02::SCWBDomain::make[1]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:02::SCWBDomain::'

TRACE::2020-08-10.02:35:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-10.02:35:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-08-10.02:35:02::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-08-10.02:35:02::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:02::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-08-10.02:35:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:02::SCWBDomain::ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-08-10.02:35:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-10.02:35:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-10.02:35:02::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-10.02:35:02::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:02::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-08-10.02:35:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:02::SCWBDomain::ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-08-10.02:35:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-10.02:35:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:02::SCWBDomain::/ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-10.02:35:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:02::SCWBDomain::ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-10.02:35:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-10.02:35:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-10.02:35:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-10.02:35:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:02::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:02::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-08-10.02:35:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:02::SCWBDomain::ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-10.02:35:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-10.02:35:03::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-10.02:35:03::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-10.02:35:03::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-10.02:35:03::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-10.02:35:03::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-08-10.02:35:03::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-08-10.02:35:03::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-10.02:35:03::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-10.02:35:03::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:03::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:03::SCWBDomain::ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-08-10.02:35:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-10.02:35:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-08-10.02:35:03::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-08-10.02:35:03::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:04::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:04::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-08-10.02:35:04::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:04::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:04::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-10.02:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:04::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:04::SCWBDomain::ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-10.02:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-10.02:35:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-10.02:35:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:04::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:04::SCWBDomain::ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-10.02:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:04::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:04::SCWBDomain::ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-08-10.02:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:04::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:04::SCWBDomain::ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-08-10.02:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:04::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:04::SCWBDomain::ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-10.02:35:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-10.02:35:04::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-10.02:35:04::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:04::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:04::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-08-10.02:35:04::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-08-10.02:35:05::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:05::SCWBDomain::ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-08-10.02:35:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-10.02:35:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-10.02:35:05::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-10.02:35:05::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:05::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:05::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-08-10.02:35:05::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-08-10.02:35:05::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:05::SCWBDomain::ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-08-10.02:35:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-10.02:35:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-08-10.02:35:05::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-08-10.02:35:05::SCWBDomain::es -g -Wall -Wextra"

TRACE::2020-08-10.02:35:05::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:05::SCWBDomain::/ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-10.02:35:05::SCWBDomain::"Compiling csi"

TRACE::2020-08-10.02:35:06::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:06::SCWBDomain::/ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-10.02:35:06::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:06::SCWBDomain::ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-10.02:35:06::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:06::SCWBDomain::ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-10.02:35:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-10.02:35:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-10.02:35:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-10.02:35:06::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:06::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:06::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-08-10.02:35:06::SCWBDomain::"Compiling ddrps"

TRACE::2020-08-10.02:35:06::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:06::SCWBDomain::ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-08-10.02:35:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-10.02:35:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:06::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:06::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-08-10.02:35:06::SCWBDomain::"Compiling devcfg"

TRACE::2020-08-10.02:35:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:07::SCWBDomain::ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-08-10.02:35:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-10.02:35:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-10.02:35:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-10.02:35:07::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:07::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:07::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-08-10.02:35:07::SCWBDomain::"Compiling dmaps"

TRACE::2020-08-10.02:35:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:09::SCWBDomain::ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-08-10.02:35:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-10.02:35:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-10.02:35:09::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-10.02:35:09::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:09::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:09::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-08-10.02:35:09::SCWBDomain::"Compiling emacps"

TRACE::2020-08-10.02:35:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:11::SCWBDomain::ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-08-10.02:35:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-10.02:35:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:11::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:11::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-08-10.02:35:11::SCWBDomain::"Compiling gpiops"

TRACE::2020-08-10.02:35:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:12::SCWBDomain::ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-08-10.02:35:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-10.02:35:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:12::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:12::SCWBDomain::/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-08-10.02:35:12::SCWBDomain::"Compiling iicps"

TRACE::2020-08-10.02:35:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:15::SCWBDomain::ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-08-10.02:35:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-10.02:35:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:15::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:15::SCWBDomain::/ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-10.02:35:15::SCWBDomain::"Compiling mipicsiss"

TRACE::2020-08-10.02:35:16::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:16::SCWBDomain::/ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-10.02:35:16::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:16::SCWBDomain::ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-10.02:35:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:16::SCWBDomain::ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-10.02:35:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-10.02:35:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:16::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-08-10.02:35:16::SCWBDomain::"Compiling qspips"

TRACE::2020-08-10.02:35:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:18::SCWBDomain::ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-08-10.02:35:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-10.02:35:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:18::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-08-10.02:35:18::SCWBDomain::"Compiling scugic"

TRACE::2020-08-10.02:35:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:19::SCWBDomain::ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-08-10.02:35:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-10.02:35:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-10.02:35:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-10.02:35:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:19::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:19::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-08-10.02:35:19::SCWBDomain::"Compiling scutimer"

TRACE::2020-08-10.02:35:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:20::SCWBDomain::ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-08-10.02:35:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-10.02:35:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:20::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:20::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-08-10.02:35:20::SCWBDomain::"Compiling scuwdt"

TRACE::2020-08-10.02:35:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:21::SCWBDomain::ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-08-10.02:35:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-10.02:35:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-10.02:35:21::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-10.02:35:21::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-08-10.02:35:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:21::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-08-10.02:35:21::SCWBDomain::"Compiling sdps"

TRACE::2020-08-10.02:35:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:23::SCWBDomain::ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-08-10.02:35:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-10.02:35:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-10.02:35:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-10.02:35:23::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:23::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:23::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-08-10.02:35:23::SCWBDomain::"Compiling standalone"

TRACE::2020-08-10.02:35:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:29::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-08-10.02:35:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-10.02:35:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:29::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:30::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-08-10.02:35:30::SCWBDomain::"Compiling uartps"

TRACE::2020-08-10.02:35:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:31::SCWBDomain::ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-08-10.02:35:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-10.02:35:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-10.02:35:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-10.02:35:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:31::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:31::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-08-10.02:35:31::SCWBDomain::"Compiling usbps"

TRACE::2020-08-10.02:35:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:33::SCWBDomain::ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-08-10.02:35:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-10.02:35:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:33::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:33::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-08-10.02:35:33::SCWBDomain::"Compiling xadcps"

TRACE::2020-08-10.02:35:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:35::SCWBDomain::ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-08-10.02:35:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-08-10.02:35:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:35::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:35::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-08-10.02:35:35::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-08-10.02:35:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:37::SCWBDomain::ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-08-10.02:35:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-08-10.02:35:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:37::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-10.02:35:37::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-08-10.02:35:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-10.02:35:37::SCWBDomain::ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-08-10.02:35:37::SCWBDomain::'Finished building libraries'

TRACE::2020-08-10.02:35:37::SCWBDomain::make[1]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'
TRACE::2020-08-10.02:35:37::SCWBDomain::

TRACE::2020-08-10.02:35:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-08-10.02:35:37::SCWBDomain::include -I.

TRACE::2020-08-10.02:35:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-08-10.02:35:37::SCWBDomain::9_0/include -I.

TRACE::2020-08-10.02:35:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-10.02:35:37::SCWBDomain::0/include -I.

TRACE::2020-08-10.02:35:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-08-10.02:35:38::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-08-10.02:35:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-10.02:35:38::SCWBDomain::0/include -I.

TRACE::2020-08-10.02:35:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-08-10.02:35:38::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-08-10.02:35:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-08-10.02:35:38::SCWBDomain::9_0/include -I.

TRACE::2020-08-10.02:35:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-10.02:35:38::SCWBDomain::0/include -I.

TRACE::2020-08-10.02:35:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-08-10.02:35:38::SCWBDomain::9_0/include -I.

TRACE::2020-08-10.02:35:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-08-10.02:35:38::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-08-10.02:35:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-08-10.02:35:39::SCWBDomain::9_0/include -I.

TRACE::2020-08-10.02:35:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-08-10.02:35:39::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-08-10.02:35:39::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-08-10.02:35:39::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-08-10.02:35:39::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-08-10.02:35:39::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2020-08-10.02:35:39::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-08-10.02:35:39::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-10.02:35:39::SCWSystem::Not a boot domain 
LOG::2020-08-10.02:35:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-10.02:35:39::SCWDomain::Generating domain artifcats
TRACE::2020-08-10.02:35:39::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-10.02:35:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-10.02:35:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-10.02:35:39::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-10.02:35:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:35:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:35:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:35:39::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:35:39::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:35:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:35:39::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:35:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:35:39::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:35:39::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-10.02:35:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:35:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-10.02:35:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-10.02:35:39::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-08-10.02:35:39::SCWMssOS::doing bsp build ... 
TRACE::2020-08-10.02:35:39::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-08-10.02:35:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-10.02:35:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-08-10.02:35:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-08-10.02:35:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-10.02:35:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-10.02:35:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-10.02:35:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-10.02:35:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-10.02:35:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-10.02:35:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-10.02:35:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-10.02:35:40::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-10.02:35:40::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-10.02:35:40::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-10.02:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-10.02:35:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-08-10.02:35:41::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-08-10.02:35:41::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-10.02:35:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-10.02:35:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-10.02:35:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-10.02:35:41::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-10.02:35:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-08-10.02:35:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-08-10.02:35:41::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-10.02:35:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-10.02:35:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-10.02:35:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-10.02:35:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-10.02:35:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-10.02:35:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-10.02:35:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-10.02:35:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:41::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-08-10.02:35:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-10.02:35:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-10.02:35:42::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-10.02:35:42::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:42::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-08-10.02:35:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-10.02:35:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-08-10.02:35:42::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-08-10.02:35:42::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-08-10.02:35:42::SCWMssOS::"Compiling csi"

TRACE::2020-08-10.02:35:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-10.02:35:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-10.02:35:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-10.02:35:43::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:43::SCWMssOS::"Compiling ddrps"

TRACE::2020-08-10.02:35:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-10.02:35:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:43::SCWMssOS::"Compiling devcfg"

TRACE::2020-08-10.02:35:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-10.02:35:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-10.02:35:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-10.02:35:44::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:44::SCWMssOS::"Compiling dmaps"

TRACE::2020-08-10.02:35:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-10.02:35:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-10.02:35:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-10.02:35:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:46::SCWMssOS::"Compiling emacps"

TRACE::2020-08-10.02:35:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-10.02:35:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:48::SCWMssOS::"Compiling gpiops"

TRACE::2020-08-10.02:35:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-10.02:35:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:49::SCWMssOS::"Compiling iicps"

TRACE::2020-08-10.02:35:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-10.02:35:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-10.02:35:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-10.02:35:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:52::SCWMssOS::"Compiling mipicsiss"

TRACE::2020-08-10.02:35:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-10.02:35:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:52::SCWMssOS::"Compiling qspips"

TRACE::2020-08-10.02:35:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-10.02:35:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:54::SCWMssOS::"Compiling scugic"

TRACE::2020-08-10.02:35:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-10.02:35:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-10.02:35:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-10.02:35:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:55::SCWMssOS::"Compiling scutimer"

TRACE::2020-08-10.02:35:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-10.02:35:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:35:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:35:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-10.02:35:56::SCWMssOS::"Compiling scuwdt"

TRACE::2020-08-10.02:35:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-10.02:35:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-10.02:35:57::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-10.02:35:57::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-08-10.02:35:57::SCWMssOS::"Compiling sdps"

TRACE::2020-08-10.02:35:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-10.02:35:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-10.02:35:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-10.02:35:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-10.02:35:59::SCWMssOS::"Compiling standalone"

TRACE::2020-08-10.02:36:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-10.02:36:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:36:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:36:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-10.02:36:05::SCWMssOS::"Compiling uartps"

TRACE::2020-08-10.02:36:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-10.02:36:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-10.02:36:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-10.02:36:07::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-10.02:36:07::SCWMssOS::"Compiling usbps"

TRACE::2020-08-10.02:36:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-10.02:36:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-10.02:36:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-10.02:36:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-10.02:36:09::SCWMssOS::"Compiling xadcps"

TRACE::2020-08-10.02:36:10::SCWMssOS::'Finished building libraries'

TRACE::2020-08-10.02:36:10::SCWMssOS::Copying to export directory.
TRACE::2020-08-10.02:36:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-10.02:36:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-10.02:36:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-10.02:36:10::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-10.02:36:10::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-10.02:36:10::SCWPlatform::Started preparing the platform 
TRACE::2020-08-10.02:36:10::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-10.02:36:10::SCWSystem::dir created 
TRACE::2020-08-10.02:36:10::SCWSystem::Writing the bif 
TRACE::2020-08-10.02:36:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-10.02:36:11::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-10.02:36:11::SCWPlatform::Completed generating the platform
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:36:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:36:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:36:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:36:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:36:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:36:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:36:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:36:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:36:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:36:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:36:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:36:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:36:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:36:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:36:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:36:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:36:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:36:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a0d59814f3414074486829e525e9f336",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-10.02:36:11::SCWPlatform::updated the xpfm file.
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-10.02:36:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-10.02:36:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-10.02:36:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-10.02:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-10.02:36:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-10.02:36:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-10.02:36:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:00::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:00::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:00::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-12.22:54:09::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-12.22:54:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-12.22:54:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-12.22:54:09::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-12.22:54:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-12.22:54:09::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-12.22:54:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-12.22:54:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-12.22:54:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-12.22:54:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-12.22:54:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWReader::No isolation master present  
TRACE::2020-08-12.22:54:09::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-12.22:54:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-12.22:54:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-12.22:54:09::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-12.22:54:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-12.22:54:09::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-12.22:54:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-12.22:54:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:09::SCWReader::No isolation master present  
LOG::2020-08-12.22:54:09::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-12.22:54:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-12.22:54:09::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-12.22:54:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-12.22:54:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-12.22:54:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-12.22:54:09::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-08-12.22:54:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:10::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:10::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:10::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-12.22:54:10::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:10::SCWBDomain::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-12.22:54:10::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-12.22:54:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-12.22:54:10::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-08-12.22:54:10::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-08-12.22:54:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-12.22:54:10::SCWSystem::Not a boot domain 
LOG::2020-08-12.22:54:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-12.22:54:10::SCWDomain::Generating domain artifcats
TRACE::2020-08-12.22:54:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-12.22:54:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-12.22:54:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-12.22:54:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-12.22:54:10::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:10::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:10::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:10::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:10::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:10::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-12.22:54:10::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:10::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-12.22:54:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-12.22:54:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-12.22:54:10::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-08-12.22:54:10::SCWMssOS::doing bsp build ... 
TRACE::2020-08-12.22:54:10::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-08-12.22:54:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-12.22:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-08-12.22:54:10::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-08-12.22:54:10::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-12.22:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-12.22:54:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-12.22:54:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-12.22:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-12.22:54:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-12.22:54:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-12.22:54:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-12.22:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-12.22:54:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-12.22:54:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-12.22:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-12.22:54:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-12.22:54:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-12.22:54:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-12.22:54:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-12.22:54:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-12.22:54:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-12.22:54:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-12.22:54:11::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-12.22:54:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-12.22:54:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-12.22:54:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-12.22:54:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-12.22:54:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-12.22:54:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-12.22:54:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-12.22:54:11::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-12.22:54:11::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-12.22:54:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-12.22:54:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-12.22:54:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-12.22:54:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-12.22:54:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-12.22:54:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-12.22:54:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-08-12.22:54:11::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-08-12.22:54:11::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-12.22:54:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-12.22:54:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-12.22:54:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-12.22:54:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-12.22:54:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-12.22:54:12::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-12.22:54:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-08-12.22:54:12::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-08-12.22:54:12::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-12.22:54:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-12.22:54:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-12.22:54:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-12.22:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-12.22:54:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-12.22:54:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-12.22:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-12.22:54:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-12.22:54:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-12.22:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-12.22:54:13::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-12.22:54:13::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:13::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-08-12.22:54:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-12.22:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-12.22:54:13::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-12.22:54:13::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:13::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-08-12.22:54:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-12.22:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-08-12.22:54:13::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-08-12.22:54:13::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-08-12.22:54:13::SCWMssOS::"Compiling csi"

TRACE::2020-08-12.22:54:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-12.22:54:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-12.22:54:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-12.22:54:15::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:15::SCWMssOS::"Compiling ddrps"

TRACE::2020-08-12.22:54:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-12.22:54:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-12.22:54:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-12.22:54:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-12.22:54:15::SCWMssOS::"Compiling devcfg"

TRACE::2020-08-12.22:54:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-12.22:54:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-12.22:54:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-12.22:54:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:16::SCWMssOS::"Compiling dmaps"

TRACE::2020-08-12.22:54:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-12.22:54:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-12.22:54:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-12.22:54:18::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:18::SCWMssOS::"Compiling emacps"

TRACE::2020-08-12.22:54:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-12.22:54:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-12.22:54:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-12.22:54:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-12.22:54:20::SCWMssOS::"Compiling gpiops"

TRACE::2020-08-12.22:54:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-12.22:54:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-12.22:54:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-12.22:54:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-12.22:54:22::SCWMssOS::"Compiling iicps"

TRACE::2020-08-12.22:54:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-12.22:54:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-12.22:54:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-12.22:54:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:24::SCWMssOS::"Compiling mipicsiss"

TRACE::2020-08-12.22:54:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-12.22:54:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-12.22:54:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-12.22:54:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-12.22:54:25::SCWMssOS::"Compiling qspips"

TRACE::2020-08-12.22:54:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-12.22:54:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-12.22:54:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-12.22:54:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-12.22:54:26::SCWMssOS::"Compiling scugic"

TRACE::2020-08-12.22:54:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-12.22:54:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-12.22:54:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-12.22:54:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:28::SCWMssOS::"Compiling scutimer"

TRACE::2020-08-12.22:54:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-12.22:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-12.22:54:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-12.22:54:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-12.22:54:29::SCWMssOS::"Compiling scuwdt"

TRACE::2020-08-12.22:54:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-12.22:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-12.22:54:30::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-12.22:54:30::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-08-12.22:54:30::SCWMssOS::"Compiling sdps"

TRACE::2020-08-12.22:54:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-12.22:54:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-12.22:54:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-12.22:54:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:32::SCWMssOS::"Compiling standalone"

TRACE::2020-08-12.22:54:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-12.22:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-12.22:54:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-12.22:54:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-12.22:54:39::SCWMssOS::"Compiling uartps"

TRACE::2020-08-12.22:54:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-12.22:54:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-12.22:54:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-12.22:54:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-12.22:54:40::SCWMssOS::"Compiling usbps"

TRACE::2020-08-12.22:54:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-12.22:54:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-12.22:54:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-12.22:54:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-12.22:54:42::SCWMssOS::"Compiling xadcps"

TRACE::2020-08-12.22:54:44::SCWMssOS::'Finished building libraries'

TRACE::2020-08-12.22:54:44::SCWMssOS::Copying to export directory.
TRACE::2020-08-12.22:54:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-12.22:54:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-12.22:54:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-12.22:54:44::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-12.22:54:44::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-12.22:54:44::SCWPlatform::Started preparing the platform 
TRACE::2020-08-12.22:54:44::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-12.22:54:44::SCWSystem::dir created 
TRACE::2020-08-12.22:54:44::SCWSystem::Writing the bif 
TRACE::2020-08-12.22:54:44::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-12.22:54:44::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-12.22:54:44::SCWPlatform::Completed generating the platform
TRACE::2020-08-12.22:54:44::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:44::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:44::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-12.22:54:44::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-12.22:54:44::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:44::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:44::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-12.22:54:44::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:44::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a0d59814f3414074486829e525e9f336",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-12.22:54:44::SCWPlatform::updated the xpfm file.
TRACE::2020-08-12.22:54:44::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-12.22:54:44::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-12.22:54:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-12.22:54:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-12.22:54:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-12.22:54:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-12.22:54:44::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-12.22:54:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-12.22:54:44::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-14.19:10:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-14.19:10:25::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-14.19:10:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-14.19:10:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-14.19:10:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:25::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:25::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-14.19:10:25::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-14.19:10:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-14.19:10:25::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:25::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:25::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:25::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:25::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-14.19:10:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-14.19:10:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:25::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:25::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWReader::No isolation master present  
TRACE::2020-08-14.19:10:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-14.19:10:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-14.19:10:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:25::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:25::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:25::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-14.19:10:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-14.19:10:26::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-14.19:10:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-14.19:10:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:26::SCWReader::No isolation master present  
TRACE::2020-08-14.19:10:30::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:30::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:30::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-14.19:10:30::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:36::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:36::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:36::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-14.19:10:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-14.19:10:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-14.19:10:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-14.19:10:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:36::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:36::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-14.19:10:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-14.19:10:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:36::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-14.19:10:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-14.19:10:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-14.19:10:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-08-14.19:10:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-08-14.19:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-08-14.19:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-08-14.19:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-08-14.19:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:10:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-08-14.19:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-08-14.19:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:42::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a0d59814f3414074486829e525e9f336",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-14.19:10:51::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-14.19:10:51::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-14.19:10:51::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-14.19:10:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-14.19:10:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-14.19:10:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-14.19:10:51::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-14.19:10:51::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-14.19:10:51::SCWSystem::Not a boot domain 
LOG::2020-08-14.19:10:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-14.19:10:51::SCWDomain::Generating domain artifcats
TRACE::2020-08-14.19:10:51::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-14.19:10:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-14.19:10:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-14.19:10:51::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-14.19:10:51::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:51::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:51::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:51::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:10:51::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:10:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:10:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-08-14.19:10:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-08-14.19:10:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:10:51::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:10:51::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:51::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-14.19:10:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:10:51::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2020-08-14.19:10:58::SCWMssOS::doing bsp build ... 
TRACE::2020-08-14.19:10:58::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-08-14.19:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-14.19:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-08-14.19:10:58::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-08-14.19:10:58::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-14.19:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-14.19:10:58::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-14.19:10:58::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-14.19:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-14.19:10:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-14.19:10:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-14.19:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-14.19:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-14.19:10:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-14.19:10:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-14.19:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-14.19:10:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-14.19:10:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-14.19:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-14.19:10:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-14.19:10:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-14.19:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-14.19:10:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-14.19:10:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-14.19:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-14.19:10:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-14.19:10:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-08-14.19:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-14.19:10:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-14.19:10:58::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-14.19:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-14.19:10:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-14.19:10:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-14.19:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-14.19:10:59::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-14.19:10:59::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-14.19:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-14.19:10:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-14.19:10:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-14.19:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-14.19:10:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-14.19:10:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-14.19:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-08-14.19:10:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-08-14.19:10:59::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-14.19:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-14.19:10:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-14.19:10:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-14.19:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-14.19:10:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-14.19:10:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-14.19:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-08-14.19:10:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-08-14.19:10:59::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-14.19:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-14.19:10:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-14.19:10:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-14.19:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-14.19:11:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-14.19:11:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-14.19:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-14.19:11:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-14.19:11:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-14.19:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-14.19:11:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-14.19:11:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:00::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-08-14.19:11:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-14.19:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-14.19:11:00::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-14.19:11:00::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:00::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-08-14.19:11:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-14.19:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-08-14.19:11:00::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-08-14.19:11:00::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-08-14.19:11:00::SCWMssOS::"Compiling csi"

TRACE::2020-08-14.19:11:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-14.19:11:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-14.19:11:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-14.19:11:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:01::SCWMssOS::"Compiling ddrps"

TRACE::2020-08-14.19:11:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-14.19:11:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-14.19:11:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-14.19:11:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-14.19:11:02::SCWMssOS::"Compiling devcfg"

TRACE::2020-08-14.19:11:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-14.19:11:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-14.19:11:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-14.19:11:03::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:03::SCWMssOS::"Compiling dmaps"

TRACE::2020-08-14.19:11:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-14.19:11:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-14.19:11:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-14.19:11:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:04::SCWMssOS::"Compiling emacps"

TRACE::2020-08-14.19:11:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-14.19:11:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-14.19:11:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-14.19:11:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-14.19:11:06::SCWMssOS::"Compiling gpiops"

TRACE::2020-08-14.19:11:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-08-14.19:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-14.19:11:08::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-14.19:11:08::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-08-14.19:11:08::SCWMssOS::"Compiling gpio"

TRACE::2020-08-14.19:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-14.19:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-14.19:11:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-14.19:11:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-14.19:11:09::SCWMssOS::"Compiling iicps"

TRACE::2020-08-14.19:11:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-14.19:11:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-14.19:11:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-14.19:11:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:11::SCWMssOS::"Compiling mipicsiss"

TRACE::2020-08-14.19:11:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-14.19:11:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-14.19:11:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-14.19:11:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-14.19:11:12::SCWMssOS::"Compiling qspips"

TRACE::2020-08-14.19:11:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-14.19:11:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-14.19:11:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-14.19:11:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-14.19:11:14::SCWMssOS::"Compiling scugic"

TRACE::2020-08-14.19:11:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-14.19:11:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-14.19:11:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-14.19:11:15::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:15::SCWMssOS::"Compiling scutimer"

TRACE::2020-08-14.19:11:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-14.19:11:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-14.19:11:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-14.19:11:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-14.19:11:16::SCWMssOS::"Compiling scuwdt"

TRACE::2020-08-14.19:11:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-14.19:11:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-14.19:11:17::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-14.19:11:17::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-08-14.19:11:17::SCWMssOS::"Compiling sdps"

TRACE::2020-08-14.19:11:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-14.19:11:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-14.19:11:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-14.19:11:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:19::SCWMssOS::"Compiling standalone"

TRACE::2020-08-14.19:11:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-14.19:11:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-14.19:11:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-14.19:11:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-14.19:11:25::SCWMssOS::"Compiling uartps"

TRACE::2020-08-14.19:11:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-14.19:11:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-14.19:11:27::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-14.19:11:27::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-14.19:11:27::SCWMssOS::"Compiling usbps"

TRACE::2020-08-14.19:11:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-14.19:11:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-14.19:11:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-14.19:11:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-14.19:11:29::SCWMssOS::"Compiling xadcps"

TRACE::2020-08-14.19:11:31::SCWMssOS::'Finished building libraries'

TRACE::2020-08-14.19:11:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-14.19:11:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-14.19:11:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-14.19:11:31::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-14.19:11:31::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-14.19:11:31::SCWPlatform::Started preparing the platform 
TRACE::2020-08-14.19:11:31::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-14.19:11:31::SCWSystem::dir created 
TRACE::2020-08-14.19:11:31::SCWSystem::Writing the bif 
TRACE::2020-08-14.19:11:31::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-14.19:11:31::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-14.19:11:31::SCWPlatform::Completed generating the platform
KEYINFO::2020-08-14.19:11:31::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-08-14.19:11:31::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-08-14.19:11:31::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-14.19:11:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-14.19:11:31::SCWMssOS::Writing the mss file completed C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:11:31::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:11:31::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:11:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-08-14.19:11:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-08-14.19:11:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:11:31::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:11:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:11:31::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.19:11:31::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:11:31::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:11:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-08-14.19:11:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-08-14.19:11:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:11:31::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:11:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:11:31::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:11:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-14.19:11:31::SCWPlatform::updated the xpfm file.
TRACE::2020-08-14.19:11:31::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.19:11:31::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.19:11:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.19:11:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-08-14.19:11:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-08-14.19:11:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.19:11:31::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.19:11:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.19:11:31::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:09::SCWPlatform::Clearing the existing platform
TRACE::2020-08-14.20:28:09::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-14.20:28:09::SCWBDomain::clearing the fsbl build
TRACE::2020-08-14.20:28:09::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:09::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:09::SCWSystem::Clearing the domains completed.
TRACE::2020-08-14.20:28:09::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-14.20:28:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:09::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:09::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-14.20:28:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-14.20:28:15::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-14.20:28:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-14.20:28:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-14.20:28:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:15::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-14.20:28:15::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-14.20:28:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-14.20:28:15::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:15::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:28:15::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:15::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:28:15::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-14.20:28:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-14.20:28:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:15::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:28:15::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWReader::No isolation master present  
TRACE::2020-08-14.20:28:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-14.20:28:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-14.20:28:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:15::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:28:15::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-14.20:28:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-14.20:28:15::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-14.20:28:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:15::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:28:15::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:15::SCWReader::No isolation master present  
TRACE::2020-08-14.20:28:20::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:20::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:20::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-14.20:28:20::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:26::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:28:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-14.20:28:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-14.20:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-08-14.20:28:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-14.20:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:26::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:28:26::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-14.20:28:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-14.20:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:26::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-14.20:28:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-14.20:28:26::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-14.20:28:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-08-14.20:28:32::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:32::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-14.20:28:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-14.20:28:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:32::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:28:32::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:32::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:32::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-14.20:28:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-14.20:28:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:32::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:28:32::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:28:32::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:28:32::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:28:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:28:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-14.20:28:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-14.20:28:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:28:32::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:28:32::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:28:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-14.20:47:18::SCWPlatform::Clearing the existing platform
TRACE::2020-08-14.20:47:18::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-14.20:47:18::SCWBDomain::clearing the fsbl build
TRACE::2020-08-14.20:47:18::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:18::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:18::SCWSystem::Clearing the domains completed.
TRACE::2020-08-14.20:47:18::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-14.20:47:18::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:18::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:18::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:18::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:18::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:18::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:18::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:18::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:18::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:18::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-14.20:47:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-14.20:47:24::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-14.20:47:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-14.20:47:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-14.20:47:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:24::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-14.20:47:24::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-14.20:47:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-14.20:47:24::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:24::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:24::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:24::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:24::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-14.20:47:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-14.20:47:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:24::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:24::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWReader::No isolation master present  
TRACE::2020-08-14.20:47:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-14.20:47:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-14.20:47:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:24::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:24::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-14.20:47:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-14.20:47:24::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-14.20:47:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-14.20:47:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:25::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:25::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:25::SCWReader::No isolation master present  
TRACE::2020-08-14.20:47:26::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:26::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:26::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-14.20:47:26::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:32::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-14.20:47:32::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:32::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:32::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:32::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:32::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:32::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:32::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-14.20:47:32::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:32::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-14.20:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-14.20:47:32::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:32::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:32::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:32::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-08-14.20:47:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-14.20:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:32::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:32::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:32::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-14.20:47:32::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:32::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-14.20:47:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:32::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-14.20:47:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-14.20:47:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-14.20:47:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2020-08-14.20:47:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:39::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-08-14.20:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-08-14.20:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:39::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:39::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:39::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-08-14.20:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-08-14.20:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:39::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:39::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:39::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-08-14.20:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-08-14.20:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:39::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:39::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-14.20:47:45::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-14.20:47:45::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-14.20:47:45::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-14.20:47:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-14.20:47:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-14.20:47:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-14.20:47:45::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-14.20:47:45::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-14.20:47:45::SCWSystem::Not a boot domain 
LOG::2020-08-14.20:47:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-14.20:47:45::SCWDomain::Generating domain artifcats
TRACE::2020-08-14.20:47:45::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-14.20:47:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-14.20:47:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-14.20:47:45::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-14.20:47:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-08-14.20:47:45::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-08-14.20:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:45::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:45::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:45::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-14.20:47:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-14.20:47:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-14.20:47:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-14.20:47:45::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-14.20:47:45::SCWMssOS::Copying to export directory.
TRACE::2020-08-14.20:47:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-14.20:47:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-14.20:47:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-14.20:47:45::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-14.20:47:45::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-14.20:47:45::SCWPlatform::Started preparing the platform 
TRACE::2020-08-14.20:47:45::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-14.20:47:45::SCWSystem::dir created 
TRACE::2020-08-14.20:47:45::SCWSystem::Writing the bif 
TRACE::2020-08-14.20:47:45::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-14.20:47:45::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-14.20:47:45::SCWPlatform::Completed generating the platform
TRACE::2020-08-14.20:47:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-08-14.20:47:45::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-08-14.20:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:45::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:45::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-14.20:47:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-08-14.20:47:46::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-08-14.20:47:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-14.20:47:46::SCWPlatform::updated the xpfm file.
TRACE::2020-08-14.20:47:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-14.20:47:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-14.20:47:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-14.20:47:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-08-14.20:47:46::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-08-14.20:47:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-14.20:47:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-14.20:47:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-14.20:47:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:26:59::SCWPlatform::Clearing the existing platform
TRACE::2020-08-16.02:26:59::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-16.02:26:59::SCWBDomain::clearing the fsbl build
TRACE::2020-08-16.02:26:59::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:26:59::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:26:59::SCWSystem::Clearing the domains completed.
TRACE::2020-08-16.02:26:59::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-16.02:26:59::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:26:59::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:26:59::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:26:59::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:26:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:26:59::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:26:59::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:26:59::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:26:59::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:26:59::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:26:59::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:26:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:26:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-16.02:27:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2020-08-16.02:27:05::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-16.02:27:05::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-16.02:27:05::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-16.02:27:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-16.02:27:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-16.02:27:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:05::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-16.02:27:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-16.02:27:05::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:05::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:05::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:05::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-16.02:27:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-16.02:27:05::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:05::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-16.02:27:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:06::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:06::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-16.02:27:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-16.02:27:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-16.02:27:06::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:06::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:06::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:06::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWReader::No isolation master present  
TRACE::2020-08-16.02:27:06::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-16.02:27:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-16.02:27:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-16.02:27:06::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:06::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:06::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:06::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:06::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:06::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-16.02:27:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-16.02:27:06::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-16.02:27:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-16.02:27:06::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:06::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:06::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:06::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:06::SCWReader::No isolation master present  
TRACE::2020-08-16.02:27:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:08::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-16.02:27:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:13::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-16.02:27:13::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:13::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:13::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:13::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:13::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:13::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:13::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:13::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:13::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-16.02:27:13::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:13::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-16.02:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-16.02:27:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:14::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-08-16.02:27:14::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-16.02:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:14::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:14::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-16.02:27:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:14::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-16.02:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:14::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-16.02:27:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-16.02:27:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-16.02:27:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2020-08-16.02:27:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-08-16.02:27:19::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-08-16.02:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:19::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:19::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-08-16.02:27:19::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-08-16.02:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:19::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:19::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:20::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:20::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-08-16.02:27:20::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-08-16.02:27:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:20::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:20::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-16.02:27:28::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-16.02:27:28::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-16.02:27:28::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-16.02:27:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-16.02:27:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-16.02:27:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-16.02:27:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-16.02:27:28::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-16.02:27:28::SCWSystem::Not a boot domain 
LOG::2020-08-16.02:27:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-16.02:27:28::SCWDomain::Generating domain artifcats
TRACE::2020-08-16.02:27:28::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-16.02:27:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-16.02:27:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-16.02:27:28::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-16.02:27:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-08-16.02:27:28::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-08-16.02:27:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:28::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:28::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:28::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-16.02:27:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-16.02:27:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-16.02:27:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-16.02:27:28::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-16.02:27:28::SCWMssOS::Copying to export directory.
TRACE::2020-08-16.02:27:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-16.02:27:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-16.02:27:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-16.02:27:28::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-16.02:27:28::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-16.02:27:28::SCWPlatform::Started preparing the platform 
TRACE::2020-08-16.02:27:28::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-16.02:27:28::SCWSystem::dir created 
TRACE::2020-08-16.02:27:28::SCWSystem::Writing the bif 
TRACE::2020-08-16.02:27:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-16.02:27:29::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-16.02:27:29::SCWPlatform::Completed generating the platform
TRACE::2020-08-16.02:27:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-08-16.02:27:29::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-08-16.02:27:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.02:27:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-08-16.02:27:29::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-08-16.02:27:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-16.02:27:29::SCWPlatform::updated the xpfm file.
TRACE::2020-08-16.02:27:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.02:27:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.02:27:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.02:27:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2020-08-16.02:27:29::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2020-08-16.02:27:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.02:27:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.02:27:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.02:27:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:29::SCWPlatform::Clearing the existing platform
TRACE::2020-08-16.04:14:29::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-16.04:14:29::SCWBDomain::clearing the fsbl build
TRACE::2020-08-16.04:14:29::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:29::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:29::SCWSystem::Clearing the domains completed.
TRACE::2020-08-16.04:14:29::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-16.04:14:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:29::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:29::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-16.04:14:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-16.04:14:35::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-16.04:14:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-16.04:14:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-16.04:14:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:35::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:35::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-16.04:14:35::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-16.04:14:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-16.04:14:35::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:35::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.04:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:35::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.04:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-16.04:14:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-16.04:14:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:35::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.04:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWReader::No isolation master present  
TRACE::2020-08-16.04:14:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-16.04:14:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-16.04:14:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:35::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.04:14:35::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:35::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-16.04:14:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-16.04:14:36::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-16.04:14:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-16.04:14:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:36::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:36::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.04:14:36::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:36::SCWReader::No isolation master present  
TRACE::2020-08-16.04:14:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:40::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-16.04:14:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:45::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-16.04:14:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:46::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:46::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.04:14:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-16.04:14:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_15
TRACE::2020-08-16.04:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-16.04:14:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:46::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-16.04:14:46::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-16.04:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.04:14:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-16.04:14:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_15
TRACE::2020-08-16.04:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:46::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-16.04:14:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-16.04:14:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-16.04:14:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_16
TRACE::2020-08-16.04:14:52::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:52::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-08-16.04:14:52::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-08-16.04:14:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:52::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.04:14:52::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:52::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:52::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-08-16.04:14:52::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-08-16.04:14:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:52::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.04:14:52::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.04:14:52::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.04:14:52::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.04:14:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.04:14:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-08-16.04:14:52::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-08-16.04:14:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.04:14:52::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.04:14:52::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.04:14:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-16.23:58:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:43::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:43::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-16.23:58:49::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-16.23:58:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-16.23:58:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:49::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:49::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-16.23:58:49::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-16.23:58:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-16.23:58:49::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:49::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.23:58:49::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:49::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.23:58:49::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-16.23:58:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-16.23:58:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:49::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.23:58:49::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWReader::No isolation master present  
TRACE::2020-08-16.23:58:49::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-16.23:58:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-16.23:58:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:49::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.23:58:49::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-16.23:58:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-16.23:58:49::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-16.23:58:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:49::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:49::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.23:58:49::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:58:49::SCWReader::No isolation master present  
TRACE::2020-08-16.23:58:52::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:52::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:52::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-16.23:58:52::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.23:58:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-16.23:58:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-16.23:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-16.23:58:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-16.23:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:58:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.23:58:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-16.23:58:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-16.23:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:58:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-16.23:58:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-16.23:58:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:58:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:58:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-16.23:59:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-08-16.23:59:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:59:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:59:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-16.23:59:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-16.23:59:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:59:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:59:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.23:59:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:59:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:59:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:59:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-16.23:59:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-16.23:59:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:59:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:59:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.23:59:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-16.23:59:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-16.23:59:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-16.23:59:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-16.23:59:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-16.23:59:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-16.23:59:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-16.23:59:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:59:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-16.23:59:05::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-16.23:59:05::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-17.00:00:10::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-17.00:00:10::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-17.00:00:10::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-17.00:00:10::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-17.00:00:10::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-17.00:00:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-17.00:00:10::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-17.00:00:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-17.00:00:10::SCWSystem::Not a boot domain 
LOG::2020-08-17.00:00:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-17.00:00:10::SCWDomain::Generating domain artifcats
TRACE::2020-08-17.00:00:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-17.00:00:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-17.00:00:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-17.00:00:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-17.00:00:10::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:10::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:10::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:10::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:00:10::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:00:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-17.00:00:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-17.00:00:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:00:10::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:00:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:00:10::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:00:10::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-17.00:00:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:00:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-17.00:00:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-17.00:00:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-17.00:00:10::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-17.00:00:10::SCWMssOS::Copying to export directory.
TRACE::2020-08-17.00:00:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-17.00:00:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-17.00:00:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-17.00:00:11::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-17.00:00:11::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-17.00:00:11::SCWPlatform::Started preparing the platform 
TRACE::2020-08-17.00:00:11::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-17.00:00:11::SCWSystem::dir created 
TRACE::2020-08-17.00:00:11::SCWSystem::Writing the bif 
TRACE::2020-08-17.00:00:11::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-17.00:00:11::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-17.00:00:11::SCWPlatform::Completed generating the platform
TRACE::2020-08-17.00:00:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:00:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:00:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-17.00:00:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-17.00:00:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:00:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:00:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:00:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:00:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:00:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:00:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-17.00:00:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-17.00:00:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:00:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:00:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:00:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:00:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-17.00:00:11::SCWPlatform::updated the xpfm file.
TRACE::2020-08-17.00:00:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:00:11::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:00:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:00:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-17.00:00:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-17.00:00:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:00:11::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:00:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:00:11::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:38::SCWPlatform::Clearing the existing platform
TRACE::2020-08-17.00:45:38::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-17.00:45:38::SCWBDomain::clearing the fsbl build
TRACE::2020-08-17.00:45:38::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:38::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:38::SCWSystem::Clearing the domains completed.
TRACE::2020-08-17.00:45:38::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-17.00:45:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:38::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:38::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-17.00:45:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-17.00:45:44::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-17.00:45:44::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-17.00:45:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-17.00:45:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-17.00:45:44::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:44::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:44::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:44::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-17.00:45:44::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:44::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:44::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-17.00:45:44::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:44::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:44::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:44::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-17.00:45:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-17.00:45:44::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:44::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:44::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:44::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:45:44::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:44::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-17.00:45:44::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:44::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:44::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:45:44::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:44::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-17.00:45:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-17.00:45:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-17.00:45:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:45::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:45:45::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:45::SCWReader::No isolation master present  
TRACE::2020-08-17.00:45:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-17.00:45:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-17.00:45:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-17.00:45:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:45::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:45:45::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:45::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:45::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:45::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-17.00:45:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-17.00:45:45::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-17.00:45:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-17.00:45:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:45::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:45:45::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:45::SCWReader::No isolation master present  
TRACE::2020-08-17.00:45:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:48::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-17.00:45:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:54::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:54::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:45:54::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-17.00:45:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:54::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-17.00:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-17.00:45:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-17.00:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:54::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:45:54::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-17.00:45:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:54::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-17.00:45:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:54::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-17.00:45:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-17.00:45:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-17.00:45:59::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-08-17.00:45:59::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:59::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-08-17.00:45:59::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-17.00:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:59::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:45:59::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:59::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:59::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-08-17.00:45:59::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-17.00:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:59::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:45:59::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:45:59::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:45:59::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:45:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:45:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-08-17.00:45:59::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-17.00:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:45:59::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:45:59::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:45:59::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-17.00:46:07::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-17.00:46:07::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-17.00:46:07::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-17.00:46:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-17.00:46:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-17.00:46:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-17.00:46:07::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-17.00:46:07::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-17.00:46:07::SCWSystem::Not a boot domain 
LOG::2020-08-17.00:46:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-17.00:46:07::SCWDomain::Generating domain artifcats
TRACE::2020-08-17.00:46:07::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-17.00:46:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-17.00:46:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-17.00:46:07::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-17.00:46:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:46:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:46:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-08-17.00:46:08::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-17.00:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:46:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:46:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:46:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:46:08::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-17.00:46:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:46:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-17.00:46:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-17.00:46:08::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-17.00:46:08::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-17.00:46:08::SCWMssOS::Copying to export directory.
TRACE::2020-08-17.00:46:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-17.00:46:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-17.00:46:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-17.00:46:08::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-17.00:46:08::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-17.00:46:08::SCWPlatform::Started preparing the platform 
TRACE::2020-08-17.00:46:08::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-17.00:46:08::SCWSystem::dir created 
TRACE::2020-08-17.00:46:08::SCWSystem::Writing the bif 
TRACE::2020-08-17.00:46:08::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-17.00:46:08::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-17.00:46:08::SCWPlatform::Completed generating the platform
TRACE::2020-08-17.00:46:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:46:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:46:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-08-17.00:46:08::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-17.00:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:46:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:46:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:46:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.00:46:08::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:08::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:08::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:08::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:46:08::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:46:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-08-17.00:46:08::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-17.00:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:46:08::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:46:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:46:08::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:46:08::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-17.00:46:08::SCWPlatform::updated the xpfm file.
TRACE::2020-08-17.00:46:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.00:46:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.00:46:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.00:46:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-08-17.00:46:09::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-17.00:46:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.00:46:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.00:46:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.00:46:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:37::SCWPlatform::Clearing the existing platform
TRACE::2020-08-17.01:41:37::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-17.01:41:37::SCWBDomain::clearing the fsbl build
TRACE::2020-08-17.01:41:37::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:37::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:37::SCWSystem::Clearing the domains completed.
TRACE::2020-08-17.01:41:37::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-17.01:41:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:37::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:37::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:37::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-17.01:41:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-08-17.01:41:42::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-17.01:41:42::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-17.01:41:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-17.01:41:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-17.01:41:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-17.01:41:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-17.01:41:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:43::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-17.01:41:43::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-17.01:41:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-17.01:41:43::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:43::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:43::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:41:43::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:43::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:43::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:41:43::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-17.01:41:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-17.01:41:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:43::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:43::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:41:43::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWReader::No isolation master present  
TRACE::2020-08-17.01:41:43::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-17.01:41:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-17.01:41:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:43::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:43::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:43::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:41:43::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-17.01:41:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-17.01:41:43::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-17.01:41:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:43::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:43::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:41:43::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:43::SCWReader::No isolation master present  
TRACE::2020-08-17.01:41:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:46::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-17.01:41:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:51::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:51::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:51::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:51::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:41:51::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-17.01:41:51::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:51::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-17.01:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:51::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:51::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:51::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-17.01:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-17.01:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:51::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:41:51::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-17.01:41:51::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:51::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-17.01:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:51::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-17.01:41:51::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-17.01:41:51::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:51::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-17.01:41:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2020-08-17.01:41:56::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:56::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:56::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:56::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:56::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-17.01:41:56::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-17.01:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:56::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:41:56::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:57::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:57::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:57::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:57::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:57::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-17.01:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-17.01:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:57::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:41:57::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:41:57::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:57::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:57::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:57::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:41:57::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:41:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-17.01:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-17.01:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:41:57::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:41:57::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:41:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-17.01:42:04::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-17.01:42:04::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-17.01:42:04::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-17.01:42:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-17.01:42:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-17.01:42:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-17.01:42:04::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-17.01:42:04::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-17.01:42:04::SCWSystem::Not a boot domain 
LOG::2020-08-17.01:42:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-17.01:42:04::SCWDomain::Generating domain artifcats
TRACE::2020-08-17.01:42:04::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-17.01:42:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-17.01:42:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-17.01:42:04::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-17.01:42:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:42:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:42:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-17.01:42:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-17.01:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:42:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:42:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:42:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:42:04::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-17.01:42:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:42:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-17.01:42:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-17.01:42:04::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-17.01:42:04::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-17.01:42:04::SCWMssOS::Copying to export directory.
TRACE::2020-08-17.01:42:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-17.01:42:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-17.01:42:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-17.01:42:04::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-17.01:42:04::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-17.01:42:04::SCWPlatform::Started preparing the platform 
TRACE::2020-08-17.01:42:04::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-17.01:42:04::SCWSystem::dir created 
TRACE::2020-08-17.01:42:04::SCWSystem::Writing the bif 
TRACE::2020-08-17.01:42:04::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-17.01:42:04::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-17.01:42:04::SCWPlatform::Completed generating the platform
TRACE::2020-08-17.01:42:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:42:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:42:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-17.01:42:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-17.01:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:42:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:42:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:42:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.01:42:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:42:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:42:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-17.01:42:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-17.01:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:42:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:42:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:42:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:42:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-17.01:42:04::SCWPlatform::updated the xpfm file.
TRACE::2020-08-17.01:42:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.01:42:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.01:42:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.01:42:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-17.01:42:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-17.01:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.01:42:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.01:42:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.01:42:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:34::SCWPlatform::Clearing the existing platform
TRACE::2020-08-17.03:02:34::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-17.03:02:34::SCWBDomain::clearing the fsbl build
TRACE::2020-08-17.03:02:34::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:34::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:34::SCWSystem::Clearing the domains completed.
TRACE::2020-08-17.03:02:34::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-17.03:02:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:34::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:34::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-17.03:02:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-17.03:02:40::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-17.03:02:40::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-17.03:02:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-17.03:02:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:40::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-17.03:02:40::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-17.03:02:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-17.03:02:40::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:40::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:02:40::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:40::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:02:40::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-17.03:02:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-17.03:02:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:40::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:02:40::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWReader::No isolation master present  
TRACE::2020-08-17.03:02:40::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-17.03:02:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-17.03:02:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:40::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:02:40::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-17.03:02:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-17.03:02:40::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-17.03:02:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:41::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:02:41::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:41::SCWReader::No isolation master present  
TRACE::2020-08-17.03:02:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:42::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-17.03:02:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:47::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-17.03:02:47::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:47::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:47::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:47::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:47::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:48::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:02:48::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-17.03:02:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-17.03:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-17.03:02:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-17.03:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-17.03:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:48::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:02:48::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-17.03:02:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-17.03:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:48::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-17.03:02:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-17.03:02:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-17.03:02:53::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2020-08-17.03:02:53::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:53::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-17.03:02:53::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-17.03:02:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:53::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:02:53::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:53::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:53::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-17.03:02:53::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-17.03:02:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:53::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:02:53::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:02:53::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:02:53::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:02:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:02:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-17.03:02:53::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-17.03:02:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:02:53::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:02:53::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:02:53::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-17.03:03:00::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-17.03:03:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-17.03:03:00::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-17.03:03:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-17.03:03:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-17.03:03:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-17.03:03:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-17.03:03:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-17.03:03:00::SCWSystem::Not a boot domain 
LOG::2020-08-17.03:03:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-17.03:03:00::SCWDomain::Generating domain artifcats
TRACE::2020-08-17.03:03:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-17.03:03:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-17.03:03:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-17.03:03:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-17.03:03:00::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:03:00::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:03:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-17.03:03:00::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-17.03:03:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:03:00::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:03:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:03:00::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:03:00::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-17.03:03:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:03:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-17.03:03:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-17.03:03:00::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-17.03:03:00::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-17.03:03:00::SCWMssOS::Copying to export directory.
TRACE::2020-08-17.03:03:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-17.03:03:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-17.03:03:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-17.03:03:00::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-17.03:03:00::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-17.03:03:00::SCWPlatform::Started preparing the platform 
TRACE::2020-08-17.03:03:00::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-17.03:03:00::SCWSystem::dir created 
TRACE::2020-08-17.03:03:00::SCWSystem::Writing the bif 
TRACE::2020-08-17.03:03:00::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-17.03:03:00::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-17.03:03:00::SCWPlatform::Completed generating the platform
TRACE::2020-08-17.03:03:00::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:03:00::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:03:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-17.03:03:00::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-17.03:03:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:03:00::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:03:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:03:00::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-17.03:03:00::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:03:00::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:03:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-17.03:03:00::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-17.03:03:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:03:00::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:03:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:03:00::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:03:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-17.03:03:00::SCWPlatform::updated the xpfm file.
TRACE::2020-08-17.03:03:00::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-17.03:03:00::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-17.03:03:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-17.03:03:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-17.03:03:00::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-17.03:03:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-17.03:03:00::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-17.03:03:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-17.03:03:00::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:11::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:11::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:11::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.17:44:19::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.17:44:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.17:44:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:19::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:19::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-18.17:44:19::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-18.17:44:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.17:44:19::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:19::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:19::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:19::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:19::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-18.17:44:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.17:44:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:19::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:19::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWReader::No isolation master present  
TRACE::2020-08-18.17:44:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.17:44:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.17:44:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:19::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:19::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:19::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-18.17:44:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.17:44:20::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.17:44:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.17:44:20::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:20::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:20::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:20::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:20::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:20::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:20::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:20::SCWReader::No isolation master present  
TRACE::2020-08-18.17:44:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:22::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.17:44:22::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:28::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:28::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:28::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.17:44:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:28::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-18.17:44:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-18.17:44:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-18.17:44:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:28::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:28::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.17:44:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:28::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-18.17:44:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:28::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.17:44:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.17:44:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.17:44:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-08-18.17:44:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-18.17:44:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-18.17:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:33::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:33::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-18.17:44:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-18.17:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:33::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:33::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-18.17:44:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-18.17:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:33::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:33::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-18.17:44:41::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-18.17:44:41::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-18.17:44:41::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-18.17:44:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-18.17:44:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-18.17:44:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-18.17:44:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-18.17:44:41::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-18.17:44:41::SCWSystem::Not a boot domain 
LOG::2020-08-18.17:44:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-18.17:44:42::SCWDomain::Generating domain artifcats
TRACE::2020-08-18.17:44:42::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-18.17:44:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-18.17:44:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-18.17:44:42::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-18.17:44:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-18.17:44:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-18.17:44:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:42::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-18.17:44:42::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-18.17:44:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-18.17:44:42::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-18.17:44:42::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-18.17:44:42::SCWMssOS::Copying to export directory.
TRACE::2020-08-18.17:44:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-18.17:44:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-18.17:44:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-18.17:44:42::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-18.17:44:42::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-18.17:44:42::SCWPlatform::Started preparing the platform 
TRACE::2020-08-18.17:44:42::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-18.17:44:42::SCWSystem::dir created 
TRACE::2020-08-18.17:44:42::SCWSystem::Writing the bif 
TRACE::2020-08-18.17:44:42::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-18.17:44:42::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-18.17:44:42::SCWPlatform::Completed generating the platform
TRACE::2020-08-18.17:44:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-18.17:44:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-18.17:44:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.17:44:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-18.17:44:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-18.17:44:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:42::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-18.17:44:42::SCWPlatform::updated the xpfm file.
TRACE::2020-08-18.17:44:43::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:43::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:43::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:43::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.17:44:43::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.17:44:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.17:44:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-18.17:44:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-18.17:44:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.17:44:43::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.17:44:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.17:44:43::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:36::SCWPlatform::Clearing the existing platform
TRACE::2020-08-18.18:04:36::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-18.18:04:36::SCWBDomain::clearing the fsbl build
TRACE::2020-08-18.18:04:36::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:36::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:36::SCWSystem::Clearing the domains completed.
TRACE::2020-08-18.18:04:36::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-18.18:04:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:36::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:36::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.18:04:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-08-18.18:04:41::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-18.18:04:41::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-18.18:04:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.18:04:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.18:04:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.18:04:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-18.18:04:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:41::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-18.18:04:41::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:41::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:41::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:41::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-18.18:04:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.18:04:41::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:41::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:04:41::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:41::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-18.18:04:41::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:04:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-18.18:04:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.18:04:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.18:04:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:04:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWReader::No isolation master present  
TRACE::2020-08-18.18:04:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.18:04:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.18:04:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.18:04:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:04:42::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-18.18:04:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.18:04:42::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.18:04:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.18:04:42::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:42::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:42::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:04:42::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:42::SCWReader::No isolation master present  
TRACE::2020-08-18.18:04:44::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:44::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:44::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.18:04:44::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:50::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:50::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:50::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:50::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:04:50::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.18:04:50::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:50::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-18.18:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:50::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:50::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-08-18.18:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-08-18.18:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:50::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:04:50::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.18:04:50::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:50::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2020-08-18.18:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:50::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.18:04:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.18:04:50::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:50::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.18:04:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2020-08-18.18:04:55::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:55::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-08-18.18:04:55::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-18.18:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:55::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:04:55::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:55::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:55::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-08-18.18:04:55::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-18.18:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:55::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:04:55::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:04:55::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:04:55::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:04:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:04:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2020-08-18.18:04:55::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2020-08-18.18:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:04:55::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:04:55::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:04:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-18.18:05:18::SCWPlatform::Clearing the existing platform
TRACE::2020-08-18.18:05:18::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-18.18:05:18::SCWBDomain::clearing the fsbl build
TRACE::2020-08-18.18:05:18::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:18::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:18::SCWSystem::Clearing the domains completed.
TRACE::2020-08-18.18:05:18::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-18.18:05:18::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:18::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:18::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:18::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:18::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:18::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:18::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:18::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:18::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:18::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.18:05:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-08-18.18:05:23::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-18.18:05:23::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-18.18:05:23::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.18:05:23::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.18:05:23::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.18:05:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:23::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:23::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:23::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-18.18:05:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:23::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-18.18:05:23::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:23::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:23::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:23::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-18.18:05:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.18:05:23::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:23::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:05:23::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:23::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-18.18:05:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:24::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:24::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:05:24::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-18.18:05:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.18:05:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.18:05:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:24::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:24::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:05:24::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWReader::No isolation master present  
TRACE::2020-08-18.18:05:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.18:05:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.18:05:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.18:05:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:24::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:24::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:24::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:05:24::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-18.18:05:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.18:05:24::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.18:05:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.18:05:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:24::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:24::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:05:24::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:24::SCWReader::No isolation master present  
TRACE::2020-08-18.18:05:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:27::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.18:05:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:33::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:33::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:05:33::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.18:05:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:33::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-18.18:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-08-18.18:05:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-08-18.18:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:33::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:05:33::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.18:05:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:33::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2020-08-18.18:05:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:33::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.18:05:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.18:05:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.18:05:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2020-08-18.18:05:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:39::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-18.18:05:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-18.18:05:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:39::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:05:39::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:39::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-18.18:05:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-18.18:05:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:39::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:05:39::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:05:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:05:39::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:05:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:05:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-18.18:05:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-18.18:05:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:05:39::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:05:39::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:05:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-18.18:06:03::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-18.18:06:03::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-18.18:06:03::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-18.18:06:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-18.18:06:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-18.18:06:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-18.18:06:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-18.18:06:03::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-18.18:06:03::SCWSystem::Not a boot domain 
LOG::2020-08-18.18:06:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-18.18:06:03::SCWDomain::Generating domain artifcats
TRACE::2020-08-18.18:06:03::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-18.18:06:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-18.18:06:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-18.18:06:03::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-18.18:06:03::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:03::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:03::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:03::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:06:03::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:06:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-18.18:06:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-18.18:06:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:06:03::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:06:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:06:03::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:06:03::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-18.18:06:03::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:06:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-18.18:06:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-18.18:06:04::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-18.18:06:04::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-18.18:06:04::SCWMssOS::Copying to export directory.
TRACE::2020-08-18.18:06:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-18.18:06:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-18.18:06:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-18.18:06:04::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-18.18:06:04::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-18.18:06:04::SCWPlatform::Started preparing the platform 
TRACE::2020-08-18.18:06:04::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-18.18:06:04::SCWSystem::dir created 
TRACE::2020-08-18.18:06:04::SCWSystem::Writing the bif 
TRACE::2020-08-18.18:06:04::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-18.18:06:04::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-18.18:06:04::SCWPlatform::Completed generating the platform
TRACE::2020-08-18.18:06:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:06:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:06:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-18.18:06:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-18.18:06:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:06:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:06:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:06:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:06:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:06:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:06:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-18.18:06:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-18.18:06:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:06:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:06:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:06:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:06:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-18.18:06:04::SCWPlatform::updated the xpfm file.
TRACE::2020-08-18.18:06:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:06:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:06:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:06:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-08-18.18:06:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-08-18.18:06:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:06:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:06:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:06:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:27::SCWPlatform::Clearing the existing platform
TRACE::2020-08-18.18:26:27::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-18.18:26:27::SCWBDomain::clearing the fsbl build
TRACE::2020-08-18.18:26:27::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:27::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:27::SCWSystem::Clearing the domains completed.
TRACE::2020-08-18.18:26:27::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-18.18:26:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:27::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:27::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:27::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:27::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:27::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:27::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:27::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.18:26:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-18.18:26:33::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-18.18:26:33::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.18:26:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.18:26:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:33::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-18.18:26:33::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:33::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:33::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:33::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-18.18:26:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.18:26:33::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:33::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:26:33::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:33::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:33::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:26:33::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:33::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-18.18:26:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.18:26:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.18:26:33::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:33::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:34::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:34::SCWReader::No isolation master present  
TRACE::2020-08-18.18:26:34::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.18:26:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.18:26:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.18:26:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:34::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:26:34::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:34::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:34::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:34::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-18.18:26:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.18:26:34::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.18:26:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.18:26:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:34::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:34::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:34::SCWReader::No isolation master present  
TRACE::2020-08-18.18:26:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:40::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.18:26:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:46::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.18:26:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:26:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.18:26:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-18.18:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.18:26:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2020-08-18.18:26:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2020-08-18.18:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:26:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.18:26:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2020-08-18.18:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:46::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.18:26:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.18:26:47::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:47::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:47::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:47::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:47::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.18:26:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2020-08-18.18:26:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-18.18:26:54::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-18.18:26:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:54::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:26:54::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-18.18:26:54::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-18.18:26:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:54::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:26:54::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:26:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:26:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:26:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:26:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-18.18:26:54::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-18.18:26:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:26:54::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:26:54::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:26:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-18.18:28:28::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-18.18:28:28::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-18.18:28:28::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-18.18:28:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-18.18:28:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-18.18:28:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-18.18:28:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-18.18:28:28::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-18.18:28:28::SCWSystem::Not a boot domain 
LOG::2020-08-18.18:28:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-18.18:28:28::SCWDomain::Generating domain artifcats
TRACE::2020-08-18.18:28:28::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-18.18:28:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-18.18:28:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-18.18:28:28::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-18.18:28:28::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:28::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:28::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:28:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:28:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-18.18:28:28::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-18.18:28:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:28:28::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:28:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:28:28::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:28:28::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-18.18:28:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:28:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-18.18:28:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-18.18:28:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-18.18:28:28::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-18.18:28:28::SCWMssOS::Copying to export directory.
TRACE::2020-08-18.18:28:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-18.18:28:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-18.18:28:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-18.18:28:29::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-18.18:28:29::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-18.18:28:29::SCWPlatform::Started preparing the platform 
TRACE::2020-08-18.18:28:29::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-18.18:28:29::SCWSystem::dir created 
TRACE::2020-08-18.18:28:29::SCWSystem::Writing the bif 
TRACE::2020-08-18.18:28:29::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-18.18:28:29::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-18.18:28:29::SCWPlatform::Completed generating the platform
TRACE::2020-08-18.18:28:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:28:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:28:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-18.18:28:29::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-18.18:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:28:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:28:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:28:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.18:28:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:28:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:28:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-18.18:28:29::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-18.18:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:28:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:28:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:28:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:28:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-18.18:28:29::SCWPlatform::updated the xpfm file.
TRACE::2020-08-18.18:28:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.18:28:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.18:28:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.18:28:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2020-08-18.18:28:29::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2020-08-18.18:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.18:28:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.18:28:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.18:28:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:09::SCWPlatform::Clearing the existing platform
TRACE::2020-08-18.19:27:09::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-18.19:27:09::SCWBDomain::clearing the fsbl build
TRACE::2020-08-18.19:27:09::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:09::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:09::SCWSystem::Clearing the domains completed.
TRACE::2020-08-18.19:27:09::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-18.19:27:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:09::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:09::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.19:27:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2020-08-18.19:27:15::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-18.19:27:15::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-18.19:27:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.19:27:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.19:27:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.19:27:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:15::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:15::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:15::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:15::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:15::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:15::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:16::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:16::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:16::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-18.19:27:16::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-18.19:27:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.19:27:16::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:16::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:16::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:16::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:16::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:16::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:16::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-18.19:27:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.19:27:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:16::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:16::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:16::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWReader::No isolation master present  
TRACE::2020-08-18.19:27:16::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.19:27:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.19:27:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:16::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:16::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:16::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:16::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-18.19:27:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.19:27:16::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.19:27:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:16::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:16::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:16::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:16::SCWReader::No isolation master present  
TRACE::2020-08-18.19:27:19::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:19::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:19::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.19:27:19::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:24::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.19:27:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:24::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:24::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:24::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:24::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:24::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:24::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:24::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:24::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:25::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.19:27:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:25::SCWPlatform::update - Opened existing hwdb design_1_wrapper_15
TRACE::2020-08-18.19:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.19:27:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:25::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2020-08-18.19:27:25::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2020-08-18.19:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:25::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:25::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.19:27:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:25::SCWPlatform::update - Opened existing hwdb design_1_wrapper_15
TRACE::2020-08-18.19:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:25::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.19:27:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.19:27:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:25::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.19:27:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_16
TRACE::2020-08-18.19:27:31::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:31::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-08-18.19:27:31::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-08-18.19:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:31::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:31::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:31::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:31::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-08-18.19:27:31::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-08-18.19:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:31::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:31::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:31::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:31::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-08-18.19:27:31::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-08-18.19:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:31::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:31::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-18.19:27:39::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-18.19:27:39::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-18.19:27:39::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-18.19:27:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-18.19:27:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-18.19:27:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-18.19:27:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-18.19:27:39::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-18.19:27:39::SCWSystem::Not a boot domain 
LOG::2020-08-18.19:27:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-18.19:27:39::SCWDomain::Generating domain artifcats
TRACE::2020-08-18.19:27:39::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-18.19:27:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-18.19:27:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-18.19:27:39::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-18.19:27:39::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:39::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:39::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:39::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:39::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-08-18.19:27:39::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-08-18.19:27:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:39::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:39::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:39::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-18.19:27:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-18.19:27:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-18.19:27:39::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-18.19:27:39::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-18.19:27:39::SCWMssOS::Copying to export directory.
TRACE::2020-08-18.19:27:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-18.19:27:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-18.19:27:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-18.19:27:40::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-18.19:27:40::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-18.19:27:40::SCWPlatform::Started preparing the platform 
TRACE::2020-08-18.19:27:40::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-18.19:27:40::SCWSystem::dir created 
TRACE::2020-08-18.19:27:40::SCWSystem::Writing the bif 
TRACE::2020-08-18.19:27:40::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-18.19:27:40::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-18.19:27:40::SCWPlatform::Completed generating the platform
TRACE::2020-08-18.19:27:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-08-18.19:27:40::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-08-18.19:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:40::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:40::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.19:27:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-08-18.19:27:40::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-08-18.19:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:40::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:40::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-18.19:27:40::SCWPlatform::updated the xpfm file.
TRACE::2020-08-18.19:27:40::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.19:27:40::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.19:27:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.19:27:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2020-08-18.19:27:40::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2020-08-18.19:27:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.19:27:40::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.19:27:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.19:27:40::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:30::SCWPlatform::Clearing the existing platform
TRACE::2020-08-18.20:08:30::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-18.20:08:30::SCWBDomain::clearing the fsbl build
TRACE::2020-08-18.20:08:30::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:30::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:30::SCWSystem::Clearing the domains completed.
TRACE::2020-08-18.20:08:30::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-18.20:08:30::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:30::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:30::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:30::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:30::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:30::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:30::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:31::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:31::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:31::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.20:08:36::SCWPlatform::Opened new HwDB with name design_1_wrapper_18
TRACE::2020-08-18.20:08:36::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-18.20:08:36::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-18.20:08:36::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.20:08:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.20:08:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.20:08:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:36::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:36::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:36::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-18.20:08:36::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:36::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:36::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:36::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-18.20:08:36::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:36::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:36::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:36::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-18.20:08:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.20:08:36::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:37::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:08:37::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:37::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:08:37::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-18.20:08:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.20:08:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:37::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:08:37::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWReader::No isolation master present  
TRACE::2020-08-18.20:08:37::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.20:08:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.20:08:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:37::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:08:37::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-18.20:08:37::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.20:08:37::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.20:08:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:37::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:08:37::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:37::SCWReader::No isolation master present  
TRACE::2020-08-18.20:08:43::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:43::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:43::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.20:08:43::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:48::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:48::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:48::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:08:48::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.20:08:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_19
TRACE::2020-08-18.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:48::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2020-08-18.20:08:48::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2020-08-18.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:48::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:08:48::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.20:08:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_19
TRACE::2020-08-18.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:48::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.20:08:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.20:08:48::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:48::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.20:08:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_20
TRACE::2020-08-18.20:08:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2020-08-18.20:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2020-08-18.20:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:54::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:08:54::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2020-08-18.20:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2020-08-18.20:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:54::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:08:54::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:08:54::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:08:54::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:08:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:08:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2020-08-18.20:08:54::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2020-08-18.20:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:08:54::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:08:54::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:08:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-18.20:09:09::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-18.20:09:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-18.20:09:09::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-18.20:09:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-18.20:09:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-18.20:09:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-18.20:09:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-18.20:09:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-18.20:09:09::SCWSystem::Not a boot domain 
LOG::2020-08-18.20:09:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-18.20:09:09::SCWDomain::Generating domain artifcats
TRACE::2020-08-18.20:09:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-18.20:09:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-18.20:09:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-18.20:09:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-18.20:09:09::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:09::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:09::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:09::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:09:09::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:09:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2020-08-18.20:09:09::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2020-08-18.20:09:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:09:09::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:09:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:09:09::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:09:09::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-18.20:09:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:09:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-18.20:09:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-18.20:09:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-18.20:09:10::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-18.20:09:10::SCWMssOS::Copying to export directory.
TRACE::2020-08-18.20:09:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-18.20:09:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-18.20:09:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-18.20:09:10::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-18.20:09:10::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-18.20:09:10::SCWPlatform::Started preparing the platform 
TRACE::2020-08-18.20:09:10::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-18.20:09:10::SCWSystem::dir created 
TRACE::2020-08-18.20:09:10::SCWSystem::Writing the bif 
TRACE::2020-08-18.20:09:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-18.20:09:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-18.20:09:10::SCWPlatform::Completed generating the platform
TRACE::2020-08-18.20:09:10::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:09:10::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:09:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2020-08-18.20:09:10::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2020-08-18.20:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:09:10::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:09:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:09:10::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:09:10::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:09:10::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:09:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2020-08-18.20:09:10::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2020-08-18.20:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:09:10::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:09:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:09:10::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:09:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-18.20:09:10::SCWPlatform::updated the xpfm file.
TRACE::2020-08-18.20:09:10::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:09:10::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:09:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:09:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2020-08-18.20:09:10::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2020-08-18.20:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:09:10::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:09:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:09:10::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:07::SCWPlatform::Clearing the existing platform
TRACE::2020-08-18.20:22:07::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-18.20:22:07::SCWBDomain::clearing the fsbl build
TRACE::2020-08-18.20:22:07::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:07::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:07::SCWSystem::Clearing the domains completed.
TRACE::2020-08-18.20:22:07::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-18.20:22:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:07::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:07::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:07::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:07::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:07::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:07::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:07::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.20:22:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_22
TRACE::2020-08-18.20:22:13::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-18.20:22:13::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-18.20:22:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.20:22:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.20:22:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.20:22:13::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:13::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:13::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:13::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-18.20:22:13::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:13::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:13::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:13::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-18.20:22:13::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:13::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:13::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:13::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-18.20:22:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.20:22:14::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:14::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:14::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:14::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:14::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-18.20:22:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.20:22:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:14::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:14::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWReader::No isolation master present  
TRACE::2020-08-18.20:22:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-18.20:22:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-18.20:22:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:14::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:14::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-18.20:22:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.20:22:14::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-18.20:22:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:14::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:14::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:14::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:14::SCWReader::No isolation master present  
TRACE::2020-08-18.20:22:17::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:17::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:17::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.20:22:17::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.20:22:22::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:22::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:22::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:22::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:23::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.20:22:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:23::SCWPlatform::update - Opened existing hwdb design_1_wrapper_23
TRACE::2020-08-18.20:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.20:22:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2020-08-18.20:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2020-08-18.20:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:23::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:23::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-18.20:22:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:23::SCWPlatform::update - Opened existing hwdb design_1_wrapper_23
TRACE::2020-08-18.20:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:23::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-18.20:22:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-18.20:22:23::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:23::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-18.20:22:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_24
TRACE::2020-08-18.20:22:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:22:29::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:22:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:22:29::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:22:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:22:29::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:22:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-18.20:22:45::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-18.20:22:45::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-18.20:22:45::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-18.20:22:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-18.20:22:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-18.20:22:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-18.20:22:45::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-18.20:22:45::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-18.20:22:45::SCWSystem::Not a boot domain 
LOG::2020-08-18.20:22:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-18.20:22:45::SCWDomain::Generating domain artifcats
TRACE::2020-08-18.20:22:45::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-18.20:22:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-18.20:22:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-18.20:22:45::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-18.20:22:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:22:45::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:22:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:45::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:45::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:45::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-18.20:22:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-18.20:22:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-18.20:22:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-18.20:22:45::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-18.20:22:45::SCWMssOS::Copying to export directory.
TRACE::2020-08-18.20:22:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-18.20:22:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-18.20:22:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-18.20:22:45::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-18.20:22:45::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-18.20:22:45::SCWPlatform::Started preparing the platform 
TRACE::2020-08-18.20:22:45::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-18.20:22:45::SCWSystem::dir created 
TRACE::2020-08-18.20:22:45::SCWSystem::Writing the bif 
TRACE::2020-08-18.20:22:45::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-18.20:22:45::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-18.20:22:45::SCWPlatform::Completed generating the platform
TRACE::2020-08-18.20:22:45::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:45::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:45::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:45::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:45::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:22:46::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:22:46::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b996db22168e82f4e5264323bacd241",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-18.20:22:46::SCWPlatform::updated the xpfm file.
TRACE::2020-08-18.20:22:46::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:46::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:46::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:46::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:46::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:22:46::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:22:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:46::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:46::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:22:53::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl & make clean
TRACE::2020-08-18.20:22:53::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-08-18.20:22:53::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-08-18.20:22:53::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-08-18.20:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-08-18.20:22:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-08-18.20:22:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-08-18.20:22:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-08-18.20:22:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-08-18.20:22:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-08-18.20:22:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-08-18.20:22:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-08-18.20:22:54::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-08-18.20:22:54::SCWMssOS::cleaning the bsp 
TRACE::2020-08-18.20:22:54::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-08-18.20:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-08-18.20:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-08-18.20:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s clean 

TRACE::2020-08-18.20:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-08-18.20:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-08-18.20:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-08-18.20:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-08-18.20:22:55::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-08-18.20:22:58::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-18.20:22:58::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-18.20:22:58::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-18.20:22:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-18.20:22:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-18.20:22:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-18.20:22:58::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-08-18.20:22:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:22:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:22:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:22:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:22:58::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:22:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:22:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:22:58::SCWBDomain::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:22:59::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2020-08-18.20:23:05::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2020-08-18.20:23:05::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:23:05::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:23:05::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:23:05::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:23:05::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:23:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:23:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:23:05::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:23:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:23:05::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:23:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-08-18.20:23:05::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-08-18.20:23:05::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-08-18.20:23:05::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-18.20:23:05::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:23:05::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:23:05::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:23:05::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-18.20:23:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-18.20:23:05::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:23:15::SCWBDomain::removing the temporary location in _platform.
TRACE::2020-08-18.20:23:15::SCWBDomain::Makefile is Updated.
TRACE::2020-08-18.20:23:15::SCWBDomain::doing clean.
TRACE::2020-08-18.20:23:15::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl & make clean
TRACE::2020-08-18.20:23:16::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-08-18.20:23:16::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-08-18.20:23:16::SCWBDomain::System Command Ran  C:&  cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl & make 
TRACE::2020-08-18.20:23:16::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-08-18.20:23:16::SCWBDomain::make[1]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:16::SCWBDomain::'

TRACE::2020-08-18.20:23:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-18.20:23:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-08-18.20:23:16::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-08-18.20:23:16::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:16::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:16::SCWBDomain::ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-18.20:23:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-18.20:23:16::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-18.20:23:16::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:16::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:16::SCWBDomain::ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-18.20:23:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:16::SCWBDomain::/ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:16::SCWBDomain::ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-18.20:23:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-18.20:23:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-18.20:23:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:16::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:16::SCWBDomain::ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-18.20:23:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:16::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:16::SCWBDomain::ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-18.20:23:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-18.20:23:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-18.20:23:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:16::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:16::SCWBDomain::ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-18.20:23:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-18.20:23:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-18.20:23:16::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:16::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:16::SCWBDomain::ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-08-18.20:23:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-18.20:23:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:16::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:16::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:17::SCWBDomain::ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-08-18.20:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-18.20:23:17::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-18.20:23:17::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:17::SCWBDomain::/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:17::SCWBDomain::ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-18.20:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:17::SCWBDomain::/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:17::SCWBDomain::ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-18.20:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-18.20:23:17::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-18.20:23:17::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:17::SCWBDomain::/ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:17::SCWBDomain::ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-18.20:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:17::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:17::SCWBDomain::ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-18.20:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:17::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:17::SCWBDomain::ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-18.20:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-08-18.20:23:17::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-08-18.20:23:17::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:17::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:17::SCWBDomain::ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-18.20:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:17::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:17::SCWBDomain::ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-18.20:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-18.20:23:17::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-18.20:23:17::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:17::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:17::SCWBDomain::ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-08-18.20:23:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-18.20:23:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-08-18.20:23:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-08-18.20:23:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:17::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:17::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:18::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-08-18.20:23:18::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:18::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:18::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-18.20:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:18::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:18::SCWBDomain::ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-18.20:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-18.20:23:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-18.20:23:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:18::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:18::SCWBDomain::ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-18.20:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:18::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:18::SCWBDomain::ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-08-18.20:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:18::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:18::SCWBDomain::ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-08-18.20:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:18::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:18::SCWBDomain::ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-18.20:23:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-18.20:23:18::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-18.20:23:18::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:18::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:18::SCWBDomain::/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-08-18.20:23:18::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-08-18.20:23:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:19::SCWBDomain::ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-08-18.20:23:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-18.20:23:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-18.20:23:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-18.20:23:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:19::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:19::SCWBDomain::/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-08-18.20:23:19::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-08-18.20:23:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:19::SCWBDomain::ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-08-18.20:23:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-18.20:23:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-08-18.20:23:19::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-08-18.20:23:19::SCWBDomain::es -g -Wall -Wextra"

TRACE::2020-08-18.20:23:19::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:19::SCWBDomain::/ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-18.20:23:19::SCWBDomain::"Compiling csi"

TRACE::2020-08-18.20:23:20::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:20::SCWBDomain::/ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-18.20:23:20::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:20::SCWBDomain::ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-18.20:23:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:20::SCWBDomain::ps7_cortexa9_0/libsrc/csi_v1_3/src'

TRACE::2020-08-18.20:23:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-18.20:23:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-18.20:23:20::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-18.20:23:20::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:20::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:20::SCWBDomain::/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-08-18.20:23:20::SCWBDomain::"Compiling ddrps"

TRACE::2020-08-18.20:23:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:20::SCWBDomain::ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-08-18.20:23:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-18.20:23:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:20::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:20::SCWBDomain::/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-08-18.20:23:20::SCWBDomain::"Compiling devcfg"

TRACE::2020-08-18.20:23:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:21::SCWBDomain::ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-08-18.20:23:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-18.20:23:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-18.20:23:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-18.20:23:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:21::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:21::SCWBDomain::/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-08-18.20:23:21::SCWBDomain::"Compiling dmaps"

TRACE::2020-08-18.20:23:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:22::SCWBDomain::ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-08-18.20:23:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-18.20:23:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-18.20:23:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-18.20:23:23::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:23::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:23::SCWBDomain::/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-08-18.20:23:23::SCWBDomain::"Compiling emacps"

TRACE::2020-08-18.20:23:25::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:25::SCWBDomain::ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-08-18.20:23:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-18.20:23:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:25::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:25::SCWBDomain::/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-08-18.20:23:25::SCWBDomain::"Compiling gpiops"

TRACE::2020-08-18.20:23:26::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:26::SCWBDomain::ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-08-18.20:23:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-08-18.20:23:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-18.20:23:26::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-18.20:23:26::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-08-18.20:23:26::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:27::SCWBDomain::/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-08-18.20:23:27::SCWBDomain::"Compiling gpio"

TRACE::2020-08-18.20:23:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:28::SCWBDomain::ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-08-18.20:23:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-18.20:23:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:28::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:28::SCWBDomain::/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-08-18.20:23:28::SCWBDomain::"Compiling iicps"

TRACE::2020-08-18.20:23:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:30::SCWBDomain::ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-08-18.20:23:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-18.20:23:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:30::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:30::SCWBDomain::/ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-18.20:23:30::SCWBDomain::"Compiling mipicsiss"

TRACE::2020-08-18.20:23:31::SCWBDomain::make[3]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:31::SCWBDomain::/ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-18.20:23:31::SCWBDomain::make[3]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:31::SCWBDomain::ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-18.20:23:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:31::SCWBDomain::ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src'

TRACE::2020-08-18.20:23:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-18.20:23:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:31::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:31::SCWBDomain::/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-08-18.20:23:31::SCWBDomain::"Compiling qspips"

TRACE::2020-08-18.20:23:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:33::SCWBDomain::ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-08-18.20:23:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-18.20:23:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:33::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:33::SCWBDomain::/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-08-18.20:23:33::SCWBDomain::"Compiling scugic"

TRACE::2020-08-18.20:23:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:34::SCWBDomain::ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-08-18.20:23:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-18.20:23:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-18.20:23:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-18.20:23:34::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:34::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:34::SCWBDomain::/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-08-18.20:23:34::SCWBDomain::"Compiling scutimer"

TRACE::2020-08-18.20:23:35::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:35::SCWBDomain::ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-08-18.20:23:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-18.20:23:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:35::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:35::SCWBDomain::/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-08-18.20:23:35::SCWBDomain::"Compiling scuwdt"

TRACE::2020-08-18.20:23:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:36::SCWBDomain::ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-08-18.20:23:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-18.20:23:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-18.20:23:36::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-18.20:23:36::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-08-18.20:23:36::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:36::SCWBDomain::/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-08-18.20:23:36::SCWBDomain::"Compiling sdps"

TRACE::2020-08-18.20:23:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:38::SCWBDomain::ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-08-18.20:23:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-18.20:23:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-18.20:23:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-18.20:23:38::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:38::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:38::SCWBDomain::/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-08-18.20:23:38::SCWBDomain::"Compiling standalone"

TRACE::2020-08-18.20:23:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:45::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-08-18.20:23:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-18.20:23:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:45::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:45::SCWBDomain::/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-08-18.20:23:45::SCWBDomain::"Compiling uartps"

TRACE::2020-08-18.20:23:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:47::SCWBDomain::ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-08-18.20:23:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-18.20:23:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-18.20:23:47::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-18.20:23:47::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:47::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:47::SCWBDomain::/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-08-18.20:23:47::SCWBDomain::"Compiling usbps"

TRACE::2020-08-18.20:23:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:49::SCWBDomain::ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-08-18.20:23:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-18.20:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:49::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:49::SCWBDomain::/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-08-18.20:23:49::SCWBDomain::"Compiling xadcps"

TRACE::2020-08-18.20:23:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:50::SCWBDomain::ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-08-18.20:23:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-08-18.20:23:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:50::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:50::SCWBDomain::/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-08-18.20:23:50::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-08-18.20:23:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:53::SCWBDomain::ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-08-18.20:23:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-08-18.20:23:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:53::SCWBDomain::make[2]: Entering directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-18.20:23:53::SCWBDomain::/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-08-18.20:23:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2020-08-18.20:23:53::SCWBDomain::ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-08-18.20:23:53::SCWBDomain::'Finished building libraries'

TRACE::2020-08-18.20:23:53::SCWBDomain::make[1]: Leaving directory 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'
TRACE::2020-08-18.20:23:53::SCWBDomain::

TRACE::2020-08-18.20:23:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-08-18.20:23:53::SCWBDomain::include -I.

TRACE::2020-08-18.20:23:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-08-18.20:23:53::SCWBDomain::9_0/include -I.

TRACE::2020-08-18.20:23:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-08-18.20:23:53::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-08-18.20:23:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-18.20:23:54::SCWBDomain::0/include -I.

TRACE::2020-08-18.20:23:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-08-18.20:23:54::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-08-18.20:23:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-08-18.20:23:54::SCWBDomain::9_0/include -I.

TRACE::2020-08-18.20:23:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-18.20:23:54::SCWBDomain::0/include -I.

TRACE::2020-08-18.20:23:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-18.20:23:54::SCWBDomain::0/include -I.

TRACE::2020-08-18.20:23:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-08-18.20:23:55::SCWBDomain::9_0/include -I.

TRACE::2020-08-18.20:23:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-08-18.20:23:55::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-08-18.20:23:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-08-18.20:23:55::SCWBDomain::9_0/include -I.

TRACE::2020-08-18.20:23:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-08-18.20:23:55::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-08-18.20:23:55::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-08-18.20:23:55::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-08-18.20:23:55::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-08-18.20:23:55::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-08-18.20:23:55::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-08-18.20:23:55::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-18.20:23:55::SCWSystem::Not a boot domain 
LOG::2020-08-18.20:23:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-18.20:23:55::SCWDomain::Generating domain artifcats
TRACE::2020-08-18.20:23:55::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-18.20:23:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-18.20:23:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-18.20:23:55::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-18.20:23:55::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:23:55::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:23:55::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:23:55::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:23:55::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:23:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:23:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:23:55::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:23:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:23:55::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:23:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:23:55::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:23:55::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-18.20:23:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:23:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-18.20:23:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-18.20:23:55::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-08-18.20:23:55::SCWMssOS::doing bsp build ... 
TRACE::2020-08-18.20:23:55::SCWMssOS::System Command Ran  C: & cd  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-08-18.20:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-18.20:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-08-18.20:23:56::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-08-18.20:23:56::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-18.20:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-18.20:23:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-18.20:23:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-18.20:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:23:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:23:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-18.20:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-18.20:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-18.20:23:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-18.20:23:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-18.20:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-18.20:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-18.20:23:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-18.20:23:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-18.20:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-18.20:23:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-18.20:23:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-18.20:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-08-18.20:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-18.20:23:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-18.20:23:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-18.20:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-18.20:23:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-18.20:23:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-18.20:23:57::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-18.20:23:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-18.20:23:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-18.20:23:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-08-18.20:23:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-08-18.20:23:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-18.20:23:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-18.20:23:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-18.20:23:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-18.20:23:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-18.20:23:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-08-18.20:23:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-08-18.20:23:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-18.20:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-18.20:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-18.20:23:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-18.20:23:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-18.20:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:23:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:23:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-08-18.20:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-18.20:23:58::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-18.20:23:58::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:58::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-08-18.20:23:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-08-18.20:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-18.20:23:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-18.20:23:58::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:58::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-08-18.20:23:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/csi_v1_3/src"

TRACE::2020-08-18.20:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/csi_v1_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-08-18.20:23:58::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-08-18.20:23:58::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-08-18.20:23:58::SCWMssOS::"Compiling csi"

TRACE::2020-08-18.20:23:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-08-18.20:23:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-18.20:23:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-18.20:23:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-18.20:23:59::SCWMssOS::"Compiling ddrps"

TRACE::2020-08-18.20:23:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-08-18.20:24:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:24:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:24:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-18.20:24:00::SCWMssOS::"Compiling devcfg"

TRACE::2020-08-18.20:24:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-08-18.20:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-18.20:24:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-18.20:24:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-18.20:24:01::SCWMssOS::"Compiling dmaps"

TRACE::2020-08-18.20:24:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-08-18.20:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-18.20:24:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-18.20:24:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:24:02::SCWMssOS::"Compiling emacps"

TRACE::2020-08-18.20:24:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-08-18.20:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:24:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:24:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-18.20:24:04::SCWMssOS::"Compiling gpiops"

TRACE::2020-08-18.20:24:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-08-18.20:24:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-18.20:24:06::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-18.20:24:06::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-08-18.20:24:06::SCWMssOS::"Compiling gpio"

TRACE::2020-08-18.20:24:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-08-18.20:24:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:24:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:24:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-18.20:24:07::SCWMssOS::"Compiling iicps"

TRACE::2020-08-18.20:24:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-08-18.20:24:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-18.20:24:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-18.20:24:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:24:09::SCWMssOS::"Compiling mipicsiss"

TRACE::2020-08-18.20:24:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-08-18.20:24:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:24:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:24:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-18.20:24:10::SCWMssOS::"Compiling qspips"

TRACE::2020-08-18.20:24:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-08-18.20:24:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:24:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:24:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-18.20:24:12::SCWMssOS::"Compiling scugic"

TRACE::2020-08-18.20:24:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-08-18.20:24:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-18.20:24:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-18.20:24:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:24:13::SCWMssOS::"Compiling scutimer"

TRACE::2020-08-18.20:24:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-08-18.20:24:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:24:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:24:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-18.20:24:14::SCWMssOS::"Compiling scuwdt"

TRACE::2020-08-18.20:24:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-08-18.20:24:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-18.20:24:15::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-18.20:24:15::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-08-18.20:24:15::SCWMssOS::"Compiling sdps"

TRACE::2020-08-18.20:24:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-08-18.20:24:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-18.20:24:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-18.20:24:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-18.20:24:17::SCWMssOS::"Compiling standalone"

TRACE::2020-08-18.20:24:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-08-18.20:24:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:24:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:24:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-18.20:24:23::SCWMssOS::"Compiling uartps"

TRACE::2020-08-18.20:24:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-08-18.20:24:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-18.20:24:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-18.20:24:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-18.20:24:25::SCWMssOS::"Compiling usbps"

TRACE::2020-08-18.20:24:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-08-18.20:24:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-18.20:24:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-18.20:24:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-18.20:24:27::SCWMssOS::"Compiling xadcps"

TRACE::2020-08-18.20:24:28::SCWMssOS::'Finished building libraries'

TRACE::2020-08-18.20:24:29::SCWMssOS::Copying to export directory.
TRACE::2020-08-18.20:24:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-18.20:24:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-18.20:24:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-18.20:24:29::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-18.20:24:29::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-18.20:24:29::SCWPlatform::Started preparing the platform 
TRACE::2020-08-18.20:24:29::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-18.20:24:29::SCWSystem::dir created 
TRACE::2020-08-18.20:24:29::SCWSystem::Writing the bif 
TRACE::2020-08-18.20:24:29::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-18.20:24:29::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-18.20:24:29::SCWPlatform::Completed generating the platform
TRACE::2020-08-18.20:24:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:24:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:24:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:24:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:24:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-18.20:24:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:24:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:24:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:24:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:24:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:24:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"602fef51201d20830034441d88311cc4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-18.20:24:29::SCWPlatform::updated the xpfm file.
TRACE::2020-08-18.20:24:29::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-18.20:24:29::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-18.20:24:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-18.20:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2020-08-18.20:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2020-08-18.20:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-18.20:24:29::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-18.20:24:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-18.20:24:29::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:31::SCWPlatform::Clearing the existing platform
TRACE::2020-08-19.01:34:31::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-19.01:34:31::SCWBDomain::clearing the fsbl build
TRACE::2020-08-19.01:34:31::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:31::SCWMssOS::Removing the swdes entry for  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:31::SCWSystem::Clearing the domains completed.
TRACE::2020-08-19.01:34:31::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-19.01:34:31::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:31::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:31::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:31::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:31::SCWPlatform::Removing the HwDB with name C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:31::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:31::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:31::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:31::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:31::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-19.01:34:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_26
TRACE::2020-08-19.01:34:37::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-19.01:34:37::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-19.01:34:37::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-19.01:34:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-19.01:34:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-19.01:34:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:37::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-19.01:34:37::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:37::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:37::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:37::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-19.01:34:37::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:37::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:37::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:37::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-19.01:34:37::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-19.01:34:38::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:38::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:34:38::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:38::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:34:38::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-19.01:34:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-19.01:34:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:38::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:34:38::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWReader::No isolation master present  
TRACE::2020-08-19.01:34:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-19.01:34:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-19.01:34:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:38::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:34:38::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-19.01:34:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-19.01:34:38::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-19.01:34:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:38::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:38::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:34:38::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:38::SCWReader::No isolation master present  
TRACE::2020-08-19.01:34:41::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:41::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:41::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-19.01:34:41::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:46::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:47::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:47::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:47::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:47::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:47::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:34:47::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-19.01:34:47::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:47::SCWPlatform::update - Opened existing hwdb design_1_wrapper_27
TRACE::2020-08-19.01:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:47::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:47::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:47::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2020-08-19.01:34:47::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2020-08-19.01:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:47::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:34:47::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-19.01:34:47::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:47::SCWPlatform::update - Opened existing hwdb design_1_wrapper_27
TRACE::2020-08-19.01:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:47::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-19.01:34:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-19.01:34:47::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:47::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-19.01:34:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_28
TRACE::2020-08-19.01:34:52::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:52::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:53::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2020-08-19.01:34:53::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2020-08-19.01:34:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:53::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:34:53::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:53::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:53::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2020-08-19.01:34:53::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2020-08-19.01:34:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:53::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:34:53::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:34:53::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:34:53::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:34:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:34:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2020-08-19.01:34:53::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2020-08-19.01:34:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:34:53::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:34:53::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:34:53::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"602fef51201d20830034441d88311cc4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-19.01:35:00::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-19.01:35:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-19.01:35:00::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-19.01:35:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-19.01:35:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-19.01:35:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-19.01:35:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-19.01:35:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-19.01:35:00::SCWSystem::Not a boot domain 
LOG::2020-08-19.01:35:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-19.01:35:00::SCWDomain::Generating domain artifcats
TRACE::2020-08-19.01:35:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-19.01:35:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-19.01:35:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-19.01:35:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-19.01:35:00::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:00::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:00::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:00::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:35:01::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:35:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2020-08-19.01:35:01::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2020-08-19.01:35:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:35:01::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:35:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:35:01::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:35:01::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-19.01:35:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:35:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-19.01:35:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-19.01:35:01::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-19.01:35:01::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-19.01:35:01::SCWMssOS::Copying to export directory.
TRACE::2020-08-19.01:35:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-19.01:35:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-19.01:35:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-19.01:35:01::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-19.01:35:01::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-19.01:35:01::SCWPlatform::Started preparing the platform 
TRACE::2020-08-19.01:35:01::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-19.01:35:01::SCWSystem::dir created 
TRACE::2020-08-19.01:35:01::SCWSystem::Writing the bif 
TRACE::2020-08-19.01:35:01::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-19.01:35:01::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-19.01:35:01::SCWPlatform::Completed generating the platform
TRACE::2020-08-19.01:35:01::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:35:01::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:35:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2020-08-19.01:35:01::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2020-08-19.01:35:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:35:01::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:35:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:35:01::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-19.01:35:01::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:35:01::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:35:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2020-08-19.01:35:01::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2020-08-19.01:35:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:35:01::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:35:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:35:01::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:35:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"602fef51201d20830034441d88311cc4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-19.01:35:01::SCWPlatform::updated the xpfm file.
TRACE::2020-08-19.01:35:01::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-19.01:35:01::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-19.01:35:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-19.01:35:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2020-08-19.01:35:01::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2020-08-19.01:35:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-19.01:35:01::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-19.01:35:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-19.01:35:01::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:45:25::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:25::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:25::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:28::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:28::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-20.00:45:34::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWReader::Active system found as  design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-20.00:45:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-20.00:45:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:34::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-20.00:45:34::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-20.00:45:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-20.00:45:34::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:34::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:45:34::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:34::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:45:34::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-08-20.00:45:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-20.00:45:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:34::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:45:34::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWReader::No isolation master present  
TRACE::2020-08-20.00:45:34::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-20.00:45:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-20.00:45:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:34::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:45:34::SCWMssOS::No sw design opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::mss exists loading the mss file  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::Opened the sw design from mss  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::Adding the swdes entry C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-20.00:45:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-20.00:45:34::SCWMssOS::Opened the sw design.  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-20.00:45:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:34::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:45:34::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:45:34::SCWReader::No isolation master present  
TRACE::2020-08-20.00:45:53::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:53::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:53::SCWPlatform:: Platform location is C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-20.00:45:53::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:45:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-20.00:45:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-20.00:45:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-08-20.00:45:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-08-20.00:45:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:58::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:45:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:45:58::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa
TRACE::2020-08-20.00:45:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-20.00:45:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:45:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-08-20.00:45:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-08-20.00:45:58::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:45:58::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:45:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:45:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-20.00:46:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-08-20.00:46:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:46:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:46:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-20.00:46:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-20.00:46:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:46:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:46:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:46:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:46:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:46:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:46:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-20.00:46:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-20.00:46:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:46:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:46:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:46:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:46:04::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:46:04::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:46:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:46:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-20.00:46:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-20.00:46:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:46:04::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:46:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:46:04::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:46:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"602fef51201d20830034441d88311cc4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-20.00:48:34::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2020-08-20.00:48:34::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-20.00:48:34::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2020-08-20.00:48:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-20.00:48:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-20.00:48:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-20.00:48:34::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-20.00:48:34::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-20.00:48:34::SCWSystem::Not a boot domain 
LOG::2020-08-20.00:48:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-20.00:48:34::SCWDomain::Generating domain artifcats
TRACE::2020-08-20.00:48:34::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-20.00:48:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2020-08-20.00:48:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2020-08-20.00:48:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-20.00:48:34::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:34::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:34::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:34::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:48:34::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:48:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-20.00:48:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-20.00:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:48:34::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:48:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:48:34::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:48:34::SCWMssOS::Completed writing the mss file at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-20.00:48:34::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:48:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-20.00:48:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-20.00:48:34::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-20.00:48:34::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-20.00:48:34::SCWMssOS::Copying to export directory.
TRACE::2020-08-20.00:48:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-20.00:48:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-20.00:48:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-20.00:48:35::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2020-08-20.00:48:35::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2020-08-20.00:48:35::SCWPlatform::Started preparing the platform 
TRACE::2020-08-20.00:48:35::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2020-08-20.00:48:35::SCWSystem::dir created 
TRACE::2020-08-20.00:48:35::SCWSystem::Writing the bif 
TRACE::2020-08-20.00:48:35::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-20.00:48:35::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-20.00:48:35::SCWPlatform::Completed generating the platform
TRACE::2020-08-20.00:48:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:48:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:48:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-20.00:48:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-20.00:48:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:48:35::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:48:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:48:35::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-20.00:48:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:48:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:48:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-20.00:48:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-20.00:48:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:48:35::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:48:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:48:35::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:48:35::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"602fef51201d20830034441d88311cc4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d33a85c4fd598e99ebdad119685365ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-20.00:48:35::SCWPlatform::updated the xpfm file.
TRACE::2020-08-20.00:48:35::SCWPlatform::Trying to open the hw design at C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform::DSA given C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform::DSA absoulate path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform::DSA directory C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw
TRACE::2020-08-20.00:48:35::SCWPlatform:: Platform Path C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2020-08-20.00:48:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-08-20.00:48:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-20.00:48:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-20.00:48:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-20.00:48:35::SCWMssOS::Checking the sw design at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-20.00:48:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-20.00:48:35::SCWMssOS::Sw design exists and opened at  C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
