-- =====================================================
-- Testbench for 7-Segment Hexadecimal Display
-- File: tb_7segment.vhd
-- =====================================================

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_seven_segment is
end tb_seven_segment;

architecture behavior of tb_seven_segment is

    -- Component Declaration for the Unit Under Test (UUT)
    component seven_segment
        Port (
            hex_in  : in  STD_LOGIC_VECTOR (3 downto 0);
            seg_out : out STD_LOGIC_VECTOR (6 downto 0)
        );
    end component;

    -- Signals for simulation
    signal hex_in  : STD_LOGIC_VECTOR (3 downto 0) := (others => '0');
    signal seg_out : STD_LOGIC_VECTOR (6 downto 0);

begin
    -- Instantiate the Unit Under Test (UUT)
    uut: seven_segment port map (
        hex_in  => hex_in,
        seg_out => seg_out
    );

    -- Stimulus process
    stim_proc: process
    begin
        -- Loop through all 16 hex values
        for i in 0 to 15 loop
            hex_in <= std_logic_vector(to_unsigned(i, 4));
            wait for 100 ns;  -- delay for observation
        end loop;

        -- End simulation
        wait;
    end process;

end behavior;
