<module name="WKUP_VTM0_MMR_VBUSP_CFG1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="WKUP_VTM_PID" acronym="WKUP_VTM_PID" offset="0x0" width="32" description="VTM Peripheral Identification Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID follows new scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business unit - Processors" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x61B" description="Module functional identifier - CTRL MMR" range="" rwaccess="R"/>
    <bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x9" description="RTL revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision number - actual value determined by RTL" range="" rwaccess="R"/>
  </register>
  <register id="WKUP_VTM_DEVINFO_PWR0" acronym="WKUP_VTM_DEVINFO_PWR0" offset="0x4" width="32" description="Device specific voltage domain and temp sensor information register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="VTM_VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Core voltage domain, cVD, global mapping" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="VD_RTC" width="1" begin="12" end="12" resetval="0xX" description="RTC voltage domain presence." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TMPSENS_CT" width="4" begin="7" end="4" resetval="0xX" description="Number of temperature sensors associated with this VTM." range="" rwaccess="R"/>
    <bitfield id="CVD_CT" width="4" begin="3" end="0" resetval="0xX" description="Number of core voltage domains in device." range="" rwaccess="R"/>
  </register>
  <register id="WKUP_VTM_VD_DEVINFO_j" acronym="WKUP_VTM_VD_DEVINFO_j" offset="0x100" width="32" description="Voltage domain a information register. The default reset values will not be necessarily overwritten. The write capability in the MMR is for having the option to debug and have software driven adjustments if necessary. Offset = 100h + (j * 20h); where j = 0h to 7h">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AVS0_SUP" width="1" begin="12" end="12" resetval="0xX" description="Indicates VD0 AVS class0 support." range="" rwaccess="RW"/>
    <bitfield id="VD_MAP" width="4" begin="11" end="8" resetval="0xX" description="Indicates the core voltage domain mapping of VTM VD." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKUP_VTM_VD_OPPVID_j" acronym="WKUP_VTM_VD_OPPVID_j" offset="0x104" width="32" description="Voltage domain a VID actual code used as reference by Firmware to set the various voltage domain supply voltages. Reset defaults are sourced from efuse for each OPP. The default reset values will not be necessarily overwritten. The write capability in the MMR is for having the option to debug and have software driven adjustments if necessary. Offset = 104h + (j * 20h); where j = 0h to 7h">
    <bitfield id="OPP_3" width="8" begin="31" end="24" resetval="0xX" description="OPP 3 default VID." range="" rwaccess="RW"/>
    <bitfield id="OPP_2" width="8" begin="23" end="16" resetval="0xX" description="OPP 2 default VID." range="" rwaccess="RW"/>
    <bitfield id="OPP_1" width="8" begin="15" end="8" resetval="0xX" description="OPP 1 default VID." range="" rwaccess="RW"/>
    <bitfield id="OPP_0" width="8" begin="7" end="0" resetval="0xX" description="OPP 0 default VID." range="" rwaccess="RW"/>
  </register>
  <register id="WKUP_VTM_VD_EVT_STAT_j" acronym="WKUP_VTM_VD_EVT_STAT_j" offset="0x108" width="32" description="Voltage domain a event and control status register. Offset = 108h + (j * 20h); where j = 0h to 7h">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="2" end="2" resetval="0xX" description="This bit reflects the status of the TH0 undertemp alert resulting from the AND of all the similar alerts produced by the temp sensors selected by VTM_VD[a]_EVT_SEL_SET.tsens_evt_sel." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="1" end="1" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field VTM_VD[a]_EVT_SEL_SET.tsens_evt_sel." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="0" end="0" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the OR of all the similar alerts produced by the temp-monitors selected as showed in field VTM_VD[a]_EVT_SEL_SET.tsens_evt_sel." range="" rwaccess="R"/>
  </register>
  <register id="WKUP_VTM_VD_EVT_SEL_SET_j" acronym="WKUP_VTM_VD_EVT_SEL_SET_j" offset="0x10C" width="32" description="Voltage domain a event select and control set register. NOTE: This MMR and the companion MMR VTM_VD[a]_EVT_SEL_CLR are linked, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR and reads to either of these 2 MMRs read the same content. Offset = 10Ch + (j * 20h); where j = 0h to 7h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKUP_VTM_VD_EVT_SEL_CLR_j" acronym="WKUP_VTM_VD_EVT_SEL_CLR_j" offset="0x110" width="32" description="Voltage domain a event select and control clear register. NOTE: This MMR and the companion MMR VTM_VD[a]_EVT_SEL_SET are linked, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR and reads to either of these 2 MMRs read the same content. Offset = 110h + (j * 20h); where j = 0h to 7h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKUP_VTM_GT_TH1_INT_RAW_STAT_SET" acronym="WKUP_VTM_GT_TH1_INT_RAW_STAT_SET" offset="0x204" width="32" description="Interrupt RAW event status and set MMR for interrupt GT_TH1 for each voltage domain. NOTE: This MMR and the companion MMR, are fully linked for write operation, but partially linked for reads, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR. However the reads to these 2 MMRs don't yield the same read data. Reads to *_INT_RAW_STAT_SET return the full 'raw' events contents of the common linked MMR, whereas reads to MMR *_INT_EN_STAT_CLR will yield the masked-content of the linked MMR. The mask for the read is defined by the contents of the related MMR *_INT_EN_SET/CLR.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt pending bit set for gt_th1_int from VD" range="" rwaccess="RW1S"/>
  </register>
  <register id="WKUP_VTM_GT_TH1_INT_EN_STAT_CLR" acronym="WKUP_VTM_GT_TH1_INT_EN_STAT_CLR" offset="0x208" width="32" description="Enabled interrupt event status and clear MMR for interrupt GT_TH1 per voltage domain. NOTE: This MMR and the companion MMR, are fully linked for write operation, but partially linked for reads, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR. However the reads to these 2 MMRs don't yield the same read data. Reads to *_INT_RAW_STAT_SET return the full 'raw' events contents of the common linked MMR, whereas reads to MMR *_INT_EN_STAT_CLR will yield the masked-content of the linked MMR. The mask for the read is defined by the contents of the related MMR *_INT_EN_SET/CLR.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt masked pending bit for gt_th1_int from VD" range="" rwaccess="RW1C"/>
  </register>
  <register id="WKUP_VTM_GT_TH1_INT_EN_SET" acronym="WKUP_VTM_GT_TH1_INT_EN_SET" offset="0x214" width="32" description="Enable set MMR for interrupt GT_TH1 for each voltage domain. NOTE: This MMR and the companion MMR, are linked, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR and reads to either of these 2 MMRs read the same content.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for gt_th1_int from VD" range="" rwaccess="RW1S"/>
  </register>
  <register id="WKUP_VTM_GT_TH1_INT_EN_CLR" acronym="WKUP_VTM_GT_TH1_INT_EN_CLR" offset="0x218" width="32" description="Enable clear MMR for interrupt GT_TH1 for each voltage domain. NOTE: This MMR and the companion MMR, are linked, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR and reads to either of these 2 MMRs read the same content.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for gt_th1_int from VD" range="" rwaccess="RW1C"/>
  </register>
  <register id="WKUP_VTM_GT_TH2_INT_RAW_STAT_SET" acronym="WKUP_VTM_GT_TH2_INT_RAW_STAT_SET" offset="0x224" width="32" description="Interrupt RAW event status and set MMR for interrupt GT_TH2 for each voltage domain. NOTE: This MMR and the companion MMR, are fully linked for write operation, but partially linked for reads, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR. However the reads to these 2 MMRs don't yield the same read data. Reads to *_INT_RAW_STAT_SET return the full 'raw' events contents of the common linked MMR, whereas reads to MMR *_INT_EN_STAT_CLR will yield the masked-content of the linked MMR. The mask for the read is defined by the contents of the related MMR *_INT_EN_SET/CLR.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt pending bit set for gt_th2_int from VD" range="" rwaccess="RW1S"/>
  </register>
  <register id="WKUP_VTM_GT_TH2_INT_EN_STAT_CLR" acronym="WKUP_VTM_GT_TH2_INT_EN_STAT_CLR" offset="0x228" width="32" description="Enabled interrupt event status and clear MMR for interrupt GT_TH2 per voltage domain. NOTE: This MMR and the companion MMR, are fully linked for write operation, but partially linked for reads, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR. However the reads to these 2 MMRs don't yield the same read data. Reads to *_INT_RAW_STAT_SET return the full 'raw' events contents of the common linked MMR, whereas reads to MMR *_INT_EN_STAT_CLR will yield the masked-content of the linked MMR. The mask for the read is defined by the contents of the related MMR *_INT_EN_SET/CLR.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enabled pending bit for gt_th2_int from VD" range="" rwaccess="RW1C"/>
  </register>
  <register id="WKUP_VTM_GT_TH2_INT_EN_SET" acronym="WKUP_VTM_GT_TH2_INT_EN_SET" offset="0x234" width="32" description="Enable set MMR for interrupt GT_TH2 for each voltage domain. NOTE: This MMR and the companion MMR, are linked, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR and reads to either of these 2 MMRs read the same content.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for gt_th2_int from VD" range="" rwaccess="RW1S"/>
  </register>
  <register id="WKUP_VTM_GT_TH2_INT_EN_CLR" acronym="WKUP_VTM_GT_TH2_INT_EN_CLR" offset="0x238" width="32" description="Enable clear MMR for interrupt GT_TH2 for each voltage domain. NOTE: This MMR and the companion MMR, are linked, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR and reads to either of these 2 MMRs read the same content.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for gt_th2_int from VD" range="" rwaccess="RW1C"/>
  </register>
  <register id="WKUP_VTM_LT_TH0_INT_RAW_STAT_SET" acronym="WKUP_VTM_LT_TH0_INT_RAW_STAT_SET" offset="0x244" width="32" description="Interrupt RAW event status and set MMR for interrupt LT_TH0 for each voltage domain. NOTE: This MMR and the companion MMR, are fully linked for write operation, but partially linked for reads, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR. However the reads to these 2 MMRs don't yield the same read data. Reads to *_INT_RAW_STAT_SET return the full 'raw' events contents of the common linked MMR, whereas reads to MMR *_INT_EN_STAT_CLR will yield the masked-content of the linked MMR. The mask for the read is defined by the contents of the related MMR *_INT_EN_SET/CLR.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt pending bit set for lt_th0_int from VD" range="" rwaccess="RW1S"/>
  </register>
  <register id="WKUP_VTM_LT_TH0_INT_EN_STAT_CLR" acronym="WKUP_VTM_LT_TH0_INT_EN_STAT_CLR" offset="0x248" width="32" description="Enabled interrupt event status and clear MMR for interrupt LT_TH0 per voltage domain. NOTE: This MMR and the companion MMR, are fully linked for write operation, but partially linked for reads, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR. However the reads to these 2 MMRs don't yield the same read data. Reads to *_INT_RAW_STAT_SET return the full 'raw' events contents of the common linked MMR, whereas reads to MMR *_INT_EN_STAT_CLR will yield the masked-content of the linked MMR. The mask for the read is defined by the contents of the related MMR *_INT_EN_SET/CLR.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enabled pending status bit for lt_th0_int from VD" range="" rwaccess="RW1C"/>
  </register>
  <register id="WKUP_VTM_LT_TH0_INT_EN_SET" acronym="WKUP_VTM_LT_TH0_INT_EN_SET" offset="0x254" width="32" description="Enable set MMR for interrupt LT_TH0 for each voltage domain. NOTE: This MMR and the companion MMR, are linked, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR and reads to either of these 2 MMRs read the same content.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for lt_th0_int from VD" range="" rwaccess="RW1S"/>
  </register>
  <register id="WKUP_VTM_LT_TH0_INT_EN_CLR" acronym="WKUP_VTM_LT_TH0_INT_EN_CLR" offset="0x258" width="32" description="Enable clear MMR for interrupt LT_TH0 for each voltage domain. NOTE: This MMR and the companion MMR, are linked, which means that they are in fact a single common MMR, with 2 different write addresses/mechanisms, and thus the single common MMR updates with the writes to either MMR and reads to either of these 2 MMRs read the same content.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD" width="8" begin="7" end="0" resetval="0x0" description="Interrupt enable bit for lt_th0_int from VD" range="" rwaccess="RW1C"/>
  </register>
  <register id="WKUP_VTM_TMPSENS_CTRL_j" acronym="WKUP_VTM_TMPSENS_CTRL_j" offset="0x300" width="32" description="Temperature Sensor Band-gap control register for sensor a. Offset = 300h + (j * 20h); where j = 0h to 7h">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_EN" width="1" begin="10" end="10" resetval="0x0" description="Enable under-threshold0 event." range="" rwaccess="RW"/>
    <bitfield id="GT_TH2_EN" width="1" begin="9" end="9" resetval="0x0" description="Enable over-threshold2 event." range="" rwaccess="RW"/>
    <bitfield id="GT_TH1_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable over-threshold1 event." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="WKUP_VTM_TMPSENS_STAT_j" acronym="WKUP_VTM_TMPSENS_STAT_j" offset="0x308" width="32" description="Temperature Sensor Band-gap Status register for sensor a. Offset = 308h + (j * 20h); where j = 0h to 7h">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Indicates the core voltage domain placement of the temp sensor." range="" rwaccess="R"/>
    <bitfield id="MAXT_OUTRG_ALERT" width="1" begin="15" end="15" resetval="0xX" description="This bit will be driven to a level 1 for a given temperature monitor if it has its corresponding bit maxt_outrg_en = 1, and the temperature reading is reporting to be outside the max temperature supported, temp &amp;amp;gt; programmed value." range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="14" end="14" resetval="0x0" description="This field reflects the status of the lt_th0_alert comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="13" end="13" resetval="0x0" description="This field reflects the status of the gt_th2_alert comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="12" end="12" resetval="0x0" description="This field reflects the status of the gt_th1_alert comparator result." range="" rwaccess="R"/>
    <bitfield id="EOC_FC_UPDATE" width="1" begin="11" end="11" resetval="0x0" description="First time end of conversion." range="" rwaccess="R"/>
    <bitfield id="DATA_VALID" width="1" begin="10" end="10" resetval="0xX" description="Data_valid signal value from sensor: ADC End of Conversion." range="" rwaccess="R"/>
    <bitfield id="DATA_OUT" width="10" begin="9" end="0" resetval="0xX" description="Data_out signal value from sensor: Temperature data from the ADC in monitor." range="" rwaccess="R"/>
  </register>
  <register id="WKUP_VTM_TMPSENS_TH_j" acronym="WKUP_VTM_TMPSENS_TH_j" offset="0x30C" width="32" description="Temperature Sensor Band-gap Threshold register for sensor a. Offset = 30Ch + (j * 20h); where j = 0h to 7h">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH1_VAL" width="10" begin="25" end="16" resetval="0x0" description="Threshold point-1, thpt1, temp-value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH0_VAL" width="10" begin="9" end="0" resetval="0x0" description="Threshold point-0, thpt0, temp-value." range="" rwaccess="RW"/>
  </register>
  <register id="WKUP_VTM_TMPSENS_TH2_j" acronym="WKUP_VTM_TMPSENS_TH2_j" offset="0x310" width="32" description="Temperature Sensor Band-gap Threshold register 2 for sensor a. Offset = 310h + (j * 20h); where j = 0h to 7h">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH2_VAL" width="10" begin="9" end="0" resetval="0x0" description="Threshold point-2, thpt2, temp-value." range="" rwaccess="RW"/>
  </register>
</module>
