#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 31 21:13:38 2024
# Process ID: 6968
# Current directory: E:/FPGA/fpga_study/01_flow_led/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6916 E:\FPGA\fpga_study\01_flow_led\prj\flow_led.xpr
# Log file: E:/FPGA/fpga_study/01_flow_led/prj/vivado.log
# Journal file: E:/FPGA/fpga_study/01_flow_led/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/fpga_study/01_flow_led/prj/flow_led.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/fpga_study/01_flow_led' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'E:/FPGA/fpga_study/01_flow_led/prj/flow_led.gen/sources_1', nor could it be found using path 'E:/FPGA/fpga_study/01_flow_led/flow_led.gen/sources_1'.
WARNING: [Project 1-312] File not found as 'E:/FPGA/fpga_study/01_flow_led/prj/rtl/flow_led.v'; using path 'E:/FPGA/fpga_study/01_flow_led/rtl/flow_led.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'E:/FPGA/fpga_study/01_flow_led/prj/rtl/flow_led.v'; using path 'E:/FPGA/fpga_study/01_flow_led/rtl/flow_led.v' instead.
WARNING: [Project 1-312] File not found as 'E:/FPGA/fpga_study/01_flow_led/prj/rtl/flow_led.v'; using path 'E:/FPGA/fpga_study/01_flow_led/rtl/flow_led.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/FPGA/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.293 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Mar 31 21:14:02 2024] Launched impl_1...
Run output will be captured here: E:/FPGA/fpga_study/01_flow_led/prj/flow_led.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1354.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2018.828 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2018.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2018.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2147.855 ; gain = 1035.563
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 21:17:19 2024...
