<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Apr 02 00:36:03 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     gGMUX_BKeys
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets Key_Clock]
            69 items scored, 55 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.642ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Brightness_Level_i2  (from Key_Clock +)
   Destination:    FD1S3AX    D              Brightness_Level_i4  (to Key_Clock +)

   Delay:                   9.557ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

      9.557ns data_path Brightness_Level_i2 to Brightness_Level_i4 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 4.642ns

 Path Details: Brightness_Level_i2 to Brightness_Level_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Brightness_Level_i2 (from Key_Clock)
Route        41   e 1.862                                  Brightness_Level[2]
LUT4        ---     0.302              A to Z              i1_2_lut_adj_8
Route         1   e 1.020                                  n4168
LUT4        ---     0.302              C to Z              i80_4_lut
Route         5   e 1.341                                  n565
LUT4        ---     0.302              B to Z              Brightness_Level[4]_bdd_4_lut_2895
Route         1   e 0.020                                  n4741
MUXL5       ---     0.123           ALUT to Z              i2832
Route         1   e 1.020                                  n4743
LUT4        ---     0.302              D to Z              n4744_bdd_3_lut_4_lut
Route         1   e 0.020                                  n4745
MUXL5       ---     0.123           ALUT to Z              i2836
Route         1   e 1.020                                  n4747
LUT4        ---     0.302              D to Z              n4747_bdd_3_lut_4_lut
Route         1   e 1.020                                  Brightness_Level_4__N_78[4]
                  --------
                    9.557  (23.4% logic, 76.6% route), 8 logic levels.


Error:  The following path violates requirements by 4.637ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Brightness_Level_i2  (from Key_Clock +)
   Destination:    FD1S3AX    D              Brightness_Level_i4  (to Key_Clock +)

   Delay:                   9.552ns  (22.1% logic, 77.9% route), 7 logic levels.

 Constraint Details:

      9.552ns data_path Brightness_Level_i2 to Brightness_Level_i4 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 4.637ns

 Path Details: Brightness_Level_i2 to Brightness_Level_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Brightness_Level_i2 (from Key_Clock)
Route        41   e 1.862                                  Brightness_Level[2]
LUT4        ---     0.302              A to Z              i1_2_lut_adj_8
Route         1   e 1.020                                  n4168
LUT4        ---     0.302              C to Z              i80_4_lut
Route         5   e 1.341                                  n565
LUT4        ---     0.302              B to Z              Brightness_Level[2]_bdd_4_lut_2830
Route         1   e 0.020                                  n4731
MUXL5       ---     0.123           BLUT to Z              i2826
Route         2   e 1.158                                  n6_adj_1
LUT4        ---     0.302              D to Z              Brightness_Level[4]_bdd_4_lut_2831
Route         1   e 1.020                                  n4740
LUT4        ---     0.302              C to Z              n4747_bdd_3_lut_4_lut
Route         1   e 1.020                                  Brightness_Level_4__N_78[4]
                  --------
                    9.552  (22.1% logic, 77.9% route), 7 logic levels.


Error:  The following path violates requirements by 4.627ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Brightness_Level_i4  (from Key_Clock +)
   Destination:    FD1S3AX    D              Brightness_Level_i4  (to Key_Clock +)

   Delay:                   9.542ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

      9.542ns data_path Brightness_Level_i4 to Brightness_Level_i4 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 4.627ns

 Path Details: Brightness_Level_i4 to Brightness_Level_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Brightness_Level_i4 (from Key_Clock)
Route        38   e 1.847                                  Brightness_Level[4]
LUT4        ---     0.302              A to Z              i1_2_lut_adj_7
Route         1   e 1.020                                  n4166
LUT4        ---     0.302              B to Z              i80_4_lut
Route         5   e 1.341                                  n565
LUT4        ---     0.302              B to Z              Brightness_Level[4]_bdd_4_lut_2895
Route         1   e 0.020                                  n4741
MUXL5       ---     0.123           ALUT to Z              i2832
Route         1   e 1.020                                  n4743
LUT4        ---     0.302              D to Z              n4744_bdd_3_lut_4_lut
Route         1   e 0.020                                  n4745
MUXL5       ---     0.123           ALUT to Z              i2836
Route         1   e 1.020                                  n4747
LUT4        ---     0.302              D to Z              n4747_bdd_3_lut_4_lut
Route         1   e 1.020                                  Brightness_Level_4__N_78[4]
                  --------
                    9.542  (23.4% logic, 76.6% route), 8 logic levels.

Warning: 9.642 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets Frame_Clock]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.535ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Last_Key_Press__i0  (from Frame_Clock +)
   Destination:    FD1S3IX    D              Last_Key_Press__i0  (to Frame_Clock +)

   Delay:                   3.380ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      3.380ns data_path Last_Key_Press__i0 to Last_Key_Press__i0 meets
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 1.535ns

 Path Details: Last_Key_Press__i0 to Last_Key_Press__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Last_Key_Press__i0 (from Frame_Clock)
Route        10   e 1.580                                  Last_Key_Press[0]
LUT4        ---     0.302              A to Z              i1_4_lut_adj_17
Route         1   e 1.020                                  Last_Key_Press_1__N_182[0]
                  --------
                    3.380  (23.1% logic, 76.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.857ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Last_Key_Press__i1  (from Frame_Clock +)
   Destination:    FD1S3IX    D              Last_Key_Press__i1  (to Frame_Clock +)

   Delay:                   3.058ns  (25.5% logic, 74.5% route), 2 logic levels.

 Constraint Details:

      3.058ns data_path Last_Key_Press__i1 to Last_Key_Press__i1 meets
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 1.857ns

 Path Details: Last_Key_Press__i1 to Last_Key_Press__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Last_Key_Press__i1 (from Frame_Clock)
Route         2   e 1.258                                  Last_Key_Press[1]
LUT4        ---     0.302              A to Z              i1_4_lut
Route         1   e 1.020                                  Last_Key_Press_1__N_182[1]
                  --------
                    3.058  (25.5% logic, 74.5% route), 2 logic levels.

Report: 3.465 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets LPC_CLK33M_GMUX_c]
            1534 items scored, 1458 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.549ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             add_117_e1_i0_i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FD1P3IX    SP             Decoded_Frame__i6  (to LPC_CLK33M_GMUX_c +)

   Delay:                   9.258ns  (27.9% logic, 72.1% route), 13 logic levels.

 Constraint Details:

      9.258ns data_path add_117_e1_i0_i0 to Decoded_Frame__i6 violates
      5.000ns delay constraint less
      0.291ns LCE_S requirement (totaling 4.709ns) by 4.549ns

 Path Details: add_117_e1_i0_i0 to Decoded_Frame__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              add_117_e1_i0_i0 (from LPC_CLK33M_GMUX_c)
Route         1   e 1.020                                  n34
A1_TO_FCO   ---     0.364           A[2] to COUT           add_656_1
Route         1   e 0.020                                  n3750
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_3
Route         1   e 0.020                                  n3751
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_5
Route         1   e 0.020                                  n3752
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_7
Route         1   e 0.020                                  n3753
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_9
Route         1   e 0.020                                  n3754
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_11
Route         1   e 0.020                                  n3755
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_13
Route         1   e 0.020                                  n3756
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_15
Route         1   e 0.020                                  n3757
FCI_TO_F    ---     0.317            CIN to S[2]           add_656_17
Route         2   e 1.258                                  n2415
LUT4        ---     0.302              A to Z              i1447_2_lut
Route        20   e 1.619                                  Frame_Counter_16__N_146[16]
LUT4        ---     0.302              B to Z              i1_4_lut_adj_12
Route        18   e 1.598                                  LPC_CLK33M_GMUX_c_enable_32
LUT4        ---     0.302              D to Z              i2766_3_lut_4_lut
Route         1   e 1.020                                  LPC_CLK33M_GMUX_c_enable_36
                  --------
                    9.258  (27.9% logic, 72.1% route), 13 logic levels.


Error:  The following path violates requirements by 4.549ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             add_117_e1_i0_i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FD1P3IX    SP             Decoded_Frame__i5  (to LPC_CLK33M_GMUX_c +)

   Delay:                   9.258ns  (27.9% logic, 72.1% route), 13 logic levels.

 Constraint Details:

      9.258ns data_path add_117_e1_i0_i0 to Decoded_Frame__i5 violates
      5.000ns delay constraint less
      0.291ns LCE_S requirement (totaling 4.709ns) by 4.549ns

 Path Details: add_117_e1_i0_i0 to Decoded_Frame__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              add_117_e1_i0_i0 (from LPC_CLK33M_GMUX_c)
Route         1   e 1.020                                  n34
A1_TO_FCO   ---     0.364           A[2] to COUT           add_656_1
Route         1   e 0.020                                  n3750
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_3
Route         1   e 0.020                                  n3751
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_5
Route         1   e 0.020                                  n3752
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_7
Route         1   e 0.020                                  n3753
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_9
Route         1   e 0.020                                  n3754
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_11
Route         1   e 0.020                                  n3755
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_13
Route         1   e 0.020                                  n3756
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_15
Route         1   e 0.020                                  n3757
FCI_TO_F    ---     0.317            CIN to S[2]           add_656_17
Route         2   e 1.258                                  n2415
LUT4        ---     0.302              A to Z              i1447_2_lut
Route        20   e 1.619                                  Frame_Counter_16__N_146[16]
LUT4        ---     0.302              B to Z              i1_4_lut_adj_12
Route        18   e 1.598                                  LPC_CLK33M_GMUX_c_enable_32
LUT4        ---     0.302              D to Z              i2768_3_lut_4_lut
Route         1   e 1.020                                  LPC_CLK33M_GMUX_c_enable_35
                  --------
                    9.258  (27.9% logic, 72.1% route), 13 logic levels.


Error:  The following path violates requirements by 4.549ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             add_117_e1_i0_i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FD1P3IX    SP             Decoded_Frame__i12  (to LPC_CLK33M_GMUX_c +)

   Delay:                   9.258ns  (27.9% logic, 72.1% route), 13 logic levels.

 Constraint Details:

      9.258ns data_path add_117_e1_i0_i0 to Decoded_Frame__i12 violates
      5.000ns delay constraint less
      0.291ns LCE_S requirement (totaling 4.709ns) by 4.549ns

 Path Details: add_117_e1_i0_i0 to Decoded_Frame__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              add_117_e1_i0_i0 (from LPC_CLK33M_GMUX_c)
Route         1   e 1.020                                  n34
A1_TO_FCO   ---     0.364           A[2] to COUT           add_656_1
Route         1   e 0.020                                  n3750
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_3
Route         1   e 0.020                                  n3751
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_5
Route         1   e 0.020                                  n3752
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_7
Route         1   e 0.020                                  n3753
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_9
Route         1   e 0.020                                  n3754
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_11
Route         1   e 0.020                                  n3755
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_13
Route         1   e 0.020                                  n3756
FCI_TO_FCO  ---     0.074            CIN to COUT           add_656_15
Route         1   e 0.020                                  n3757
FCI_TO_F    ---     0.317            CIN to S[2]           add_656_17
Route         2   e 1.258                                  n2415
LUT4        ---     0.302              A to Z              i1447_2_lut
Route        20   e 1.619                                  Frame_Counter_16__N_146[16]
LUT4        ---     0.302              B to Z              i1_4_lut_adj_12
Route        18   e 1.598                                  LPC_CLK33M_GMUX_c_enable_32
LUT4        ---     0.302              D to Z              i2752_3_lut_4_lut
Route         1   e 1.020                                  LPC_CLK33M_GMUX_c_enable_34
                  --------
                    9.258  (27.9% logic, 72.1% route), 13 logic levels.

Warning: 9.549 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets Key_Clock]               |     5.000 ns|     9.642 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets Frame_Clock]             |     5.000 ns|     3.465 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets LPC_CLK33M_GMUX_c]       |     5.000 ns|     9.549 ns|    13 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n2415                                   |       2|     848|     56.05%
                                        |        |        |
n3757                                   |       1|     795|     52.54%
                                        |        |        |
n3756                                   |       1|     689|     45.54%
                                        |        |        |
LPC_CLK33M_GMUX_c_enable_32             |      18|     612|     40.45%
                                        |        |        |
Frame_Counter_16__N_146[16]             |      20|     592|     39.13%
                                        |        |        |
n3755                                   |       1|     583|     38.53%
                                        |        |        |
n3754                                   |       1|     477|     31.53%
                                        |        |        |
n3753                                   |       1|     371|     24.52%
                                        |        |        |
n3752                                   |       1|     265|     17.51%
                                        |        |        |
n2647                                   |      16|     256|     16.92%
                                        |        |        |
n4222                                   |       1|     198|     13.09%
                                        |        |        |
n4026                                   |       2|     174|     11.50%
                                        |        |        |
n3751                                   |       1|     159|     10.51%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1513  Score: 2662186

Constraints cover  2431 paths, 355 nets, and 857 connections (75.0% coverage)


Peak memory: 71532544 bytes, TRCE: 1097728 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
