// Clock Divider Module with Enable and Reset
module clock_divider(
    input clk,            // input clock signal
    input reset,          // synchronous active-high reset signal
    input en,             // enable signal
    output reg out        // output clock signal
);

reg [3:0] count;        // 4-bit counter for division
wire divider;           // wire to hold enable and reset conditions

// combinational logic for divider
assign divider = en & ~reset;

// synchronous reset for counter
always @(posedge clk or posedge reset) begin
    if (reset) begin
        count <= 0;    // reset counter
        out <= 0;      // reset output
    end else begin
        if (divider) begin   // only count if enable and not resetting
            count <= count + 1;
            if (count == 4'd9) begin   // when count reaches 10,
                out <= ~out;           // invert output signal for half frequency
            end
        end
    end
end

endmodule