always @(posedge clk) begin
  out <= in ^ out;
endmodule