//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	run

.visible .entry run(
	.param .u64 run_param_0,
	.param .u32 run_param_1,
	.param .u32 run_param_2,
	.param .u32 run_param_3,
	.param .u32 run_param_4,
	.param .u32 run_param_5,
	.param .u32 run_param_6,
	.param .u32 run_param_7,
	.param .u64 run_param_8,
	.param .u32 run_param_9
)
{
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<117>;
	.reg .f64 	%fd<21>;
	.reg .b64 	%rd<27>;


	ld.param.u64 	%rd12, [run_param_0];
	ld.param.u32 	%r46, [run_param_1];
	ld.param.u32 	%r40, [run_param_2];
	ld.param.u32 	%r41, [run_param_3];
	ld.param.u32 	%r42, [run_param_4];
	ld.param.u32 	%r108, [run_param_5];
	ld.param.u32 	%r44, [run_param_6];
	ld.param.u32 	%r45, [run_param_7];
	ld.param.u64 	%rd11, [run_param_8];
	cvta.to.global.u64 	%rd1, %rd12;
	mov.u32 	%r47, %ctaid.y;
	mov.u32 	%r48, %nctaid.x;
	mov.u32 	%r1, %ctaid.x;
	mad.lo.s32 	%r2, %r47, %r48, %r1;
	mul.lo.s32 	%r3, %r41, %r40;
	div.s32 	%r49, %r46, %r3;
	setp.ge.s32	%p3, %r2, %r49;
	@%p3 bra 	BB0_21;

	mul.lo.s32 	%r4, %r2, %r3;
	mul.lo.s32 	%r109, %r2, %r45;
	setp.ne.s32	%p4, %r108, 0;
	@%p4 bra 	BB0_10;

	add.s32 	%r51, %r2, 1;
	mul.lo.s32 	%r6, %r51, %r3;
	mov.f64 	%fd19, 0d0000000000000000;
	mov.u32 	%r104, 0;
	setp.ge.s32	%p5, %r4, %r6;
	@%p5 bra 	BB0_5;

	mul.lo.s32 	%r58, %r3, %r2;
	mul.wide.s32 	%rd13, %r58, 4;
	add.s64 	%rd24, %rd1, %rd13;
	mov.f64 	%fd19, 0d0000000000000000;
	mov.u32 	%r104, 0;
	mov.u32 	%r107, %r4;

BB0_4:
	mov.u32 	%r8, %r107;
	ldu.global.u32 	%r59, [%rd24];
	cvt.rn.f64.s32	%fd11, %r59;
	add.f64 	%fd19, %fd19, %fd11;
	setp.gt.s32	%p6, %r59, 0;
	selp.u32	%r60, 1, 0, %p6;
	add.s32 	%r104, %r60, %r104;
	add.s64 	%rd24, %rd24, 4;
	add.s32 	%r10, %r8, 1;
	setp.lt.s32	%p7, %r10, %r6;
	mov.u32 	%r107, %r10;
	@%p7 bra 	BB0_4;

BB0_5:
	mov.u32 	%r108, 64000;
	setp.lt.s32	%p8, %r104, 1;
	@%p8 bra 	BB0_10;

	cvt.rn.f64.s32	%fd4, %r104;
	div.rn.f64 	%fd5, %fd19, %fd4;
	mov.f64 	%fd20, 0d0000000000000000;
	@%p5 bra 	BB0_9;

	mul.lo.s32 	%r67, %r3, %r2;
	mul.wide.s32 	%rd14, %r67, 4;
	add.s64 	%rd25, %rd1, %rd14;
	mov.f64 	%fd20, 0d0000000000000000;
	mov.u32 	%r106, %r4;

BB0_8:
	ldu.global.u32 	%r68, [%rd25];
	cvt.rn.f64.s32	%fd14, %r68;
	sub.f64 	%fd15, %fd14, %fd5;
	fma.rn.f64 	%fd20, %fd15, %fd15, %fd20;
	add.s64 	%rd25, %rd25, 4;
	add.s32 	%r106, %r106, 1;
	setp.lt.s32	%p10, %r106, %r6;
	@%p10 bra 	BB0_8;

BB0_9:
	div.rn.f64 	%fd16, %fd20, %fd4;
	sqrt.rn.f64 	%fd17, %fd16;
	fma.rn.f64 	%fd18, %fd17, 0d4000000000000000, %fd5;
	cvt.rzi.s32.f64	%r108, %fd18;

BB0_10:
	add.s32 	%r16, %r2, 1;
	shr.u32 	%r73, %r42, 31;
	add.s32 	%r74, %r42, %r73;
	shr.s32 	%r17, %r74, 1;
	add.s32 	%r75, %r17, %r4;
	mad.lo.s32 	%r110, %r17, %r40, %r75;
	mul.lo.s32 	%r19, %r16, %r45;
	setp.ge.s32	%p11, %r109, %r19;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd15, %rd11;
	mul.lo.s32 	%r80, %r45, %r2;
	mul.wide.s32 	%rd16, %r80, 4;
	add.s64 	%rd26, %rd15, %rd16;

BB0_12:
	mov.u32 	%r81, 0;
	st.global.u32 	[%rd26], %r81;
	add.s64 	%rd26, %rd26, 4;
	add.s32 	%r109, %r109, 1;
	setp.lt.s32	%p12, %r109, %r19;
	@%p12 bra 	BB0_12;

BB0_13:
	mul.lo.s32 	%r83, %r16, %r3;
	mul.lo.s32 	%r84, %r17, %r40;
	sub.s32 	%r22, %r83, %r84;
	setp.ge.s32	%p13, %r110, %r22;
	@%p13 bra 	BB0_21;

	add.s32 	%r86, %r40, 1;
	mul.lo.s32 	%r23, %r17, %r86;
	sub.s32 	%r24, %r40, %r17;
	mov.u32 	%r111, 0;

BB0_15:
	mul.wide.s32 	%rd17, %r110, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.u32 	%r27, [%rd18];
	setp.le.s32	%p14, %r27, %r108;
	@%p14 bra 	BB0_20;

	sub.s32 	%r113, %r110, %r23;
	add.s32 	%r29, %r110, %r23;
	setp.gt.s32	%p16, %r113, %r29;
	mov.u32 	%r116, 0;
	mov.u16 	%rs5, 1;
	mov.u32 	%r112, %r116;
	mov.u32 	%r115, %r116;
	mov.pred 	%p26, -1;
	@%p16 bra 	BB0_18;

BB0_17:
	mul.wide.s32 	%rd19, %r113, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u32 	%r90, [%rd20];
	setp.gt.s32	%p17, %r90, %r27;
	selp.b16	%rs5, 0, %rs5, %p17;
	and.b16  	%rs4, %rs5, 255;
	setp.gt.s32	%p18, %r90, 0;
	selp.u32	%r91, 1, 0, %p18;
	add.s32 	%r116, %r91, %r116;
	add.s32 	%r92, %r112, 1;
	setp.eq.s32	%p19, %r92, %r42;
	sub.s32 	%r93, %r40, %r42;
	selp.b32	%r94, %r93, 0, %p19;
	add.s32 	%r95, %r113, %r94;
	add.s32 	%r113, %r95, 1;
	selp.b32	%r112, 0, %r92, %p19;
	setp.le.s32	%p20, %r113, %r29;
	setp.ne.s16	%p26, %rs4, 0;
	and.pred  	%p21, %p20, %p26;
	mov.u32 	%r115, %r116;
	@%p21 bra 	BB0_17;

BB0_18:
	setp.ge.s32	%p22, %r115, %r44;
	and.pred  	%p23, %p26, %p22;
	@!%p23 bra 	BB0_20;
	bra.uni 	BB0_19;

BB0_19:
	mad.lo.s32 	%r100, %r2, %r45, %r111;
	cvta.to.global.u64 	%rd21, %rd11;
	mul.wide.s32 	%rd22, %r100, 4;
	add.s64 	%rd23, %rd21, %rd22;
	st.global.u32 	[%rd23], %r110;
	add.s32 	%r111, %r111, 1;

BB0_20:
	add.s32 	%r101, %r110, 1;
	rem.s32 	%r102, %r101, %r40;
	setp.eq.s32	%p24, %r102, %r24;
	add.s32 	%r103, %r110, %r42;
	selp.b32	%r110, %r103, %r101, %p24;
	setp.lt.s32	%p25, %r110, %r22;
	@%p25 bra 	BB0_15;

BB0_21:
	ret;
}


