Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jan 30 21:25:23 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: button (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button2 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SELECT_BUTTON/count2_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.613        0.000                      0                  127        0.179        0.000                      0                  127        3.000        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1       32.613        0.000                      0                  125        0.179        0.000                      0                  125       19.500        0.000                       0                    61  
  clk_out2_clk_wiz_1       98.270        0.000                      0                    2        0.291        0.000                      0                    2       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       32.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.613ns  (required time - arrival time)
  Source:                 vga/r_vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/r_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 1.894ns (26.065%)  route 5.372ns (73.935%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 38.003 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.636    -2.383    vga/CLK
    SLICE_X58Y41         FDRE                                         r  vga/r_vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  vga/r_vcounter_reg[0]/Q
                         net (fo=17, routed)          1.219    -0.708    vga/w_counter_y[0]
    SLICE_X59Y39         LUT4 (Prop_lut4_I2_O)        0.150    -0.558 f  vga/r_red[3]_i_39/O
                         net (fo=1, routed)           1.106     0.548    vga/r_red[3]_i_39_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I1_O)        0.326     0.874 f  vga/r_red[3]_i_23/O
                         net (fo=8, routed)           1.175     2.050    vga/r_green_reg[3]_1
    SLICE_X62Y37         LUT2 (Prop_lut2_I1_O)        0.152     2.202 f  vga/Flag7_i_3/O
                         net (fo=5, routed)           0.894     3.095    vga/r_green_reg[3]_0
    SLICE_X60Y38         LUT6 (Prop_lut6_I1_O)        0.332     3.427 f  vga/r_red[3]_i_20/O
                         net (fo=1, routed)           0.680     4.107    NEXT_BUTTON/count_reg[1]_0
    SLICE_X60Y38         LUT5 (Prop_lut5_I0_O)        0.150     4.257 r  NEXT_BUTTON/r_red[3]_i_5/O
                         net (fo=1, routed)           0.299     4.556    vga/count_reg[2]_0
    SLICE_X61Y39         LUT6 (Prop_lut6_I4_O)        0.328     4.884 r  vga/r_red[3]_i_1/O
                         net (fo=1, routed)           0.000     4.884    lijnen/r_red_reg[3]_0
    SLICE_X61Y39         FDRE                                         r  lijnen/r_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.516    38.003    lijnen/CLK
    SLICE_X61Y39         FDRE                                         r  lijnen/r_red_reg[3]/C
                         clock pessimism             -0.411    37.591    
                         clock uncertainty           -0.123    37.468    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)        0.029    37.497    lijnen/r_red_reg[3]
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                 32.613    

Slack (MET) :             32.636ns  (required time - arrival time)
  Source:                 vga/r_vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/Flag8_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.792ns (25.723%)  route 5.175ns (74.277%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 38.004 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.636    -2.383    vga/CLK
    SLICE_X58Y41         FDRE                                         r  vga/r_vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  vga/r_vcounter_reg[0]/Q
                         net (fo=17, routed)          1.219    -0.708    vga/w_counter_y[0]
    SLICE_X59Y39         LUT4 (Prop_lut4_I2_O)        0.150    -0.558 f  vga/r_red[3]_i_39/O
                         net (fo=1, routed)           1.106     0.548    vga/r_red[3]_i_39_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I1_O)        0.326     0.874 f  vga/r_red[3]_i_23/O
                         net (fo=8, routed)           0.862     1.737    vga/r_green_reg[3]_1
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.152     1.889 f  vga/Flag8_i_4/O
                         net (fo=2, routed)           0.698     2.587    SELECT_BUTTON/r_vcounter_reg[9]
    SLICE_X62Y39         LUT2 (Prop_lut2_I1_O)        0.360     2.947 r  SELECT_BUTTON/Flag8_i_3/O
                         net (fo=2, routed)           0.955     3.903    SELECT_BUTTON/Flag8_reg
    SLICE_X64Y38         LUT5 (Prop_lut5_I3_O)        0.348     4.251 r  SELECT_BUTTON/Flag8_i_1/O
                         net (fo=1, routed)           0.333     4.584    lijnen/count2_reg[0]_1
    SLICE_X64Y39         FDRE                                         r  lijnen/Flag8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.517    38.004    lijnen/CLK
    SLICE_X64Y39         FDRE                                         r  lijnen/Flag8_reg/C
                         clock pessimism             -0.425    37.578    
                         clock uncertainty           -0.123    37.455    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)       -0.235    37.220    lijnen/Flag8_reg
  -------------------------------------------------------------------
                         required time                         37.220    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                 32.636    

Slack (MET) :             32.787ns  (required time - arrival time)
  Source:                 vga/r_vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/reset_spel_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 1.664ns (23.461%)  route 5.429ns (76.539%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 38.001 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.636    -2.383    vga/CLK
    SLICE_X58Y41         FDRE                                         r  vga/r_vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  vga/r_vcounter_reg[0]/Q
                         net (fo=17, routed)          1.219    -0.708    vga/w_counter_y[0]
    SLICE_X59Y39         LUT4 (Prop_lut4_I2_O)        0.150    -0.558 f  vga/r_red[3]_i_39/O
                         net (fo=1, routed)           1.106     0.548    vga/r_red[3]_i_39_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I1_O)        0.326     0.874 f  vga/r_red[3]_i_23/O
                         net (fo=8, routed)           1.175     2.050    vga/r_green_reg[3]_1
    SLICE_X62Y37         LUT2 (Prop_lut2_I1_O)        0.152     2.202 f  vga/Flag7_i_3/O
                         net (fo=5, routed)           0.724     2.925    NEXT_BUTTON/r_vcounter_reg[9]
    SLICE_X60Y38         LUT6 (Prop_lut6_I0_O)        0.332     3.257 r  NEXT_BUTTON/Flag7_i_2/O
                         net (fo=2, routed)           0.942     4.199    NEXT_BUTTON/Flag7_reg
    SLICE_X59Y37         LUT4 (Prop_lut4_I1_O)        0.124     4.323 r  NEXT_BUTTON/reset_spel_i_6/O
                         net (fo=1, routed)           0.263     4.586    NEXT_BUTTON/reset_spel_i_6_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.710 r  NEXT_BUTTON/reset_spel_i_2/O
                         net (fo=1, routed)           0.000     4.710    lijnen/reset_spel_0
    SLICE_X59Y37         FDSE                                         r  lijnen/reset_spel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.514    38.001    lijnen/CLK
    SLICE_X59Y37         FDSE                                         r  lijnen/reset_spel_reg/C
                         clock pessimism             -0.411    37.589    
                         clock uncertainty           -0.123    37.466    
    SLICE_X59Y37         FDSE (Setup_fdse_C_D)        0.031    37.497    lijnen/reset_spel_reg
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 32.787    

Slack (MET) :             32.868ns  (required time - arrival time)
  Source:                 vga/r_vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/Flag5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 1.335ns (18.804%)  route 5.765ns (81.196%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 38.001 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.635    -2.384    vga/CLK
    SLICE_X59Y40         FDRE                                         r  vga/r_vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.928 f  vga/r_vcounter_reg[1]/Q
                         net (fo=21, routed)          1.568    -0.360    vga/w_counter_y[1]
    SLICE_X60Y41         LUT6 (Prop_lut6_I4_O)        0.124    -0.236 f  vga/r_blue[3]_i_18/O
                         net (fo=2, routed)           0.998     0.762    vga/r_blue[3]_i_18_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.124     0.886 f  vga/r_blue[3]_i_9/O
                         net (fo=11, routed)          1.022     1.908    vga/r_blue[3]_i_9_n_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I1_O)        0.154     2.062 f  vga/Flag5_i_3/O
                         net (fo=2, routed)           0.977     3.039    NEXT_BUTTON/r_hcounter_reg[6]
    SLICE_X58Y37         LUT6 (Prop_lut6_I5_O)        0.327     3.366 r  NEXT_BUTTON/Flag5_i_2/O
                         net (fo=2, routed)           1.200     4.566    SELECT_BUTTON/count2_reg[0]_3
    SLICE_X60Y37         LUT3 (Prop_lut3_I1_O)        0.150     4.716 r  SELECT_BUTTON/Flag5_i_1/O
                         net (fo=1, routed)           0.000     4.716    lijnen/count2_reg[0]_7
    SLICE_X60Y37         FDRE                                         r  lijnen/Flag5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.514    38.001    lijnen/CLK
    SLICE_X60Y37         FDRE                                         r  lijnen/Flag5_reg/C
                         clock pessimism             -0.411    37.589    
                         clock uncertainty           -0.123    37.466    
    SLICE_X60Y37         FDRE (Setup_fdre_C_D)        0.118    37.584    lijnen/Flag5_reg
  -------------------------------------------------------------------
                         required time                         37.584    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 32.868    

Slack (MET) :             33.066ns  (required time - arrival time)
  Source:                 vga/r_vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/Flag6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.310ns (19.224%)  route 5.504ns (80.776%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 38.001 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.635    -2.384    vga/CLK
    SLICE_X59Y40         FDRE                                         r  vga/r_vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.928 f  vga/r_vcounter_reg[1]/Q
                         net (fo=21, routed)          1.568    -0.360    vga/w_counter_y[1]
    SLICE_X60Y41         LUT6 (Prop_lut6_I4_O)        0.124    -0.236 f  vga/r_blue[3]_i_18/O
                         net (fo=2, routed)           0.998     0.762    vga/r_blue[3]_i_18_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.124     0.886 f  vga/r_blue[3]_i_9/O
                         net (fo=11, routed)          1.158     2.044    vga/r_blue[3]_i_9_n_0
    SLICE_X62Y36         LUT3 (Prop_lut3_I2_O)        0.150     2.194 r  vga/Flag6_i_3/O
                         net (fo=3, routed)           1.134     3.328    NEXT_BUTTON/count_reg[0]_3
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.332     3.660 r  NEXT_BUTTON/Flag6_i_2/O
                         net (fo=2, routed)           0.647     4.307    SELECT_BUTTON/count_reg[1]_1
    SLICE_X59Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.431 r  SELECT_BUTTON/Flag6_i_1/O
                         net (fo=1, routed)           0.000     4.431    lijnen/count2_reg[0]_2
    SLICE_X59Y37         FDRE                                         r  lijnen/Flag6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.514    38.001    lijnen/CLK
    SLICE_X59Y37         FDRE                                         r  lijnen/Flag6_reg/C
                         clock pessimism             -0.411    37.589    
                         clock uncertainty           -0.123    37.466    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)        0.031    37.497    lijnen/Flag6_reg
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                 33.066    

Slack (MET) :             33.193ns  (required time - arrival time)
  Source:                 vga/r_vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/Flag7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 1.568ns (23.296%)  route 5.163ns (76.704%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 38.001 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.636    -2.383    vga/CLK
    SLICE_X58Y41         FDRE                                         r  vga/r_vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  vga/r_vcounter_reg[0]/Q
                         net (fo=17, routed)          1.219    -0.708    vga/w_counter_y[0]
    SLICE_X59Y39         LUT4 (Prop_lut4_I2_O)        0.150    -0.558 f  vga/r_red[3]_i_39/O
                         net (fo=1, routed)           1.106     0.548    vga/r_red[3]_i_39_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I1_O)        0.326     0.874 f  vga/r_red[3]_i_23/O
                         net (fo=8, routed)           1.175     2.050    vga/r_green_reg[3]_1
    SLICE_X62Y37         LUT2 (Prop_lut2_I1_O)        0.152     2.202 f  vga/Flag7_i_3/O
                         net (fo=5, routed)           0.724     2.925    NEXT_BUTTON/r_vcounter_reg[9]
    SLICE_X60Y38         LUT6 (Prop_lut6_I0_O)        0.332     3.257 r  NEXT_BUTTON/Flag7_i_2/O
                         net (fo=2, routed)           0.939     4.196    SELECT_BUTTON/count2_reg[0]_1
    SLICE_X59Y37         LUT3 (Prop_lut3_I1_O)        0.152     4.348 r  SELECT_BUTTON/Flag7_i_1/O
                         net (fo=1, routed)           0.000     4.348    lijnen/count2_reg[0]_4
    SLICE_X59Y37         FDRE                                         r  lijnen/Flag7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.514    38.001    lijnen/CLK
    SLICE_X59Y37         FDRE                                         r  lijnen/Flag7_reg/C
                         clock pessimism             -0.411    37.589    
                         clock uncertainty           -0.123    37.466    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)        0.075    37.541    lijnen/Flag7_reg
  -------------------------------------------------------------------
                         required time                         37.541    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                 33.193    

Slack (MET) :             33.668ns  (required time - arrival time)
  Source:                 vga/r_hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/Flag4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 1.447ns (23.295%)  route 4.765ns (76.705%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 38.004 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.637    -2.382    vga/CLK
    SLICE_X63Y42         FDRE                                         r  vga/r_hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.419    -1.963 f  vga/r_hcounter_reg[8]/Q
                         net (fo=21, routed)          1.236    -0.726    vga/w_counter_x[8]
    SLICE_X64Y39         LUT2 (Prop_lut2_I1_O)        0.299    -0.427 r  vga/reset_spel_i_33/O
                         net (fo=1, routed)           1.240     0.812    vga/reset_spel_i_33_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.936 f  vga/reset_spel_i_21/O
                         net (fo=3, routed)           1.104     2.041    vga/reset_spel_i_21_n_0
    SLICE_X62Y38         LUT4 (Prop_lut4_I3_O)        0.154     2.195 r  vga/reset_spel_i_16/O
                         net (fo=2, routed)           0.437     2.632    NEXT_BUTTON/r_vcounter_reg[8]_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.327     2.959 r  NEXT_BUTTON/reset_spel_i_9/O
                         net (fo=2, routed)           0.747     3.706    SELECT_BUTTON/count_reg[1]
    SLICE_X62Y39         LUT3 (Prop_lut3_I1_O)        0.124     3.830 r  SELECT_BUTTON/Flag4_i_1/O
                         net (fo=1, routed)           0.000     3.830    lijnen/count2_reg[0]
    SLICE_X62Y39         FDRE                                         r  lijnen/Flag4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.517    38.004    lijnen/CLK
    SLICE_X62Y39         FDRE                                         r  lijnen/Flag4_reg/C
                         clock pessimism             -0.411    37.592    
                         clock uncertainty           -0.123    37.469    
    SLICE_X62Y39         FDRE (Setup_fdre_C_D)        0.029    37.498    lijnen/Flag4_reg
  -------------------------------------------------------------------
                         required time                         37.498    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                 33.668    

Slack (MET) :             33.668ns  (required time - arrival time)
  Source:                 vga/r_hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/Flag3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 1.306ns (20.921%)  route 4.936ns (79.079%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 38.001 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.637    -2.382    vga/CLK
    SLICE_X63Y41         FDRE                                         r  vga/r_hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.926 r  vga/r_hcounter_reg[6]/Q
                         net (fo=22, routed)          1.486    -0.439    vga/w_counter_x[6]
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.124    -0.315 r  vga/reset_spel_i_23/O
                         net (fo=1, routed)           0.495     0.180    vga/reset_spel_i_23_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I1_O)        0.124     0.304 r  vga/reset_spel_i_18/O
                         net (fo=3, routed)           1.155     1.458    vga/reset_spel_i_18_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.582 r  vga/reset_spel_i_14/O
                         net (fo=2, routed)           0.980     2.563    NEXT_BUTTON/count_reg[0]_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I4_O)        0.150     2.713 r  NEXT_BUTTON/reset_spel_i_7/O
                         net (fo=2, routed)           0.820     3.533    SELECT_BUTTON/count2_reg[0]_2
    SLICE_X60Y37         LUT3 (Prop_lut3_I1_O)        0.328     3.861 r  SELECT_BUTTON/Flag3_i_1/O
                         net (fo=1, routed)           0.000     3.861    lijnen/count2_reg[0]_6
    SLICE_X60Y37         FDRE                                         r  lijnen/Flag3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.514    38.001    lijnen/CLK
    SLICE_X60Y37         FDRE                                         r  lijnen/Flag3_reg/C
                         clock pessimism             -0.425    37.575    
                         clock uncertainty           -0.123    37.452    
    SLICE_X60Y37         FDRE (Setup_fdre_C_D)        0.077    37.529    lijnen/Flag3_reg
  -------------------------------------------------------------------
                         required time                         37.529    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                 33.668    

Slack (MET) :             33.739ns  (required time - arrival time)
  Source:                 vga/r_vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/r_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 1.076ns (17.554%)  route 5.054ns (82.446%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 38.003 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.635    -2.384    vga/CLK
    SLICE_X59Y40         FDRE                                         r  vga/r_vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.928 f  vga/r_vcounter_reg[1]/Q
                         net (fo=21, routed)          1.568    -0.360    vga/w_counter_y[1]
    SLICE_X60Y41         LUT6 (Prop_lut6_I4_O)        0.124    -0.236 f  vga/r_blue[3]_i_18/O
                         net (fo=2, routed)           0.998     0.762    vga/r_blue[3]_i_18_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.124     0.886 f  vga/r_blue[3]_i_9/O
                         net (fo=11, routed)          1.002     1.888    vga/r_blue[3]_i_9_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.012 r  vga/r_green[3]_i_10/O
                         net (fo=1, routed)           0.819     2.831    vga/r_green[3]_i_10_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.955 f  vga/r_green[3]_i_5/O
                         net (fo=1, routed)           0.667     3.622    vga/r_green[3]_i_5_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.746 r  vga/r_green[3]_i_1/O
                         net (fo=1, routed)           0.000     3.746    lijnen/p1_8_reg_0
    SLICE_X63Y38         FDRE                                         r  lijnen/r_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.516    38.003    lijnen/CLK
    SLICE_X63Y38         FDRE                                         r  lijnen/r_green_reg[3]/C
                         clock pessimism             -0.425    37.577    
                         clock uncertainty           -0.123    37.454    
    SLICE_X63Y38         FDRE (Setup_fdre_C_D)        0.031    37.485    lijnen/r_green_reg[3]
  -------------------------------------------------------------------
                         required time                         37.485    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 33.739    

Slack (MET) :             33.853ns  (required time - arrival time)
  Source:                 vga/r_vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/r_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.304ns (21.641%)  route 4.722ns (78.359%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 38.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.636    -2.383    vga/CLK
    SLICE_X58Y41         FDRE                                         r  vga/r_vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  vga/r_vcounter_reg[0]/Q
                         net (fo=17, routed)          1.219    -0.708    vga/w_counter_y[0]
    SLICE_X59Y39         LUT4 (Prop_lut4_I2_O)        0.150    -0.558 f  vga/r_red[3]_i_39/O
                         net (fo=1, routed)           1.106     0.548    vga/r_red[3]_i_39_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I1_O)        0.326     0.874 f  vga/r_red[3]_i_23/O
                         net (fo=8, routed)           1.175     2.050    vga/r_green_reg[3]_1
    SLICE_X62Y37         LUT5 (Prop_lut5_I3_O)        0.124     2.174 f  vga/r_green[3]_i_3/O
                         net (fo=2, routed)           0.642     2.816    vga/r_green[3]_i_3_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.124     2.940 r  vga/r_blue[3]_i_5/O
                         net (fo=2, routed)           0.579     3.519    vga/r_blue[3]_i_5_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I4_O)        0.124     3.643 r  vga/r_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     3.643    lijnen/p2_2_reg_0
    SLICE_X61Y36         FDRE                                         r  lijnen/r_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          1.513    38.000    lijnen/CLK
    SLICE_X61Y36         FDRE                                         r  lijnen/r_blue_reg[3]/C
                         clock pessimism             -0.411    37.588    
                         clock uncertainty           -0.123    37.465    
    SLICE_X61Y36         FDRE (Setup_fdre_C_D)        0.031    37.496    lijnen/r_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         37.496    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                 33.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lijnen/finish2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/finish2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.613%)  route 0.109ns (36.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.587    -0.542    lijnen/CLK
    SLICE_X62Y30         FDRE                                         r  lijnen/finish2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  lijnen/finish2_reg[0]/Q
                         net (fo=5, routed)           0.109    -0.293    lijnen/finish2[0]
    SLICE_X63Y30         LUT4 (Prop_lut4_I2_O)        0.049    -0.244 r  lijnen/finish2[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.244    lijnen/p_0_in__3[3]
    SLICE_X63Y30         FDRE                                         r  lijnen/finish2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.856    -0.313    lijnen/CLK
    SLICE_X63Y30         FDRE                                         r  lijnen/finish2_reg[3]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.107    -0.422    lijnen/finish2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 lijnen/finish2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/finish2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.587    -0.542    lijnen/CLK
    SLICE_X62Y30         FDRE                                         r  lijnen/finish2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  lijnen/finish2_reg[0]/Q
                         net (fo=5, routed)           0.109    -0.293    lijnen/finish2[0]
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.248 r  lijnen/finish2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    lijnen/p_0_in__3[2]
    SLICE_X63Y30         FDRE                                         r  lijnen/finish2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.856    -0.313    lijnen/CLK
    SLICE_X63Y30         FDRE                                         r  lijnen/finish2_reg[2]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.092    -0.437    lijnen/finish2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga/r_hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/r_hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.607%)  route 0.182ns (49.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.594    -0.535    vga/CLK
    SLICE_X62Y41         FDRE                                         r  vga/r_hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  vga/r_hcounter_reg[1]/Q
                         net (fo=16, routed)          0.182    -0.213    vga/w_counter_x[1]
    SLICE_X64Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.168 r  vga/r_hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga/p_0_in[5]
    SLICE_X64Y41         FDRE                                         r  vga/r_hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.865    -0.304    vga/CLK
    SLICE_X64Y41         FDRE                                         r  vga/r_hcounter_reg[5]/C
                         clock pessimism             -0.216    -0.519    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.121    -0.398    vga/r_hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 lijnen/Flag3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/p2_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.600%)  route 0.163ns (43.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.591    -0.538    lijnen/CLK
    SLICE_X60Y37         FDRE                                         r  lijnen/Flag3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  lijnen/Flag3_reg/Q
                         net (fo=5, routed)           0.163    -0.212    lijnen/led9_OBUF
    SLICE_X65Y37         LUT4 (Prop_lut4_I1_O)        0.048    -0.164 r  lijnen/p2_3_i_1/O
                         net (fo=1, routed)           0.000    -0.164    lijnen/p2_3_i_1_n_0
    SLICE_X65Y37         FDRE                                         r  lijnen/p2_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.862    -0.307    lijnen/CLK
    SLICE_X65Y37         FDRE                                         r  lijnen/p2_3_reg/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.107    -0.394    lijnen/p2_3_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga/r_hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/r_hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.472%)  route 0.155ns (45.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.594    -0.535    vga/CLK
    SLICE_X62Y41         FDRE                                         r  vga/r_hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  vga/r_hcounter_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.239    vga/w_counter_x[1]
    SLICE_X63Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.194 r  vga/r_hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    vga/p_0_in[2]
    SLICE_X63Y41         FDRE                                         r  vga/r_hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.865    -0.304    vga/CLK
    SLICE_X63Y41         FDRE                                         r  vga/r_hcounter_reg[2]/C
                         clock pessimism             -0.219    -0.522    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.091    -0.431    vga/r_hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 lijnen/Flag3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/p1_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.250%)  route 0.163ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.591    -0.538    lijnen/CLK
    SLICE_X60Y37         FDRE                                         r  lijnen/Flag3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  lijnen/Flag3_reg/Q
                         net (fo=5, routed)           0.163    -0.212    lijnen/led9_OBUF
    SLICE_X65Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.167 r  lijnen/p1_3_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lijnen/p1_3_i_1_n_0
    SLICE_X65Y37         FDRE                                         r  lijnen/p1_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.862    -0.307    lijnen/CLK
    SLICE_X65Y37         FDRE                                         r  lijnen/p1_3_reg/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.091    -0.410    lijnen/p1_3_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 lijnen/r_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/r_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.592    -0.537    lijnen/CLK
    SLICE_X61Y39         FDRE                                         r  lijnen/r_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  lijnen/r_red_reg[3]/Q
                         net (fo=2, routed)           0.168    -0.228    vga/w_red[0]
    SLICE_X61Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  vga/r_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    lijnen/r_red_reg[3]_0
    SLICE_X61Y39         FDRE                                         r  lijnen/r_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.862    -0.307    lijnen/CLK
    SLICE_X61Y39         FDRE                                         r  lijnen/r_red_reg[3]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X61Y39         FDRE (Hold_fdre_C_D)         0.091    -0.446    lijnen/r_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/r_vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/r_vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.212%)  route 0.184ns (49.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.536    vga/CLK
    SLICE_X59Y40         FDRE                                         r  vga/r_vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  vga/r_vcounter_reg[1]/Q
                         net (fo=21, routed)          0.184    -0.211    vga/w_counter_y[1]
    SLICE_X58Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.166 r  vga/r_vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    vga/p_0_in__0[5]
    SLICE_X58Y39         FDRE                                         r  vga/r_vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.862    -0.307    vga/CLK
    SLICE_X58Y39         FDRE                                         r  vga/r_vcounter_reg[5]/C
                         clock pessimism             -0.215    -0.521    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.092    -0.429    vga/r_vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 lijnen/Flag6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/Flag6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.265%)  route 0.170ns (47.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.591    -0.538    lijnen/CLK
    SLICE_X59Y37         FDRE                                         r  lijnen/Flag6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  lijnen/Flag6_reg/Q
                         net (fo=5, routed)           0.170    -0.227    SELECT_BUTTON/led12_OBUF
    SLICE_X59Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.182 r  SELECT_BUTTON/Flag6_i_1/O
                         net (fo=1, routed)           0.000    -0.182    lijnen/count2_reg[0]_2
    SLICE_X59Y37         FDRE                                         r  lijnen/Flag6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.860    -0.309    lijnen/CLK
    SLICE_X59Y37         FDRE                                         r  lijnen/Flag6_reg/C
                         clock pessimism             -0.230    -0.538    
    SLICE_X59Y37         FDRE (Hold_fdre_C_D)         0.092    -0.446    lijnen/Flag6_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 lijnen/Flag6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lijnen/p2_6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.189ns (46.305%)  route 0.219ns (53.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.591    -0.538    lijnen/CLK
    SLICE_X59Y37         FDRE                                         r  lijnen/Flag6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  lijnen/Flag6_reg/Q
                         net (fo=5, routed)           0.219    -0.178    lijnen/led12_OBUF
    SLICE_X63Y36         LUT4 (Prop_lut4_I1_O)        0.048    -0.130 r  lijnen/p2_6_i_1/O
                         net (fo=1, routed)           0.000    -0.130    lijnen/p2_6_i_1_n_0
    SLICE_X63Y36         FDRE                                         r  lijnen/p2_6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout1_buf/O
                         net (fo=59, routed)          0.861    -0.308    lijnen/CLK
    SLICE_X63Y36         FDRE                                         r  lijnen/p2_6_reg/C
                         clock pessimism             -0.195    -0.502    
    SLICE_X63Y36         FDRE (Hold_fdre_C_D)         0.107    -0.395    lijnen/p2_6_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock25/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   clock25/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X58Y37    lijnen/Flag1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X58Y37    lijnen/Flag2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X60Y37    lijnen/Flag3_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X62Y39    lijnen/Flag4_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X60Y37    lijnen/Flag5_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X59Y37    lijnen/Flag6_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X59Y37    lijnen/Flag7_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X64Y39    lijnen/Flag8_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X58Y37    lijnen/Flag1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X58Y37    lijnen/Flag2_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X60Y37    lijnen/Flag3_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X62Y39    lijnen/Flag4_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X60Y37    lijnen/Flag5_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X59Y37    lijnen/Flag6_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X59Y37    lijnen/Flag7_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X64Y39    lijnen/Flag8_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X62Y38    lijnen/Flag9_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X60Y37    lijnen/p1_1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X58Y37    lijnen/Flag1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X58Y37    lijnen/Flag2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X60Y37    lijnen/Flag3_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X62Y39    lijnen/Flag4_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X60Y37    lijnen/Flag5_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X59Y37    lijnen/Flag6_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X59Y37    lijnen/Flag7_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X64Y39    lijnen/Flag8_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X62Y38    lijnen/Flag9_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X60Y37    lijnen/p1_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       98.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.270ns  (required time - arrival time)
  Source:                 _refreshcounter/refreshcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _refreshcounter/refreshcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.580ns (35.901%)  route 1.036ns (64.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 97.996 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout2_buf/O
                         net (fo=2, routed)           1.627    -2.392    _refreshcounter/CLK
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.936 r  _refreshcounter/refreshcounter_reg[0]/Q
                         net (fo=8, routed)           1.036    -0.900    _refreshcounter/Q[0]
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.124    -0.776 r  _refreshcounter/refreshcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.776    _refreshcounter/refreshcounter[1]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    94.819 r  clock25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    96.396    clock25/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.487 r  clock25/inst/clkout2_buf/O
                         net (fo=2, routed)           1.509    97.996    _refreshcounter/CLK
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[1]/C
                         clock pessimism             -0.387    97.608    
                         clock uncertainty           -0.145    97.463    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.031    97.494    _refreshcounter/refreshcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                 98.270    

Slack (MET) :             98.771ns  (required time - arrival time)
  Source:                 _refreshcounter/refreshcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _refreshcounter/refreshcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.580ns (52.119%)  route 0.533ns (47.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 97.996 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock25/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock25/inst/clkout2_buf/O
                         net (fo=2, routed)           1.627    -2.392    _refreshcounter/CLK
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  _refreshcounter/refreshcounter_reg[0]/Q
                         net (fo=8, routed)           0.533    -1.403    _refreshcounter/Q[0]
    SLICE_X62Y31         LUT1 (Prop_lut1_I0_O)        0.124    -1.279 r  _refreshcounter/refreshcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.279    _refreshcounter/refreshcounter[0]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    94.819 r  clock25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    96.396    clock25/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.487 r  clock25/inst/clkout2_buf/O
                         net (fo=2, routed)           1.509    97.996    _refreshcounter/CLK
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[0]/C
                         clock pessimism             -0.387    97.608    
                         clock uncertainty           -0.145    97.463    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.029    97.492    _refreshcounter/refreshcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.492    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                 98.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 _refreshcounter/refreshcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _refreshcounter/refreshcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout2_buf/O
                         net (fo=2, routed)           0.588    -0.541    _refreshcounter/CLK
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  _refreshcounter/refreshcounter_reg[0]/Q
                         net (fo=8, routed)           0.196    -0.205    _refreshcounter/Q[0]
    SLICE_X62Y31         LUT1 (Prop_lut1_I0_O)        0.045    -0.160 r  _refreshcounter/refreshcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    _refreshcounter/refreshcounter[0]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout2_buf/O
                         net (fo=2, routed)           0.857    -0.312    _refreshcounter/CLK
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[0]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091    -0.450    _refreshcounter/refreshcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 _refreshcounter/refreshcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _refreshcounter/refreshcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.801%)  route 0.259ns (58.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock25/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock25/inst/clkout2_buf/O
                         net (fo=2, routed)           0.588    -0.541    _refreshcounter/CLK
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  _refreshcounter/refreshcounter_reg[1]/Q
                         net (fo=7, routed)           0.259    -0.141    _refreshcounter/Q[1]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.096 r  _refreshcounter/refreshcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    _refreshcounter/refreshcounter[1]_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock25/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock25/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock25/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock25/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock25/inst/clkout2_buf/O
                         net (fo=2, routed)           0.857    -0.312    _refreshcounter/CLK
    SLICE_X62Y31         FDRE                                         r  _refreshcounter/refreshcounter_reg[1]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.092    -0.449    _refreshcounter/refreshcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock25/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   clock25/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X62Y31    _refreshcounter/refreshcounter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X62Y31    _refreshcounter/refreshcounter_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X62Y31    _refreshcounter/refreshcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X62Y31    _refreshcounter/refreshcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X62Y31    _refreshcounter/refreshcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X62Y31    _refreshcounter/refreshcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X62Y31    _refreshcounter/refreshcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X62Y31    _refreshcounter/refreshcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X62Y31    _refreshcounter/refreshcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X62Y31    _refreshcounter/refreshcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock25/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4   clock25/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock25/inst/plle2_adv_inst/CLKFBOUT



