Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 13 19:42:55 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.541        0.000                      0                  659        0.159        0.000                      0                  659        4.500        0.000                       0                   333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.541        0.000                      0                  659        0.159        0.000                      0                  659        4.500        0.000                       0                   333  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.980ns (20.585%)  route 3.781ns (79.415%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/Q
                         net (fo=2, routed)           0.822     6.597    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[5]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.455     7.177    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.640     7.940    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.028     9.092    Inst_btn_debounce/eqOp
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.152     9.244 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.835    10.079    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.595    15.018    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.637    14.620    Inst_btn_debounce/sig_cntrs_ary_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.980ns (20.585%)  route 3.781ns (79.415%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/Q
                         net (fo=2, routed)           0.822     6.597    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[5]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.455     7.177    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.640     7.940    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.028     9.092    Inst_btn_debounce/eqOp
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.152     9.244 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.835    10.079    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.595    15.018    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.637    14.620    Inst_btn_debounce/sig_cntrs_ary_reg[4][1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.980ns (20.585%)  route 3.781ns (79.415%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/Q
                         net (fo=2, routed)           0.822     6.597    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[5]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.455     7.177    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.640     7.940    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.028     9.092    Inst_btn_debounce/eqOp
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.152     9.244 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.835    10.079    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.595    15.018    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.637    14.620    Inst_btn_debounce/sig_cntrs_ary_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.980ns (20.585%)  route 3.781ns (79.415%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/Q
                         net (fo=2, routed)           0.822     6.597    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[5]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.455     7.177    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.640     7.940    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.028     9.092    Inst_btn_debounce/eqOp
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.152     9.244 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.835    10.079    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.595    15.018    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.637    14.620    Inst_btn_debounce/sig_cntrs_ary_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.980ns (21.032%)  route 3.680ns (78.968%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/Q
                         net (fo=2, routed)           0.822     6.597    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[5]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.455     7.177    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.640     7.940    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.028     9.092    Inst_btn_debounce/eqOp
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.152     9.244 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.734     9.978    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.597    15.020    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][4]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.637    14.646    Inst_btn_debounce/sig_cntrs_ary_reg[4][4]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.980ns (21.032%)  route 3.680ns (78.968%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/Q
                         net (fo=2, routed)           0.822     6.597    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[5]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.455     7.177    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.640     7.940    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.028     9.092    Inst_btn_debounce/eqOp
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.152     9.244 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.734     9.978    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.597    15.020    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.637    14.646    Inst_btn_debounce/sig_cntrs_ary_reg[4][5]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.980ns (21.032%)  route 3.680ns (78.968%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/Q
                         net (fo=2, routed)           0.822     6.597    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[5]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.455     7.177    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.640     7.940    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.028     9.092    Inst_btn_debounce/eqOp
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.152     9.244 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.734     9.978    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.597    15.020    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][6]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.637    14.646    Inst_btn_debounce/sig_cntrs_ary_reg[4][6]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.980ns (21.032%)  route 3.680ns (78.968%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/Q
                         net (fo=2, routed)           0.822     6.597    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[5]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.455     7.177    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.640     7.940    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.028     9.092    Inst_btn_debounce/eqOp
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.152     9.244 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.734     9.978    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.597    15.020    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.637    14.646    Inst_btn_debounce/sig_cntrs_ary_reg[4][7]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.980ns (21.609%)  route 3.555ns (78.391%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/Q
                         net (fo=2, routed)           0.822     6.597    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[5]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.455     7.177    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.640     7.940    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.028     9.092    Inst_btn_debounce/eqOp
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.152     9.244 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.610     9.854    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.599    15.022    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.637    14.624    Inst_btn_debounce/sig_cntrs_ary_reg[4][12]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.980ns (21.609%)  route 3.555ns (78.391%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/Q
                         net (fo=2, routed)           0.822     6.597    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[5]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.455     7.177    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.301 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.640     7.940    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.028     9.092    Inst_btn_debounce/eqOp
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.152     9.244 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.610     9.854    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.599    15.022    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.637    14.624    Inst_btn_debounce/sig_cntrs_ary_reg[4][13]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.006%)  route 0.129ns (40.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.572     1.491    CLK_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  uartSend_reg/Q
                         net (fo=8, routed)           0.129     1.762    Inst_UART_TX_CTRL/E[0]
    SLICE_X10Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X10Y87         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.842     2.007    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.120     1.647    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.239%)  route 0.128ns (43.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.598     1.517    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=5, routed)           0.128     1.809    btnDeBnc[0]
    SLICE_X4Y82          FDRE                                         r  btnReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.866     2.031    CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  btnReg_reg[0]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.066     1.617    btnReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.572     1.491    CLK_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  uartData_reg[2]/Q
                         net (fo=1, routed)           0.112     1.767    Inst_UART_TX_CTRL/Q[2]
    SLICE_X9Y86          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.841     2.006    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X9Y86          FDRE (Hold_fdre_C_D)         0.070     1.575    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.571     1.490    CLK_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.116     1.771    Inst_UART_TX_CTRL/Q[0]
    SLICE_X9Y86          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.841     2.006    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X9Y86          FDRE (Hold_fdre_C_D)         0.070     1.575    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 RGB_Core/valcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/valcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.078%)  route 0.092ns (28.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.602     1.521    RGB_Core/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  RGB_Core/valcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  RGB_Core/valcount_reg[4]/Q
                         net (fo=10, routed)          0.092     1.742    RGB_Core/p_4_in
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.099     1.841 r  RGB_Core/valcount[5]_i_2/O
                         net (fo=1, routed)           0.000     1.841    RGB_Core/plusOp[5]
    SLICE_X4Y91          FDRE                                         r  RGB_Core/valcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.873     2.038    RGB_Core/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  RGB_Core/valcount_reg[5]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.092     1.613    RGB_Core/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.137%)  route 0.193ns (50.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.570     1.489    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Inst_UART_TX_CTRL/bitIndex_reg[3]/Q
                         net (fo=3, routed)           0.193     1.823    Inst_UART_TX_CTRL/bitIndex_reg[3]
    SLICE_X10Y86         LUT5 (Prop_lut5_I1_O)        0.045     1.868 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.868    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X10Y86         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.841     2.006    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y86         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y86         FDSE (Hold_fdse_C_D)         0.120     1.625    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.539%)  route 0.174ns (45.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.572     1.491    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.174     1.830    Inst_UART_TX_CTRL/txState[0]
    SLICE_X10Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.875 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.844     2.009    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y88         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.120     1.628    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 RGB_Core/valcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/valcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.298%)  route 0.157ns (45.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.602     1.521    RGB_Core/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  RGB_Core/valcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  RGB_Core/valcount_reg[8]/Q
                         net (fo=31, routed)          0.157     1.819    RGB_Core/L[8]
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.864 r  RGB_Core/valcount[8]_i_2/O
                         net (fo=1, routed)           0.000     1.864    RGB_Core/valcount[8]_i_2_n_0
    SLICE_X4Y90          FDRE                                         r  RGB_Core/valcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.873     2.038    RGB_Core/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  RGB_Core/valcount_reg[8]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     1.613    RGB_Core/valcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uartData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.571     1.490    CLK_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  uartData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  uartData_reg[6]/Q
                         net (fo=1, routed)           0.166     1.820    Inst_UART_TX_CTRL/Q[6]
    SLICE_X8Y86          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.841     2.006    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.063     1.568    Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.744%)  route 0.173ns (45.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.600     1.519    CLK_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  FSM_sequential_uartState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  FSM_sequential_uartState_reg[1]/Q
                         net (fo=13, routed)          0.173     1.856    Inst_UART_TX_CTRL/uartState[1]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    Inst_UART_TX_CTRL_n_2
    SLICE_X6Y87          FDRE                                         r  FSM_sequential_uartState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.870     2.035    CLK_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  FSM_sequential_uartState_reg[1]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121     1.640    FSM_sequential_uartState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     COUNTER_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     COUNTER_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     COUNTER_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     COUNTER_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     COUNTER_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     COUNTER_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     COUNTER_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     COUNTER_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     COUNTER_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     tmrCntr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     tmrCntr_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     tmrCntr_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     tmrCntr_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     tmrCntr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     tmrCntr_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     tmrCntr_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     tmrCntr_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     COUNTER_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     COUNTER_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     COUNTER_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     COUNTER_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/C



