{
    "FIR/ex1BT16_fir_20/k6_N10_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 443.4,
        "exec_time(ms)": 3897.9,
        "simulation_time(ms)": 3754.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1876,
        "latch": 2105,
        "generic logic size": 6,
        "Longest Path": 166,
        "Average Path": 5,
        "Estimated LUTs": 1876,
        "Total Node": 3982
    },
    "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 445.3,
        "exec_time(ms)": 3820,
        "simulation_time(ms)": 3641,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1876,
        "latch": 2105,
        "generic logic size": 6,
        "Longest Path": 166,
        "Average Path": 5,
        "Estimated LUTs": 1876,
        "Total Node": 3982
    },
    "FIR/ex1BT16_fir_20/no_arch": {
        "test_name": "FIR/ex1BT16_fir_20/no_arch",
        "blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 441.1,
        "exec_time(ms)": 3836.8,
        "simulation_time(ms)": 3704.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1876,
        "latch": 2105,
        "Longest Path": 166,
        "Average Path": 5,
        "Estimated LUTs": 1876,
        "Total Node": 3982
    },
    "FIR/ex1EP16_fir_6/k6_N10_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 118.8,
        "exec_time(ms)": 1241.4,
        "simulation_time(ms)": 1191.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 608,
        "latch": 688,
        "generic logic size": 6,
        "Longest Path": 112,
        "Average Path": 5,
        "Estimated LUTs": 608,
        "Total Node": 1297
    },
    "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 128,
        "exec_time(ms)": 1299.8,
        "simulation_time(ms)": 1211.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 608,
        "latch": 688,
        "generic logic size": 6,
        "Longest Path": 112,
        "Average Path": 5,
        "Estimated LUTs": 608,
        "Total Node": 1297
    },
    "FIR/ex1EP16_fir_6/no_arch": {
        "test_name": "FIR/ex1EP16_fir_6/no_arch",
        "blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 115.7,
        "exec_time(ms)": 1236.7,
        "simulation_time(ms)": 1188.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 608,
        "latch": 688,
        "Longest Path": 112,
        "Average Path": 5,
        "Estimated LUTs": 608,
        "Total Node": 1297
    },
    "FIR/ex1LS16_fir_41/k6_N10_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 1050.6,
        "exec_time(ms)": 10555.3,
        "simulation_time(ms)": 10127.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 4196,
        "latch": 5430,
        "generic logic size": 6,
        "Longest Path": 189,
        "Average Path": 5,
        "Estimated LUTs": 4196,
        "Total Node": 9627
    },
    "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 1045.3,
        "exec_time(ms)": 10751.9,
        "simulation_time(ms)": 10268.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 4196,
        "latch": 5430,
        "generic logic size": 6,
        "Longest Path": 189,
        "Average Path": 5,
        "Estimated LUTs": 4196,
        "Total Node": 9627
    },
    "FIR/ex1LS16_fir_41/no_arch": {
        "test_name": "FIR/ex1LS16_fir_41/no_arch",
        "blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 1046.5,
        "exec_time(ms)": 10986.2,
        "simulation_time(ms)": 10565.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 4196,
        "latch": 5430,
        "Longest Path": 189,
        "Average Path": 5,
        "Estimated LUTs": 4196,
        "Total Node": 9627
    },
    "FIR/ex1PM16_fir_28/k6_N10_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 732.1,
        "exec_time(ms)": 5965.6,
        "simulation_time(ms)": 5731,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2905,
        "latch": 3223,
        "generic logic size": 6,
        "Longest Path": 190,
        "Average Path": 5,
        "Estimated LUTs": 2905,
        "Total Node": 6129
    },
    "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 724.2,
        "exec_time(ms)": 6030.5,
        "simulation_time(ms)": 5756.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2905,
        "latch": 3223,
        "generic logic size": 6,
        "Longest Path": 190,
        "Average Path": 5,
        "Estimated LUTs": 2905,
        "Total Node": 6129
    },
    "FIR/ex1PM16_fir_28/no_arch": {
        "test_name": "FIR/ex1PM16_fir_28/no_arch",
        "blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 729.9,
        "exec_time(ms)": 6181.6,
        "simulation_time(ms)": 5948.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2905,
        "latch": 3223,
        "Longest Path": 190,
        "Average Path": 5,
        "Estimated LUTs": 2905,
        "Total Node": 6129
    },
    "FIR/ex2BT16_fir_71/k6_N10_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 1267.8,
        "exec_time(ms)": 12757.1,
        "simulation_time(ms)": 12288.7,
        "test_coverage(%)": 99.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5326,
        "latch": 5906,
        "generic logic size": 6,
        "Longest Path": 243,
        "Average Path": 5,
        "Estimated LUTs": 5326,
        "Total Node": 11233
    },
    "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 1217.8,
        "exec_time(ms)": 12707.1,
        "simulation_time(ms)": 12198.2,
        "test_coverage(%)": 99.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5326,
        "latch": 5906,
        "generic logic size": 6,
        "Longest Path": 243,
        "Average Path": 5,
        "Estimated LUTs": 5326,
        "Total Node": 11233
    },
    "FIR/ex2BT16_fir_71/no_arch": {
        "test_name": "FIR/ex2BT16_fir_71/no_arch",
        "blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 1265.1,
        "exec_time(ms)": 12320.7,
        "simulation_time(ms)": 11846.3,
        "test_coverage(%)": 99.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5326,
        "latch": 5906,
        "Longest Path": 243,
        "Average Path": 5,
        "Estimated LUTs": 5326,
        "Total Node": 11233
    },
    "FIR/ex2EP16_fir_13/k6_N10_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 169.2,
        "exec_time(ms)": 1858.6,
        "simulation_time(ms)": 1786.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 937,
        "latch": 873,
        "generic logic size": 6,
        "Longest Path": 129,
        "Average Path": 5,
        "Estimated LUTs": 937,
        "Total Node": 1811
    },
    "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 177.5,
        "exec_time(ms)": 1968.8,
        "simulation_time(ms)": 1856.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 937,
        "latch": 873,
        "generic logic size": 6,
        "Longest Path": 129,
        "Average Path": 5,
        "Estimated LUTs": 937,
        "Total Node": 1811
    },
    "FIR/ex2EP16_fir_13/no_arch": {
        "test_name": "FIR/ex2EP16_fir_13/no_arch",
        "blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 165.3,
        "exec_time(ms)": 1925.1,
        "simulation_time(ms)": 1858.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 937,
        "latch": 873,
        "Longest Path": 129,
        "Average Path": 5,
        "Estimated LUTs": 937,
        "Total Node": 1811
    },
    "FIR/ex2PM16_fir_119/k6_N10_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 2004.5,
        "exec_time(ms)": 32841.3,
        "simulation_time(ms)": 31158.4,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 11426,
        "latch": 15211,
        "generic logic size": 6,
        "Longest Path": 431,
        "Average Path": 5,
        "Estimated LUTs": 11426,
        "Total Node": 26638
    },
    "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 2003.3,
        "exec_time(ms)": 27031.3,
        "simulation_time(ms)": 25158,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 11426,
        "latch": 15211,
        "generic logic size": 6,
        "Longest Path": 431,
        "Average Path": 5,
        "Estimated LUTs": 11426,
        "Total Node": 26638
    },
    "FIR/ex2PM16_fir_119/no_arch": {
        "test_name": "FIR/ex2PM16_fir_119/no_arch",
        "blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 2001.2,
        "exec_time(ms)": 30766.1,
        "simulation_time(ms)": 28981.3,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 11426,
        "latch": 15211,
        "Longest Path": 431,
        "Average Path": 5,
        "Estimated LUTs": 11426,
        "Total Node": 26638
    },
    "FIR/ex3PM16_fir_61/k6_N10_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 1597.4,
        "exec_time(ms)": 17962.9,
        "simulation_time(ms)": 17211,
        "test_coverage(%)": 99.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 6159,
        "latch": 8296,
        "generic logic size": 6,
        "Longest Path": 254,
        "Average Path": 5,
        "Estimated LUTs": 6159,
        "Total Node": 14456
    },
    "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 1590.3,
        "exec_time(ms)": 17981,
        "simulation_time(ms)": 17115.1,
        "test_coverage(%)": 99.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 6159,
        "latch": 8296,
        "generic logic size": 6,
        "Longest Path": 254,
        "Average Path": 5,
        "Estimated LUTs": 6159,
        "Total Node": 14456
    },
    "FIR/ex3PM16_fir_61/no_arch": {
        "test_name": "FIR/ex3PM16_fir_61/no_arch",
        "blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 1599.4,
        "exec_time(ms)": 17273.4,
        "simulation_time(ms)": 16557.4,
        "test_coverage(%)": 99.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 6159,
        "latch": 8296,
        "Longest Path": 254,
        "Average Path": 5,
        "Estimated LUTs": 6159,
        "Total Node": 14456
    },
    "FIR/ex4EP16_fir_10/k6_N10_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 226,
        "exec_time(ms)": 2356,
        "simulation_time(ms)": 2268.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1100,
        "latch": 1239,
        "generic logic size": 6,
        "Longest Path": 136,
        "Average Path": 5,
        "Estimated LUTs": 1100,
        "Total Node": 2340
    },
    "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 235.8,
        "exec_time(ms)": 2416.2,
        "simulation_time(ms)": 2290.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1100,
        "latch": 1239,
        "generic logic size": 6,
        "Longest Path": 136,
        "Average Path": 5,
        "Estimated LUTs": 1100,
        "Total Node": 2340
    },
    "FIR/ex4EP16_fir_10/no_arch": {
        "test_name": "FIR/ex4EP16_fir_10/no_arch",
        "blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 223.2,
        "exec_time(ms)": 2495.2,
        "simulation_time(ms)": 2411.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1100,
        "latch": 1239,
        "Longest Path": 136,
        "Average Path": 5,
        "Estimated LUTs": 1100,
        "Total Node": 2340
    },
    "FIR/ex4LS16_fir/k6_N10_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 2402.5,
        "exec_time(ms)": 46569.6,
        "simulation_time(ms)": 38923,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 20458,
        "latch": 30814,
        "generic logic size": 6,
        "Longest Path": 800,
        "Average Path": 5,
        "Estimated LUTs": 20458,
        "Total Node": 51273
    },
    "FIR/ex4LS16_fir/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 2356.4,
        "exec_time(ms)": 48542.8,
        "simulation_time(ms)": 41813.5,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 20458,
        "latch": 30814,
        "generic logic size": 6,
        "Longest Path": 800,
        "Average Path": 5,
        "Estimated LUTs": 20458,
        "Total Node": 51273
    },
    "FIR/ex4LS16_fir/no_arch": {
        "test_name": "FIR/ex4LS16_fir/no_arch",
        "blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 2354.1,
        "exec_time(ms)": 49500.5,
        "simulation_time(ms)": 41744.8,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 20458,
        "latch": 30814,
        "Longest Path": 800,
        "Average Path": 5,
        "Estimated LUTs": 20458,
        "Total Node": 51273
    },
    "FIR/ex4PM16_fir_152/k6_N10_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 2032.1,
        "exec_time(ms)": 30013.7,
        "simulation_time(ms)": 27159.3,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 14455,
        "latch": 19260,
        "generic logic size": 6,
        "Longest Path": 533,
        "Average Path": 5,
        "Estimated LUTs": 14455,
        "Total Node": 33716
    },
    "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 2038.5,
        "exec_time(ms)": 35038.6,
        "simulation_time(ms)": 32110.1,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 14455,
        "latch": 19260,
        "generic logic size": 6,
        "Longest Path": 533,
        "Average Path": 5,
        "Estimated LUTs": 14455,
        "Total Node": 33716
    },
    "FIR/ex4PM16_fir_152/no_arch": {
        "test_name": "FIR/ex4PM16_fir_152/no_arch",
        "blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 2025.6,
        "exec_time(ms)": 32326.5,
        "simulation_time(ms)": 29646.2,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 14455,
        "latch": 19260,
        "Longest Path": 533,
        "Average Path": 5,
        "Estimated LUTs": 14455,
        "Total Node": 33716
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
