verilog xil_defaultlib --include "../../../../20240624_btnIntc.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../20240624_btnIntc.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../bd/design_1/ipshared/50a2/hdl/btnINT_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/50a2/src/button.v" \
"../../../bd/design_1/ipshared/50a2/hdl/btnINT_v1_0.v" \
"../../../bd/design_1/ip/design_1_btnINT_0_0/sim/design_1_btnINT_0_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
