#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Sep 10 11:44:57 2025
# Process ID: 23620
# Current directory: E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1
# Command line: vivado.exe -log top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl
# Log file: E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/top_wrapper.vds
# Journal file: E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1\vivado.jou
# Running On: DESKTOP-EFRMAI2, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 24, Host memory: 34281 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
