#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jul 18 06:29:14 2020
# Process ID: 12924
# Current directory: C:/Users/kelvinyu/Documents/repo/high-level-synthesis-flow-on-zynq-using-vivado-hls/source/lab1/matrixmul.prj/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: C:/Users/kelvinyu/Documents/repo/high-level-synthesis-flow-on-zynq-using-vivado-hls/source/lab1/matrixmul.prj/solution1/sim/verilog/vivado.log
# Journal file: C:/Users/kelvinyu/Documents/repo/high-level-synthesis-flow-on-zynq-using-vivado-hls/source/lab1/matrixmul.prj/solution1/sim/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
current_fileset: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.609 ; gain = 0.000
# open_wave_database matrixmul.wdb
open_wave_config C:/Users/kelvinyu/Documents/repo/high-level-synthesis-flow-on-zynq-using-vivado-hls/source/lab1/matrixmul.prj/solution1/sim/verilog/matrixmul.wcfg
open_wave_database: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 18 14:54:02 2020...
