{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z007sclg400-1",
      "name": "skeleton_z7_block_design",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "PmodOLEDrgb_0": "",
      "clk_wiz": ""
    },
    "interface_ports": {
      "ja": {
        "mode": "Master",
        "vlnv": "digilentinc.com:interface:pmod_rtl:1.0"
      }
    },
    "ports": {
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      }
    },
    "components": {
      "PmodOLEDrgb_0": {
        "vlnv": "digilentinc.com:IP:PmodOLEDrgb:1.0",
        "xci_name": "skeleton_z7_block_design_PmodOLEDrgb_0_0",
        "parameters": {
          "PMOD": {
            "value": "ja"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "skeleton_z7_block_design_clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "PmodOLEDrgb_0_PmodOLEDrgb_out": {
        "interface_ports": [
          "ja",
          "PmodOLEDrgb_0/PmodOLEDrgb_out"
        ]
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "PmodOLEDrgb_0/ext_spi_clk"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    }
  }
}