Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 19 21:08:01 2024
| Host         : Marian_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                  564        0.178        0.000                      0                  564        3.750        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.067        0.000                      0                  564        0.178        0.000                      0                  564        3.750        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_component/instruction__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.790ns  (logic 3.417ns (34.904%)  route 6.373ns (65.096%))
  Logic Levels:           13  (CARRY4=5 LUT4=2 LUT5=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.167 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.845    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.144 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.743    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.867 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.022    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.752    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.870 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          0.428    14.298    IF_component/led_OBUF[1]
    SLICE_X5Y79          LUT4 (Prop_lut4_I2_O)        0.326    14.624 r  IF_component/instruction__0_i_3/O
                         net (fo=2, routed)           0.480    15.104    IF_component/instruction__0_i_3_n_0
    SLICE_X5Y77          FDRE                                         r  IF_component/instruction__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.589    15.012    IF_component/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  IF_component/instruction__0/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.081    15.171    IF_component/instruction__0
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -15.104    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_component/instruction__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.787ns  (logic 3.417ns (34.914%)  route 6.370ns (65.086%))
  Logic Levels:           13  (CARRY4=5 LUT4=1 LUT5=6 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.167 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.845    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.144 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.743    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.867 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.022    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.752    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.870 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          0.431    14.301    IF_component/led_OBUF[1]
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.326    14.627 r  IF_component/instruction__2_i_1/O
                         net (fo=2, routed)           0.474    15.102    IF_component/instruction__2_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  IF_component/instruction__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.589    15.012    IF_component/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  IF_component/instruction__2/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)       -0.058    15.194    IF_component/instruction__2
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -15.102    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_component/PC_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 3.417ns (34.696%)  route 6.432ns (65.304%))
  Logic Levels:           13  (CARRY4=5 LUT4=2 LUT5=5 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.167 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.845    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.144 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.743    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.867 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.022    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.752    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.870 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          0.967    14.837    IF_component/led_OBUF[1]
    SLICE_X6Y87          LUT4 (Prop_lut4_I2_O)        0.326    15.163 r  IF_component/PC_out[22]_i_1/O
                         net (fo=1, routed)           0.000    15.163    IF_component/PC_out[22]_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  IF_component/PC_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.599    15.022    IF_component/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  IF_component/PC_out_reg[22]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y87          FDRE (Setup_fdre_C_D)        0.079    15.341    IF_component/PC_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -15.163    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_component/instruction__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.709ns  (logic 3.413ns (35.153%)  route 6.296ns (64.847%))
  Logic Levels:           13  (CARRY4=5 LUT4=1 LUT5=6 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.167 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.845    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.144 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.743    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.867 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.022    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.752    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.870 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          0.831    14.702    IF_component/led_OBUF[1]
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.322    15.024 r  IF_component/instruction__4_i_1/O
                         net (fo=2, routed)           0.000    15.024    IF_component/instruction__4_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  IF_component/instruction__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.589    15.012    IF_component/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  IF_component/instruction__4/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.029    15.281    IF_component/instruction__4
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_component/PC_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.709ns  (logic 3.413ns (35.153%)  route 6.296ns (64.847%))
  Logic Levels:           13  (CARRY4=5 LUT4=1 LUT5=6 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.167 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.845    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.144 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.743    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.867 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.022    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.752    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.870 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          0.831    14.702    IF_component/led_OBUF[1]
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.322    15.024 r  IF_component/instruction__4_i_1/O
                         net (fo=2, routed)           0.000    15.024    IF_component/instruction__4_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  IF_component/PC_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.589    15.012    IF_component/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  IF_component/PC_out_reg[2]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.030    15.282    IF_component/PC_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_component/instruction__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 3.446ns (35.830%)  route 6.172ns (64.170%))
  Logic Levels:           13  (CARRY4=5 LUT4=1 LUT5=6 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.167 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.845    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.144 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.743    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.867 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.022    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.752    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.870 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          0.707    14.577    IF_component/led_OBUF[1]
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.355    14.932 r  IF_component/instruction__1_i_1/O
                         net (fo=2, routed)           0.000    14.932    IF_component/instruction__1_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  IF_component/instruction__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.592    15.015    IF_component/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  IF_component/instruction__1/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)        0.029    15.284    IF_component/instruction__1
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_component/PC_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 3.446ns (35.830%)  route 6.172ns (64.170%))
  Logic Levels:           13  (CARRY4=5 LUT4=1 LUT5=6 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.167 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.845    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.144 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.743    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.867 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.022    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.752    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.870 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          0.707    14.577    IF_component/led_OBUF[1]
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.355    14.932 r  IF_component/instruction__1_i_1/O
                         net (fo=2, routed)           0.000    14.932    IF_component/instruction__1_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  IF_component/PC_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.592    15.015    IF_component/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  IF_component/PC_out_reg[5]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)        0.030    15.285    IF_component/PC_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 IF_component/instruction__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_component/instruction__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 3.413ns (35.678%)  route 6.153ns (64.322%))
  Logic Levels:           13  (CARRY4=5 LUT4=1 LUT5=6 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.707     5.310    IF_component/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  IF_component/instruction__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  IF_component/instruction__2/Q
                         net (fo=39, routed)          1.102     6.868    IF_component/instruction__2_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.152     7.020 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.209    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.585 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.704    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.052 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.052    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.584 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.584    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.698    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.812 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.812    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.926 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.926    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.148 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.827    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.126 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.725    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.849 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.003    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.734    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.852 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          0.704    14.556    IF_component/led_OBUF[1]
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.320    14.876 r  IF_component/instruction__3_i_1/O
                         net (fo=2, routed)           0.000    14.876    IF_component/instruction__3_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.592    15.015    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.031    15.286    IF_component/instruction__3
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 IF_component/instruction__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_component/PC_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 3.413ns (35.678%)  route 6.153ns (64.322%))
  Logic Levels:           13  (CARRY4=5 LUT4=1 LUT5=6 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.707     5.310    IF_component/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  IF_component/instruction__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  IF_component/instruction__2/Q
                         net (fo=39, routed)          1.102     6.868    IF_component/instruction__2_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.152     7.020 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.209    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.585 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.704    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.052 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.052    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.584 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.584    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.698    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.812 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.812    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.926 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.926    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.148 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.827    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.126 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.725    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.849 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.003    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.734    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.852 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          0.704    14.556    IF_component/led_OBUF[1]
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.320    14.876 r  IF_component/instruction__3_i_1/O
                         net (fo=2, routed)           0.000    14.876    IF_component/instruction__3_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  IF_component/PC_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.592    15.015    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/PC_out_reg[3]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.032    15.287    IF_component/PC_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_component/PC_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 3.417ns (35.850%)  route 6.114ns (64.150%))
  Logic Levels:           13  (CARRY4=5 LUT4=2 LUT5=5 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.167 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.845    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.144 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.743    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.867 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.022    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.752    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.870 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          0.650    14.520    IF_component/led_OBUF[1]
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.326    14.846 r  IF_component/PC_out[26]_i_1/O
                         net (fo=1, routed)           0.000    14.846    IF_component/PC_out[26]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  IF_component/PC_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.600    15.023    IF_component/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  IF_component/PC_out_reg[26]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.029    15.275    IF_component/PC_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                  0.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mpg_component/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_component/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.600     1.519    mpg_component/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  mpg_component/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  mpg_component/Q2_reg/Q
                         net (fo=4, routed)           0.099     1.783    mpg_component/Q2
    SLICE_X1Y86          FDRE                                         r  mpg_component/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    mpg_component/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  mpg_component/Q3_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    mpg_component/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mpg_component/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_component/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.097%)  route 0.186ns (56.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.600     1.519    mpg_component/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  mpg_component/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mpg_component/Q1_reg/Q
                         net (fo=1, routed)           0.186     1.847    mpg_component/Q1
    SLICE_X2Y85          FDRE                                         r  mpg_component/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    mpg_component/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  mpg_component/Q2_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.087     1.621    mpg_component/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ssd_component/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_component/count_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.568     1.487    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  ssd_component/count_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  ssd_component/count_int_reg[10]/Q
                         net (fo=1, routed)           0.114     1.766    ssd_component/count_int_reg_n_0_[10]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  ssd_component/count_int_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.876    ssd_component/count_int_reg[8]_i_1__0_n_5
    SLICE_X10Y81         FDRE                                         r  ssd_component/count_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.837     2.002    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  ssd_component/count_int_reg[10]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.134     1.621    ssd_component/count_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ssd_component/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_component/count_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.567     1.486    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  ssd_component/count_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  ssd_component/count_int_reg[6]/Q
                         net (fo=1, routed)           0.114     1.765    ssd_component/count_int_reg_n_0_[6]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  ssd_component/count_int_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.875    ssd_component/count_int_reg[4]_i_1__0_n_5
    SLICE_X10Y80         FDRE                                         r  ssd_component/count_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.836     2.001    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  ssd_component/count_int_reg[6]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.134     1.620    ssd_component/count_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mpg_component/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_component/count_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.601     1.520    mpg_component/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  mpg_component/count_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mpg_component/count_int_reg[10]/Q
                         net (fo=2, routed)           0.133     1.794    mpg_component/count_int_reg[10]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  mpg_component/count_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    mpg_component/count_int_reg[8]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  mpg_component/count_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.873     2.038    mpg_component/clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  mpg_component/count_int_reg[10]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    mpg_component/count_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mpg_component/count_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_component/count_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.602     1.521    mpg_component/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  mpg_component/count_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpg_component/count_int_reg[14]/Q
                         net (fo=2, routed)           0.133     1.795    mpg_component/count_int_reg[14]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  mpg_component/count_int_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    mpg_component/count_int_reg[12]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  mpg_component/count_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.875     2.040    mpg_component/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  mpg_component/count_int_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    mpg_component/count_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mpg_component/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_component/count_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.600     1.519    mpg_component/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  mpg_component/count_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mpg_component/count_int_reg[6]/Q
                         net (fo=2, routed)           0.133     1.793    mpg_component/count_int_reg[6]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  mpg_component/count_int_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    mpg_component/count_int_reg[4]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  mpg_component/count_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    mpg_component/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  mpg_component/count_int_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    mpg_component/count_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mpg_component/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_component/count_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.600     1.519    mpg_component/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  mpg_component/count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mpg_component/count_int_reg[2]/Q
                         net (fo=2, routed)           0.133     1.793    mpg_component/count_int_reg[2]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  mpg_component/count_int_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    mpg_component/count_int_reg[0]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  mpg_component/count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    mpg_component/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  mpg_component/count_int_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    mpg_component/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ssd_component/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_component/count_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.568     1.487    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  ssd_component/count_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  ssd_component/count_int_reg[10]/Q
                         net (fo=1, routed)           0.114     1.766    ssd_component/count_int_reg_n_0_[10]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.912 r  ssd_component/count_int_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.912    ssd_component/count_int_reg[8]_i_1__0_n_4
    SLICE_X10Y81         FDRE                                         r  ssd_component/count_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.837     2.002    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  ssd_component/count_int_reg[11]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.134     1.621    ssd_component/count_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ssd_component/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_component/count_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.567     1.486    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  ssd_component/count_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  ssd_component/count_int_reg[6]/Q
                         net (fo=1, routed)           0.114     1.765    ssd_component/count_int_reg_n_0_[6]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.911 r  ssd_component/count_int_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.911    ssd_component/count_int_reg[4]_i_1__0_n_4
    SLICE_X10Y80         FDRE                                         r  ssd_component/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.836     2.001    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  ssd_component/count_int_reg[7]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.134     1.620    ssd_component/count_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y84     IF_component/PC_out_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y85     IF_component/PC_out_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y85     IF_component/PC_out_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y83     IF_component/PC_out_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y82     IF_component/PC_out_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y83     IF_component/PC_out_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y84     IF_component/PC_out_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y80     IF_component/PC_out_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y81     IF_component/PC_out_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     ID_component/componentaRF/reg_file_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.702ns  (logic 5.806ns (36.979%)  route 9.896ns (63.021%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          3.829     5.326    IF_component/sw_IBUF[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.124     5.450 r  IF_component/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.039     6.489    IF_component/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  IF_component/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.153     7.767    IF_component/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.891 r  IF_component/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.980     8.870    IF_component/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.153     9.023 r  IF_component/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.895    11.918    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.784    15.702 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.702    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.453ns  (logic 5.772ns (37.350%)  route 9.681ns (62.650%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          3.829     5.326    IF_component/sw_IBUF[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.124     5.450 r  IF_component/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.039     6.489    IF_component/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  IF_component/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.153     7.767    IF_component/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.891 r  IF_component/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831     8.721    IF_component/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.148     8.869 r  IF_component/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.829    11.698    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    15.453 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.453    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.336ns  (logic 5.549ns (36.181%)  route 9.788ns (63.819%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          3.829     5.326    IF_component/sw_IBUF[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.124     5.450 r  IF_component/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.039     6.489    IF_component/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  IF_component/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.153     7.767    IF_component/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.891 r  IF_component/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831     8.721    IF_component/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.845 r  IF_component/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.936    11.781    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.336 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.336    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.194ns  (logic 5.554ns (36.554%)  route 9.640ns (63.446%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          3.829     5.326    IF_component/sw_IBUF[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.124     5.450 r  IF_component/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.039     6.489    IF_component/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  IF_component/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.153     7.767    IF_component/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.891 r  IF_component/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.980     8.870    IF_component/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124     8.994 r  IF_component/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.639    11.633    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.194 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.194    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.956ns  (logic 5.527ns (36.953%)  route 9.430ns (63.047%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          3.829     5.326    IF_component/sw_IBUF[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.124     5.450 r  IF_component/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.039     6.489    IF_component/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  IF_component/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.153     7.767    IF_component/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.891 r  IF_component/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.999     8.889    IF_component/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124     9.013 r  IF_component/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.410    11.423    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.956 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.956    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.757ns  (logic 5.781ns (39.173%)  route 8.976ns (60.827%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          3.829     5.326    IF_component/sw_IBUF[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.124     5.450 r  IF_component/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.039     6.489    IF_component/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  IF_component/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.153     7.767    IF_component/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.891 r  IF_component/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.829     8.719    IF_component/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.150     8.869 r  IF_component/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.126    10.995    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.761    14.757 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.757    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.693ns  (logic 5.486ns (37.342%)  route 9.206ns (62.658%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          3.829     5.326    IF_component/sw_IBUF[0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.124     5.450 f  IF_component/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.039     6.489    IF_component/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.613 f  IF_component/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.153     7.767    IF_component/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.891 f  IF_component/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.829     8.719    IF_component/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.124     8.843 r  IF_component/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.356    11.200    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.693 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.693    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.332ns  (logic 1.645ns (49.364%)  route 1.687ns (50.636%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=27, routed)          0.501     0.777    IF_component/sw_IBUF[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.822 f  IF_component/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.257     1.079    ID_component/componentaRF/cat_OBUF[4]_inst_i_1
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.124 f  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.199     1.323    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.368 r  IF_component/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.730     2.098    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.332 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.332    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.342ns  (logic 1.721ns (51.480%)  route 1.622ns (48.520%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=27, routed)          0.501     0.777    IF_component/sw_IBUF[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.822 r  IF_component/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.257     1.079    ID_component/componentaRF/cat_OBUF[4]_inst_i_1
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.124 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.296     1.420    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.044     1.464 r  IF_component/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.567     2.031    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.311     3.342 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.342    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.348ns  (logic 1.605ns (47.938%)  route 1.743ns (52.062%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=27, routed)          0.501     0.777    IF_component/sw_IBUF[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.822 r  IF_component/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.257     1.079    ID_component/componentaRF/cat_OBUF[4]_inst_i_1
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.124 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.296     1.420    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.465 r  IF_component/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.688     2.153    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.348 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.348    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.458ns  (logic 1.672ns (48.339%)  route 1.787ns (51.661%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=27, routed)          0.501     0.777    IF_component/sw_IBUF[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.822 r  IF_component/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.257     1.079    ID_component/componentaRF/cat_OBUF[4]_inst_i_1
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.124 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.215     1.339    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.384 r  IF_component/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.813     2.197    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.458 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.458    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.602ns  (logic 1.760ns (48.857%)  route 1.842ns (51.143%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=27, routed)          0.501     0.777    IF_component/sw_IBUF[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.822 r  IF_component/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.257     1.079    ID_component/componentaRF/cat_OBUF[4]_inst_i_1
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.124 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.215     1.339    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.049     1.388 r  IF_component/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.869     2.257    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.345     3.602 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.602    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.631ns  (logic 1.667ns (45.901%)  route 1.964ns (54.099%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=27, routed)          0.501     0.777    IF_component/sw_IBUF[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.822 r  IF_component/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.257     1.079    ID_component/componentaRF/cat_OBUF[4]_inst_i_1
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.124 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.298     1.422    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.467 r  IF_component/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.908     2.375    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.631 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.631    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.675ns  (logic 1.726ns (46.976%)  route 1.949ns (53.024%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=27, routed)          0.501     0.777    IF_component/sw_IBUF[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.822 r  IF_component/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.257     1.079    ID_component/componentaRF/cat_OBUF[4]_inst_i_1
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.124 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.298     1.422    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.044     1.466 r  IF_component/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.892     2.358    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.317     3.675 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.675    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.762ns  (logic 7.391ns (41.613%)  route 10.371ns (58.387%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=4 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.165 r  EX_component/p_2_out_carry__4/O[1]
                         net (fo=1, routed)           0.433    11.597    IF_component/data0[21]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.303    11.900 r  IF_component/reg_file_reg_r1_0_31_18_23_i_3/O
                         net (fo=4, routed)           1.484    13.385    IF_component/result[16]
    SLICE_X4Y88          LUT5 (Prop_lut5_I2_O)        0.124    13.509 r  IF_component/cat_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.000    13.509    ID_component/componentaRF/cat_OBUF[6]_inst_i_19_1
    SLICE_X4Y88          MUXF7 (Prop_muxf7_I1_O)      0.217    13.726 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.706    14.432    ID_component/componentaRF/digits[21]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.299    14.731 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.670    15.401    ID_component/componentaRF/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.525 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.822    16.347    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.146    16.493 r  IF_component/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.829    19.322    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    23.077 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.077    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.657ns  (logic 7.470ns (42.306%)  route 10.187ns (57.694%))
  Logic Levels:           15  (CARRY4=5 LUT4=1 LUT5=4 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.184 r  EX_component/p_2_out_carry__5/O[2]
                         net (fo=1, routed)           0.292    11.475    IF_component/data0[26]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.302    11.777 r  IF_component/reg_file_reg_r1_0_31_24_29_i_4/O
                         net (fo=4, routed)           1.458    13.235    IF_component/result[21]
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124    13.359 r  IF_component/cat_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    13.359    ID_component/componentaRF/cat_OBUF[6]_inst_i_14_0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I1_O)      0.247    13.606 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000    13.606    ID_component/componentaRF/digits[26]
    SLICE_X6Y88          MUXF8 (Prop_muxf8_I0_O)      0.098    13.704 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.111    14.815    ID_component/componentaRF/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.319    15.134 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007    16.140    IF_component/cat[1]
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.153    16.293 r  IF_component/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.895    19.188    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.784    22.972 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.972    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.648ns  (logic 7.170ns (40.632%)  route 10.477ns (59.368%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=4 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.165 r  EX_component/p_2_out_carry__4/O[1]
                         net (fo=1, routed)           0.433    11.597    IF_component/data0[21]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.303    11.900 r  IF_component/reg_file_reg_r1_0_31_18_23_i_3/O
                         net (fo=4, routed)           1.484    13.385    IF_component/result[16]
    SLICE_X4Y88          LUT5 (Prop_lut5_I2_O)        0.124    13.509 r  IF_component/cat_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.000    13.509    ID_component/componentaRF/cat_OBUF[6]_inst_i_19_1
    SLICE_X4Y88          MUXF7 (Prop_muxf7_I1_O)      0.217    13.726 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.706    14.432    ID_component/componentaRF/digits[21]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.299    14.731 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.670    15.401    ID_component/componentaRF/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.525 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.822    16.347    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124    16.471 r  IF_component/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.936    19.407    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    22.962 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.962    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.149ns  (logic 7.218ns (42.088%)  route 9.931ns (57.912%))
  Logic Levels:           15  (CARRY4=5 LUT4=1 LUT5=4 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.184 r  EX_component/p_2_out_carry__5/O[2]
                         net (fo=1, routed)           0.292    11.475    IF_component/data0[26]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.302    11.777 r  IF_component/reg_file_reg_r1_0_31_24_29_i_4/O
                         net (fo=4, routed)           1.458    13.235    IF_component/result[21]
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124    13.359 r  IF_component/cat_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    13.359    ID_component/componentaRF/cat_OBUF[6]_inst_i_14_0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I1_O)      0.247    13.606 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000    13.606    ID_component/componentaRF/digits[26]
    SLICE_X6Y88          MUXF8 (Prop_muxf8_I0_O)      0.098    13.704 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.111    14.815    ID_component/componentaRF/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.319    15.134 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007    16.140    IF_component/cat[1]
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.124    16.264 r  IF_component/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.639    18.903    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    22.464 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.464    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.064ns  (logic 7.404ns (43.392%)  route 9.660ns (56.608%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=4 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.165 r  EX_component/p_2_out_carry__4/O[1]
                         net (fo=1, routed)           0.433    11.597    IF_component/data0[21]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.303    11.900 r  IF_component/reg_file_reg_r1_0_31_18_23_i_3/O
                         net (fo=4, routed)           1.484    13.385    IF_component/result[16]
    SLICE_X4Y88          LUT5 (Prop_lut5_I2_O)        0.124    13.509 r  IF_component/cat_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.000    13.509    ID_component/componentaRF/cat_OBUF[6]_inst_i_19_1
    SLICE_X4Y88          MUXF7 (Prop_muxf7_I1_O)      0.217    13.726 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.706    14.432    ID_component/componentaRF/digits[21]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.299    14.731 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.670    15.401    ID_component/componentaRF/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.525 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.814    16.339    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.152    16.491 r  IF_component/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.126    18.617    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.761    22.379 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.379    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.998ns  (logic 7.108ns (41.818%)  route 9.890ns (58.182%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=4 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.165 r  EX_component/p_2_out_carry__4/O[1]
                         net (fo=1, routed)           0.433    11.597    IF_component/data0[21]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.303    11.900 r  IF_component/reg_file_reg_r1_0_31_18_23_i_3/O
                         net (fo=4, routed)           1.484    13.385    IF_component/result[16]
    SLICE_X4Y88          LUT5 (Prop_lut5_I2_O)        0.124    13.509 r  IF_component/cat_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.000    13.509    ID_component/componentaRF/cat_OBUF[6]_inst_i_19_1
    SLICE_X4Y88          MUXF7 (Prop_muxf7_I1_O)      0.217    13.726 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.706    14.432    ID_component/componentaRF/digits[21]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.299    14.731 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.670    15.401    ID_component/componentaRF/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.525 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.814    16.339    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124    16.463 r  IF_component/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.356    18.819    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.312 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.312    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.906ns  (logic 7.149ns (42.285%)  route 9.757ns (57.715%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=4 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.165 f  EX_component/p_2_out_carry__4/O[1]
                         net (fo=1, routed)           0.433    11.597    IF_component/data0[21]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.303    11.900 f  IF_component/reg_file_reg_r1_0_31_18_23_i_3/O
                         net (fo=4, routed)           1.484    13.385    IF_component/result[16]
    SLICE_X4Y88          LUT5 (Prop_lut5_I2_O)        0.124    13.509 f  IF_component/cat_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.000    13.509    ID_component/componentaRF/cat_OBUF[6]_inst_i_19_1
    SLICE_X4Y88          MUXF7 (Prop_muxf7_I1_O)      0.217    13.726 f  ID_component/componentaRF/cat_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.706    14.432    ID_component/componentaRF/digits[21]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.299    14.731 f  ID_component/componentaRF/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.670    15.401    ID_component/componentaRF/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.525 f  ID_component/componentaRF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.628    16.153    IF_component/cat[1]_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.124    16.277 r  IF_component/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.410    18.687    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    22.220 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.220    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.192ns  (logic 6.828ns (44.946%)  route 8.364ns (55.054%))
  Logic Levels:           13  (CARRY4=5 LUT4=1 LUT5=5 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.167 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.845    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.144 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.743    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.867 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.022    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.752    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.118    13.870 r  IF_component/led_OBUF[1]_inst_i_1/O
                         net (fo=32, routed)          2.899    16.769    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737    20.507 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.507    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.700ns  (logic 6.617ns (45.017%)  route 8.082ns (54.983%))
  Logic Levels:           13  (CARRY4=5 LUT4=2 LUT5=4 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.712     5.315    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          1.118     6.888    IF_component/instruction__3_3
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.038 r  IF_component/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=34, routed)          1.189     8.227    ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/ADDRB1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.376     8.603 r  ID_component/componentaRF/reg_file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=4, routed)           1.119     9.723    IF_component/Rd1[8]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.348    10.071 r  IF_component/p_2_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.071    EX_component/reg_file_reg_r1_0_31_6_11_i_4[0]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.603 r  EX_component/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.603    EX_component/p_2_out_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  EX_component/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.717    EX_component/p_2_out_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  EX_component/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.831    EX_component/p_2_out_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.945 r  EX_component/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.945    EX_component/p_2_out_carry__4_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.167 f  EX_component/p_2_out_carry__5/O[0]
                         net (fo=1, routed)           0.679    11.845    IF_component/data0[24]
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.299    12.144 f  IF_component/reg_file_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.599    12.743    IF_component/result[19]
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.124    12.867 f  IF_component/led_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.154    13.022    IF_component/led_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  IF_component/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.607    13.752    IF_component/led_OBUF[1]_inst_i_4_n_0
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.124    13.876 r  IF_component/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.618    16.494    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    20.014 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.014    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_component/count_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 4.216ns (43.597%)  route 5.455ns (56.403%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.638     5.241    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  ssd_component/count_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  ssd_component/count_int_reg[14]/Q
                         net (fo=25, routed)          2.539     8.298    ssd_component/sel0[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.422 r  ssd_component/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.916    11.338    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.912 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.912    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_component/count_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.460ns (63.345%)  route 0.845ns (36.655%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.569     1.488    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  ssd_component/count_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  ssd_component/count_int_reg[15]/Q
                         net (fo=13, routed)          0.563     2.215    ssd_component/sel0[1]
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.045     2.260 r  ssd_component/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.542    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.793 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.793    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.438ns (62.597%)  route 0.859ns (37.403%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.513    IF_component/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  IF_component/instruction__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  IF_component/instruction__1/Q
                         net (fo=40, routed)          0.421     2.075    IF_component/instruction__1_1
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.045     2.120 r  IF_component/led_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           0.438     2.559    led_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.811 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.811    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.503ns (60.459%)  route 0.983ns (39.541%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.595     1.514    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  IF_component/instruction__3/Q
                         net (fo=40, routed)          0.349     2.004    IF_component/instruction__3_3
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.048     2.052 r  IF_component/led_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.634     2.687    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.314     4.001 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.001    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.512ns (60.161%)  route 1.001ns (39.839%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.513    IF_component/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  IF_component/instruction__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  IF_component/instruction__1/Q
                         net (fo=40, routed)          0.421     2.075    IF_component/instruction__1_1
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.049     2.124 r  IF_component/led_OBUF[9]_inst_i_1/O
                         net (fo=4, routed)           0.580     2.705    led_OBUF[6]
    T15                  OBUF (Prop_obuf_I_O)         1.322     4.026 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.026    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.513ns (59.449%)  route 1.032ns (40.551%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.513    IF_component/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  IF_component/instruction__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  IF_component/instruction__1/Q
                         net (fo=40, routed)          0.421     2.075    IF_component/instruction__1_1
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.049     2.124 r  IF_component/led_OBUF[9]_inst_i_1/O
                         net (fo=4, routed)           0.611     2.735    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.323     4.058 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.058    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.518ns (59.258%)  route 1.044ns (40.741%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.512    IF_component/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  IF_component/instruction__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  IF_component/instruction__4/Q
                         net (fo=40, routed)          0.432     2.086    IF_component/instruction__4_3
    SLICE_X1Y76          LUT5 (Prop_lut5_I3_O)        0.046     2.132 r  IF_component/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.612     2.743    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.331     4.075 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.075    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_component/count_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.533ns (58.956%)  route 1.067ns (41.044%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  ssd_component/count_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  ssd_component/count_int_reg[16]/Q
                         net (fo=13, routed)          0.460     2.114    ssd_component/sel0[2]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.049     2.163 r  ssd_component/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.769    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     4.089 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.089    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_component/count_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.445ns (55.445%)  route 1.161ns (44.555%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.570     1.489    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  ssd_component/count_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  ssd_component/count_int_reg[16]/Q
                         net (fo=13, routed)          0.586     2.240    ssd_component/sel0[2]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.045     2.285 r  ssd_component/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.575     2.860    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.096 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.096    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_component/instruction__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.518ns (58.707%)  route 1.068ns (41.293%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.512    IF_component/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  IF_component/instruction__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  IF_component/instruction__4/Q
                         net (fo=40, routed)          0.455     2.108    IF_component/instruction__4_3
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.044     2.152 r  IF_component/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.765    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.333     4.098 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.098    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_component/count_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.488ns (57.004%)  route 1.123ns (42.996%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.569     1.488    ssd_component/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  ssd_component/count_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  ssd_component/count_int_reg[15]/Q
                         net (fo=13, routed)          0.258     1.911    ID_component/componentaRF/sel0[1]
    SLICE_X8Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.956 r  ID_component/componentaRF/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.135     2.090    IF_component/cat[1]
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.045     2.135 r  IF_component/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.730     2.865    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.099 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.099    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.610ns (34.944%)  route 2.997ns (65.056%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.013     2.499    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     2.623 r  mpg_component/instruction__0_i_1/O
                         net (fo=36, routed)          1.984     4.607    IF_component/PC_out_reg[1]_0
    SLICE_X5Y79          FDRE                                         r  IF_component/PC_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.592     5.015    IF_component/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  IF_component/PC_out_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.610ns (34.944%)  route 2.997ns (65.056%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.013     2.499    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     2.623 r  mpg_component/instruction__0_i_1/O
                         net (fo=36, routed)          1.984     4.607    IF_component/PC_out_reg[1]_0
    SLICE_X5Y79          FDRE                                         r  IF_component/PC_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.592     5.015    IF_component/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  IF_component/PC_out_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.610ns (34.944%)  route 2.997ns (65.056%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.013     2.499    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     2.623 r  mpg_component/instruction__0_i_1/O
                         net (fo=36, routed)          1.984     4.607    IF_component/PC_out_reg[1]_0
    SLICE_X5Y79          FDRE                                         r  IF_component/PC_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.592     5.015    IF_component/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  IF_component/PC_out_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/instruction__1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.610ns (34.944%)  route 2.997ns (65.056%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.013     2.499    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     2.623 r  mpg_component/instruction__0_i_1/O
                         net (fo=36, routed)          1.984     4.607    IF_component/PC_out_reg[1]_0
    SLICE_X5Y79          FDRE                                         r  IF_component/instruction__1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.592     5.015    IF_component/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  IF_component/instruction__1/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 1.610ns (37.737%)  route 2.656ns (62.263%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.013     2.499    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     2.623 r  mpg_component/instruction__0_i_1/O
                         net (fo=36, routed)          1.643     4.266    IF_component/PC_out_reg[1]_0
    SLICE_X4Y80          FDRE                                         r  IF_component/PC_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.592     5.015    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/PC_out_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/instruction__3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 1.610ns (37.737%)  route 2.656ns (62.263%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.013     2.499    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     2.623 r  mpg_component/instruction__0_i_1/O
                         net (fo=36, routed)          1.643     4.266    IF_component/PC_out_reg[1]_0
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.592     5.015    IF_component/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  IF_component/instruction__3/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 1.610ns (39.010%)  route 2.517ns (60.990%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.013     2.499    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     2.623 r  mpg_component/instruction__0_i_1/O
                         net (fo=36, routed)          1.504     4.127    IF_component/PC_out_reg[1]_0
    SLICE_X1Y80          FDRE                                         r  IF_component/PC_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.594     5.017    IF_component/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  IF_component/PC_out_reg[17]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 1.610ns (39.010%)  route 2.517ns (60.990%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.013     2.499    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     2.623 r  mpg_component/instruction__0_i_1/O
                         net (fo=36, routed)          1.504     4.127    IF_component/PC_out_reg[1]_0
    SLICE_X1Y80          FDRE                                         r  IF_component/PC_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.594     5.017    IF_component/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  IF_component/PC_out_reg[19]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 1.610ns (39.010%)  route 2.517ns (60.990%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.013     2.499    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     2.623 r  mpg_component/instruction__0_i_1/O
                         net (fo=36, routed)          1.504     4.127    IF_component/PC_out_reg[1]_0
    SLICE_X1Y80          FDRE                                         r  IF_component/PC_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.594     5.017    IF_component/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  IF_component/PC_out_reg[30]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/instruction__2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.025ns  (logic 1.610ns (39.991%)  route 2.416ns (60.009%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.013     2.499    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     2.623 r  mpg_component/instruction__0_i_1/O
                         net (fo=36, routed)          1.403     4.025    IF_component/PC_out_reg[1]_0
    SLICE_X4Y77          FDRE                                         r  IF_component/instruction__2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.589     5.012    IF_component/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  IF_component/instruction__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg_component/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.244ns (39.864%)  route 0.369ns (60.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.369     0.613    mpg_component/btn_IBUF[0]
    SLICE_X1Y85          FDRE                                         r  mpg_component/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    mpg_component/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  mpg_component/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.302ns (33.735%)  route 0.592ns (66.265%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.396     0.650    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.048     0.698 r  mpg_component/instruction__0_i_2/O
                         net (fo=36, routed)          0.196     0.894    IF_component/instruction__0_2
    SLICE_X2Y86          FDRE                                         r  IF_component/PC_out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    IF_component/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  IF_component/PC_out_reg[28]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.302ns (33.735%)  route 0.592ns (66.265%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.396     0.650    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.048     0.698 r  mpg_component/instruction__0_i_2/O
                         net (fo=36, routed)          0.196     0.894    IF_component/instruction__0_2
    SLICE_X2Y86          FDRE                                         r  IF_component/PC_out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    IF_component/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  IF_component/PC_out_reg[31]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.302ns (32.352%)  route 0.631ns (67.648%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.396     0.650    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.048     0.698 r  mpg_component/instruction__0_i_2/O
                         net (fo=36, routed)          0.235     0.932    IF_component/instruction__0_2
    SLICE_X6Y87          FDRE                                         r  IF_component/PC_out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.870     2.035    IF_component/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  IF_component/PC_out_reg[22]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.302ns (31.970%)  route 0.642ns (68.030%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.396     0.650    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.048     0.698 r  mpg_component/instruction__0_i_2/O
                         net (fo=36, routed)          0.246     0.943    IF_component/instruction__0_2
    SLICE_X0Y81          FDRE                                         r  IF_component/PC_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.868     2.033    IF_component/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  IF_component/PC_out_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.302ns (31.604%)  route 0.653ns (68.396%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.396     0.650    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.048     0.698 r  mpg_component/instruction__0_i_2/O
                         net (fo=36, routed)          0.257     0.954    IF_component/instruction__0_2
    SLICE_X3Y86          FDRE                                         r  IF_component/PC_out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    IF_component/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  IF_component/PC_out_reg[26]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.302ns (31.604%)  route 0.653ns (68.396%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.396     0.650    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.048     0.698 r  mpg_component/instruction__0_i_2/O
                         net (fo=36, routed)          0.257     0.954    IF_component/instruction__0_2
    SLICE_X3Y86          FDRE                                         r  IF_component/PC_out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.872     2.037    IF_component/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  IF_component/PC_out_reg[27]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.302ns (31.355%)  route 0.660ns (68.645%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.396     0.650    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.048     0.698 r  mpg_component/instruction__0_i_2/O
                         net (fo=36, routed)          0.264     0.962    IF_component/instruction__0_2
    SLICE_X4Y85          FDRE                                         r  IF_component/PC_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    IF_component/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  IF_component/PC_out_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.302ns (31.355%)  route 0.660ns (68.645%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.396     0.650    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.048     0.698 r  mpg_component/instruction__0_i_2/O
                         net (fo=36, routed)          0.264     0.962    IF_component/instruction__0_2
    SLICE_X4Y85          FDRE                                         r  IF_component/PC_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    IF_component/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  IF_component/PC_out_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IF_component/PC_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.302ns (31.355%)  route 0.660ns (68.645%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.396     0.650    mpg_component/btn_IBUF[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.048     0.698 r  mpg_component/instruction__0_i_2/O
                         net (fo=36, routed)          0.264     0.962    IF_component/instruction__0_2
    SLICE_X4Y85          FDRE                                         r  IF_component/PC_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    IF_component/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  IF_component/PC_out_reg[21]/C





