Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:52:16 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/post_synth_timing_summary.rpt
| Design       : LU
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 543 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 257 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -47.836    -4393.561                    351                 5308        0.160        0.000                      0                 5308        3.950        0.000                       0                  3670  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -47.836    -4393.561                    351                 5308        0.160        0.000                      0                 5308        3.950        0.000                       0                  3670  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          351  Failing Endpoints,  Worst Slack      -47.836ns,  Total Violation    -4393.561ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -47.836ns  (required time - arrival time)
  Source:                 rec/d_man_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multOperand_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        57.834ns  (logic 27.338ns (47.270%)  route 30.496ns (52.730%))
  Logic Levels:           165  (CARRY4=115 LUT2=1 LUT3=2 LUT4=21 LUT5=2 LUT6=24)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3669, unset)         0.704     0.704    rec/clk
                         FDRE                                         r  rec/d_man_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 f  rec/d_man_reg[3]/Q
                         net (fo=70, unplaced)        0.398     1.495    rec/d_man[3]
                         LUT2 (Prop_lut2_I0_O)        0.199     1.694 r  rec/multOperand[1]_i_78/O
                         net (fo=1, unplaced)         0.000     1.694    rec/multOperand[1]_i_78_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.096 r  rec/multOperand_reg[1]_i_34/CO[3]
                         net (fo=1, unplaced)         0.007     2.103    rec/multOperand_reg[1]_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.195 r  rec/multOperand_reg[1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     2.195    rec/multOperand_reg[1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.287 r  rec/multOperand_reg[1]_i_3/CO[3]
                         net (fo=210, unplaced)       0.802     3.089    rec/div_man[23]
                         LUT3 (Prop_lut3_I1_O)        0.102     3.191 r  rec/multOperand[30]_i_238/O
                         net (fo=1, unplaced)         0.000     3.191    rec/multOperand[30]_i_238_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.428     3.619 r  rec/multOperand_reg[30]_i_155/CO[3]
                         net (fo=1, unplaced)         0.007     3.626    rec/multOperand_reg[30]_i_155_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.718 r  rec/multOperand_reg[30]_i_84/CO[3]
                         net (fo=1, unplaced)         0.000     3.718    rec/multOperand_reg[30]_i_84_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.810 r  rec/multOperand_reg[30]_i_36/CO[3]
                         net (fo=1, unplaced)         0.000     3.810    rec/multOperand_reg[30]_i_36_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.218     4.028 r  rec/multOperand_reg[30]_i_12/CO[0]
                         net (fo=152, unplaced)       0.318     4.346    rec/div_man[22]
                         LUT4 (Prop_lut4_I1_O)        0.267     4.613 r  rec/multOperand[30]_i_255/O
                         net (fo=7, unplaced)         0.336     4.949    rec/divide/numer21[23]
                         LUT6 (Prop_lut6_I0_O)        0.097     5.046 r  rec/multOperand[30]_i_215/O
                         net (fo=1, unplaced)         0.471     5.517    rec/multOperand[30]_i_215_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     5.903 r  rec/multOperand_reg[30]_i_142/CO[3]
                         net (fo=1, unplaced)         0.007     5.910    rec/multOperand_reg[30]_i_142_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.002 r  rec/multOperand_reg[30]_i_75/CO[3]
                         net (fo=1, unplaced)         0.000     6.002    rec/multOperand_reg[30]_i_75_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.094 r  rec/multOperand_reg[30]_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     6.094    rec/multOperand_reg[30]_i_33_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.218     6.312 r  rec/multOperand_reg[30]_i_11/CO[0]
                         net (fo=128, unplaced)       0.314     6.626    rec/div_man[21]
                         LUT4 (Prop_lut4_I1_O)        0.262     6.888 r  rec/multOperand[30]_i_254/O
                         net (fo=7, unplaced)         0.336     7.224    rec/divide/numer20[22]
                         LUT6 (Prop_lut6_I0_O)        0.097     7.321 r  rec/multOperand[30]_i_169/O
                         net (fo=1, unplaced)         0.471     7.792    rec/multOperand[30]_i_169_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     8.178 r  rec/multOperand_reg[30]_i_103/CO[3]
                         net (fo=1, unplaced)         0.007     8.185    rec/multOperand_reg[30]_i_103_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.277 r  rec/multOperand_reg[30]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000     8.277    rec/multOperand_reg[30]_i_60_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.369 r  rec/multOperand_reg[30]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000     8.369    rec/multOperand_reg[30]_i_25_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.136     8.505 r  rec/multOperand_reg[30]_i_8/CO[1]
                         net (fo=172, unplaced)       0.517     9.022    rec/res[14]
                         LUT5 (Prop_lut5_I1_O)        0.251     9.273 r  rec/multOperand[24]_i_67/O
                         net (fo=8, unplaced)         0.339     9.612    rec/divide/numer19[37]
                         LUT6 (Prop_lut6_I0_O)        0.097     9.709 r  rec/multOperand[24]_i_45/O
                         net (fo=1, unplaced)         0.471    10.180    rec/multOperand[24]_i_45_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    10.566 r  rec/multOperand_reg[24]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000    10.566    rec/multOperand_reg[24]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.136    10.702 r  rec/multOperand_reg[24]_i_8/CO[1]
                         net (fo=158, unplaced)       0.317    11.019    rec/res[13]
                         LUT4 (Prop_lut4_I1_O)        0.251    11.270 r  rec/multOperand[24]_i_158/O
                         net (fo=7, unplaced)         0.336    11.606    rec/divide/numer18[20]
                         LUT6 (Prop_lut6_I0_O)        0.097    11.703 r  rec/multOperand[24]_i_103/O
                         net (fo=1, unplaced)         0.471    12.174    rec/multOperand[24]_i_103_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.560 r  rec/multOperand_reg[24]_i_53/CO[3]
                         net (fo=1, unplaced)         0.007    12.567    rec/multOperand_reg[24]_i_53_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.659 r  rec/multOperand_reg[24]_i_26/CO[3]
                         net (fo=1, unplaced)         0.000    12.659    rec/multOperand_reg[24]_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.751 r  rec/multOperand_reg[24]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.751    rec/multOperand_reg[24]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.942 r  rec/multOperand_reg[24]_i_7/CO[2]
                         net (fo=181, unplaced)       0.416    13.358    rec/res[12]
                         LUT4 (Prop_lut4_I1_O)        0.223    13.581 r  rec/multOperand[23]_i_651/O
                         net (fo=7, unplaced)         0.336    13.917    rec/divide/p_1_in[2]
                         LUT6 (Prop_lut6_I0_O)        0.097    14.014 r  rec/multOperand[23]_i_492/O
                         net (fo=1, unplaced)         0.471    14.485    rec/multOperand[23]_i_492_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.871 r  rec/multOperand_reg[23]_i_295/CO[3]
                         net (fo=1, unplaced)         0.007    14.878    rec/multOperand_reg[23]_i_295_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.970 r  rec/multOperand_reg[23]_i_127/CO[3]
                         net (fo=1, unplaced)         0.000    14.970    rec/multOperand_reg[23]_i_127_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.062 r  rec/multOperand_reg[23]_i_45/CO[3]
                         net (fo=1, unplaced)         0.000    15.062    rec/multOperand_reg[23]_i_45_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.253 r  rec/multOperand_reg[23]_i_11/CO[2]
                         net (fo=175, unplaced)       0.416    15.669    rec/div_man[17]
                         LUT4 (Prop_lut4_I1_O)        0.223    15.892 r  rec/multOperand[23]_i_635/O
                         net (fo=7, unplaced)         0.336    16.228    rec/divide/numer16[18]
                         LUT6 (Prop_lut6_I0_O)        0.097    16.325 r  rec/multOperand[23]_i_516/O
                         net (fo=1, unplaced)         0.471    16.796    rec/multOperand[23]_i_516_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    17.182 r  rec/multOperand_reg[23]_i_323/CO[3]
                         net (fo=1, unplaced)         0.007    17.189    rec/multOperand_reg[23]_i_323_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.281 r  rec/multOperand_reg[23]_i_142/CO[3]
                         net (fo=1, unplaced)         0.000    17.281    rec/multOperand_reg[23]_i_142_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.373 r  rec/multOperand_reg[23]_i_52/CO[3]
                         net (fo=1, unplaced)         0.000    17.373    rec/multOperand_reg[23]_i_52_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.465 r  rec/multOperand_reg[23]_i_12/CO[3]
                         net (fo=196, unplaced)       0.800    18.265    rec/div_man[16]
                         LUT4 (Prop_lut4_I1_O)        0.097    18.362 r  rec/multOperand[23]_i_634/O
                         net (fo=7, unplaced)         0.336    18.698    rec/divide/numer15[17]
                         LUT6 (Prop_lut6_I0_O)        0.097    18.795 r  rec/multOperand[23]_i_454/O
                         net (fo=1, unplaced)         0.471    19.266    rec/multOperand[23]_i_454_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    19.652 r  rec/multOperand_reg[23]_i_249/CO[3]
                         net (fo=1, unplaced)         0.007    19.659    rec/multOperand_reg[23]_i_249_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.751 r  rec/multOperand_reg[23]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000    19.751    rec/multOperand_reg[23]_i_106_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.843 r  rec/multOperand_reg[23]_i_36/CO[3]
                         net (fo=1, unplaced)         0.000    19.843    rec/multOperand_reg[23]_i_36_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.935 r  rec/multOperand_reg[23]_i_10/CO[3]
                         net (fo=186, unplaced)       0.799    20.734    rec/div_man[15]
                         LUT4 (Prop_lut4_I1_O)        0.097    20.831 r  rec/multOperand[22]_i_233/O
                         net (fo=7, unplaced)         0.336    21.167    rec/divide/numer14[16]
                         LUT6 (Prop_lut6_I0_O)        0.097    21.264 r  rec/multOperand[22]_i_176/O
                         net (fo=1, unplaced)         0.471    21.735    rec/multOperand[22]_i_176_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    22.121 r  rec/multOperand_reg[22]_i_113/CO[3]
                         net (fo=1, unplaced)         0.007    22.128    rec/multOperand_reg[22]_i_113_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.220 r  rec/multOperand_reg[22]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000    22.220    rec/multOperand_reg[22]_i_60_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.312 r  rec/multOperand_reg[22]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    22.312    rec/multOperand_reg[22]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.404 r  rec/multOperand_reg[22]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    22.404    rec/multOperand_reg[22]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.218    22.622 r  rec/multOperand_reg[22]_i_9/CO[0]
                         net (fo=206, unplaced)       0.326    22.948    rec/res[11]
                         LUT4 (Prop_lut4_I1_O)        0.262    23.210 r  rec/multOperand[15]_i_107/O
                         net (fo=7, unplaced)         0.336    23.546    rec/divide/numer13[15]
                         LUT6 (Prop_lut6_I0_O)        0.097    23.643 r  rec/multOperand[15]_i_79/O
                         net (fo=1, unplaced)         0.471    24.114    rec/multOperand[15]_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    24.500 r  rec/multOperand_reg[15]_i_47/CO[3]
                         net (fo=1, unplaced)         0.007    24.507    rec/multOperand_reg[15]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.599 r  rec/multOperand_reg[15]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000    24.599    rec/multOperand_reg[15]_i_25_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.691 r  rec/multOperand_reg[15]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    24.691    rec/multOperand_reg[15]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.783 r  rec/multOperand_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    24.783    rec/multOperand_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.218    25.001 r  rec/multOperand_reg[15]_i_8/CO[0]
                         net (fo=204, unplaced)       0.325    25.326    rec/res[10]
                         LUT4 (Prop_lut4_I1_O)        0.262    25.588 r  rec/multOperand[13]_i_218/O
                         net (fo=7, unplaced)         0.336    25.924    rec/divide/numer12[14]
                         LUT6 (Prop_lut6_I0_O)        0.097    26.021 r  rec/multOperand[13]_i_199/O
                         net (fo=1, unplaced)         0.471    26.492    rec/multOperand[13]_i_199_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    26.878 r  rec/multOperand_reg[13]_i_149/CO[3]
                         net (fo=1, unplaced)         0.007    26.885    rec/multOperand_reg[13]_i_149_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    26.977 r  rec/multOperand_reg[13]_i_81/CO[3]
                         net (fo=1, unplaced)         0.000    26.977    rec/multOperand_reg[13]_i_81_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.069 r  rec/multOperand_reg[13]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    27.069    rec/multOperand_reg[13]_i_37_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.161 r  rec/multOperand_reg[13]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    27.161    rec/multOperand_reg[13]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.136    27.297 r  rec/multOperand_reg[13]_i_8/CO[1]
                         net (fo=214, unplaced)       0.325    27.622    rec/res[9]
                         LUT4 (Prop_lut4_I1_O)        0.251    27.873 r  rec/multOperand[13]_i_217/O
                         net (fo=7, unplaced)         0.336    28.209    rec/divide/numer11[13]
                         LUT6 (Prop_lut6_I0_O)        0.097    28.306 r  rec/multOperand[13]_i_162/O
                         net (fo=1, unplaced)         0.471    28.777    rec/multOperand[13]_i_162_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    29.163 r  rec/multOperand_reg[13]_i_100/CO[3]
                         net (fo=1, unplaced)         0.007    29.170    rec/multOperand_reg[13]_i_100_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.262 r  rec/multOperand_reg[13]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000    29.262    rec/multOperand_reg[13]_i_49_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.354 r  rec/multOperand_reg[13]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    29.354    rec/multOperand_reg[13]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.446 r  rec/multOperand_reg[13]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    29.446    rec/multOperand_reg[13]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.136    29.582 r  rec/multOperand_reg[13]_i_7/CO[1]
                         net (fo=209, unplaced)       0.324    29.906    rec/res[8]
                         LUT4 (Prop_lut4_I1_O)        0.251    30.157 r  rec/multOperand[10]_i_204/O
                         net (fo=7, unplaced)         0.336    30.493    rec/divide/numer10[12]
                         LUT6 (Prop_lut6_I0_O)        0.097    30.590 r  rec/multOperand[10]_i_188/O
                         net (fo=1, unplaced)         0.471    31.061    rec/multOperand[10]_i_188_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    31.447 r  rec/multOperand_reg[10]_i_143/CO[3]
                         net (fo=1, unplaced)         0.007    31.454    rec/multOperand_reg[10]_i_143_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.546 r  rec/multOperand_reg[10]_i_75/CO[3]
                         net (fo=1, unplaced)         0.000    31.546    rec/multOperand_reg[10]_i_75_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.638 r  rec/multOperand_reg[10]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000    31.638    rec/multOperand_reg[10]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.730 r  rec/multOperand_reg[10]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    31.730    rec/multOperand_reg[10]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    31.921 r  rec/multOperand_reg[10]_i_8/CO[2]
                         net (fo=222, unplaced)       0.422    32.343    rec/res[7]
                         LUT4 (Prop_lut4_I1_O)        0.223    32.566 r  rec/multOperand[23]_i_683/O
                         net (fo=7, unplaced)         0.336    32.902    rec/divide/numer9[11]
                         LUT6 (Prop_lut6_I0_O)        0.097    32.999 r  rec/multOperand[10]_i_155/O
                         net (fo=1, unplaced)         0.471    33.470    rec/multOperand[10]_i_155_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    33.856 r  rec/multOperand_reg[10]_i_98/CO[3]
                         net (fo=1, unplaced)         0.007    33.863    rec/multOperand_reg[10]_i_98_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.955 r  rec/multOperand_reg[10]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000    33.955    rec/multOperand_reg[10]_i_50_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.047 r  rec/multOperand_reg[10]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    34.047    rec/multOperand_reg[10]_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.139 r  rec/multOperand_reg[10]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    34.139    rec/multOperand_reg[10]_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    34.330 r  rec/multOperand_reg[10]_i_7/CO[2]
                         net (fo=212, unplaced)       0.420    34.750    rec/res[6]
                         LUT4 (Prop_lut4_I1_O)        0.223    34.973 r  rec/multOperand[23]_i_682/O
                         net (fo=7, unplaced)         0.336    35.309    rec/divide/numer8[10]
                         LUT6 (Prop_lut6_I0_O)        0.097    35.406 r  rec/multOperand[23]_i_534/O
                         net (fo=1, unplaced)         0.471    35.877    rec/multOperand[23]_i_534_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    36.263 r  rec/multOperand_reg[23]_i_342/CO[3]
                         net (fo=1, unplaced)         0.007    36.270    rec/multOperand_reg[23]_i_342_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.362 r  rec/multOperand_reg[23]_i_154/CO[3]
                         net (fo=1, unplaced)         0.000    36.362    rec/multOperand_reg[23]_i_154_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.454 r  rec/multOperand_reg[23]_i_62/CO[3]
                         net (fo=1, unplaced)         0.000    36.454    rec/multOperand_reg[23]_i_62_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.546 r  rec/multOperand_reg[23]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    36.546    rec/multOperand_reg[23]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.638 r  rec/multOperand_reg[23]_i_6/CO[3]
                         net (fo=236, unplaced)       0.805    37.443    rec/div_man[8]
                         LUT4 (Prop_lut4_I1_O)        0.097    37.540 r  rec/multOperand[23]_i_701/O
                         net (fo=7, unplaced)         0.336    37.876    rec/divide/numer7[9]
                         LUT6 (Prop_lut6_I0_O)        0.097    37.973 r  rec/multOperand[23]_i_567/O
                         net (fo=1, unplaced)         0.471    38.444    rec/multOperand[23]_i_567_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    38.830 r  rec/multOperand_reg[23]_i_387/CO[3]
                         net (fo=1, unplaced)         0.007    38.837    rec/multOperand_reg[23]_i_387_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.929 r  rec/multOperand_reg[23]_i_190/CO[3]
                         net (fo=1, unplaced)         0.000    38.929    rec/multOperand_reg[23]_i_190_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.021 r  rec/multOperand_reg[23]_i_81/CO[3]
                         net (fo=1, unplaced)         0.000    39.021    rec/multOperand_reg[23]_i_81_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.113 r  rec/multOperand_reg[23]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    39.113    rec/multOperand_reg[23]_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.205 r  rec/multOperand_reg[23]_i_7/CO[3]
                         net (fo=219, unplaced)       0.803    40.008    rec/div_man[7]
                         LUT4 (Prop_lut4_I1_O)        0.097    40.105 r  rec/multOperand[23]_i_778/O
                         net (fo=7, unplaced)         0.336    40.441    rec/divide/numer6[8]
                         LUT6 (Prop_lut6_I0_O)        0.097    40.538 r  rec/multOperand[23]_i_716/O
                         net (fo=1, unplaced)         0.471    41.009    rec/multOperand[23]_i_716_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    41.395 r  rec/multOperand_reg[23]_i_598/CO[3]
                         net (fo=1, unplaced)         0.007    41.402    rec/multOperand_reg[23]_i_598_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.494 r  rec/multOperand_reg[23]_i_421/CO[3]
                         net (fo=1, unplaced)         0.000    41.494    rec/multOperand_reg[23]_i_421_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.586 r  rec/multOperand_reg[23]_i_226/CO[3]
                         net (fo=1, unplaced)         0.000    41.586    rec/multOperand_reg[23]_i_226_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.678 r  rec/multOperand_reg[23]_i_96/CO[3]
                         net (fo=1, unplaced)         0.000    41.678    rec/multOperand_reg[23]_i_96_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.770 r  rec/multOperand_reg[23]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000    41.770    rec/multOperand_reg[23]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.218    41.988 r  rec/multOperand_reg[23]_i_8/CO[0]
                         net (fo=244, unplaced)       0.330    42.318    rec/res[5]
                         LUT4 (Prop_lut4_I1_O)        0.262    42.580 r  rec/multOperand[22]_i_249/O
                         net (fo=7, unplaced)         0.336    42.916    rec/divide/numer5[7]
                         LUT6 (Prop_lut6_I0_O)        0.097    43.013 r  rec/multOperand[22]_i_204/O
                         net (fo=1, unplaced)         0.471    43.484    rec/multOperand[22]_i_204_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    43.870 r  rec/multOperand_reg[22]_i_144/CO[3]
                         net (fo=1, unplaced)         0.007    43.877    rec/multOperand_reg[22]_i_144_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.969 r  rec/multOperand_reg[22]_i_81/CO[3]
                         net (fo=1, unplaced)         0.000    43.969    rec/multOperand_reg[22]_i_81_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.061 r  rec/multOperand_reg[22]_i_40/CO[3]
                         net (fo=1, unplaced)         0.000    44.061    rec/multOperand_reg[22]_i_40_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.153 r  rec/multOperand_reg[22]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    44.153    rec/multOperand_reg[22]_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.245 r  rec/multOperand_reg[22]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    44.245    rec/multOperand_reg[22]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.218    44.463 r  rec/multOperand_reg[22]_i_7/CO[0]
                         net (fo=223, unplaced)       0.328    44.791    rec/res[4]
                         LUT4 (Prop_lut4_I1_O)        0.262    45.053 r  rec/multOperand[6]_i_121/O
                         net (fo=7, unplaced)         0.336    45.389    rec/divide/numer4[6]
                         LUT6 (Prop_lut6_I0_O)        0.097    45.486 r  rec/multOperand[6]_i_102/O
                         net (fo=1, unplaced)         0.471    45.957    rec/multOperand[6]_i_102_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    46.343 r  rec/multOperand_reg[6]_i_71/CO[3]
                         net (fo=1, unplaced)         0.007    46.350    rec/multOperand_reg[6]_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    46.442 r  rec/multOperand_reg[6]_i_40/CO[3]
                         net (fo=1, unplaced)         0.000    46.442    rec/multOperand_reg[6]_i_40_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    46.534 r  rec/multOperand_reg[6]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    46.534    rec/multOperand_reg[6]_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    46.626 r  rec/multOperand_reg[6]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    46.626    rec/multOperand_reg[6]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    46.718 r  rec/multOperand_reg[6]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    46.718    rec/multOperand_reg[6]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.136    46.854 r  rec/multOperand_reg[6]_i_5/CO[1]
                         net (fo=254, unplaced)       0.329    47.183    rec/res[3]
                         LUT4 (Prop_lut4_I1_O)        0.251    47.434 r  rec/multOperand[5]_i_225/O
                         net (fo=7, unplaced)         0.336    47.770    rec/divide/numer3[5]
                         LUT6 (Prop_lut6_I0_O)        0.097    47.867 r  rec/multOperand[5]_i_183/O
                         net (fo=1, unplaced)         0.471    48.338    rec/multOperand[5]_i_183_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    48.724 r  rec/multOperand_reg[5]_i_134/CO[3]
                         net (fo=1, unplaced)         0.007    48.731    rec/multOperand_reg[5]_i_134_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.823 r  rec/multOperand_reg[5]_i_81/CO[3]
                         net (fo=1, unplaced)         0.000    48.823    rec/multOperand_reg[5]_i_81_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.915 r  rec/multOperand_reg[5]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000    48.915    rec/multOperand_reg[5]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.007 r  rec/multOperand_reg[5]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    49.007    rec/multOperand_reg[5]_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    49.099 r  rec/multOperand_reg[5]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    49.099    rec/multOperand_reg[5]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.136    49.235 r  rec/multOperand_reg[5]_i_4/CO[1]
                         net (fo=223, unplaced)       0.326    49.561    rec/res[2]
                         LUT4 (Prop_lut4_I1_O)        0.251    49.812 r  rec/multOperand[1]_i_248/O
                         net (fo=6, unplaced)         0.333    50.145    rec/divide/numer2[4]
                         LUT6 (Prop_lut6_I0_O)        0.097    50.242 r  rec/multOperand[5]_i_209/O
                         net (fo=1, unplaced)         0.471    50.713    rec/multOperand[5]_i_209_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    51.099 r  rec/multOperand_reg[5]_i_163/CO[3]
                         net (fo=1, unplaced)         0.007    51.106    rec/multOperand_reg[5]_i_163_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    51.198 r  rec/multOperand_reg[5]_i_113/CO[3]
                         net (fo=1, unplaced)         0.000    51.198    rec/multOperand_reg[5]_i_113_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    51.290 r  rec/multOperand_reg[5]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    51.290    rec/multOperand_reg[5]_i_65_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    51.382 r  rec/multOperand_reg[5]_i_31/CO[3]
                         net (fo=1, unplaced)         0.000    51.382    rec/multOperand_reg[5]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    51.474 r  rec/multOperand_reg[5]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    51.474    rec/multOperand_reg[5]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    51.665 r  rec/multOperand_reg[5]_i_5/CO[2]
                         net (fo=201, unplaced)       0.419    52.084    rec/res[1]
                         LUT4 (Prop_lut4_I1_O)        0.223    52.307 r  rec/multOperand[1]_i_247/O
                         net (fo=4, unplaced)         0.325    52.632    rec/divide/numer1[3]
                         LUT6 (Prop_lut6_I0_O)        0.097    52.729 r  rec/multOperand[1]_i_194/O
                         net (fo=1, unplaced)         0.471    53.200    rec/multOperand[1]_i_194_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    53.586 r  rec/multOperand_reg[1]_i_128/CO[3]
                         net (fo=1, unplaced)         0.007    53.593    rec/multOperand_reg[1]_i_128_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.685 r  rec/multOperand_reg[1]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000    53.685    rec/multOperand_reg[1]_i_80_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.777 r  rec/multOperand_reg[1]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000    53.777    rec/multOperand_reg[1]_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.869 r  rec/multOperand_reg[1]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    53.869    rec/multOperand_reg[1]_i_17_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.961 r  rec/multOperand_reg[1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    53.961    rec/multOperand_reg[1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    54.152 r  rec/multOperand_reg[1]_i_2/CO[2]
                         net (fo=88, unplaced)        0.398    54.550    rec/res[0]
                         LUT4 (Prop_lut4_I1_O)        0.223    54.773 r  rec/multOperand[0]_i_158/O
                         net (fo=1, unplaced)         0.301    55.074    rec/divide/numer0__0[2]
                         LUT6 (Prop_lut6_I0_O)        0.097    55.171 r  rec/multOperand[0]_i_131/O
                         net (fo=1, unplaced)         0.471    55.642    rec/multOperand[0]_i_131_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    56.028 r  rec/multOperand_reg[0]_i_99/CO[3]
                         net (fo=1, unplaced)         0.007    56.035    rec/multOperand_reg[0]_i_99_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.127 r  rec/multOperand_reg[0]_i_66/CO[3]
                         net (fo=1, unplaced)         0.000    56.127    rec/multOperand_reg[0]_i_66_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.219 r  rec/multOperand_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    56.219    rec/multOperand_reg[0]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.311 r  rec/multOperand_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    56.311    rec/multOperand_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.403 r  rec/multOperand_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    56.403    rec/multOperand_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.495 r  rec/multOperand_reg[0]_i_2/CO[3]
                         net (fo=23, unplaced)        0.747    57.242    rec/div_man[0]
                         LUT6 (Prop_lut6_I2_O)        0.097    57.339 r  rec/multOperand[14]_i_6/O
                         net (fo=1, unplaced)         0.301    57.640    rec/multOperand[14]_i_6_n_0
                         LUT5 (Prop_lut5_I1_O)        0.097    57.737 r  rec/multOperand[14]_i_3/O
                         net (fo=1, unplaced)         0.301    58.038    rec/multOperand[14]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097    58.135 r  rec/multOperand[14]_i_2/O
                         net (fo=1, unplaced)         0.301    58.436    rec/recResult[14]
                         LUT3 (Prop_lut3_I1_O)        0.102    58.538 r  rec/multOperand[14]_i_1/O
                         net (fo=1, unplaced)         0.000    58.538    rec_n_32
                         FDRE                                         r  multOperand_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3669, unset)         0.669    10.669    clk
                         FDRE                                         r  multOperand_reg[14]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.069    10.702    multOperand_reg[14]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -58.538    
  -------------------------------------------------------------------
                         slack                                -47.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 topWriteDataReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            topBlock/inst2/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.148ns (53.782%)  route 0.127ns (46.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3669, unset)         0.411     0.411    clk
                         FDRE                                         r  topWriteDataReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.148     0.559 r  topWriteDataReg2_reg[0]/Q
                         net (fo=1, unplaced)         0.127     0.686    topBlock/inst2/ram_reg_0_7_0_5/DIA0
                         RAMD32                                       r  topBlock/inst2/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3669, unset)         0.432     0.432    topBlock/inst2/ram_reg_0_7_0_5/WCLK
                         RAMD32                                       r  topBlock/inst2/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.000     0.432    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     0.526    topBlock/inst2/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766                currentBlock0/inst1/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950                topBlock/inst2/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950                topBlock/inst2/ram_reg_0_7_0_5/RAMA/CLK



