-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.0 (Build Build 614 04/24/2018)
-- Created on Sun May 12 15:18:52 2019

COMPONENT Controller
	PORT
	(
		COND		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		OP		:	 IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		FUNCT		:	 IN STD_LOGIC_VECTOR(5 DOWNTO 0);
		ROT		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		C		:	 IN STD_LOGIC;
		V		:	 IN STD_LOGIC;
		N		:	 IN STD_LOGIC;
		Z		:	 IN STD_LOGIC;
		PCSRC		:	 OUT STD_LOGIC;
		PCWR		:	 OUT STD_LOGIC;
		REGDST		:	 OUT STD_LOGIC;
		REGWR		:	 OUT STD_LOGIC;
		EXTS		:	 OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
		ALUSRCB		:	 OUT STD_LOGIC;
		ALUS		:	 OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
		CPSRWR		:	 OUT STD_LOGIC;
		MEMWR		:	 OUT STD_LOGIC;
		REGSRC		:	 OUT STD_LOGIC;
		ROTATE		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	);
END COMPONENT;