;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 2
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LCD */
LCD_LCDPort__0__DM__MASK EQU 0x38
LCD_LCDPort__0__DM__SHIFT EQU 3
LCD_LCDPort__0__DR EQU CYREG_PRT2_DR
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__0__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__0__HSIOM_SHIFT EQU 4
LCD_LCDPort__0__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__0__MASK EQU 0x02
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC
LCD_LCDPort__0__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__PS EQU CYREG_PRT2_PS
LCD_LCDPort__0__SHIFT EQU 1
LCD_LCDPort__1__DM__MASK EQU 0x1C0
LCD_LCDPort__1__DM__SHIFT EQU 6
LCD_LCDPort__1__DR EQU CYREG_PRT2_DR
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__1__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__1__HSIOM_SHIFT EQU 8
LCD_LCDPort__1__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__1__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__1__MASK EQU 0x04
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC
LCD_LCDPort__1__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__PS EQU CYREG_PRT2_PS
LCD_LCDPort__1__SHIFT EQU 2
LCD_LCDPort__2__DM__MASK EQU 0xE00
LCD_LCDPort__2__DM__SHIFT EQU 9
LCD_LCDPort__2__DR EQU CYREG_PRT2_DR
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__2__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__2__HSIOM_SHIFT EQU 12
LCD_LCDPort__2__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__2__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__2__MASK EQU 0x08
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC
LCD_LCDPort__2__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__PS EQU CYREG_PRT2_PS
LCD_LCDPort__2__SHIFT EQU 3
LCD_LCDPort__3__DM__MASK EQU 0x7000
LCD_LCDPort__3__DM__SHIFT EQU 12
LCD_LCDPort__3__DR EQU CYREG_PRT2_DR
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__3__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__3__HSIOM_SHIFT EQU 16
LCD_LCDPort__3__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__3__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__3__MASK EQU 0x10
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC
LCD_LCDPort__3__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__PS EQU CYREG_PRT2_PS
LCD_LCDPort__3__SHIFT EQU 4
LCD_LCDPort__4__DM__MASK EQU 0x38000
LCD_LCDPort__4__DM__SHIFT EQU 15
LCD_LCDPort__4__DR EQU CYREG_PRT2_DR
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__4__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__4__HSIOM_SHIFT EQU 20
LCD_LCDPort__4__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__4__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__4__MASK EQU 0x20
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC
LCD_LCDPort__4__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__PS EQU CYREG_PRT2_PS
LCD_LCDPort__4__SHIFT EQU 5
LCD_LCDPort__5__DM__MASK EQU 0x1C0000
LCD_LCDPort__5__DM__SHIFT EQU 18
LCD_LCDPort__5__DR EQU CYREG_PRT2_DR
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__5__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__5__HSIOM_SHIFT EQU 24
LCD_LCDPort__5__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__5__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__5__MASK EQU 0x40
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC
LCD_LCDPort__5__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__PS EQU CYREG_PRT2_PS
LCD_LCDPort__5__SHIFT EQU 6
LCD_LCDPort__6__DM__MASK EQU 0xE00000
LCD_LCDPort__6__DM__SHIFT EQU 21
LCD_LCDPort__6__DR EQU CYREG_PRT2_DR
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__6__HSIOM_MASK EQU 0xF0000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 28
LCD_LCDPort__6__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__6__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__6__MASK EQU 0x80
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC
LCD_LCDPort__6__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__PS EQU CYREG_PRT2_PS
LCD_LCDPort__6__SHIFT EQU 7
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__MASK EQU 0xFE
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__PC EQU CYREG_PRT2_PC
LCD_LCDPort__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 1

/* LED */
LED_AWAKE__0__DM__MASK EQU 0x38
LED_AWAKE__0__DM__SHIFT EQU 3
LED_AWAKE__0__DR EQU CYREG_PRT0_DR
LED_AWAKE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_AWAKE__0__HSIOM_MASK EQU 0x000000F0
LED_AWAKE__0__HSIOM_SHIFT EQU 4
LED_AWAKE__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_AWAKE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_AWAKE__0__MASK EQU 0x02
LED_AWAKE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_AWAKE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_AWAKE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_AWAKE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_AWAKE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_AWAKE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_AWAKE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_AWAKE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_AWAKE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_AWAKE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_AWAKE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_AWAKE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_AWAKE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_AWAKE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_AWAKE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_AWAKE__0__PC EQU CYREG_PRT0_PC
LED_AWAKE__0__PC2 EQU CYREG_PRT0_PC2
LED_AWAKE__0__PORT EQU 0
LED_AWAKE__0__PS EQU CYREG_PRT0_PS
LED_AWAKE__0__SHIFT EQU 1
LED_AWAKE__DR EQU CYREG_PRT0_DR
LED_AWAKE__INTCFG EQU CYREG_PRT0_INTCFG
LED_AWAKE__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_AWAKE__MASK EQU 0x02
LED_AWAKE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_AWAKE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_AWAKE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_AWAKE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_AWAKE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_AWAKE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_AWAKE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_AWAKE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_AWAKE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_AWAKE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_AWAKE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_AWAKE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_AWAKE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_AWAKE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_AWAKE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_AWAKE__PC EQU CYREG_PRT0_PC
LED_AWAKE__PC2 EQU CYREG_PRT0_PC2
LED_AWAKE__PORT EQU 0
LED_AWAKE__PS EQU CYREG_PRT0_PS
LED_AWAKE__SHIFT EQU 1
LED_B__0__DM__MASK EQU 0xE00
LED_B__0__DM__SHIFT EQU 9
LED_B__0__DR EQU CYREG_PRT0_DR
LED_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_B__0__HSIOM_MASK EQU 0x0000F000
LED_B__0__HSIOM_SHIFT EQU 12
LED_B__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_B__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_B__0__MASK EQU 0x08
LED_B__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED_B__0__OUT_SEL_SHIFT EQU 6
LED_B__0__OUT_SEL_VAL EQU 2
LED_B__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_B__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_B__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_B__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_B__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_B__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_B__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_B__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_B__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_B__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_B__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_B__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_B__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_B__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_B__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_B__0__PC EQU CYREG_PRT0_PC
LED_B__0__PC2 EQU CYREG_PRT0_PC2
LED_B__0__PORT EQU 0
LED_B__0__PS EQU CYREG_PRT0_PS
LED_B__0__SHIFT EQU 3
LED_B__DR EQU CYREG_PRT0_DR
LED_B__INTCFG EQU CYREG_PRT0_INTCFG
LED_B__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_B__MASK EQU 0x08
LED_B__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_B__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_B__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_B__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_B__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_B__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_B__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_B__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_B__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_B__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_B__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_B__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_B__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_B__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_B__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_B__PC EQU CYREG_PRT0_PC
LED_B__PC2 EQU CYREG_PRT0_PC2
LED_B__PORT EQU 0
LED_B__PS EQU CYREG_PRT0_PS
LED_B__SHIFT EQU 3
LED_G__0__DM__MASK EQU 0x1C0
LED_G__0__DM__SHIFT EQU 6
LED_G__0__DR EQU CYREG_PRT0_DR
LED_G__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_G__0__HSIOM_MASK EQU 0x00000F00
LED_G__0__HSIOM_SHIFT EQU 8
LED_G__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_G__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_G__0__MASK EQU 0x04
LED_G__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED_G__0__OUT_SEL_SHIFT EQU 4
LED_G__0__OUT_SEL_VAL EQU 1
LED_G__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_G__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_G__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_G__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_G__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_G__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_G__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_G__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_G__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_G__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_G__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_G__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_G__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_G__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_G__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_G__0__PC EQU CYREG_PRT0_PC
LED_G__0__PC2 EQU CYREG_PRT0_PC2
LED_G__0__PORT EQU 0
LED_G__0__PS EQU CYREG_PRT0_PS
LED_G__0__SHIFT EQU 2
LED_G__DR EQU CYREG_PRT0_DR
LED_G__INTCFG EQU CYREG_PRT0_INTCFG
LED_G__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_G__MASK EQU 0x04
LED_G__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_G__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_G__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_G__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_G__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_G__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_G__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_G__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_G__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_G__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_G__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_G__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_G__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_G__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_G__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_G__PC EQU CYREG_PRT0_PC
LED_G__PC2 EQU CYREG_PRT0_PC2
LED_G__PORT EQU 0
LED_G__PS EQU CYREG_PRT0_PS
LED_G__SHIFT EQU 2
LED_R__0__DM__MASK EQU 0x1C0000
LED_R__0__DM__SHIFT EQU 18
LED_R__0__DR EQU CYREG_PRT1_DR
LED_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_R__0__HSIOM_MASK EQU 0x0F000000
LED_R__0__HSIOM_SHIFT EQU 24
LED_R__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_R__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_R__0__MASK EQU 0x40
LED_R__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LED_R__0__OUT_SEL_SHIFT EQU 12
LED_R__0__OUT_SEL_VAL EQU 2
LED_R__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_R__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_R__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_R__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_R__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_R__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_R__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_R__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_R__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_R__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_R__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_R__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_R__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_R__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_R__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_R__0__PC EQU CYREG_PRT1_PC
LED_R__0__PC2 EQU CYREG_PRT1_PC2
LED_R__0__PORT EQU 1
LED_R__0__PS EQU CYREG_PRT1_PS
LED_R__0__SHIFT EQU 6
LED_R__DR EQU CYREG_PRT1_DR
LED_R__INTCFG EQU CYREG_PRT1_INTCFG
LED_R__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_R__MASK EQU 0x40
LED_R__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_R__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_R__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_R__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_R__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_R__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_R__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_R__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_R__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_R__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_R__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_R__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_R__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_R__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_R__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_R__PC EQU CYREG_PRT1_PC
LED_R__PC2 EQU CYREG_PRT1_PC2
LED_R__PORT EQU 1
LED_R__PS EQU CYREG_PRT1_PS
LED_R__SHIFT EQU 6

/* LED1 */
LED1__0__DM__MASK EQU 0x07
LED1__0__DM__SHIFT EQU 0
LED1__0__DR EQU CYREG_PRT1_DR
LED1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED1__0__HSIOM_MASK EQU 0x0000000F
LED1__0__HSIOM_SHIFT EQU 0
LED1__0__INTCFG EQU CYREG_PRT1_INTCFG
LED1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED1__0__MASK EQU 0x01
LED1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LED1__0__OUT_SEL_SHIFT EQU 0
LED1__0__OUT_SEL_VAL EQU 3
LED1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED1__0__PC EQU CYREG_PRT1_PC
LED1__0__PC2 EQU CYREG_PRT1_PC2
LED1__0__PORT EQU 1
LED1__0__PS EQU CYREG_PRT1_PS
LED1__0__SHIFT EQU 0
LED1__DR EQU CYREG_PRT1_DR
LED1__INTCFG EQU CYREG_PRT1_INTCFG
LED1__INTSTAT EQU CYREG_PRT1_INTSTAT
LED1__MASK EQU 0x01
LED1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED1__PC EQU CYREG_PRT1_PC
LED1__PC2 EQU CYREG_PRT1_PC2
LED1__PORT EQU 1
LED1__PS EQU CYREG_PRT1_PS
LED1__SHIFT EQU 0

/* LED2 */
LED2__0__DM__MASK EQU 0x07
LED2__0__DM__SHIFT EQU 0
LED2__0__DR EQU CYREG_PRT0_DR
LED2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED2__0__HSIOM_MASK EQU 0x0000000F
LED2__0__HSIOM_SHIFT EQU 0
LED2__0__INTCFG EQU CYREG_PRT0_INTCFG
LED2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED2__0__MASK EQU 0x01
LED2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED2__0__OUT_SEL_SHIFT EQU 0
LED2__0__OUT_SEL_VAL EQU 0
LED2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED2__0__PC EQU CYREG_PRT0_PC
LED2__0__PC2 EQU CYREG_PRT0_PC2
LED2__0__PORT EQU 0
LED2__0__PS EQU CYREG_PRT0_PS
LED2__0__SHIFT EQU 0
LED2__DR EQU CYREG_PRT0_DR
LED2__INTCFG EQU CYREG_PRT0_INTCFG
LED2__INTSTAT EQU CYREG_PRT0_INTSTAT
LED2__MASK EQU 0x01
LED2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED2__PC EQU CYREG_PRT0_PC
LED2__PC2 EQU CYREG_PRT0_PC2
LED2__PORT EQU 0
LED2__PS EQU CYREG_PRT0_PS
LED2__SHIFT EQU 0

/* LED3 */
LED3__0__DM__MASK EQU 0xE00000
LED3__0__DM__SHIFT EQU 21
LED3__0__DR EQU CYREG_PRT3_DR
LED3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED3__0__HSIOM_MASK EQU 0xF0000000
LED3__0__HSIOM_SHIFT EQU 28
LED3__0__INTCFG EQU CYREG_PRT3_INTCFG
LED3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
LED3__0__MASK EQU 0x80
LED3__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LED3__0__OUT_SEL_SHIFT EQU 14
LED3__0__OUT_SEL_VAL EQU 0
LED3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED3__0__PC EQU CYREG_PRT3_PC
LED3__0__PC2 EQU CYREG_PRT3_PC2
LED3__0__PORT EQU 3
LED3__0__PS EQU CYREG_PRT3_PS
LED3__0__SHIFT EQU 7
LED3__DR EQU CYREG_PRT3_DR
LED3__INTCFG EQU CYREG_PRT3_INTCFG
LED3__INTSTAT EQU CYREG_PRT3_INTSTAT
LED3__MASK EQU 0x80
LED3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED3__PC EQU CYREG_PRT3_PC
LED3__PC2 EQU CYREG_PRT3_PC2
LED3__PORT EQU 3
LED3__PS EQU CYREG_PRT3_PS
LED3__SHIFT EQU 7

/* LED4 */
LED4__0__DM__MASK EQU 0x38000
LED4__0__DM__SHIFT EQU 15
LED4__0__DR EQU CYREG_PRT0_DR
LED4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED4__0__HSIOM_MASK EQU 0x00F00000
LED4__0__HSIOM_SHIFT EQU 20
LED4__0__INTCFG EQU CYREG_PRT0_INTCFG
LED4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED4__0__MASK EQU 0x20
LED4__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED4__0__OUT_SEL_SHIFT EQU 10
LED4__0__OUT_SEL_VAL EQU 2
LED4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED4__0__PC EQU CYREG_PRT0_PC
LED4__0__PC2 EQU CYREG_PRT0_PC2
LED4__0__PORT EQU 0
LED4__0__PS EQU CYREG_PRT0_PS
LED4__0__SHIFT EQU 5
LED4__DR EQU CYREG_PRT0_DR
LED4__INTCFG EQU CYREG_PRT0_INTCFG
LED4__INTSTAT EQU CYREG_PRT0_INTSTAT
LED4__MASK EQU 0x20
LED4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED4__PC EQU CYREG_PRT0_PC
LED4__PC2 EQU CYREG_PRT0_PC2
LED4__PORT EQU 0
LED4__PS EQU CYREG_PRT0_PS
LED4__SHIFT EQU 5

/* Cheat */
Cheat__0__DM__MASK EQU 0xE00000
Cheat__0__DM__SHIFT EQU 21
Cheat__0__DR EQU CYREG_PRT0_DR
Cheat__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Cheat__0__HSIOM_MASK EQU 0xF0000000
Cheat__0__HSIOM_SHIFT EQU 28
Cheat__0__INTCFG EQU CYREG_PRT0_INTCFG
Cheat__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Cheat__0__MASK EQU 0x80
Cheat__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Cheat__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Cheat__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Cheat__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Cheat__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Cheat__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Cheat__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Cheat__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Cheat__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Cheat__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Cheat__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Cheat__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Cheat__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Cheat__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Cheat__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Cheat__0__PC EQU CYREG_PRT0_PC
Cheat__0__PC2 EQU CYREG_PRT0_PC2
Cheat__0__PORT EQU 0
Cheat__0__PS EQU CYREG_PRT0_PS
Cheat__0__SHIFT EQU 7
Cheat__DR EQU CYREG_PRT0_DR
Cheat__INTCFG EQU CYREG_PRT0_INTCFG
Cheat__INTSTAT EQU CYREG_PRT0_INTSTAT
Cheat__MASK EQU 0x80
Cheat__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Cheat__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Cheat__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Cheat__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Cheat__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Cheat__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Cheat__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Cheat__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Cheat__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Cheat__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Cheat__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Cheat__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Cheat__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Cheat__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Cheat__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Cheat__PC EQU CYREG_PRT0_PC
Cheat__PC2 EQU CYREG_PRT0_PC2
Cheat__PORT EQU 0
Cheat__PS EQU CYREG_PRT0_PS
Cheat__SHIFT EQU 7

/* EZI2C */
EZI2C_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
EZI2C_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
EZI2C_SCB__CTRL EQU CYREG_SCB1_CTRL
EZI2C_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
EZI2C_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
EZI2C_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
EZI2C_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
EZI2C_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
EZI2C_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
EZI2C_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
EZI2C_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
EZI2C_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
EZI2C_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
EZI2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB1_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x800
EZI2C_SCB_IRQ__INTC_NUMBER EQU 11
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 1
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
EZI2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
EZI2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
EZI2C_SCBCLK__ENABLE_MASK EQU 0x80000000
EZI2C_SCBCLK__MASK EQU 0x80000000
EZI2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00
EZI2C_scl__0__DM__MASK EQU 0x07
EZI2C_scl__0__DM__SHIFT EQU 0
EZI2C_scl__0__DR EQU CYREG_PRT3_DR
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_scl__0__HSIOM_GPIO EQU 0
EZI2C_scl__0__HSIOM_I2C EQU 14
EZI2C_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_scl__0__HSIOM_SHIFT EQU 0
EZI2C_scl__0__HSIOM_SPI EQU 15
EZI2C_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_scl__0__HSIOM_UART EQU 9
EZI2C_scl__0__HSIOM_UART_RX EQU 9
EZI2C_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
EZI2C_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
EZI2C_scl__0__MASK EQU 0x01
EZI2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_scl__0__PC EQU CYREG_PRT3_PC
EZI2C_scl__0__PC2 EQU CYREG_PRT3_PC2
EZI2C_scl__0__PORT EQU 3
EZI2C_scl__0__PS EQU CYREG_PRT3_PS
EZI2C_scl__0__SHIFT EQU 0
EZI2C_scl__DR EQU CYREG_PRT3_DR
EZI2C_scl__INTCFG EQU CYREG_PRT3_INTCFG
EZI2C_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
EZI2C_scl__MASK EQU 0x01
EZI2C_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_scl__PC EQU CYREG_PRT3_PC
EZI2C_scl__PC2 EQU CYREG_PRT3_PC2
EZI2C_scl__PORT EQU 3
EZI2C_scl__PS EQU CYREG_PRT3_PS
EZI2C_scl__SHIFT EQU 0
EZI2C_sda__0__DM__MASK EQU 0x38
EZI2C_sda__0__DM__SHIFT EQU 3
EZI2C_sda__0__DR EQU CYREG_PRT3_DR
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_sda__0__HSIOM_GPIO EQU 0
EZI2C_sda__0__HSIOM_I2C EQU 14
EZI2C_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_sda__0__HSIOM_SHIFT EQU 4
EZI2C_sda__0__HSIOM_SPI EQU 15
EZI2C_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_sda__0__HSIOM_UART EQU 9
EZI2C_sda__0__HSIOM_UART_TX EQU 9
EZI2C_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
EZI2C_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
EZI2C_sda__0__MASK EQU 0x02
EZI2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_sda__0__PC EQU CYREG_PRT3_PC
EZI2C_sda__0__PC2 EQU CYREG_PRT3_PC2
EZI2C_sda__0__PORT EQU 3
EZI2C_sda__0__PS EQU CYREG_PRT3_PS
EZI2C_sda__0__SHIFT EQU 1
EZI2C_sda__DR EQU CYREG_PRT3_DR
EZI2C_sda__INTCFG EQU CYREG_PRT3_INTCFG
EZI2C_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
EZI2C_sda__MASK EQU 0x02
EZI2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
EZI2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
EZI2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
EZI2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
EZI2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
EZI2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
EZI2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
EZI2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
EZI2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
EZI2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
EZI2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
EZI2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
EZI2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
EZI2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
EZI2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
EZI2C_sda__PC EQU CYREG_PRT3_PC
EZI2C_sda__PC2 EQU CYREG_PRT3_PC2
EZI2C_sda__PORT EQU 3
EZI2C_sda__PS EQU CYREG_PRT3_PS
EZI2C_sda__SHIFT EQU 1

/* BUZZER */
BUZZER__0__DM__MASK EQU 0x38000
BUZZER__0__DM__SHIFT EQU 15
BUZZER__0__DR EQU CYREG_PRT3_DR
BUZZER__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BUZZER__0__HSIOM_MASK EQU 0x00F00000
BUZZER__0__HSIOM_SHIFT EQU 20
BUZZER__0__INTCFG EQU CYREG_PRT3_INTCFG
BUZZER__0__INTSTAT EQU CYREG_PRT3_INTSTAT
BUZZER__0__MASK EQU 0x20
BUZZER__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
BUZZER__0__OUT_SEL_SHIFT EQU 10
BUZZER__0__OUT_SEL_VAL EQU 3
BUZZER__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BUZZER__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BUZZER__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BUZZER__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BUZZER__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BUZZER__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BUZZER__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BUZZER__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BUZZER__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BUZZER__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BUZZER__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BUZZER__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BUZZER__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BUZZER__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BUZZER__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BUZZER__0__PC EQU CYREG_PRT3_PC
BUZZER__0__PC2 EQU CYREG_PRT3_PC2
BUZZER__0__PORT EQU 3
BUZZER__0__PS EQU CYREG_PRT3_PS
BUZZER__0__SHIFT EQU 5
BUZZER__DR EQU CYREG_PRT3_DR
BUZZER__INTCFG EQU CYREG_PRT3_INTCFG
BUZZER__INTSTAT EQU CYREG_PRT3_INTSTAT
BUZZER__MASK EQU 0x20
BUZZER__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BUZZER__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BUZZER__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BUZZER__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BUZZER__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BUZZER__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BUZZER__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BUZZER__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BUZZER__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BUZZER__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BUZZER__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BUZZER__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BUZZER__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BUZZER__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BUZZER__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BUZZER__PC EQU CYREG_PRT3_PC
BUZZER__PC2 EQU CYREG_PRT3_PC2
BUZZER__PORT EQU 3
BUZZER__PS EQU CYREG_PRT3_PS
BUZZER__SHIFT EQU 5

/* LEDreg */
LEDreg_Sync_ctrl_reg__0__MASK EQU 0x01
LEDreg_Sync_ctrl_reg__0__POS EQU 0
LEDreg_Sync_ctrl_reg__1__MASK EQU 0x02
LEDreg_Sync_ctrl_reg__1__POS EQU 1
LEDreg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
LEDreg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
LEDreg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
LEDreg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
LEDreg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
LEDreg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
LEDreg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
LEDreg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
LEDreg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
LEDreg_Sync_ctrl_reg__2__MASK EQU 0x04
LEDreg_Sync_ctrl_reg__2__POS EQU 2
LEDreg_Sync_ctrl_reg__3__MASK EQU 0x08
LEDreg_Sync_ctrl_reg__3__POS EQU 3
LEDreg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
LEDreg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
LEDreg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
LEDreg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
LEDreg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
LEDreg_Sync_ctrl_reg__MASK EQU 0x0F
LEDreg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
LEDreg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
LEDreg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

/* Button1 */
Button1__0__DM__MASK EQU 0x1C0000
Button1__0__DM__SHIFT EQU 18
Button1__0__DR EQU CYREG_PRT0_DR
Button1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Button1__0__HSIOM_MASK EQU 0x0F000000
Button1__0__HSIOM_SHIFT EQU 24
Button1__0__INTCFG EQU CYREG_PRT0_INTCFG
Button1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Button1__0__MASK EQU 0x40
Button1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button1__0__PC EQU CYREG_PRT0_PC
Button1__0__PC2 EQU CYREG_PRT0_PC2
Button1__0__PORT EQU 0
Button1__0__PS EQU CYREG_PRT0_PS
Button1__0__SHIFT EQU 6
Button1__DR EQU CYREG_PRT0_DR
Button1__INTCFG EQU CYREG_PRT0_INTCFG
Button1__INTSTAT EQU CYREG_PRT0_INTSTAT
Button1__MASK EQU 0x40
Button1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button1__PC EQU CYREG_PRT0_PC
Button1__PC2 EQU CYREG_PRT0_PC2
Button1__PORT EQU 0
Button1__PS EQU CYREG_PRT0_PS
Button1__SHIFT EQU 6

/* Button2 */
Button2__0__DM__MASK EQU 0x7000
Button2__0__DM__SHIFT EQU 12
Button2__0__DR EQU CYREG_PRT3_DR
Button2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Button2__0__HSIOM_MASK EQU 0x000F0000
Button2__0__HSIOM_SHIFT EQU 16
Button2__0__INTCFG EQU CYREG_PRT3_INTCFG
Button2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Button2__0__MASK EQU 0x10
Button2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Button2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Button2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Button2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Button2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Button2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Button2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Button2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Button2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Button2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Button2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Button2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Button2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Button2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Button2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Button2__0__PC EQU CYREG_PRT3_PC
Button2__0__PC2 EQU CYREG_PRT3_PC2
Button2__0__PORT EQU 3
Button2__0__PS EQU CYREG_PRT3_PS
Button2__0__SHIFT EQU 4
Button2__DR EQU CYREG_PRT3_DR
Button2__INTCFG EQU CYREG_PRT3_INTCFG
Button2__INTSTAT EQU CYREG_PRT3_INTSTAT
Button2__MASK EQU 0x10
Button2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Button2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Button2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Button2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Button2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Button2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Button2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Button2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Button2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Button2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Button2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Button2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Button2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Button2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Button2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Button2__PC EQU CYREG_PRT3_PC
Button2__PC2 EQU CYREG_PRT3_PC2
Button2__PORT EQU 3
Button2__PS EQU CYREG_PRT3_PS
Button2__SHIFT EQU 4

/* Button3 */
Button3__0__DM__MASK EQU 0x1C0000
Button3__0__DM__SHIFT EQU 18
Button3__0__DR EQU CYREG_PRT3_DR
Button3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Button3__0__HSIOM_MASK EQU 0x0F000000
Button3__0__HSIOM_SHIFT EQU 24
Button3__0__INTCFG EQU CYREG_PRT3_INTCFG
Button3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Button3__0__MASK EQU 0x40
Button3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Button3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Button3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Button3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Button3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Button3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Button3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Button3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Button3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Button3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Button3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Button3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Button3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Button3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Button3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Button3__0__PC EQU CYREG_PRT3_PC
Button3__0__PC2 EQU CYREG_PRT3_PC2
Button3__0__PORT EQU 3
Button3__0__PS EQU CYREG_PRT3_PS
Button3__0__SHIFT EQU 6
Button3__DR EQU CYREG_PRT3_DR
Button3__INTCFG EQU CYREG_PRT3_INTCFG
Button3__INTSTAT EQU CYREG_PRT3_INTSTAT
Button3__MASK EQU 0x40
Button3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Button3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Button3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Button3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Button3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Button3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Button3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Button3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Button3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Button3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Button3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Button3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Button3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Button3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Button3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Button3__PC EQU CYREG_PRT3_PC
Button3__PC2 EQU CYREG_PRT3_PC2
Button3__PORT EQU 3
Button3__PS EQU CYREG_PRT3_PS
Button3__SHIFT EQU 6

/* Button4 */
Button4__0__DM__MASK EQU 0x7000
Button4__0__DM__SHIFT EQU 12
Button4__0__DR EQU CYREG_PRT0_DR
Button4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Button4__0__HSIOM_MASK EQU 0x000F0000
Button4__0__HSIOM_SHIFT EQU 16
Button4__0__INTCFG EQU CYREG_PRT0_INTCFG
Button4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Button4__0__MASK EQU 0x10
Button4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button4__0__PC EQU CYREG_PRT0_PC
Button4__0__PC2 EQU CYREG_PRT0_PC2
Button4__0__PORT EQU 0
Button4__0__PS EQU CYREG_PRT0_PS
Button4__0__SHIFT EQU 4
Button4__DR EQU CYREG_PRT0_DR
Button4__INTCFG EQU CYREG_PRT0_INTCFG
Button4__INTSTAT EQU CYREG_PRT0_INTSTAT
Button4__MASK EQU 0x10
Button4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button4__PC EQU CYREG_PRT0_PC
Button4__PC2 EQU CYREG_PRT0_PC2
Button4__PORT EQU 0
Button4__PS EQU CYREG_PRT0_PS
Button4__SHIFT EQU 4

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Clock_3 */
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_C01
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* PWM_Fail */
PWM_Fail_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_Fail_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_Fail_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_Fail_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_Fail_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_Fail_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_Fail_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_Fail_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_Fail_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_Fail_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_Fail_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_Fail_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_Fail_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_Fail_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_Fail_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_Pass */
PWM_Pass_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_Pass_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_Pass_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_Pass_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_Pass_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_Pass_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_Pass_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_Pass_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_Pass_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_Pass_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_Pass_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_Pass_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_Pass_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_Pass_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_Pass_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* SpeedPin */
SpeedPin__0__DM__MASK EQU 0x07
SpeedPin__0__DM__SHIFT EQU 0
SpeedPin__0__DR EQU CYREG_PRT2_DR
SpeedPin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SpeedPin__0__HSIOM_MASK EQU 0x0000000F
SpeedPin__0__HSIOM_SHIFT EQU 0
SpeedPin__0__INTCFG EQU CYREG_PRT2_INTCFG
SpeedPin__0__INTSTAT EQU CYREG_PRT2_INTSTAT
SpeedPin__0__MASK EQU 0x01
SpeedPin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SpeedPin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SpeedPin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SpeedPin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SpeedPin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SpeedPin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SpeedPin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SpeedPin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SpeedPin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SpeedPin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SpeedPin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SpeedPin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SpeedPin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SpeedPin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SpeedPin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SpeedPin__0__PC EQU CYREG_PRT2_PC
SpeedPin__0__PC2 EQU CYREG_PRT2_PC2
SpeedPin__0__PORT EQU 2
SpeedPin__0__PS EQU CYREG_PRT2_PS
SpeedPin__0__SHIFT EQU 0
SpeedPin__DR EQU CYREG_PRT2_DR
SpeedPin__INTCFG EQU CYREG_PRT2_INTCFG
SpeedPin__INTSTAT EQU CYREG_PRT2_INTSTAT
SpeedPin__MASK EQU 0x01
SpeedPin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SpeedPin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SpeedPin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SpeedPin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SpeedPin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SpeedPin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SpeedPin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SpeedPin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SpeedPin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SpeedPin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SpeedPin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SpeedPin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SpeedPin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SpeedPin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SpeedPin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SpeedPin__PC EQU CYREG_PRT2_PC
SpeedPin__PC2 EQU CYREG_PRT2_PC2
SpeedPin__PORT EQU 2
SpeedPin__PS EQU CYREG_PRT2_PS
SpeedPin__SHIFT EQU 0

/* isr_fail */
isr_fail__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_fail__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_fail__INTC_MASK EQU 0x20000
isr_fail__INTC_NUMBER EQU 17
isr_fail__INTC_PRIOR_MASK EQU 0xC000
isr_fail__INTC_PRIOR_NUM EQU 3
isr_fail__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_fail__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_fail__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Sleep_Reg */
Sleep_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Sleep_Reg_Sync_ctrl_reg__0__POS EQU 0
Sleep_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Sleep_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Sleep_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Sleep_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Sleep_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Sleep_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
Sleep_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Sleep_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
Sleep_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Sleep_Reg_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Sleep_Reg_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
Sleep_Reg_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
Sleep_Reg_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
Sleep_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Sleep_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
Sleep_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Sleep_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
Sleep_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Sleep_Reg_Sync_ctrl_reg__MASK EQU 0x01
Sleep_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Sleep_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Sleep_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

/* isr_sleep */
isr_sleep__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_sleep__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_sleep__INTC_MASK EQU 0x200
isr_sleep__INTC_NUMBER EQU 9
isr_sleep__INTC_PRIOR_MASK EQU 0xC000
isr_sleep__INTC_PRIOR_NUM EQU 3
isr_sleep__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
isr_sleep__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_sleep__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Button_Reg */
Button_Reg_sts_sts_reg__0__MASK EQU 0x01
Button_Reg_sts_sts_reg__0__POS EQU 0
Button_Reg_sts_sts_reg__1__MASK EQU 0x02
Button_Reg_sts_sts_reg__1__POS EQU 1
Button_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Button_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Button_Reg_sts_sts_reg__2__MASK EQU 0x04
Button_Reg_sts_sts_reg__2__POS EQU 2
Button_Reg_sts_sts_reg__3__MASK EQU 0x08
Button_Reg_sts_sts_reg__3__POS EQU 3
Button_Reg_sts_sts_reg__MASK EQU 0x0F
Button_Reg_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_02
Button_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Button_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Button_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Button_Reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Button_Reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Button_Reg_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_02

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
