#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec 18 00:02:39 2018
# Process ID: 9676
# Current directory: C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1
# Command line: vivado.exe -log VGA_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_TOP.tcl
# Log file: C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1/VGA_TOP.vds
# Journal file: C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGA_TOP.tcl -notrace
Command: synth_design -top VGA_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 371.766 ; gain = 98.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_TOP' [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/VGA_TOP.vhd:15]
INFO: [Synth 8-3491] module 'CLK_Divider' declared at 'C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1/.Xil/Vivado-9676-DESKTOP-897IESA/realtime/CLK_Divider_stub.v:5' bound to instance 'clk_div' of component 'clk_DIVIDER' [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/VGA_TOP.vhd:31]
INFO: [Synth 8-638] synthesizing module 'CLK_Divider' [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1/.Xil/Vivado-9676-DESKTOP-897IESA/realtime/CLK_Divider_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'CLK_Divider' (1#1) [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1/.Xil/Vivado-9676-DESKTOP-897IESA/realtime/CLK_Divider_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Sprite_Location' [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Sprite_Location' (2#1) [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:13]
INFO: [Synth 8-638] synthesizing module 'Sprite_ROM' [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_ROM.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Sprite_ROM' (3#1) [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_ROM.vhd:13]
INFO: [Synth 8-638] synthesizing module 'VGA_Driver' [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/VGA_Driver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'VGA_Driver' (4#1) [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/VGA_Driver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'VGA_TOP' (5#1) [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/VGA_TOP.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 423.652 ; gain = 150.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 423.652 ; gain = 150.141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1/.Xil/Vivado-9676-DESKTOP-897IESA/dcp1/CLK_Divider_in_context.xdc] for cell 'clk_div'
Finished Parsing XDC File [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1/.Xil/Vivado-9676-DESKTOP-897IESA/dcp1/CLK_Divider_in_context.xdc] for cell 'clk_div'
Parsing XDC File [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/constrs_2/new/Bouncing_Ball.xdc]
Finished Parsing XDC File [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/constrs_2/new/Bouncing_Ball.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/constrs_2/new/Bouncing_Ball.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 761.363 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.363 ; gain = 487.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.363 ; gain = 487.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_IN. (constraint file  C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1/.Xil/Vivado-9676-DESKTOP-897IESA/dcp1/CLK_Divider_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_IN. (constraint file  C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1/.Xil/Vivado-9676-DESKTOP-897IESA/dcp1/CLK_Divider_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_div. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.363 ; gain = 487.852
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element adress_sprite_reg was removed.  [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element H_min_sprite_reg was removed.  [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element H_max_sprite_reg was removed.  [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element V_min_sprite_reg was removed.  [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element V_max_sprite_reg was removed.  [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
INFO: [Synth 8-5546] ROM "vcount" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 761.363 ; gain = 487.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sprite_Location 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module VGA_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "VGA_Controller/vcount" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Location/V_min_sprite_reg was removed.  [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element Location/H_min_sprite_reg was removed.  [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element Location/V_max_sprite_reg was removed.  [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element Location/H_max_sprite_reg was removed.  [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element Location/adress_sprite_reg was removed.  [C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.srcs/sources_1/new/Sprite_Location.vhd:43]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 761.363 ; gain = 487.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|Sprite_ROM  | sprite[199]     | 256x3         | LUT            | 
|VGA_TOP     | ROM/sprite[199] | 256x3         | LUT            | 
+------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_div/clk_out' to pin 'clk_div/bbstub_clk_out/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 761.363 ; gain = 487.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 775.172 ; gain = 501.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 776.707 ; gain = 503.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 776.707 ; gain = 503.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 776.707 ; gain = 503.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 776.707 ; gain = 503.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 776.707 ; gain = 503.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 776.707 ; gain = 503.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 776.707 ; gain = 503.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |CLK_Divider   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CLK_Divider |     1|
|2     |CARRY4      |    20|
|3     |LUT1        |     7|
|4     |LUT2        |    45|
|5     |LUT3        |     9|
|6     |LUT4        |    58|
|7     |LUT5        |    17|
|8     |LUT6        |    26|
|9     |MUXF7       |     2|
|10    |FDRE        |   100|
|11    |FDSE        |     3|
|12    |OBUF        |     5|
+------+------------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   293|
|2     |  Location       |Sprite_Location |   169|
|3     |  ROM            |Sprite_ROM      |     8|
|4     |  VGA_Controller |VGA_Driver      |   110|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 776.707 ; gain = 503.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 776.707 ; gain = 165.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 776.707 ; gain = 503.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 776.707 ; gain = 514.668
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jorre/VivadoProjects/Bouncing_Ball/Bouncing_Ball.runs/synth_1/VGA_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_TOP_utilization_synth.rpt -pb VGA_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 776.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 18 00:03:22 2018...
