---
layout: default
title: 1.4 MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ã‚¹ã‚¤ãƒƒãƒå‹•ä½œãƒ¢ãƒ‡ãƒ«
---

---

# 1.4 MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ã‚¹ã‚¤ãƒƒãƒå‹•ä½œãƒ¢ãƒ‡ãƒ«  
*1.4 Switching Behavior Model of MOS Transistors*

---

## ğŸ¯ æœ¬ç¯€ã®ã­ã‚‰ã„ï½œObjective

MOSæ§‹é€ ã«é›»åœ§ã‚’å°åŠ ã™ã‚‹ã“ã¨ã§å½¢æˆã•ã‚Œã‚‹ãƒãƒ£ãƒãƒ«ãŒã€  
**ã©ã®ã‚ˆã†ã«ãƒ‡ã‚¸ã‚¿ãƒ«ã‚¹ã‚¤ãƒƒãƒã¨ã—ã¦æ©Ÿèƒ½ã™ã‚‹ã‹**ã‚’ã€  
**nMOS / pMOS ã®æ§‹é€ ãƒ»é›»åœ§æ¡ä»¶ãƒ»ON/OFFåˆ¶å¾¡**ã®è¦–ç‚¹ã§æ•´ç†ã—ã¾ã™ã€‚  

*This section explains how the **channel formed by gate voltage in a MOS structure** functions as a **digital switch**, focusing on **nMOS / pMOS structure, voltage conditions, and ON/OFF control**.*

---

## ğŸ”¹ nMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®å‹•ä½œåŸç†  
*ğŸ”¹ Operating Principle of nMOS*

nMOSã¯ã€på‹åŸºæ¿ä¸Šã«å½¢æˆã•ã‚Œã€**æ­£ã®ã‚²ãƒ¼ãƒˆé›»åœ§**ã«ã‚ˆã£ã¦ãƒãƒ£ãƒãƒ«ï¼ˆé›»å­ï¼‰ãŒå½¢æˆã•ã‚Œã¾ã™ã€‚  

- **V<sub>GS</sub> < V<sub>th</sub>**ï¼šãƒãƒ£ãƒãƒ«å½¢æˆã•ã‚Œãš â†’ **OFF**  
- **V<sub>GS</sub> â‰¥ V<sub>th</sub>**ï¼šãƒãƒ£ãƒãƒ«å½¢æˆ â†’ **ON**

ğŸ“ˆ **å›³1.4-1ï¼šnMOS è»¢é€ç‰¹æ€§ (Vgsâ€“Ids)**  
*Figure 1.4-1: nMOS Transfer Characteristic (Vgsâ€“Ids)*  
<img src="./images/nmos_transfer.png" alt="nMOS Transfer" width="80%">

ğŸ“˜ **å›³1.4-2ï¼šnMOSæ§‹é€ ã¨ON/OFFçŠ¶æ…‹**  
*Figure 1.4-2: Structure and Operation of nMOS*  
![å›³1.4-2 nMOSæ§‹é€ ã¨å‹•ä½œ](../images/nmos_switch.png)

- ã‚½ãƒ¼ã‚¹ã¯ **GNDï¼ˆ0Vï¼‰ã«å›ºå®š**  
- ã‚²ãƒ¼ãƒˆã« 0V / 3.3V ãªã©ã‚’å°åŠ ã—ã€ON/OFF ã‚’åˆ¶å¾¡  
- ONçŠ¶æ…‹ã§ã¯ã€**é›»å­ãŒãƒ‰ãƒ¬ã‚¤ãƒ³â†’ã‚½ãƒ¼ã‚¹æ–¹å‘ã«æµã‚Œã‚‹**  

*The source is fixed at **GND (0V)**.  
The gate voltage (e.g., 0V / 3.3V) controls ON/OFF.  
In ON state, **electrons flow from drain to source**.*

---

## ğŸ”¹ pMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®å‹•ä½œåŸç†  
*ğŸ”¹ Operating Principle of pMOS*

pMOSã¯ã€nå‹åŸºæ¿ä¸Šã«å½¢æˆã•ã‚Œã€**è² ã®ã‚²ãƒ¼ãƒˆé›»åœ§**ã«ã‚ˆã‚Šãƒãƒ£ãƒãƒ«ï¼ˆæ­£å­”ï¼‰ãŒå½¢æˆã•ã‚Œã¾ã™ã€‚  

- **V<sub>SG</sub> < V<sub>th</sub>**ï¼šãƒãƒ£ãƒãƒ«ç„¡ã— â†’ **OFF**  
- **V<sub>SG</sub> â‰¥ V<sub>th</sub>**ï¼šãƒãƒ£ãƒãƒ«å½¢æˆ â†’ **ON**

ğŸ“ˆ **å›³1.4-3ï¼špMOS è»¢é€ç‰¹æ€§ (Vsgâ€“|Ids|)**  
*Figure 1.4-3: pMOS Transfer Characteristic (Vsgâ€“|Ids|)*  
<img src="./images/pmos_transfer.png" alt="pMOS Transfer" width="80%">

ğŸ“˜ **å›³1.4-4ï¼špMOSæ§‹é€ ã¨ON/OFFçŠ¶æ…‹**  
*Figure 1.4-4: Structure and Operation of pMOS*  
![å›³1.4-4 pMOSæ§‹é€ ã¨å‹•ä½œ](../images/pmos_switch.png)

- ã‚½ãƒ¼ã‚¹ã¯ **VDDï¼ˆä¾‹ï¼š3.3Vï¼‰ã«å›ºå®š**  
- ã‚²ãƒ¼ãƒˆã‚’ 0Vã¾ãŸã¯VDDã§åˆ¶å¾¡  
- **nMOSã¨ã¯æ¥µæ€§ãŒé€†**ï¼ˆLowã§ONï¼‰  

*The source is fixed at **VDD (e.g., 3.3V)**.  
The gate is controlled by 0V or VDD.  
The polarity is opposite to nMOS (**Low input turns ON**).*

---

## ğŸ”¹ ã‚¹ã‚¤ãƒƒãƒãƒ¢ãƒ‡ãƒ«ã¨è«–ç†å›è·¯ã¸ã®å¿œç”¨  
*ğŸ”¹ Switch Model and Logic Applications*

MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã¯ä»¥ä¸‹ã®ã‚ˆã†ã«ã€**è«–ç†ã‚¹ã‚¤ãƒƒãƒ**ã¨ã—ã¦ãƒ¢ãƒ‡ãƒ«åŒ–ã§ãã¾ã™ï¼š  
*MOS transistors can be modeled as **logic switches** as follows:*

| ç¨®é¡ | ã‚²ãƒ¼ãƒˆæ¡ä»¶ | ONæ™‚ã®æ¥ç¶š | è«–ç†çš„æ„å‘³ |  
|------|-------------|----------------|--------------|  
| **nMOS** | Highï¼ˆ"1"ï¼‰ | ãƒ‰ãƒ¬ã‚¤ãƒ³â€“ã‚½ãƒ¼ã‚¹é–“å°é€šï¼ˆGNDæ–¹å‘ï¼‰ | "1"ã§ON |  
| **pMOS** | Lowï¼ˆ"0"ï¼‰  | ãƒ‰ãƒ¬ã‚¤ãƒ³â€“ã‚½ãƒ¼ã‚¹é–“å°é€šï¼ˆVDDæ–¹å‘ï¼‰ | "0"ã§ON |

ğŸ“˜ **å›³1.4-5ï¼šMOSã‚¹ã‚¤ãƒƒãƒãƒ¢ãƒ‡ãƒ«ï¼ˆè¨˜å·ãƒ»æŠ½è±¡åŒ–ï¼‰**  
*Figure 1.4-5: Abstract Switch Model of MOS*  
![å›³1.4-5 MOSã‚¹ã‚¤ãƒƒãƒãƒ¢ãƒ‡ãƒ«](../images/mos_switch_model.png)

ã“ã‚Œã«ã‚ˆã‚Šã€**ã‚¤ãƒ³ãƒãƒ¼ã‚¿ãƒ»NANDãªã©ã®è«–ç†å›è·¯**ãŒæ§‹æˆå¯èƒ½ã§ã™ï¼ˆ1.5ç¯€ã§è©³è¿°ï¼‰ã€‚  
*This enables construction of **logic circuits such as inverters and NANDs** (explained in Section 1.5).*

---

## ğŸ”¹ é›»æ°—çš„ç‰¹æ€§ï¼ˆå°å…¥ã®ã¿ï¼‰  
*ğŸ”¹ Electrical Characteristics (Introductory)*

- **ONæŠµæŠ—ï¼ˆR<sub>on</sub>ï¼‰**ã¯ã€W/Lã‚„ç§»å‹•åº¦Î¼ã«ä¾å­˜  
- **Iâ€“Vç‰¹æ€§**ã«ã¯2é ˜åŸŸï¼š
  - **ãƒªãƒ‹ã‚¢é ˜åŸŸ**ï¼ˆV<sub>DS</sub> â‰ª V<sub>GS</sub> âˆ’ V<sub>th</sub>ï¼‰  
  - **é£½å’Œé ˜åŸŸ**ï¼ˆV<sub>DS</sub> > V<sub>GS</sub> âˆ’ V<sub>th</sub>ï¼‰  

*The **ON resistance (R<sub>on</sub>)** depends on W/L and carrier mobility Î¼.  
The Iâ€“V characteristic has two regions:  
- **Linear region** (V<sub>DS</sub> â‰ª V<sub>GS</sub> âˆ’ V<sub>th</sub>)  
- **Saturation region** (V<sub>DS</sub> > V<sub>GS</sub> âˆ’ V<sub>th</sub>)*  

- é£½å’Œé ˜åŸŸã§ã®é›»æµå¼ï¼ˆå‚è€ƒï¼‰ï¼š  
*Current equation in saturation (reference):*  

$$
I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2
$$

ğŸ“ˆ **å›³1.4-6ï¼šnMOS å‡ºåŠ›ç‰¹æ€§ (Vdsâ€“Ids)**  
*Figure 1.4-6: nMOS Output Characteristic (Vdsâ€“Ids)*  
<img src="./images/nmos_output.png" alt="nMOS Output" width="80%">

ğŸ“ˆ **å›³1.4-7ï¼špMOS å‡ºåŠ›ç‰¹æ€§ (Vsdâ€“|Ids|)**  
*Figure 1.4-7: pMOS Output Characteristic (Vsdâ€“|Ids|)*  
<img src="./images/pmos_output.png" alt="pMOS Output" width="80%">

> â€»è©³ç´°ã¯å¾Œã®ç« ã¾ãŸã¯å¿œç”¨ç·¨ã§æ‰±ã„ã¾ã™ã€‚  
>*Details will be covered in later chapters or application sections.*

---

## âœ… ã¾ã¨ã‚ï½œSummary

| è¦³ç‚¹ | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | å†…å®¹ï¼ˆè‹±èªï¼‰ |
|------|----------------|--------------|
| nMOS | Highã§ONï¼ˆGNDã«æ¥ç¶šï¼‰ | *Turns ON when Gate is High (connected to GND)* |
| pMOS | Lowã§ONï¼ˆVDDã«æ¥ç¶šï¼‰ | *Turns ON when Gate is Low (connected to VDD)* |
| ãƒãƒ£ãƒãƒ« | ã‚²ãƒ¼ãƒˆé›»åœ§ã§å½¢æˆã•ã‚Œã‚‹å°é›»è·¯ | *Conductive path formed by gate voltage* |
| æ„ç¾© | è«–ç†å›è·¯ã®**ç†æƒ³çš„ã‚¹ã‚¤ãƒƒãƒç´ å­**ã¨ã—ã¦æ©Ÿèƒ½ | *Functions as an ideal switch in logic circuits* |

---

ğŸ“ æ¬¡ç¯€ãƒªãƒ³ã‚¯ï½œNext Section: [`1.5_cmos_inverter.md`](./1.5_cmos_inverter.md)  
**CMOSæ§‹é€ ã«ã‚ˆã‚‹ã‚¤ãƒ³ãƒãƒ¼ã‚¿å‹•ä½œã¸é€²ã¿ã¾ã™**  
*Proceed to CMOS structure and inverter operation*

---

[â† æˆ»ã‚‹ / Back to Chapter 1: Materials Top](./README.md)
