-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Thu Apr 20 04:34:34 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity if_loop_3 is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	n_din : in std_logic_vector (31 downto 0);
	n_valid_in : in std_logic;
	n_ready_out : out std_logic;
	a_address0 : out std_logic_vector (31 downto 0);
	a_ce0 : out std_logic;
	a_we0 : out std_logic;
	a_dout0 : out std_logic_vector (31 downto 0);
	a_din0 : in std_logic_vector (31 downto 0);
	a_address1 : out std_logic_vector (31 downto 0);
	a_ce1 : out std_logic;
	a_we1 : out std_logic;
	a_dout1 : out std_logic_vector (31 downto 0);
	a_din1 : in std_logic_vector (31 downto 0);
	b_address0 : out std_logic_vector (31 downto 0);
	b_ce0 : out std_logic;
	b_we0 : out std_logic;
	b_dout0 : out std_logic_vector (31 downto 0);
	b_din0 : in std_logic_vector (31 downto 0);
	b_address1 : out std_logic_vector (31 downto 0);
	b_ce1 : out std_logic;
	b_we1 : out std_logic;
	b_dout1 : out std_logic_vector (31 downto 0);
	b_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of if_loop_3 is 

	signal n_clk : std_logic;
	signal n_rst : std_logic;
	signal n_dataInArray_0 : std_logic_vector(31 downto 0);
	signal n_pValidArray_0 : std_logic;
	signal n_readyArray_0 : std_logic;
	signal n_nReadyArray_0 : std_logic;
	signal n_validArray_0 : std_logic;
	signal n_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal icmp_0_clk : std_logic;
	signal icmp_0_rst : std_logic;
	signal icmp_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_0_pValidArray_0 : std_logic;
	signal icmp_0_pValidArray_1 : std_logic;
	signal icmp_0_readyArray_0 : std_logic;
	signal icmp_0_readyArray_1 : std_logic;
	signal icmp_0_nReadyArray_0 : std_logic;
	signal icmp_0_validArray_0 : std_logic;
	signal icmp_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(9 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(9 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(9 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(9 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(9 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_8_nReadyArray_2 : std_logic;
	signal fork_8_validArray_2 : std_logic;
	signal fork_8_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_14_clk : std_logic;
	signal forkC_14_rst : std_logic;
	signal forkC_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_14_pValidArray_0 : std_logic;
	signal forkC_14_readyArray_0 : std_logic;
	signal forkC_14_nReadyArray_0 : std_logic;
	signal forkC_14_validArray_0 : std_logic;
	signal forkC_14_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_1 : std_logic;
	signal forkC_14_validArray_1 : std_logic;
	signal forkC_14_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_15_clk : std_logic;
	signal branchC_15_rst : std_logic;
	signal branchC_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_15_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_15_pValidArray_0 : std_logic;
	signal branchC_15_pValidArray_1 : std_logic;
	signal branchC_15_readyArray_0 : std_logic;
	signal branchC_15_readyArray_1 : std_logic;
	signal branchC_15_nReadyArray_0 : std_logic;
	signal branchC_15_validArray_0 : std_logic;
	signal branchC_15_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_15_nReadyArray_1 : std_logic;
	signal branchC_15_validArray_1 : std_logic;
	signal branchC_15_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal brCst_block2_clk : std_logic;
	signal brCst_block2_rst : std_logic;
	signal brCst_block2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block2_pValidArray_0 : std_logic;
	signal brCst_block2_readyArray_0 : std_logic;
	signal brCst_block2_nReadyArray_0 : std_logic;
	signal brCst_block2_validArray_0 : std_logic;
	signal brCst_block2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(9 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(9 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(9 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(9 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(9 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_9_clk : std_logic;
	signal fork_9_rst : std_logic;
	signal fork_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_9_pValidArray_0 : std_logic;
	signal fork_9_readyArray_0 : std_logic;
	signal fork_9_nReadyArray_0 : std_logic;
	signal fork_9_validArray_0 : std_logic;
	signal fork_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_9_nReadyArray_1 : std_logic;
	signal fork_9_validArray_1 : std_logic;
	signal fork_9_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_9_nReadyArray_2 : std_logic;
	signal fork_9_validArray_2 : std_logic;
	signal fork_9_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_9_nReadyArray_3 : std_logic;
	signal fork_9_validArray_3 : std_logic;
	signal fork_9_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_8_clk : std_logic;
	signal phiC_8_rst : std_logic;
	signal phiC_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_8_pValidArray_0 : std_logic;
	signal phiC_8_readyArray_0 : std_logic;
	signal phiC_8_nReadyArray_0 : std_logic;
	signal phiC_8_validArray_0 : std_logic;
	signal phiC_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_15_clk : std_logic;
	signal forkC_15_rst : std_logic;
	signal forkC_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_15_pValidArray_0 : std_logic;
	signal forkC_15_readyArray_0 : std_logic;
	signal forkC_15_nReadyArray_0 : std_logic;
	signal forkC_15_validArray_0 : std_logic;
	signal forkC_15_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_15_nReadyArray_1 : std_logic;
	signal forkC_15_validArray_1 : std_logic;
	signal forkC_15_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_15_nReadyArray_2 : std_logic;
	signal forkC_15_validArray_2 : std_logic;
	signal forkC_15_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_15_nReadyArray_3 : std_logic;
	signal forkC_15_validArray_3 : std_logic;
	signal forkC_15_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal branchC_16_clk : std_logic;
	signal branchC_16_rst : std_logic;
	signal branchC_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_16_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_16_pValidArray_0 : std_logic;
	signal branchC_16_pValidArray_1 : std_logic;
	signal branchC_16_readyArray_0 : std_logic;
	signal branchC_16_readyArray_1 : std_logic;
	signal branchC_16_nReadyArray_0 : std_logic;
	signal branchC_16_validArray_0 : std_logic;
	signal branchC_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_16_nReadyArray_1 : std_logic;
	signal branchC_16_validArray_1 : std_logic;
	signal branchC_16_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(9 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(9 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_18_clk : std_logic;
	signal Buffer_18_rst : std_logic;
	signal Buffer_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_18_pValidArray_0 : std_logic;
	signal Buffer_18_readyArray_0 : std_logic;
	signal Buffer_18_nReadyArray_0 : std_logic;
	signal Buffer_18_validArray_0 : std_logic;
	signal Buffer_18_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_3_clk : std_logic;
	signal phi_3_rst : std_logic;
	signal phi_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_3_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_3_pValidArray_0 : std_logic;
	signal phi_3_pValidArray_1 : std_logic;
	signal phi_3_pValidArray_2 : std_logic;
	signal phi_3_readyArray_0 : std_logic;
	signal phi_3_readyArray_1 : std_logic;
	signal phi_3_readyArray_2 : std_logic;
	signal phi_3_nReadyArray_0 : std_logic;
	signal phi_3_validArray_0 : std_logic;
	signal phi_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_4_clk : std_logic;
	signal phi_4_rst : std_logic;
	signal phi_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_4_dataInArray_1 : std_logic_vector(30 downto 0);
	signal phi_4_dataInArray_2 : std_logic_vector(30 downto 0);
	signal phi_4_pValidArray_0 : std_logic;
	signal phi_4_pValidArray_1 : std_logic;
	signal phi_4_pValidArray_2 : std_logic;
	signal phi_4_readyArray_0 : std_logic;
	signal phi_4_readyArray_1 : std_logic;
	signal phi_4_readyArray_2 : std_logic;
	signal phi_4_nReadyArray_0 : std_logic;
	signal phi_4_validArray_0 : std_logic;
	signal phi_4_dataOutArray_0 : std_logic_vector(30 downto 0);

	signal load_7_clk : std_logic;
	signal load_7_rst : std_logic;
	signal load_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_7_dataInArray_1 : std_logic_vector(30 downto 0);
	signal load_7_pValidArray_0 : std_logic;
	signal load_7_pValidArray_1 : std_logic;
	signal load_7_readyArray_0 : std_logic;
	signal load_7_readyArray_1 : std_logic;
	signal load_7_nReadyArray_0 : std_logic;
	signal load_7_validArray_0 : std_logic;
	signal load_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_7_nReadyArray_1 : std_logic;
	signal load_7_validArray_1 : std_logic;
	signal load_7_dataOutArray_1 : std_logic_vector(30 downto 0);

	signal load_10_clk : std_logic;
	signal load_10_rst : std_logic;
	signal load_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_10_dataInArray_1 : std_logic_vector(30 downto 0);
	signal load_10_pValidArray_0 : std_logic;
	signal load_10_pValidArray_1 : std_logic;
	signal load_10_readyArray_0 : std_logic;
	signal load_10_readyArray_1 : std_logic;
	signal load_10_nReadyArray_0 : std_logic;
	signal load_10_validArray_0 : std_logic;
	signal load_10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_10_nReadyArray_1 : std_logic;
	signal load_10_validArray_1 : std_logic;
	signal load_10_dataOutArray_1 : std_logic_vector(30 downto 0);

	signal sub_11_clk : std_logic;
	signal sub_11_rst : std_logic;
	signal sub_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_11_pValidArray_0 : std_logic;
	signal sub_11_pValidArray_1 : std_logic;
	signal sub_11_readyArray_0 : std_logic;
	signal sub_11_readyArray_1 : std_logic;
	signal sub_11_nReadyArray_0 : std_logic;
	signal sub_11_validArray_0 : std_logic;
	signal sub_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_12_clk : std_logic;
	signal icmp_12_rst : std_logic;
	signal icmp_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_12_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_12_pValidArray_0 : std_logic;
	signal icmp_12_pValidArray_1 : std_logic;
	signal icmp_12_readyArray_0 : std_logic;
	signal icmp_12_readyArray_1 : std_logic;
	signal icmp_12_nReadyArray_0 : std_logic;
	signal icmp_12_validArray_0 : std_logic;
	signal icmp_12_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_pValidArray_1 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_readyArray_1 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(30 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(30 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(30 downto 0);
	signal fork_2_nReadyArray_2 : std_logic;
	signal fork_2_validArray_2 : std_logic;
	signal fork_2_dataOutArray_2 : std_logic_vector(30 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(30 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(30 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(30 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_pValidArray_0 : std_logic;
	signal branch_7_pValidArray_1 : std_logic;
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_8_clk : std_logic;
	signal branch_8_rst : std_logic;
	signal branch_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_8_pValidArray_0 : std_logic;
	signal branch_8_pValidArray_1 : std_logic;
	signal branch_8_readyArray_0 : std_logic;
	signal branch_8_readyArray_1 : std_logic;
	signal branch_8_nReadyArray_0 : std_logic;
	signal branch_8_validArray_0 : std_logic;
	signal branch_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_nReadyArray_1 : std_logic;
	signal branch_8_validArray_1 : std_logic;
	signal branch_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_2 : std_logic;
	signal fork_10_validArray_2 : std_logic;
	signal fork_10_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_3 : std_logic;
	signal fork_10_validArray_3 : std_logic;
	signal fork_10_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_4 : std_logic;
	signal fork_10_validArray_4 : std_logic;
	signal fork_10_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_9_clk : std_logic;
	signal phiC_9_rst : std_logic;
	signal phiC_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_9_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_9_pValidArray_0 : std_logic;
	signal phiC_9_pValidArray_1 : std_logic;
	signal phiC_9_readyArray_0 : std_logic;
	signal phiC_9_readyArray_1 : std_logic;
	signal phiC_9_nReadyArray_0 : std_logic;
	signal phiC_9_validArray_0 : std_logic;
	signal phiC_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_9_nReadyArray_1 : std_logic;
	signal phiC_9_validArray_1 : std_logic;
	signal phiC_9_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_17_clk : std_logic;
	signal branchC_17_rst : std_logic;
	signal branchC_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_17_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_17_pValidArray_0 : std_logic;
	signal branchC_17_pValidArray_1 : std_logic;
	signal branchC_17_readyArray_0 : std_logic;
	signal branchC_17_readyArray_1 : std_logic;
	signal branchC_17_nReadyArray_0 : std_logic;
	signal branchC_17_validArray_0 : std_logic;
	signal branchC_17_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_17_nReadyArray_1 : std_logic;
	signal branchC_17_validArray_1 : std_logic;
	signal branchC_17_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_20_clk : std_logic;
	signal fork_20_rst : std_logic;
	signal fork_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_20_pValidArray_0 : std_logic;
	signal fork_20_readyArray_0 : std_logic;
	signal fork_20_nReadyArray_0 : std_logic;
	signal fork_20_validArray_0 : std_logic;
	signal fork_20_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_20_nReadyArray_1 : std_logic;
	signal fork_20_validArray_1 : std_logic;
	signal fork_20_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(30 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(30 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(30 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(30 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic;
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_13_clk : std_logic;
	signal Buffer_13_rst : std_logic;
	signal Buffer_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_13_pValidArray_0 : std_logic;
	signal Buffer_13_readyArray_0 : std_logic;
	signal Buffer_13_nReadyArray_0 : std_logic;
	signal Buffer_13_validArray_0 : std_logic;
	signal Buffer_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_19_clk : std_logic;
	signal Buffer_19_rst : std_logic;
	signal Buffer_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_19_pValidArray_0 : std_logic;
	signal Buffer_19_readyArray_0 : std_logic;
	signal Buffer_19_nReadyArray_0 : std_logic;
	signal Buffer_19_validArray_0 : std_logic;
	signal Buffer_19_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_20_clk : std_logic;
	signal Buffer_20_rst : std_logic;
	signal Buffer_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_20_pValidArray_0 : std_logic;
	signal Buffer_20_readyArray_0 : std_logic;
	signal Buffer_20_nReadyArray_0 : std_logic;
	signal Buffer_20_validArray_0 : std_logic;
	signal Buffer_20_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal sdiv_14_clk : std_logic;
	signal sdiv_14_rst : std_logic;
	signal sdiv_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sdiv_14_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sdiv_14_pValidArray_0 : std_logic;
	signal sdiv_14_pValidArray_1 : std_logic;
	signal sdiv_14_readyArray_0 : std_logic;
	signal sdiv_14_readyArray_1 : std_logic;
	signal sdiv_14_nReadyArray_0 : std_logic;
	signal sdiv_14_validArray_0 : std_logic;
	signal sdiv_14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal brCst_block4_clk : std_logic;
	signal brCst_block4_rst : std_logic;
	signal brCst_block4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block4_pValidArray_0 : std_logic;
	signal brCst_block4_readyArray_0 : std_logic;
	signal brCst_block4_nReadyArray_0 : std_logic;
	signal brCst_block4_validArray_0 : std_logic;
	signal brCst_block4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n4_clk : std_logic;
	signal phi_n4_rst : std_logic;
	signal phi_n4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n4_pValidArray_0 : std_logic;
	signal phi_n4_readyArray_0 : std_logic;
	signal phi_n4_nReadyArray_0 : std_logic;
	signal phi_n4_validArray_0 : std_logic;
	signal phi_n4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n5_clk : std_logic;
	signal phi_n5_rst : std_logic;
	signal phi_n5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n5_pValidArray_0 : std_logic;
	signal phi_n5_readyArray_0 : std_logic;
	signal phi_n5_nReadyArray_0 : std_logic;
	signal phi_n5_validArray_0 : std_logic;
	signal phi_n5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n6_clk : std_logic;
	signal phi_n6_rst : std_logic;
	signal phi_n6_dataInArray_0 : std_logic_vector(30 downto 0);
	signal phi_n6_pValidArray_0 : std_logic;
	signal phi_n6_readyArray_0 : std_logic;
	signal phi_n6_nReadyArray_0 : std_logic;
	signal phi_n6_validArray_0 : std_logic;
	signal phi_n6_dataOutArray_0 : std_logic_vector(30 downto 0);

	signal phi_n7_clk : std_logic;
	signal phi_n7_rst : std_logic;
	signal phi_n7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n7_pValidArray_0 : std_logic;
	signal phi_n7_readyArray_0 : std_logic;
	signal phi_n7_nReadyArray_0 : std_logic;
	signal phi_n7_validArray_0 : std_logic;
	signal phi_n7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_9_clk : std_logic;
	signal branch_9_rst : std_logic;
	signal branch_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_9_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_9_pValidArray_0 : std_logic;
	signal branch_9_pValidArray_1 : std_logic;
	signal branch_9_readyArray_0 : std_logic;
	signal branch_9_readyArray_1 : std_logic;
	signal branch_9_nReadyArray_0 : std_logic;
	signal branch_9_validArray_0 : std_logic;
	signal branch_9_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_9_nReadyArray_1 : std_logic;
	signal branch_9_validArray_1 : std_logic;
	signal branch_9_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_10_clk : std_logic;
	signal branch_10_rst : std_logic;
	signal branch_10_dataInArray_0 : std_logic_vector(30 downto 0);
	signal branch_10_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_10_pValidArray_0 : std_logic;
	signal branch_10_pValidArray_1 : std_logic;
	signal branch_10_readyArray_0 : std_logic;
	signal branch_10_readyArray_1 : std_logic;
	signal branch_10_nReadyArray_0 : std_logic;
	signal branch_10_validArray_0 : std_logic;
	signal branch_10_dataOutArray_0 : std_logic_vector(30 downto 0);
	signal branch_10_nReadyArray_1 : std_logic;
	signal branch_10_validArray_1 : std_logic;
	signal branch_10_dataOutArray_1 : std_logic_vector(30 downto 0);

	signal branch_11_clk : std_logic;
	signal branch_11_rst : std_logic;
	signal branch_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_11_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_11_pValidArray_0 : std_logic;
	signal branch_11_pValidArray_1 : std_logic;
	signal branch_11_readyArray_0 : std_logic;
	signal branch_11_readyArray_1 : std_logic;
	signal branch_11_nReadyArray_0 : std_logic;
	signal branch_11_validArray_0 : std_logic;
	signal branch_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_11_nReadyArray_1 : std_logic;
	signal branch_11_validArray_1 : std_logic;
	signal branch_11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_11_clk : std_logic;
	signal fork_11_rst : std_logic;
	signal fork_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_11_pValidArray_0 : std_logic;
	signal fork_11_readyArray_0 : std_logic;
	signal fork_11_nReadyArray_0 : std_logic;
	signal fork_11_validArray_0 : std_logic;
	signal fork_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_11_nReadyArray_1 : std_logic;
	signal fork_11_validArray_1 : std_logic;
	signal fork_11_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_11_nReadyArray_2 : std_logic;
	signal fork_11_validArray_2 : std_logic;
	signal fork_11_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_11_nReadyArray_3 : std_logic;
	signal fork_11_validArray_3 : std_logic;
	signal fork_11_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_10_clk : std_logic;
	signal phiC_10_rst : std_logic;
	signal phiC_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_10_pValidArray_0 : std_logic;
	signal phiC_10_readyArray_0 : std_logic;
	signal phiC_10_nReadyArray_0 : std_logic;
	signal phiC_10_validArray_0 : std_logic;
	signal phiC_10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_17_clk : std_logic;
	signal forkC_17_rst : std_logic;
	signal forkC_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_17_pValidArray_0 : std_logic;
	signal forkC_17_readyArray_0 : std_logic;
	signal forkC_17_nReadyArray_0 : std_logic;
	signal forkC_17_validArray_0 : std_logic;
	signal forkC_17_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_17_nReadyArray_1 : std_logic;
	signal forkC_17_validArray_1 : std_logic;
	signal forkC_17_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_18_clk : std_logic;
	signal branchC_18_rst : std_logic;
	signal branchC_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_18_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_18_pValidArray_0 : std_logic;
	signal branchC_18_pValidArray_1 : std_logic;
	signal branchC_18_readyArray_0 : std_logic;
	signal branchC_18_readyArray_1 : std_logic;
	signal branchC_18_nReadyArray_0 : std_logic;
	signal branchC_18_validArray_0 : std_logic;
	signal branchC_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_18_nReadyArray_1 : std_logic;
	signal branchC_18_validArray_1 : std_logic;
	signal branchC_18_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_14_clk : std_logic;
	signal Buffer_14_rst : std_logic;
	signal Buffer_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_14_pValidArray_0 : std_logic;
	signal Buffer_14_readyArray_0 : std_logic;
	signal Buffer_14_nReadyArray_0 : std_logic;
	signal Buffer_14_validArray_0 : std_logic;
	signal Buffer_14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_15_clk : std_logic;
	signal Buffer_15_rst : std_logic;
	signal Buffer_15_dataInArray_0 : std_logic_vector(30 downto 0);
	signal Buffer_15_pValidArray_0 : std_logic;
	signal Buffer_15_readyArray_0 : std_logic;
	signal Buffer_15_nReadyArray_0 : std_logic;
	signal Buffer_15_validArray_0 : std_logic;
	signal Buffer_15_dataOutArray_0 : std_logic_vector(30 downto 0);

	signal Buffer_16_clk : std_logic;
	signal Buffer_16_rst : std_logic;
	signal Buffer_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_16_pValidArray_0 : std_logic;
	signal Buffer_16_readyArray_0 : std_logic;
	signal Buffer_16_nReadyArray_0 : std_logic;
	signal Buffer_16_validArray_0 : std_logic;
	signal Buffer_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_21_clk : std_logic;
	signal Buffer_21_rst : std_logic;
	signal Buffer_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_21_pValidArray_0 : std_logic;
	signal Buffer_21_readyArray_0 : std_logic;
	signal Buffer_21_nReadyArray_0 : std_logic;
	signal Buffer_21_validArray_0 : std_logic;
	signal Buffer_21_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_16_clk : std_logic;
	signal phi_16_rst : std_logic;
	signal phi_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_16_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_16_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_16_pValidArray_0 : std_logic;
	signal phi_16_pValidArray_1 : std_logic;
	signal phi_16_pValidArray_2 : std_logic;
	signal phi_16_readyArray_0 : std_logic;
	signal phi_16_readyArray_1 : std_logic;
	signal phi_16_readyArray_2 : std_logic;
	signal phi_16_nReadyArray_0 : std_logic;
	signal phi_16_validArray_0 : std_logic;
	signal phi_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_17_clk : std_logic;
	signal add_17_rst : std_logic;
	signal add_17_dataInArray_0 : std_logic_vector(30 downto 0);
	signal add_17_dataInArray_1 : std_logic_vector(30 downto 0);
	signal add_17_pValidArray_0 : std_logic;
	signal add_17_pValidArray_1 : std_logic;
	signal add_17_readyArray_0 : std_logic;
	signal add_17_readyArray_1 : std_logic;
	signal add_17_nReadyArray_0 : std_logic;
	signal add_17_validArray_0 : std_logic;
	signal add_17_dataOutArray_0 : std_logic_vector(30 downto 0);

	signal icmp_18_clk : std_logic;
	signal icmp_18_rst : std_logic;
	signal icmp_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_18_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_18_pValidArray_0 : std_logic;
	signal icmp_18_pValidArray_1 : std_logic;
	signal icmp_18_readyArray_0 : std_logic;
	signal icmp_18_readyArray_1 : std_logic;
	signal icmp_18_nReadyArray_0 : std_logic;
	signal icmp_18_validArray_0 : std_logic;
	signal icmp_18_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(30 downto 0);
	signal phi_n2_dataInArray_1 : std_logic_vector(30 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_pValidArray_1 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_readyArray_1 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(30 downto 0);

	signal phi_n3_clk : std_logic;
	signal phi_n3_rst : std_logic;
	signal phi_n3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n3_pValidArray_0 : std_logic;
	signal phi_n3_pValidArray_1 : std_logic;
	signal phi_n3_readyArray_0 : std_logic;
	signal phi_n3_readyArray_1 : std_logic;
	signal phi_n3_nReadyArray_0 : std_logic;
	signal phi_n3_validArray_0 : std_logic;
	signal phi_n3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(30 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(30 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(30 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_12_clk : std_logic;
	signal branch_12_rst : std_logic;
	signal branch_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_12_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_12_pValidArray_0 : std_logic;
	signal branch_12_pValidArray_1 : std_logic;
	signal branch_12_readyArray_0 : std_logic;
	signal branch_12_readyArray_1 : std_logic;
	signal branch_12_nReadyArray_0 : std_logic;
	signal branch_12_validArray_0 : std_logic;
	signal branch_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_12_nReadyArray_1 : std_logic;
	signal branch_12_validArray_1 : std_logic;
	signal branch_12_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_13_clk : std_logic;
	signal branch_13_rst : std_logic;
	signal branch_13_dataInArray_0 : std_logic_vector(30 downto 0);
	signal branch_13_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_13_pValidArray_0 : std_logic;
	signal branch_13_pValidArray_1 : std_logic;
	signal branch_13_readyArray_0 : std_logic;
	signal branch_13_readyArray_1 : std_logic;
	signal branch_13_nReadyArray_0 : std_logic;
	signal branch_13_validArray_0 : std_logic;
	signal branch_13_dataOutArray_0 : std_logic_vector(30 downto 0);
	signal branch_13_nReadyArray_1 : std_logic;
	signal branch_13_validArray_1 : std_logic;
	signal branch_13_dataOutArray_1 : std_logic_vector(30 downto 0);

	signal branch_14_clk : std_logic;
	signal branch_14_rst : std_logic;
	signal branch_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_14_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_14_pValidArray_0 : std_logic;
	signal branch_14_pValidArray_1 : std_logic;
	signal branch_14_readyArray_0 : std_logic;
	signal branch_14_readyArray_1 : std_logic;
	signal branch_14_nReadyArray_0 : std_logic;
	signal branch_14_validArray_0 : std_logic;
	signal branch_14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_14_nReadyArray_1 : std_logic;
	signal branch_14_validArray_1 : std_logic;
	signal branch_14_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_12_clk : std_logic;
	signal fork_12_rst : std_logic;
	signal fork_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_12_pValidArray_0 : std_logic;
	signal fork_12_readyArray_0 : std_logic;
	signal fork_12_nReadyArray_0 : std_logic;
	signal fork_12_validArray_0 : std_logic;
	signal fork_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_12_nReadyArray_1 : std_logic;
	signal fork_12_validArray_1 : std_logic;
	signal fork_12_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_12_nReadyArray_2 : std_logic;
	signal fork_12_validArray_2 : std_logic;
	signal fork_12_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_12_nReadyArray_3 : std_logic;
	signal fork_12_validArray_3 : std_logic;
	signal fork_12_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_11_clk : std_logic;
	signal phiC_11_rst : std_logic;
	signal phiC_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_11_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_11_pValidArray_0 : std_logic;
	signal phiC_11_pValidArray_1 : std_logic;
	signal phiC_11_readyArray_0 : std_logic;
	signal phiC_11_readyArray_1 : std_logic;
	signal phiC_11_nReadyArray_0 : std_logic;
	signal phiC_11_validArray_0 : std_logic;
	signal phiC_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_11_nReadyArray_1 : std_logic;
	signal phiC_11_validArray_1 : std_logic;
	signal phiC_11_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_19_clk : std_logic;
	signal branchC_19_rst : std_logic;
	signal branchC_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_19_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_19_pValidArray_0 : std_logic;
	signal branchC_19_pValidArray_1 : std_logic;
	signal branchC_19_readyArray_0 : std_logic;
	signal branchC_19_readyArray_1 : std_logic;
	signal branchC_19_nReadyArray_0 : std_logic;
	signal branchC_19_validArray_0 : std_logic;
	signal branchC_19_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_19_nReadyArray_1 : std_logic;
	signal branchC_19_validArray_1 : std_logic;
	signal branchC_19_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(30 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(30 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_17_clk : std_logic;
	signal Buffer_17_rst : std_logic;
	signal Buffer_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_17_pValidArray_0 : std_logic;
	signal Buffer_17_readyArray_0 : std_logic;
	signal Buffer_17_nReadyArray_0 : std_logic;
	signal Buffer_17_validArray_0 : std_logic;
	signal Buffer_17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_22_clk : std_logic;
	signal Buffer_22_rst : std_logic;
	signal Buffer_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_22_pValidArray_0 : std_logic;
	signal Buffer_22_readyArray_0 : std_logic;
	signal Buffer_22_nReadyArray_0 : std_logic;
	signal Buffer_22_validArray_0 : std_logic;
	signal Buffer_22_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_23_clk : std_logic;
	signal Buffer_23_rst : std_logic;
	signal Buffer_23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_23_pValidArray_0 : std_logic;
	signal Buffer_23_readyArray_0 : std_logic;
	signal Buffer_23_nReadyArray_0 : std_logic;
	signal Buffer_23_validArray_0 : std_logic;
	signal Buffer_23_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_20_clk : std_logic;
	signal phi_20_rst : std_logic;
	signal phi_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_20_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_20_pValidArray_0 : std_logic;
	signal phi_20_pValidArray_1 : std_logic;
	signal phi_20_pValidArray_2 : std_logic;
	signal phi_20_readyArray_0 : std_logic;
	signal phi_20_readyArray_1 : std_logic;
	signal phi_20_readyArray_2 : std_logic;
	signal phi_20_nReadyArray_0 : std_logic;
	signal phi_20_validArray_0 : std_logic;
	signal phi_20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_12_clk : std_logic;
	signal phiC_12_rst : std_logic;
	signal phiC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_12_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_12_pValidArray_0 : std_logic;
	signal phiC_12_pValidArray_1 : std_logic;
	signal phiC_12_readyArray_0 : std_logic;
	signal phiC_12_readyArray_1 : std_logic;
	signal phiC_12_nReadyArray_0 : std_logic;
	signal phiC_12_validArray_0 : std_logic;
	signal phiC_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_12_nReadyArray_1 : std_logic;
	signal phiC_12_validArray_1 : std_logic;
	signal phiC_12_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal MC_a_clk : std_logic;
	signal MC_a_rst : std_logic;
	signal MC_a_dataInArray_0 : std_logic_vector(30 downto 0);
	signal MC_a_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_a_dataInArray_2 : std_logic_vector(30 downto 0);
	signal MC_a_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_a_pValidArray_0 : std_logic;
	signal MC_a_pValidArray_1 : std_logic;
	signal MC_a_pValidArray_2 : std_logic;
	signal MC_a_pValidArray_3 : std_logic;
	signal MC_a_readyArray_0 : std_logic;
	signal MC_a_readyArray_1 : std_logic;
	signal MC_a_readyArray_2 : std_logic;
	signal MC_a_readyArray_3 : std_logic;
	signal MC_a_nReadyArray_0 : std_logic;
	signal MC_a_validArray_0 : std_logic;
	signal MC_a_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_a_nReadyArray_1 : std_logic;
	signal MC_a_validArray_1 : std_logic;
	signal MC_a_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_a_we0_ce0 : std_logic;

	signal MC_b_clk : std_logic;
	signal MC_b_rst : std_logic;
	signal MC_b_dataInArray_0 : std_logic_vector(30 downto 0);
	signal MC_b_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_b_dataInArray_2 : std_logic_vector(30 downto 0);
	signal MC_b_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_b_pValidArray_0 : std_logic;
	signal MC_b_pValidArray_1 : std_logic;
	signal MC_b_pValidArray_2 : std_logic;
	signal MC_b_pValidArray_3 : std_logic;
	signal MC_b_readyArray_0 : std_logic;
	signal MC_b_readyArray_1 : std_logic;
	signal MC_b_readyArray_2 : std_logic;
	signal MC_b_readyArray_3 : std_logic;
	signal MC_b_nReadyArray_0 : std_logic;
	signal MC_b_validArray_0 : std_logic;
	signal MC_b_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_b_nReadyArray_1 : std_logic;
	signal MC_b_validArray_1 : std_logic;
	signal MC_b_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_b_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(9 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(9 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(30 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_9_pValidArray_0 : std_logic;
	signal sink_9_readyArray_0 : std_logic;

	signal sink_10_clk : std_logic;
	signal sink_10_rst : std_logic;
	signal sink_10_dataInArray_0 : std_logic_vector(30 downto 0);
	signal sink_10_pValidArray_0 : std_logic;
	signal sink_10_readyArray_0 : std_logic;

	signal sink_11_clk : std_logic;
	signal sink_11_rst : std_logic;
	signal sink_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_11_pValidArray_0 : std_logic;
	signal sink_11_readyArray_0 : std_logic;

	signal sink_12_clk : std_logic;
	signal sink_12_rst : std_logic;
	signal sink_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_12_pValidArray_0 : std_logic;
	signal sink_12_readyArray_0 : std_logic;

	signal sink_13_clk : std_logic;
	signal sink_13_rst : std_logic;
	signal sink_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_13_pValidArray_0 : std_logic;
	signal sink_13_readyArray_0 : std_logic;

begin


	n_clk <= clk;
	n_rst <= rst;
	n_dataInArray_0 <= n_din;
	n_pValidArray_0 <= start_valid;
	fork_0_pValidArray_0 <= n_validArray_0;
	n_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(n_dataOutArray_0),fork_0_dataInArray_0'length));

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	icmp_0_pValidArray_1 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= icmp_0_readyArray_1;
	icmp_0_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),icmp_0_dataInArray_1'length));

	icmp_0_clk <= clk;
	icmp_0_rst <= rst;
	fork_8_pValidArray_0 <= icmp_0_validArray_0;
	icmp_0_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_0_dataOutArray_0),fork_8_dataInArray_0'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	branch_0_pValidArray_0 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),branch_0_dataInArray_0'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	icmp_0_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= icmp_0_readyArray_0;
	icmp_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),icmp_0_dataInArray_0'length));
	branch_1_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),branch_1_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	sink_1_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),sink_1_dataInArray_0'length));
	phi_20_pValidArray_1 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= phi_20_readyArray_1;
	phi_20_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),phi_20_dataInArray_1'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	phi_n0_pValidArray_0 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),phi_n0_dataInArray_0'length));
	sink_2_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),sink_2_dataInArray_0'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	branch_1_pValidArray_1 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),branch_1_dataInArray_1'length));
	branch_0_pValidArray_1 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),branch_0_dataInArray_1'length));
	branchC_15_pValidArray_1 <= fork_8_validArray_2;
	fork_8_nReadyArray_2 <= branchC_15_readyArray_1;
	branchC_15_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_2),branchC_15_dataInArray_1'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_14_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_14_readyArray_0;
	forkC_14_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_14_dataInArray_0'length));

	forkC_14_clk <= clk;
	forkC_14_rst <= rst;
	cst_5_pValidArray_0 <= forkC_14_validArray_0;
	forkC_14_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "1111101000";
	branchC_15_pValidArray_0 <= forkC_14_validArray_1;
	forkC_14_nReadyArray_1 <= branchC_15_readyArray_0;
	branchC_15_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_14_dataOutArray_1),branchC_15_dataInArray_0'length));

	branchC_15_clk <= clk;
	branchC_15_rst <= rst;
	phiC_8_pValidArray_0 <= branchC_15_validArray_0;
	branchC_15_nReadyArray_0 <= phiC_8_readyArray_0;
	phiC_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_15_dataOutArray_0),phiC_8_dataInArray_0'length));
	phiC_12_pValidArray_0 <= branchC_15_validArray_1;
	branchC_15_nReadyArray_1 <= phiC_12_readyArray_0;
	phiC_12_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_15_dataOutArray_1),phiC_12_dataInArray_0'length));

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_0_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "0";

	brCst_block2_clk <= clk;
	brCst_block2_rst <= rst;
	fork_9_pValidArray_0 <= brCst_block2_validArray_0;
	brCst_block2_nReadyArray_0 <= fork_9_readyArray_0;
	fork_9_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block2_dataOutArray_0),fork_9_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	branch_2_pValidArray_0 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),branch_2_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	branch_3_pValidArray_0 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),branch_3_dataInArray_0'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	branch_4_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),branch_4_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	Buffer_7_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),Buffer_7_dataInArray_0'length));
	sink_3_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),sink_3_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	Buffer_8_pValidArray_0 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),Buffer_8_dataInArray_0'length));
	sink_4_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),sink_4_dataInArray_0'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	Buffer_9_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),Buffer_9_dataInArray_0'length));
	sink_5_pValidArray_0 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),sink_5_dataInArray_0'length));

	fork_9_clk <= clk;
	fork_9_rst <= rst;
	branch_4_pValidArray_1 <= fork_9_validArray_0;
	fork_9_nReadyArray_0 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_0),branch_4_dataInArray_1'length));
	branch_3_pValidArray_1 <= fork_9_validArray_1;
	fork_9_nReadyArray_1 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_1),branch_3_dataInArray_1'length));
	branch_2_pValidArray_1 <= fork_9_validArray_2;
	fork_9_nReadyArray_2 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_2),branch_2_dataInArray_1'length));
	branchC_16_pValidArray_1 <= fork_9_validArray_3;
	fork_9_nReadyArray_3 <= branchC_16_readyArray_1;
	branchC_16_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_3),branchC_16_dataInArray_1'length));

	phiC_8_clk <= clk;
	phiC_8_rst <= rst;
	forkC_15_pValidArray_0 <= phiC_8_validArray_0;
	phiC_8_nReadyArray_0 <= forkC_15_readyArray_0;
	forkC_15_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_8_dataOutArray_0),forkC_15_dataInArray_0'length));

	forkC_15_clk <= clk;
	forkC_15_rst <= rst;
	cst_1_pValidArray_0 <= forkC_15_validArray_0;
	forkC_15_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "1111101000";
	cst_2_pValidArray_0 <= forkC_15_validArray_1;
	forkC_15_nReadyArray_1 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "0";
	branchC_16_pValidArray_0 <= forkC_15_validArray_2;
	forkC_15_nReadyArray_2 <= branchC_16_readyArray_0;
	branchC_16_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_15_dataOutArray_2),branchC_16_dataInArray_0'length));
	brCst_block2_pValidArray_0 <= forkC_15_validArray_3;
	forkC_15_nReadyArray_3 <= brCst_block2_readyArray_0;
	brCst_block2_dataInArray_0 <= "1";

	branchC_16_clk <= clk;
	branchC_16_rst <= rst;
	Buffer_18_pValidArray_0 <= branchC_16_validArray_0;
	branchC_16_nReadyArray_0 <= Buffer_18_readyArray_0;
	Buffer_18_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_16_dataOutArray_0),Buffer_18_dataInArray_0'length));
	sink_12_pValidArray_0 <= branchC_16_validArray_1;
	branchC_16_nReadyArray_1 <= sink_12_readyArray_0;
	sink_12_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_16_dataOutArray_1),sink_12_dataInArray_0'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	phi_3_pValidArray_1 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= phi_3_readyArray_1;
	phi_3_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),phi_3_dataInArray_1'length));

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	phi_4_pValidArray_1 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= phi_4_readyArray_1;
	phi_4_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_8_dataOutArray_0),phi_4_dataInArray_1'length));

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	phi_n1_pValidArray_0 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_9_dataOutArray_0),phi_n1_dataInArray_0'length));

	Buffer_18_clk <= clk;
	Buffer_18_rst <= rst;
	phiC_9_pValidArray_0 <= Buffer_18_validArray_0;
	Buffer_18_nReadyArray_0 <= phiC_9_readyArray_0;
	phiC_9_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_18_dataOutArray_0),phiC_9_dataInArray_0'length));

	phi_3_clk <= clk;
	phi_3_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_3_validArray_0;
	phi_3_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_3_dataOutArray_0),Buffer_1_dataInArray_0'length));

	phi_4_clk <= clk;
	phi_4_rst <= rst;
	fork_2_pValidArray_0 <= phi_4_validArray_0;
	phi_4_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_4_dataOutArray_0),fork_2_dataInArray_0'length));

	load_7_clk <= clk;
	load_7_rst <= rst;
	sub_11_pValidArray_0 <= load_7_validArray_0;
	load_7_nReadyArray_0 <= sub_11_readyArray_0;
	sub_11_dataInArray_0 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_0),sub_11_dataInArray_0'length));
	MC_a_pValidArray_0 <= load_7_validArray_1;
	load_7_nReadyArray_1 <= MC_a_readyArray_0;
	MC_a_dataInArray_0 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_1),MC_a_dataInArray_0'length));

	load_10_clk <= clk;
	load_10_rst <= rst;
	sub_11_pValidArray_1 <= load_10_validArray_0;
	load_10_nReadyArray_0 <= sub_11_readyArray_1;
	sub_11_dataInArray_1 <= std_logic_vector (resize(unsigned(load_10_dataOutArray_0),sub_11_dataInArray_1'length));
	MC_b_pValidArray_0 <= load_10_validArray_1;
	load_10_nReadyArray_1 <= MC_b_readyArray_0;
	MC_b_dataInArray_0 <= std_logic_vector (resize(unsigned(load_10_dataOutArray_1),MC_b_dataInArray_0'length));

	sub_11_clk <= clk;
	sub_11_rst <= rst;
	fork_3_pValidArray_0 <= sub_11_validArray_0;
	sub_11_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(sub_11_dataOutArray_0),fork_3_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	icmp_12_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= icmp_12_readyArray_1;
	icmp_12_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),icmp_12_dataInArray_1'length));

	icmp_12_clk <= clk;
	icmp_12_rst <= rst;
	fork_10_pValidArray_0 <= icmp_12_validArray_0;
	icmp_12_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_12_dataOutArray_0),fork_10_dataInArray_0'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	Buffer_3_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),Buffer_3_dataInArray_0'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	load_7_pValidArray_1 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= load_7_readyArray_1;
	load_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),load_7_dataInArray_1'length));
	load_10_pValidArray_1 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= load_10_readyArray_1;
	load_10_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),load_10_dataInArray_1'length));
	Buffer_6_pValidArray_0 <= fork_2_validArray_2;
	fork_2_nReadyArray_2 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_2),Buffer_6_dataInArray_0'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	icmp_12_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= icmp_12_readyArray_0;
	icmp_12_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),icmp_12_dataInArray_0'length));
	branch_7_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),branch_7_dataInArray_0'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	Buffer_10_pValidArray_0 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),Buffer_10_dataInArray_0'length));
	phi_16_pValidArray_1 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= phi_16_readyArray_1;
	phi_16_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),phi_16_dataInArray_1'length));

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	Buffer_11_pValidArray_0 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_0),Buffer_11_dataInArray_0'length));
	phi_n2_pValidArray_0 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_1),phi_n2_dataInArray_0'length));

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	Buffer_12_pValidArray_0 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_0),Buffer_12_dataInArray_0'length));
	sink_6_pValidArray_0 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_1),sink_6_dataInArray_0'length));

	branch_8_clk <= clk;
	branch_8_rst <= rst;
	Buffer_13_pValidArray_0 <= branch_8_validArray_0;
	branch_8_nReadyArray_0 <= Buffer_13_readyArray_0;
	Buffer_13_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_0),Buffer_13_dataInArray_0'length));
	phi_n3_pValidArray_0 <= branch_8_validArray_1;
	branch_8_nReadyArray_1 <= phi_n3_readyArray_0;
	phi_n3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_1),phi_n3_dataInArray_0'length));

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	branch_8_pValidArray_1 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= branch_8_readyArray_1;
	branch_8_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_0),branch_8_dataInArray_1'length));
	branch_7_pValidArray_1 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_1),branch_7_dataInArray_1'length));
	branch_6_pValidArray_1 <= fork_10_validArray_2;
	fork_10_nReadyArray_2 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_2),branch_6_dataInArray_1'length));
	branch_5_pValidArray_1 <= fork_10_validArray_3;
	fork_10_nReadyArray_3 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_3),branch_5_dataInArray_1'length));
	branchC_17_pValidArray_1 <= fork_10_validArray_4;
	fork_10_nReadyArray_4 <= branchC_17_readyArray_1;
	branchC_17_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_4),branchC_17_dataInArray_1'length));

	phiC_9_clk <= clk;
	phiC_9_rst <= rst;
	Buffer_19_pValidArray_0 <= phiC_9_validArray_0;
	phiC_9_nReadyArray_0 <= Buffer_19_readyArray_0;
	Buffer_19_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_9_dataOutArray_0),Buffer_19_dataInArray_0'length));
	fork_20_pValidArray_0 <= phiC_9_validArray_1;
	phiC_9_nReadyArray_1 <= fork_20_readyArray_0;
	fork_20_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_9_dataOutArray_1),fork_20_dataInArray_0'length));

	branchC_17_clk <= clk;
	branchC_17_rst <= rst;
	Buffer_20_pValidArray_0 <= branchC_17_validArray_0;
	branchC_17_nReadyArray_0 <= Buffer_20_readyArray_0;
	Buffer_20_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_17_dataOutArray_0),Buffer_20_dataInArray_0'length));
	phiC_11_pValidArray_0 <= branchC_17_validArray_1;
	branchC_17_nReadyArray_1 <= phiC_11_readyArray_0;
	phiC_11_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_17_dataOutArray_1),phiC_11_dataInArray_0'length));

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_3_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "11111111111111111111111111111111";

	fork_20_clk <= clk;
	fork_20_rst <= rst;
	phi_3_pValidArray_0 <= fork_20_validArray_0;
	fork_20_nReadyArray_0 <= phi_3_readyArray_0;
	phi_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_0),phi_3_dataInArray_0'length));
	phi_4_pValidArray_0 <= fork_20_validArray_1;
	fork_20_nReadyArray_1 <= phi_4_readyArray_0;
	phi_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_1),phi_4_dataInArray_0'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	branch_5_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),branch_5_dataInArray_0'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	branch_8_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= branch_8_readyArray_0;
	branch_8_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),branch_8_dataInArray_0'length));

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	branch_6_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),branch_6_dataInArray_0'length));

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	phi_n4_pValidArray_0 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= phi_n4_readyArray_0;
	phi_n4_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),phi_n4_dataInArray_0'length));

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	phi_n6_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= phi_n6_readyArray_0;
	phi_n6_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_11_dataOutArray_0),phi_n6_dataInArray_0'length));

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	phi_n5_pValidArray_0 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= phi_n5_readyArray_0;
	phi_n5_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_12_dataOutArray_0),phi_n5_dataInArray_0'length));

	Buffer_13_clk <= clk;
	Buffer_13_rst <= rst;
	phi_n7_pValidArray_0 <= Buffer_13_validArray_0;
	Buffer_13_nReadyArray_0 <= phi_n7_readyArray_0;
	phi_n7_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_13_dataOutArray_0),phi_n7_dataInArray_0'length));

	Buffer_19_clk <= clk;
	Buffer_19_rst <= rst;
	branchC_17_pValidArray_0 <= Buffer_19_validArray_0;
	Buffer_19_nReadyArray_0 <= branchC_17_readyArray_0;
	branchC_17_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_19_dataOutArray_0),branchC_17_dataInArray_0'length));

	Buffer_20_clk <= clk;
	Buffer_20_rst <= rst;
	phiC_10_pValidArray_0 <= Buffer_20_validArray_0;
	Buffer_20_nReadyArray_0 <= phiC_10_readyArray_0;
	phiC_10_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_20_dataOutArray_0),phiC_10_dataInArray_0'length));

	sdiv_14_clk <= clk;
	sdiv_14_rst <= rst;
	branch_9_pValidArray_0 <= sdiv_14_validArray_0;
	sdiv_14_nReadyArray_0 <= branch_9_readyArray_0;
	branch_9_dataInArray_0 <= std_logic_vector (resize(unsigned(sdiv_14_dataOutArray_0),branch_9_dataInArray_0'length));

	brCst_block4_clk <= clk;
	brCst_block4_rst <= rst;
	fork_11_pValidArray_0 <= brCst_block4_validArray_0;
	brCst_block4_nReadyArray_0 <= fork_11_readyArray_0;
	fork_11_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block4_dataOutArray_0),fork_11_dataInArray_0'length));

	phi_n4_clk <= clk;
	phi_n4_rst <= rst;
	sdiv_14_pValidArray_0 <= phi_n4_validArray_0;
	phi_n4_nReadyArray_0 <= sdiv_14_readyArray_0;
	sdiv_14_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n4_dataOutArray_0),sdiv_14_dataInArray_0'length));

	phi_n5_clk <= clk;
	phi_n5_rst <= rst;
	sdiv_14_pValidArray_1 <= phi_n5_validArray_0;
	phi_n5_nReadyArray_0 <= sdiv_14_readyArray_1;
	sdiv_14_dataInArray_1 <= std_logic_vector (resize(unsigned(phi_n5_dataOutArray_0),sdiv_14_dataInArray_1'length));

	phi_n6_clk <= clk;
	phi_n6_rst <= rst;
	branch_10_pValidArray_0 <= phi_n6_validArray_0;
	phi_n6_nReadyArray_0 <= branch_10_readyArray_0;
	branch_10_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n6_dataOutArray_0),branch_10_dataInArray_0'length));

	phi_n7_clk <= clk;
	phi_n7_rst <= rst;
	branch_11_pValidArray_0 <= phi_n7_validArray_0;
	phi_n7_nReadyArray_0 <= branch_11_readyArray_0;
	branch_11_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n7_dataOutArray_0),branch_11_dataInArray_0'length));

	branch_9_clk <= clk;
	branch_9_rst <= rst;
	Buffer_14_pValidArray_0 <= branch_9_validArray_0;
	branch_9_nReadyArray_0 <= Buffer_14_readyArray_0;
	Buffer_14_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_0),Buffer_14_dataInArray_0'length));
	sink_7_pValidArray_0 <= branch_9_validArray_1;
	branch_9_nReadyArray_1 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_1),sink_7_dataInArray_0'length));

	branch_10_clk <= clk;
	branch_10_rst <= rst;
	Buffer_15_pValidArray_0 <= branch_10_validArray_0;
	branch_10_nReadyArray_0 <= Buffer_15_readyArray_0;
	Buffer_15_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_0),Buffer_15_dataInArray_0'length));
	sink_8_pValidArray_0 <= branch_10_validArray_1;
	branch_10_nReadyArray_1 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_1),sink_8_dataInArray_0'length));

	branch_11_clk <= clk;
	branch_11_rst <= rst;
	Buffer_16_pValidArray_0 <= branch_11_validArray_0;
	branch_11_nReadyArray_0 <= Buffer_16_readyArray_0;
	Buffer_16_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_0),Buffer_16_dataInArray_0'length));
	sink_9_pValidArray_0 <= branch_11_validArray_1;
	branch_11_nReadyArray_1 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_1),sink_9_dataInArray_0'length));

	fork_11_clk <= clk;
	fork_11_rst <= rst;
	branch_11_pValidArray_1 <= fork_11_validArray_0;
	fork_11_nReadyArray_0 <= branch_11_readyArray_1;
	branch_11_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_0),branch_11_dataInArray_1'length));
	branch_10_pValidArray_1 <= fork_11_validArray_1;
	fork_11_nReadyArray_1 <= branch_10_readyArray_1;
	branch_10_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_1),branch_10_dataInArray_1'length));
	branch_9_pValidArray_1 <= fork_11_validArray_2;
	fork_11_nReadyArray_2 <= branch_9_readyArray_1;
	branch_9_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_2),branch_9_dataInArray_1'length));
	branchC_18_pValidArray_1 <= fork_11_validArray_3;
	fork_11_nReadyArray_3 <= branchC_18_readyArray_1;
	branchC_18_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_3),branchC_18_dataInArray_1'length));

	phiC_10_clk <= clk;
	phiC_10_rst <= rst;
	forkC_17_pValidArray_0 <= phiC_10_validArray_0;
	phiC_10_nReadyArray_0 <= forkC_17_readyArray_0;
	forkC_17_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_10_dataOutArray_0),forkC_17_dataInArray_0'length));

	forkC_17_clk <= clk;
	forkC_17_rst <= rst;
	branchC_18_pValidArray_0 <= forkC_17_validArray_0;
	forkC_17_nReadyArray_0 <= branchC_18_readyArray_0;
	branchC_18_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_17_dataOutArray_0),branchC_18_dataInArray_0'length));
	brCst_block4_pValidArray_0 <= forkC_17_validArray_1;
	forkC_17_nReadyArray_1 <= brCst_block4_readyArray_0;
	brCst_block4_dataInArray_0 <= "1";

	branchC_18_clk <= clk;
	branchC_18_rst <= rst;
	Buffer_21_pValidArray_0 <= branchC_18_validArray_0;
	branchC_18_nReadyArray_0 <= Buffer_21_readyArray_0;
	Buffer_21_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_18_dataOutArray_0),Buffer_21_dataInArray_0'length));
	sink_13_pValidArray_0 <= branchC_18_validArray_1;
	branchC_18_nReadyArray_1 <= sink_13_readyArray_0;
	sink_13_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_18_dataOutArray_1),sink_13_dataInArray_0'length));

	Buffer_14_clk <= clk;
	Buffer_14_rst <= rst;
	phi_16_pValidArray_2 <= Buffer_14_validArray_0;
	Buffer_14_nReadyArray_0 <= phi_16_readyArray_2;
	phi_16_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_14_dataOutArray_0),phi_16_dataInArray_2'length));

	Buffer_15_clk <= clk;
	Buffer_15_rst <= rst;
	phi_n2_pValidArray_1 <= Buffer_15_validArray_0;
	Buffer_15_nReadyArray_0 <= phi_n2_readyArray_1;
	phi_n2_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_15_dataOutArray_0),phi_n2_dataInArray_1'length));

	Buffer_16_clk <= clk;
	Buffer_16_rst <= rst;
	phi_n3_pValidArray_1 <= Buffer_16_validArray_0;
	Buffer_16_nReadyArray_0 <= phi_n3_readyArray_1;
	phi_n3_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_16_dataOutArray_0),phi_n3_dataInArray_1'length));

	Buffer_21_clk <= clk;
	Buffer_21_rst <= rst;
	phiC_11_pValidArray_1 <= Buffer_21_validArray_0;
	Buffer_21_nReadyArray_0 <= phiC_11_readyArray_1;
	phiC_11_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_21_dataOutArray_0),phiC_11_dataInArray_1'length));

	phi_16_clk <= clk;
	phi_16_rst <= rst;
	Buffer_2_pValidArray_0 <= phi_16_validArray_0;
	phi_16_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_16_dataOutArray_0),Buffer_2_dataInArray_0'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	add_17_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= add_17_readyArray_1;
	add_17_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),add_17_dataInArray_1'length));

	add_17_clk <= clk;
	add_17_rst <= rst;
	fork_5_pValidArray_0 <= add_17_validArray_0;
	add_17_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(add_17_dataOutArray_0),fork_5_dataInArray_0'length));

	icmp_18_clk <= clk;
	icmp_18_rst <= rst;
	fork_12_pValidArray_0 <= icmp_18_validArray_0;
	icmp_18_nReadyArray_0 <= fork_12_readyArray_0;
	fork_12_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_18_dataOutArray_0),fork_12_dataInArray_0'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	Buffer_4_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),Buffer_4_dataInArray_0'length));

	phi_n3_clk <= clk;
	phi_n3_rst <= rst;
	Buffer_5_pValidArray_0 <= phi_n3_validArray_0;
	phi_n3_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n3_dataOutArray_0),Buffer_5_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	icmp_18_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= icmp_18_readyArray_0;
	icmp_18_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),icmp_18_dataInArray_0'length));
	branch_13_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= branch_13_readyArray_0;
	branch_13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),branch_13_dataInArray_0'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	icmp_18_pValidArray_1 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= icmp_18_readyArray_1;
	icmp_18_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),icmp_18_dataInArray_1'length));
	branch_14_pValidArray_0 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= branch_14_readyArray_0;
	branch_14_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),branch_14_dataInArray_0'length));

	branch_12_clk <= clk;
	branch_12_rst <= rst;
	phi_3_pValidArray_2 <= branch_12_validArray_0;
	branch_12_nReadyArray_0 <= phi_3_readyArray_2;
	phi_3_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_12_dataOutArray_0),phi_3_dataInArray_2'length));
	Buffer_17_pValidArray_0 <= branch_12_validArray_1;
	branch_12_nReadyArray_1 <= Buffer_17_readyArray_0;
	Buffer_17_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_12_dataOutArray_1),Buffer_17_dataInArray_0'length));

	branch_13_clk <= clk;
	branch_13_rst <= rst;
	phi_4_pValidArray_2 <= branch_13_validArray_0;
	branch_13_nReadyArray_0 <= phi_4_readyArray_2;
	phi_4_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_13_dataOutArray_0),phi_4_dataInArray_2'length));
	sink_10_pValidArray_0 <= branch_13_validArray_1;
	branch_13_nReadyArray_1 <= sink_10_readyArray_0;
	sink_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_13_dataOutArray_1),sink_10_dataInArray_0'length));

	branch_14_clk <= clk;
	branch_14_rst <= rst;
	phi_n1_pValidArray_1 <= branch_14_validArray_0;
	branch_14_nReadyArray_0 <= phi_n1_readyArray_1;
	phi_n1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_14_dataOutArray_0),phi_n1_dataInArray_1'length));
	sink_11_pValidArray_0 <= branch_14_validArray_1;
	branch_14_nReadyArray_1 <= sink_11_readyArray_0;
	sink_11_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_14_dataOutArray_1),sink_11_dataInArray_0'length));

	fork_12_clk <= clk;
	fork_12_rst <= rst;
	branch_14_pValidArray_1 <= fork_12_validArray_0;
	fork_12_nReadyArray_0 <= branch_14_readyArray_1;
	branch_14_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_0),branch_14_dataInArray_1'length));
	branch_13_pValidArray_1 <= fork_12_validArray_1;
	fork_12_nReadyArray_1 <= branch_13_readyArray_1;
	branch_13_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_1),branch_13_dataInArray_1'length));
	branch_12_pValidArray_1 <= fork_12_validArray_2;
	fork_12_nReadyArray_2 <= branch_12_readyArray_1;
	branch_12_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_2),branch_12_dataInArray_1'length));
	branchC_19_pValidArray_1 <= fork_12_validArray_3;
	fork_12_nReadyArray_3 <= branchC_19_readyArray_1;
	branchC_19_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_3),branchC_19_dataInArray_1'length));

	phiC_11_clk <= clk;
	phiC_11_rst <= rst;
	Buffer_22_pValidArray_0 <= phiC_11_validArray_0;
	phiC_11_nReadyArray_0 <= Buffer_22_readyArray_0;
	Buffer_22_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_11_dataOutArray_0),Buffer_22_dataInArray_0'length));
	phi_16_pValidArray_0 <= phiC_11_validArray_1;
	phiC_11_nReadyArray_1 <= phi_16_readyArray_0;
	phi_16_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_11_dataOutArray_1),phi_16_dataInArray_0'length));

	branchC_19_clk <= clk;
	branchC_19_rst <= rst;
	phiC_9_pValidArray_1 <= branchC_19_validArray_0;
	branchC_19_nReadyArray_0 <= phiC_9_readyArray_1;
	phiC_9_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_19_dataOutArray_0),phiC_9_dataInArray_1'length));
	Buffer_23_pValidArray_0 <= branchC_19_validArray_1;
	branchC_19_nReadyArray_1 <= Buffer_23_readyArray_0;
	Buffer_23_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_19_dataOutArray_1),Buffer_23_dataInArray_0'length));

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_4_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "1";

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	branch_12_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= branch_12_readyArray_0;
	branch_12_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),branch_12_dataInArray_0'length));

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	add_17_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= add_17_readyArray_0;
	add_17_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),add_17_dataInArray_0'length));

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	fork_7_pValidArray_0 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),fork_7_dataInArray_0'length));

	Buffer_17_clk <= clk;
	Buffer_17_rst <= rst;
	phi_20_pValidArray_2 <= Buffer_17_validArray_0;
	Buffer_17_nReadyArray_0 <= phi_20_readyArray_2;
	phi_20_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_17_dataOutArray_0),phi_20_dataInArray_2'length));

	Buffer_22_clk <= clk;
	Buffer_22_rst <= rst;
	branchC_19_pValidArray_0 <= Buffer_22_validArray_0;
	Buffer_22_nReadyArray_0 <= branchC_19_readyArray_0;
	branchC_19_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_22_dataOutArray_0),branchC_19_dataInArray_0'length));

	Buffer_23_clk <= clk;
	Buffer_23_rst <= rst;
	phiC_12_pValidArray_1 <= Buffer_23_validArray_0;
	Buffer_23_nReadyArray_0 <= phiC_12_readyArray_1;
	phiC_12_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_23_dataOutArray_0),phiC_12_dataInArray_1'length));

	phi_20_clk <= clk;
	phi_20_rst <= rst;
	ret_0_pValidArray_0 <= phi_20_validArray_0;
	phi_20_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_20_dataOutArray_0),ret_0_dataInArray_0'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_2 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_2'length));

	phiC_12_clk <= clk;
	phiC_12_rst <= rst;
	sink_0_pValidArray_0 <= phiC_12_validArray_0;
	phiC_12_nReadyArray_0 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_12_dataOutArray_0),sink_0_dataInArray_0'length));
	phi_20_pValidArray_0 <= phiC_12_validArray_1;
	phiC_12_nReadyArray_1 <= phi_20_readyArray_0;
	phi_20_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_12_dataOutArray_1),phi_20_dataInArray_0'length));

	MC_a_clk <= clk;
	MC_a_rst <= rst;
	a_ce0 <= MC_a_we0_ce0;
	a_we0 <= MC_a_we0_ce0;
	load_7_pValidArray_0 <= MC_a_validArray_0;
	MC_a_nReadyArray_0 <= load_7_readyArray_0;
	load_7_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_a_dataOutArray_0),load_7_dataInArray_0'length));
	end_0_pValidArray_0 <= MC_a_validArray_1;
	MC_a_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_a_dataOutArray_1),end_0_dataInArray_0'length));

	MC_b_clk <= clk;
	MC_b_rst <= rst;
	b_ce0 <= MC_b_we0_ce0;
	b_we0 <= MC_b_we0_ce0;
	load_10_pValidArray_0 <= MC_b_validArray_0;
	MC_b_nReadyArray_0 <= load_10_readyArray_0;
	load_10_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_b_dataOutArray_0),load_10_dataInArray_0'length));
	end_0_pValidArray_1 <= MC_b_validArray_1;
	MC_b_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_b_dataOutArray_1),end_0_dataInArray_1'length));

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

	sink_10_clk <= clk;
	sink_10_rst <= rst;

	sink_11_clk <= clk;
	sink_11_rst <= rst;

	sink_12_clk <= clk;
	sink_12_rst <= rst;

	sink_13_clk <= clk;
	sink_13_rst <= rst;

n: entity work.start_node(arch) generic map (1,1,32,32)
port map (
	clk => n_clk,
	rst => n_rst,
	dataInArray(0) => n_dataInArray_0,
	pValidArray(0) => n_pValidArray_0,
	readyArray(0) => n_readyArray_0,
	nReadyArray(0) => n_nReadyArray_0,
	validArray(0) => n_validArray_0,
	dataOutArray(0) => n_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

icmp_0: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_0_clk,
	rst => icmp_0_rst,
	dataInArray(0) => icmp_0_dataInArray_0,
	dataInArray(1) => icmp_0_dataInArray_1,
	pValidArray(0) => icmp_0_pValidArray_0,
	pValidArray(1) => icmp_0_pValidArray_1,
	readyArray(0) => icmp_0_readyArray_0,
	readyArray(1) => icmp_0_readyArray_1,
	nReadyArray(0) => icmp_0_nReadyArray_0,
	validArray(0) => icmp_0_validArray_0,
	dataOutArray(0) => icmp_0_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,10,10)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1
);

branch_0: entity work.Branch(arch) generic map (2,2,10,10)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

branch_1: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

fork_8: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	nReadyArray(2) => fork_8_nReadyArray_2,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	validArray(2) => fork_8_validArray_2,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1,
	dataOutArray(2) => fork_8_dataOutArray_2
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_14: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_14_clk,
	rst => forkC_14_rst,
	dataInArray(0) => forkC_14_dataInArray_0,
	pValidArray(0) => forkC_14_pValidArray_0,
	readyArray(0) => forkC_14_readyArray_0,
	nReadyArray(0) => forkC_14_nReadyArray_0,
	nReadyArray(1) => forkC_14_nReadyArray_1,
	validArray(0) => forkC_14_validArray_0,
	validArray(1) => forkC_14_validArray_1,
	dataOutArray(0) => forkC_14_dataOutArray_0,
	dataOutArray(1) => forkC_14_dataOutArray_1
);

branchC_15: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_15_clk,
	rst => branchC_15_rst,
	dataInArray(0) => branchC_15_dataInArray_0,
	Condition(0) => branchC_15_dataInArray_1,
	pValidArray(0) => branchC_15_pValidArray_0,
	pValidArray(1) => branchC_15_pValidArray_1,
	readyArray(0) => branchC_15_readyArray_0,
	readyArray(1) => branchC_15_readyArray_1,
	nReadyArray(0) => branchC_15_nReadyArray_0,
	nReadyArray(1) => branchC_15_nReadyArray_1,
	validArray(0) => branchC_15_validArray_0,
	validArray(1) => branchC_15_validArray_1,
	dataOutArray(0) => branchC_15_dataOutArray_0,
	dataOutArray(1) => branchC_15_dataOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

brCst_block2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block2_clk,
	rst => brCst_block2_rst,
	dataInArray(0) => brCst_block2_dataInArray_0,
	pValidArray(0) => brCst_block2_pValidArray_0,
	readyArray(0) => brCst_block2_readyArray_0,
	nReadyArray(0) => brCst_block2_nReadyArray_0,
	validArray(0) => brCst_block2_validArray_0,
	dataOutArray(0) => brCst_block2_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,10,10)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

phi_n0: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	pValidArray(0) => phi_n0_pValidArray_0,
	readyArray(0) => phi_n0_readyArray_0,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

branch_2: entity work.Branch(arch) generic map (2,2,10,10)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

branch_3: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

fork_9: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_9_clk,
	rst => fork_9_rst,
	dataInArray(0) => fork_9_dataInArray_0,
	pValidArray(0) => fork_9_pValidArray_0,
	readyArray(0) => fork_9_readyArray_0,
	nReadyArray(0) => fork_9_nReadyArray_0,
	nReadyArray(1) => fork_9_nReadyArray_1,
	nReadyArray(2) => fork_9_nReadyArray_2,
	nReadyArray(3) => fork_9_nReadyArray_3,
	validArray(0) => fork_9_validArray_0,
	validArray(1) => fork_9_validArray_1,
	validArray(2) => fork_9_validArray_2,
	validArray(3) => fork_9_validArray_3,
	dataOutArray(0) => fork_9_dataOutArray_0,
	dataOutArray(1) => fork_9_dataOutArray_1,
	dataOutArray(2) => fork_9_dataOutArray_2,
	dataOutArray(3) => fork_9_dataOutArray_3
);

phiC_8: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_8_clk,
	rst => phiC_8_rst,
	dataInArray(0) => phiC_8_dataInArray_0,
	pValidArray(0) => phiC_8_pValidArray_0,
	readyArray(0) => phiC_8_readyArray_0,
	nReadyArray(0) => phiC_8_nReadyArray_0,
	validArray(0) => phiC_8_validArray_0,
	dataOutArray(0) => phiC_8_dataOutArray_0
);

forkC_15: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_15_clk,
	rst => forkC_15_rst,
	dataInArray(0) => forkC_15_dataInArray_0,
	pValidArray(0) => forkC_15_pValidArray_0,
	readyArray(0) => forkC_15_readyArray_0,
	nReadyArray(0) => forkC_15_nReadyArray_0,
	nReadyArray(1) => forkC_15_nReadyArray_1,
	nReadyArray(2) => forkC_15_nReadyArray_2,
	nReadyArray(3) => forkC_15_nReadyArray_3,
	validArray(0) => forkC_15_validArray_0,
	validArray(1) => forkC_15_validArray_1,
	validArray(2) => forkC_15_validArray_2,
	validArray(3) => forkC_15_validArray_3,
	dataOutArray(0) => forkC_15_dataOutArray_0,
	dataOutArray(1) => forkC_15_dataOutArray_1,
	dataOutArray(2) => forkC_15_dataOutArray_2,
	dataOutArray(3) => forkC_15_dataOutArray_3
);

branchC_16: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_16_clk,
	rst => branchC_16_rst,
	dataInArray(0) => branchC_16_dataInArray_0,
	Condition(0) => branchC_16_dataInArray_1,
	pValidArray(0) => branchC_16_pValidArray_0,
	pValidArray(1) => branchC_16_pValidArray_1,
	readyArray(0) => branchC_16_readyArray_0,
	readyArray(1) => branchC_16_readyArray_1,
	nReadyArray(0) => branchC_16_nReadyArray_0,
	nReadyArray(1) => branchC_16_nReadyArray_1,
	validArray(0) => branchC_16_validArray_0,
	validArray(1) => branchC_16_validArray_1,
	dataOutArray(0) => branchC_16_dataOutArray_0,
	dataOutArray(1) => branchC_16_dataOutArray_1
);

Buffer_7: entity work.elasticBuffer(arch) generic map (1,1,10,10)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_8: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_9: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

Buffer_18: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_18_clk,
	rst => Buffer_18_rst,
	dataInArray(0) => Buffer_18_dataInArray_0,
	pValidArray(0) => Buffer_18_pValidArray_0,
	readyArray(0) => Buffer_18_readyArray_0,
	nReadyArray(0) => Buffer_18_nReadyArray_0,
	validArray(0) => Buffer_18_validArray_0,
	dataOutArray(0) => Buffer_18_dataOutArray_0
);

phi_3: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_3_clk,
	rst => phi_3_rst,
	Condition(0) => phi_3_dataInArray_0,
	dataInArray(0) => phi_3_dataInArray_1,
	dataInArray(1) => phi_3_dataInArray_2,
	pValidArray(0) => phi_3_pValidArray_0,
	pValidArray(1) => phi_3_pValidArray_1,
	pValidArray(2) => phi_3_pValidArray_2,
	readyArray(0) => phi_3_readyArray_0,
	readyArray(1) => phi_3_readyArray_1,
	readyArray(2) => phi_3_readyArray_2,
	nReadyArray(0) => phi_3_nReadyArray_0,
	validArray(0) => phi_3_validArray_0,
	dataOutArray(0) => phi_3_dataOutArray_0
);

phi_4: entity work.Mux(arch) generic map (3,1,31,31,1)
port map (
	clk => phi_4_clk,
	rst => phi_4_rst,
	Condition(0) => phi_4_dataInArray_0,
	dataInArray(0) => phi_4_dataInArray_1,
	dataInArray(1) => phi_4_dataInArray_2,
	pValidArray(0) => phi_4_pValidArray_0,
	pValidArray(1) => phi_4_pValidArray_1,
	pValidArray(2) => phi_4_pValidArray_2,
	readyArray(0) => phi_4_readyArray_0,
	readyArray(1) => phi_4_readyArray_1,
	readyArray(2) => phi_4_readyArray_2,
	nReadyArray(0) => phi_4_nReadyArray_0,
	validArray(0) => phi_4_validArray_0,
	dataOutArray(0) => phi_4_dataOutArray_0
);

load_7: entity work.mc_load_op(arch) generic map (2,2,31,32)
port map (
	clk => load_7_clk,
	rst => load_7_rst,
	dataInArray(0) => load_7_dataInArray_0,
	input_addr => load_7_dataInArray_1,
	pValidArray(0) => load_7_pValidArray_0,
	pValidArray(1) => load_7_pValidArray_1,
	readyArray(0) => load_7_readyArray_0,
	readyArray(1) => load_7_readyArray_1,
	nReadyArray(0) => load_7_nReadyArray_0,
	nReadyArray(1) => load_7_nReadyArray_1,
	validArray(0) => load_7_validArray_0,
	validArray(1) => load_7_validArray_1,
	dataOutArray(0) => load_7_dataOutArray_0,
	output_addr => load_7_dataOutArray_1
);

load_10: entity work.mc_load_op(arch) generic map (2,2,31,32)
port map (
	clk => load_10_clk,
	rst => load_10_rst,
	dataInArray(0) => load_10_dataInArray_0,
	input_addr => load_10_dataInArray_1,
	pValidArray(0) => load_10_pValidArray_0,
	pValidArray(1) => load_10_pValidArray_1,
	readyArray(0) => load_10_readyArray_0,
	readyArray(1) => load_10_readyArray_1,
	nReadyArray(0) => load_10_nReadyArray_0,
	nReadyArray(1) => load_10_nReadyArray_1,
	validArray(0) => load_10_validArray_0,
	validArray(1) => load_10_validArray_1,
	dataOutArray(0) => load_10_dataOutArray_0,
	output_addr => load_10_dataOutArray_1
);

sub_11: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_11_clk,
	rst => sub_11_rst,
	dataInArray(0) => sub_11_dataInArray_0,
	dataInArray(1) => sub_11_dataInArray_1,
	pValidArray(0) => sub_11_pValidArray_0,
	pValidArray(1) => sub_11_pValidArray_1,
	readyArray(0) => sub_11_readyArray_0,
	readyArray(1) => sub_11_readyArray_1,
	nReadyArray(0) => sub_11_nReadyArray_0,
	validArray(0) => sub_11_validArray_0,
	dataOutArray(0) => sub_11_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

icmp_12: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_12_clk,
	rst => icmp_12_rst,
	dataInArray(0) => icmp_12_dataInArray_0,
	dataInArray(1) => icmp_12_dataInArray_1,
	pValidArray(0) => icmp_12_pValidArray_0,
	pValidArray(1) => icmp_12_pValidArray_1,
	readyArray(0) => icmp_12_readyArray_0,
	readyArray(1) => icmp_12_readyArray_1,
	nReadyArray(0) => icmp_12_nReadyArray_0,
	validArray(0) => icmp_12_validArray_0,
	dataOutArray(0) => icmp_12_dataOutArray_0
);

phi_n1: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	dataInArray(1) => phi_n1_dataInArray_1,
	pValidArray(0) => phi_n1_pValidArray_0,
	pValidArray(1) => phi_n1_pValidArray_1,
	readyArray(0) => phi_n1_readyArray_0,
	readyArray(1) => phi_n1_readyArray_1,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

fork_2: entity work.fork(arch) generic map (1,3,31,31)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	nReadyArray(2) => fork_2_nReadyArray_2,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	validArray(2) => fork_2_validArray_2,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1,
	dataOutArray(2) => fork_2_dataOutArray_2
);

fork_3: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

branch_6: entity work.Branch(arch) generic map (2,2,31,31)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

branch_7: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1
);

branch_8: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_8_clk,
	rst => branch_8_rst,
	dataInArray(0) => branch_8_dataInArray_0,
	Condition(0) => branch_8_dataInArray_1,
	pValidArray(0) => branch_8_pValidArray_0,
	pValidArray(1) => branch_8_pValidArray_1,
	readyArray(0) => branch_8_readyArray_0,
	readyArray(1) => branch_8_readyArray_1,
	nReadyArray(0) => branch_8_nReadyArray_0,
	nReadyArray(1) => branch_8_nReadyArray_1,
	validArray(0) => branch_8_validArray_0,
	validArray(1) => branch_8_validArray_1,
	dataOutArray(0) => branch_8_dataOutArray_0,
	dataOutArray(1) => branch_8_dataOutArray_1
);

fork_10: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	nReadyArray(2) => fork_10_nReadyArray_2,
	nReadyArray(3) => fork_10_nReadyArray_3,
	nReadyArray(4) => fork_10_nReadyArray_4,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	validArray(2) => fork_10_validArray_2,
	validArray(3) => fork_10_validArray_3,
	validArray(4) => fork_10_validArray_4,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1,
	dataOutArray(2) => fork_10_dataOutArray_2,
	dataOutArray(3) => fork_10_dataOutArray_3,
	dataOutArray(4) => fork_10_dataOutArray_4
);

phiC_9: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_9_clk,
	rst => phiC_9_rst,
	dataInArray(0) => phiC_9_dataInArray_0,
	dataInArray(1) => phiC_9_dataInArray_1,
	pValidArray(0) => phiC_9_pValidArray_0,
	pValidArray(1) => phiC_9_pValidArray_1,
	readyArray(0) => phiC_9_readyArray_0,
	readyArray(1) => phiC_9_readyArray_1,
	nReadyArray(0) => phiC_9_nReadyArray_0,
	nReadyArray(1) => phiC_9_nReadyArray_1,
	validArray(0) => phiC_9_validArray_0,
	validArray(1) => phiC_9_validArray_1,
	dataOutArray(0) => phiC_9_dataOutArray_0,
	Condition(0) => phiC_9_dataOutArray_1
);

branchC_17: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_17_clk,
	rst => branchC_17_rst,
	dataInArray(0) => branchC_17_dataInArray_0,
	Condition(0) => branchC_17_dataInArray_1,
	pValidArray(0) => branchC_17_pValidArray_0,
	pValidArray(1) => branchC_17_pValidArray_1,
	readyArray(0) => branchC_17_readyArray_0,
	readyArray(1) => branchC_17_readyArray_1,
	nReadyArray(0) => branchC_17_nReadyArray_0,
	nReadyArray(1) => branchC_17_nReadyArray_1,
	validArray(0) => branchC_17_validArray_0,
	validArray(1) => branchC_17_validArray_1,
	dataOutArray(0) => branchC_17_dataOutArray_0,
	dataOutArray(1) => branchC_17_dataOutArray_1
);

source_1: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

fork_20: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_20_clk,
	rst => fork_20_rst,
	dataInArray(0) => fork_20_dataInArray_0,
	pValidArray(0) => fork_20_pValidArray_0,
	readyArray(0) => fork_20_readyArray_0,
	nReadyArray(0) => fork_20_nReadyArray_0,
	nReadyArray(1) => fork_20_nReadyArray_1,
	validArray(0) => fork_20_validArray_0,
	validArray(1) => fork_20_validArray_1,
	dataOutArray(0) => fork_20_dataOutArray_0,
	dataOutArray(1) => fork_20_dataOutArray_1
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_6: entity work.TEHB(arch) generic map (1,1,31,31)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_10: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_11: entity work.elasticBuffer(arch) generic map (1,1,31,31)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_12: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

Buffer_13: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_13_clk,
	rst => Buffer_13_rst,
	dataInArray(0) => Buffer_13_dataInArray_0,
	pValidArray(0) => Buffer_13_pValidArray_0,
	readyArray(0) => Buffer_13_readyArray_0,
	nReadyArray(0) => Buffer_13_nReadyArray_0,
	validArray(0) => Buffer_13_validArray_0,
	dataOutArray(0) => Buffer_13_dataOutArray_0
);

Buffer_19: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_19_clk,
	rst => Buffer_19_rst,
	dataInArray(0) => Buffer_19_dataInArray_0,
	pValidArray(0) => Buffer_19_pValidArray_0,
	readyArray(0) => Buffer_19_readyArray_0,
	nReadyArray(0) => Buffer_19_nReadyArray_0,
	validArray(0) => Buffer_19_validArray_0,
	dataOutArray(0) => Buffer_19_dataOutArray_0
);

Buffer_20: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_20_clk,
	rst => Buffer_20_rst,
	dataInArray(0) => Buffer_20_dataInArray_0,
	pValidArray(0) => Buffer_20_pValidArray_0,
	readyArray(0) => Buffer_20_readyArray_0,
	nReadyArray(0) => Buffer_20_nReadyArray_0,
	validArray(0) => Buffer_20_validArray_0,
	dataOutArray(0) => Buffer_20_dataOutArray_0
);

sdiv_14: entity work.sdiv_op(arch) generic map (2,1,32,32)
port map (
	clk => sdiv_14_clk,
	rst => sdiv_14_rst,
	dataInArray(0) => sdiv_14_dataInArray_0,
	dataInArray(1) => sdiv_14_dataInArray_1,
	pValidArray(0) => sdiv_14_pValidArray_0,
	pValidArray(1) => sdiv_14_pValidArray_1,
	readyArray(0) => sdiv_14_readyArray_0,
	readyArray(1) => sdiv_14_readyArray_1,
	nReadyArray(0) => sdiv_14_nReadyArray_0,
	validArray(0) => sdiv_14_validArray_0,
	dataOutArray(0) => sdiv_14_dataOutArray_0
);

brCst_block4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block4_clk,
	rst => brCst_block4_rst,
	dataInArray(0) => brCst_block4_dataInArray_0,
	pValidArray(0) => brCst_block4_pValidArray_0,
	readyArray(0) => brCst_block4_readyArray_0,
	nReadyArray(0) => brCst_block4_nReadyArray_0,
	validArray(0) => brCst_block4_validArray_0,
	dataOutArray(0) => brCst_block4_dataOutArray_0
);

phi_n4: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n4_clk,
	rst => phi_n4_rst,
	dataInArray(0) => phi_n4_dataInArray_0,
	pValidArray(0) => phi_n4_pValidArray_0,
	readyArray(0) => phi_n4_readyArray_0,
	nReadyArray(0) => phi_n4_nReadyArray_0,
	validArray(0) => phi_n4_validArray_0,
	dataOutArray(0) => phi_n4_dataOutArray_0
);

phi_n5: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n5_clk,
	rst => phi_n5_rst,
	dataInArray(0) => phi_n5_dataInArray_0,
	pValidArray(0) => phi_n5_pValidArray_0,
	readyArray(0) => phi_n5_readyArray_0,
	nReadyArray(0) => phi_n5_nReadyArray_0,
	validArray(0) => phi_n5_validArray_0,
	dataOutArray(0) => phi_n5_dataOutArray_0
);

phi_n6: entity work.merge(arch) generic map (1,1,31,31)
port map (
	clk => phi_n6_clk,
	rst => phi_n6_rst,
	dataInArray(0) => phi_n6_dataInArray_0,
	pValidArray(0) => phi_n6_pValidArray_0,
	readyArray(0) => phi_n6_readyArray_0,
	nReadyArray(0) => phi_n6_nReadyArray_0,
	validArray(0) => phi_n6_validArray_0,
	dataOutArray(0) => phi_n6_dataOutArray_0
);

phi_n7: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n7_clk,
	rst => phi_n7_rst,
	dataInArray(0) => phi_n7_dataInArray_0,
	pValidArray(0) => phi_n7_pValidArray_0,
	readyArray(0) => phi_n7_readyArray_0,
	nReadyArray(0) => phi_n7_nReadyArray_0,
	validArray(0) => phi_n7_validArray_0,
	dataOutArray(0) => phi_n7_dataOutArray_0
);

branch_9: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_9_clk,
	rst => branch_9_rst,
	dataInArray(0) => branch_9_dataInArray_0,
	Condition(0) => branch_9_dataInArray_1,
	pValidArray(0) => branch_9_pValidArray_0,
	pValidArray(1) => branch_9_pValidArray_1,
	readyArray(0) => branch_9_readyArray_0,
	readyArray(1) => branch_9_readyArray_1,
	nReadyArray(0) => branch_9_nReadyArray_0,
	nReadyArray(1) => branch_9_nReadyArray_1,
	validArray(0) => branch_9_validArray_0,
	validArray(1) => branch_9_validArray_1,
	dataOutArray(0) => branch_9_dataOutArray_0,
	dataOutArray(1) => branch_9_dataOutArray_1
);

branch_10: entity work.Branch(arch) generic map (2,2,31,31)
port map (
	clk => branch_10_clk,
	rst => branch_10_rst,
	dataInArray(0) => branch_10_dataInArray_0,
	Condition(0) => branch_10_dataInArray_1,
	pValidArray(0) => branch_10_pValidArray_0,
	pValidArray(1) => branch_10_pValidArray_1,
	readyArray(0) => branch_10_readyArray_0,
	readyArray(1) => branch_10_readyArray_1,
	nReadyArray(0) => branch_10_nReadyArray_0,
	nReadyArray(1) => branch_10_nReadyArray_1,
	validArray(0) => branch_10_validArray_0,
	validArray(1) => branch_10_validArray_1,
	dataOutArray(0) => branch_10_dataOutArray_0,
	dataOutArray(1) => branch_10_dataOutArray_1
);

branch_11: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_11_clk,
	rst => branch_11_rst,
	dataInArray(0) => branch_11_dataInArray_0,
	Condition(0) => branch_11_dataInArray_1,
	pValidArray(0) => branch_11_pValidArray_0,
	pValidArray(1) => branch_11_pValidArray_1,
	readyArray(0) => branch_11_readyArray_0,
	readyArray(1) => branch_11_readyArray_1,
	nReadyArray(0) => branch_11_nReadyArray_0,
	nReadyArray(1) => branch_11_nReadyArray_1,
	validArray(0) => branch_11_validArray_0,
	validArray(1) => branch_11_validArray_1,
	dataOutArray(0) => branch_11_dataOutArray_0,
	dataOutArray(1) => branch_11_dataOutArray_1
);

fork_11: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_11_clk,
	rst => fork_11_rst,
	dataInArray(0) => fork_11_dataInArray_0,
	pValidArray(0) => fork_11_pValidArray_0,
	readyArray(0) => fork_11_readyArray_0,
	nReadyArray(0) => fork_11_nReadyArray_0,
	nReadyArray(1) => fork_11_nReadyArray_1,
	nReadyArray(2) => fork_11_nReadyArray_2,
	nReadyArray(3) => fork_11_nReadyArray_3,
	validArray(0) => fork_11_validArray_0,
	validArray(1) => fork_11_validArray_1,
	validArray(2) => fork_11_validArray_2,
	validArray(3) => fork_11_validArray_3,
	dataOutArray(0) => fork_11_dataOutArray_0,
	dataOutArray(1) => fork_11_dataOutArray_1,
	dataOutArray(2) => fork_11_dataOutArray_2,
	dataOutArray(3) => fork_11_dataOutArray_3
);

phiC_10: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_10_clk,
	rst => phiC_10_rst,
	dataInArray(0) => phiC_10_dataInArray_0,
	pValidArray(0) => phiC_10_pValidArray_0,
	readyArray(0) => phiC_10_readyArray_0,
	nReadyArray(0) => phiC_10_nReadyArray_0,
	validArray(0) => phiC_10_validArray_0,
	dataOutArray(0) => phiC_10_dataOutArray_0
);

forkC_17: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_17_clk,
	rst => forkC_17_rst,
	dataInArray(0) => forkC_17_dataInArray_0,
	pValidArray(0) => forkC_17_pValidArray_0,
	readyArray(0) => forkC_17_readyArray_0,
	nReadyArray(0) => forkC_17_nReadyArray_0,
	nReadyArray(1) => forkC_17_nReadyArray_1,
	validArray(0) => forkC_17_validArray_0,
	validArray(1) => forkC_17_validArray_1,
	dataOutArray(0) => forkC_17_dataOutArray_0,
	dataOutArray(1) => forkC_17_dataOutArray_1
);

branchC_18: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_18_clk,
	rst => branchC_18_rst,
	dataInArray(0) => branchC_18_dataInArray_0,
	Condition(0) => branchC_18_dataInArray_1,
	pValidArray(0) => branchC_18_pValidArray_0,
	pValidArray(1) => branchC_18_pValidArray_1,
	readyArray(0) => branchC_18_readyArray_0,
	readyArray(1) => branchC_18_readyArray_1,
	nReadyArray(0) => branchC_18_nReadyArray_0,
	nReadyArray(1) => branchC_18_nReadyArray_1,
	validArray(0) => branchC_18_validArray_0,
	validArray(1) => branchC_18_validArray_1,
	dataOutArray(0) => branchC_18_dataOutArray_0,
	dataOutArray(1) => branchC_18_dataOutArray_1
);

Buffer_14: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_14_clk,
	rst => Buffer_14_rst,
	dataInArray(0) => Buffer_14_dataInArray_0,
	pValidArray(0) => Buffer_14_pValidArray_0,
	readyArray(0) => Buffer_14_readyArray_0,
	nReadyArray(0) => Buffer_14_nReadyArray_0,
	validArray(0) => Buffer_14_validArray_0,
	dataOutArray(0) => Buffer_14_dataOutArray_0
);

Buffer_15: entity work.elasticBuffer(arch) generic map (1,1,31,31)
port map (
	clk => Buffer_15_clk,
	rst => Buffer_15_rst,
	dataInArray(0) => Buffer_15_dataInArray_0,
	pValidArray(0) => Buffer_15_pValidArray_0,
	readyArray(0) => Buffer_15_readyArray_0,
	nReadyArray(0) => Buffer_15_nReadyArray_0,
	validArray(0) => Buffer_15_validArray_0,
	dataOutArray(0) => Buffer_15_dataOutArray_0
);

Buffer_16: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_16_clk,
	rst => Buffer_16_rst,
	dataInArray(0) => Buffer_16_dataInArray_0,
	pValidArray(0) => Buffer_16_pValidArray_0,
	readyArray(0) => Buffer_16_readyArray_0,
	nReadyArray(0) => Buffer_16_nReadyArray_0,
	validArray(0) => Buffer_16_validArray_0,
	dataOutArray(0) => Buffer_16_dataOutArray_0
);

Buffer_21: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_21_clk,
	rst => Buffer_21_rst,
	dataInArray(0) => Buffer_21_dataInArray_0,
	pValidArray(0) => Buffer_21_pValidArray_0,
	readyArray(0) => Buffer_21_readyArray_0,
	nReadyArray(0) => Buffer_21_nReadyArray_0,
	validArray(0) => Buffer_21_validArray_0,
	dataOutArray(0) => Buffer_21_dataOutArray_0
);

phi_16: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_16_clk,
	rst => phi_16_rst,
	Condition(0) => phi_16_dataInArray_0,
	dataInArray(0) => phi_16_dataInArray_1,
	dataInArray(1) => phi_16_dataInArray_2,
	pValidArray(0) => phi_16_pValidArray_0,
	pValidArray(1) => phi_16_pValidArray_1,
	pValidArray(2) => phi_16_pValidArray_2,
	readyArray(0) => phi_16_readyArray_0,
	readyArray(1) => phi_16_readyArray_1,
	readyArray(2) => phi_16_readyArray_2,
	nReadyArray(0) => phi_16_nReadyArray_0,
	validArray(0) => phi_16_validArray_0,
	dataOutArray(0) => phi_16_dataOutArray_0
);

cst_4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

add_17: entity work.add_op(arch) generic map (2,1,31,31)
port map (
	clk => add_17_clk,
	rst => add_17_rst,
	dataInArray(0) => add_17_dataInArray_0,
	dataInArray(1) => add_17_dataInArray_1,
	pValidArray(0) => add_17_pValidArray_0,
	pValidArray(1) => add_17_pValidArray_1,
	readyArray(0) => add_17_readyArray_0,
	readyArray(1) => add_17_readyArray_1,
	nReadyArray(0) => add_17_nReadyArray_0,
	validArray(0) => add_17_validArray_0,
	dataOutArray(0) => add_17_dataOutArray_0
);

icmp_18: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_18_clk,
	rst => icmp_18_rst,
	dataInArray(0) => icmp_18_dataInArray_0,
	dataInArray(1) => icmp_18_dataInArray_1,
	pValidArray(0) => icmp_18_pValidArray_0,
	pValidArray(1) => icmp_18_pValidArray_1,
	readyArray(0) => icmp_18_readyArray_0,
	readyArray(1) => icmp_18_readyArray_1,
	nReadyArray(0) => icmp_18_nReadyArray_0,
	validArray(0) => icmp_18_validArray_0,
	dataOutArray(0) => icmp_18_dataOutArray_0
);

phi_n2: entity work.merge(arch) generic map (2,1,31,31)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	dataInArray(0) => phi_n2_dataInArray_0,
	dataInArray(1) => phi_n2_dataInArray_1,
	pValidArray(0) => phi_n2_pValidArray_0,
	pValidArray(1) => phi_n2_pValidArray_1,
	readyArray(0) => phi_n2_readyArray_0,
	readyArray(1) => phi_n2_readyArray_1,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

phi_n3: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n3_clk,
	rst => phi_n3_rst,
	dataInArray(0) => phi_n3_dataInArray_0,
	dataInArray(1) => phi_n3_dataInArray_1,
	pValidArray(0) => phi_n3_pValidArray_0,
	pValidArray(1) => phi_n3_pValidArray_1,
	readyArray(0) => phi_n3_readyArray_0,
	readyArray(1) => phi_n3_readyArray_1,
	nReadyArray(0) => phi_n3_nReadyArray_0,
	validArray(0) => phi_n3_validArray_0,
	dataOutArray(0) => phi_n3_dataOutArray_0
);

fork_5: entity work.fork(arch) generic map (1,2,31,31)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

fork_7: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1
);

branch_12: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_12_clk,
	rst => branch_12_rst,
	dataInArray(0) => branch_12_dataInArray_0,
	Condition(0) => branch_12_dataInArray_1,
	pValidArray(0) => branch_12_pValidArray_0,
	pValidArray(1) => branch_12_pValidArray_1,
	readyArray(0) => branch_12_readyArray_0,
	readyArray(1) => branch_12_readyArray_1,
	nReadyArray(0) => branch_12_nReadyArray_0,
	nReadyArray(1) => branch_12_nReadyArray_1,
	validArray(0) => branch_12_validArray_0,
	validArray(1) => branch_12_validArray_1,
	dataOutArray(0) => branch_12_dataOutArray_0,
	dataOutArray(1) => branch_12_dataOutArray_1
);

branch_13: entity work.Branch(arch) generic map (2,2,31,31)
port map (
	clk => branch_13_clk,
	rst => branch_13_rst,
	dataInArray(0) => branch_13_dataInArray_0,
	Condition(0) => branch_13_dataInArray_1,
	pValidArray(0) => branch_13_pValidArray_0,
	pValidArray(1) => branch_13_pValidArray_1,
	readyArray(0) => branch_13_readyArray_0,
	readyArray(1) => branch_13_readyArray_1,
	nReadyArray(0) => branch_13_nReadyArray_0,
	nReadyArray(1) => branch_13_nReadyArray_1,
	validArray(0) => branch_13_validArray_0,
	validArray(1) => branch_13_validArray_1,
	dataOutArray(0) => branch_13_dataOutArray_0,
	dataOutArray(1) => branch_13_dataOutArray_1
);

branch_14: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_14_clk,
	rst => branch_14_rst,
	dataInArray(0) => branch_14_dataInArray_0,
	Condition(0) => branch_14_dataInArray_1,
	pValidArray(0) => branch_14_pValidArray_0,
	pValidArray(1) => branch_14_pValidArray_1,
	readyArray(0) => branch_14_readyArray_0,
	readyArray(1) => branch_14_readyArray_1,
	nReadyArray(0) => branch_14_nReadyArray_0,
	nReadyArray(1) => branch_14_nReadyArray_1,
	validArray(0) => branch_14_validArray_0,
	validArray(1) => branch_14_validArray_1,
	dataOutArray(0) => branch_14_dataOutArray_0,
	dataOutArray(1) => branch_14_dataOutArray_1
);

fork_12: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_12_clk,
	rst => fork_12_rst,
	dataInArray(0) => fork_12_dataInArray_0,
	pValidArray(0) => fork_12_pValidArray_0,
	readyArray(0) => fork_12_readyArray_0,
	nReadyArray(0) => fork_12_nReadyArray_0,
	nReadyArray(1) => fork_12_nReadyArray_1,
	nReadyArray(2) => fork_12_nReadyArray_2,
	nReadyArray(3) => fork_12_nReadyArray_3,
	validArray(0) => fork_12_validArray_0,
	validArray(1) => fork_12_validArray_1,
	validArray(2) => fork_12_validArray_2,
	validArray(3) => fork_12_validArray_3,
	dataOutArray(0) => fork_12_dataOutArray_0,
	dataOutArray(1) => fork_12_dataOutArray_1,
	dataOutArray(2) => fork_12_dataOutArray_2,
	dataOutArray(3) => fork_12_dataOutArray_3
);

phiC_11: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_11_clk,
	rst => phiC_11_rst,
	dataInArray(0) => phiC_11_dataInArray_0,
	dataInArray(1) => phiC_11_dataInArray_1,
	pValidArray(0) => phiC_11_pValidArray_0,
	pValidArray(1) => phiC_11_pValidArray_1,
	readyArray(0) => phiC_11_readyArray_0,
	readyArray(1) => phiC_11_readyArray_1,
	nReadyArray(0) => phiC_11_nReadyArray_0,
	nReadyArray(1) => phiC_11_nReadyArray_1,
	validArray(0) => phiC_11_validArray_0,
	validArray(1) => phiC_11_validArray_1,
	dataOutArray(0) => phiC_11_dataOutArray_0,
	Condition(0) => phiC_11_dataOutArray_1
);

branchC_19: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_19_clk,
	rst => branchC_19_rst,
	dataInArray(0) => branchC_19_dataInArray_0,
	Condition(0) => branchC_19_dataInArray_1,
	pValidArray(0) => branchC_19_pValidArray_0,
	pValidArray(1) => branchC_19_pValidArray_1,
	readyArray(0) => branchC_19_readyArray_0,
	readyArray(1) => branchC_19_readyArray_1,
	nReadyArray(0) => branchC_19_nReadyArray_0,
	nReadyArray(1) => branchC_19_nReadyArray_1,
	validArray(0) => branchC_19_validArray_0,
	validArray(1) => branchC_19_validArray_1,
	dataOutArray(0) => branchC_19_dataOutArray_0,
	dataOutArray(1) => branchC_19_dataOutArray_1
);

source_2: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_4: entity work.elasticBuffer(arch) generic map (1,1,31,31)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

Buffer_5: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_17: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_17_clk,
	rst => Buffer_17_rst,
	dataInArray(0) => Buffer_17_dataInArray_0,
	pValidArray(0) => Buffer_17_pValidArray_0,
	readyArray(0) => Buffer_17_readyArray_0,
	nReadyArray(0) => Buffer_17_nReadyArray_0,
	validArray(0) => Buffer_17_validArray_0,
	dataOutArray(0) => Buffer_17_dataOutArray_0
);

Buffer_22: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_22_clk,
	rst => Buffer_22_rst,
	dataInArray(0) => Buffer_22_dataInArray_0,
	pValidArray(0) => Buffer_22_pValidArray_0,
	readyArray(0) => Buffer_22_readyArray_0,
	nReadyArray(0) => Buffer_22_nReadyArray_0,
	validArray(0) => Buffer_22_validArray_0,
	dataOutArray(0) => Buffer_22_dataOutArray_0
);

Buffer_23: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_23_clk,
	rst => Buffer_23_rst,
	dataInArray(0) => Buffer_23_dataInArray_0,
	pValidArray(0) => Buffer_23_pValidArray_0,
	readyArray(0) => Buffer_23_readyArray_0,
	nReadyArray(0) => Buffer_23_nReadyArray_0,
	validArray(0) => Buffer_23_validArray_0,
	dataOutArray(0) => Buffer_23_dataOutArray_0
);

phi_20: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_20_clk,
	rst => phi_20_rst,
	Condition(0) => phi_20_dataInArray_0,
	dataInArray(0) => phi_20_dataInArray_1,
	dataInArray(1) => phi_20_dataInArray_2,
	pValidArray(0) => phi_20_pValidArray_0,
	pValidArray(1) => phi_20_pValidArray_1,
	pValidArray(2) => phi_20_pValidArray_2,
	readyArray(0) => phi_20_readyArray_0,
	readyArray(1) => phi_20_readyArray_1,
	readyArray(2) => phi_20_readyArray_2,
	nReadyArray(0) => phi_20_nReadyArray_0,
	validArray(0) => phi_20_validArray_0,
	dataOutArray(0) => phi_20_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

phiC_12: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_12_clk,
	rst => phiC_12_rst,
	dataInArray(0) => phiC_12_dataInArray_0,
	dataInArray(1) => phiC_12_dataInArray_1,
	pValidArray(0) => phiC_12_pValidArray_0,
	pValidArray(1) => phiC_12_pValidArray_1,
	readyArray(0) => phiC_12_readyArray_0,
	readyArray(1) => phiC_12_readyArray_1,
	nReadyArray(0) => phiC_12_nReadyArray_0,
	nReadyArray(1) => phiC_12_nReadyArray_1,
	validArray(0) => phiC_12_validArray_0,
	validArray(1) => phiC_12_validArray_1,
	dataOutArray(0) => phiC_12_dataOutArray_0,
	Condition(0) => phiC_12_dataOutArray_1
);

MC_a: entity work.MemCont(arch) generic map (32,31,1,1,1)
port map (
	clk => MC_a_clk,
	rst => MC_a_rst,
	io_storeDataOut => a_dout0,
	io_storeAddrOut => a_address0,
	io_storeEnable => MC_a_we0_ce0,
	io_loadDataIn => a_din1,
	io_loadAddrOut => a_address1,
	io_loadEnable => a_ce1,
	io_bbReadyToPrevs(0) => MC_a_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_a_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_a_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_a_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_a_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_a_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_a_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_a_readyArray_3,
	io_wrDataPorts_valid(0) => MC_a_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_a_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_a_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_a_validArray_0,
	io_rdPortsNext_bits(0) => MC_a_dataOutArray_0,
	io_Empty_Valid => MC_a_validArray_1,
	io_Empty_Ready => MC_a_nReadyArray_1

);

MC_b: entity work.MemCont(arch) generic map (32,31,1,1,1)
port map (
	clk => MC_b_clk,
	rst => MC_b_rst,
	io_storeDataOut => b_dout0,
	io_storeAddrOut => b_address0,
	io_storeEnable => MC_b_we0_ce0,
	io_loadDataIn => b_din1,
	io_loadAddrOut => b_address1,
	io_loadEnable => b_ce1,
	io_bbReadyToPrevs(0) => MC_b_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_b_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_b_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_b_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_b_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_b_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_b_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_b_readyArray_3,
	io_wrDataPorts_valid(0) => MC_b_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_b_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_b_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_b_validArray_0,
	io_rdPortsNext_bits(0) => MC_b_dataOutArray_0,
	io_Empty_Valid => MC_b_validArray_1,
	io_Empty_Ready => MC_b_nReadyArray_1

);

end_0: entity work.end_node(arch) generic map (1,2,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_2,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	pValidArray(0) => end_0_pValidArray_2,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	readyArray(0) => end_0_readyArray_2,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,10,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,10,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,31,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

sink_10: entity work.sink(arch) generic map (1,0,31,32)
port map (
	clk => sink_10_clk,
	rst => sink_10_rst,
	dataInArray(0) => sink_10_dataInArray_0,
	pValidArray(0) => sink_10_pValidArray_0,
	readyArray(0) => sink_10_readyArray_0
);

sink_11: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_11_clk,
	rst => sink_11_rst,
	dataInArray(0) => sink_11_dataInArray_0,
	pValidArray(0) => sink_11_pValidArray_0,
	readyArray(0) => sink_11_readyArray_0
);

sink_12: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_12_clk,
	rst => sink_12_rst,
	dataInArray(0) => sink_12_dataInArray_0,
	pValidArray(0) => sink_12_pValidArray_0,
	readyArray(0) => sink_12_readyArray_0
);

sink_13: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_13_clk,
	rst => sink_13_rst,
	dataInArray(0) => sink_13_dataInArray_0,
	pValidArray(0) => sink_13_pValidArray_0,
	readyArray(0) => sink_13_readyArray_0
);

end behavioral; 
