<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsExpandPseudo.cpp source code [llvm/llvm/lib/Target/Mips/MipsExpandPseudo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsExpandPseudo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsExpandPseudo.cpp.html'>MipsExpandPseudo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- MipsExpandPseudoInsts.cpp - Expand pseudo instructions ------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains a pass that expands pseudo instructions into target</i></td></tr>
<tr><th id="10">10</th><td><i>// instructions to allow proper scheduling, if-conversion, and other late</i></td></tr>
<tr><th id="11">11</th><td><i>// optimizations. This pass should be run after register allocation but before</i></td></tr>
<tr><th id="12">12</th><td><i>// the post-regalloc scheduling pass.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>// This is currently only used for expanding atomic pseudos after register</i></td></tr>
<tr><th id="15">15</th><td><i>// allocation. We do this to avoid the fast register allocator introducing</i></td></tr>
<tr><th id="16">16</th><td><i>// spills between ll and sc. These stores cause some MIPS implementations to</i></td></tr>
<tr><th id="17">17</th><td><i>// abort the atomic RMW sequence.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="Mips.h.html">"Mips.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MipsInstrInfo.h.html">"MipsInstrInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="MipsSubtarget.h.html">"MipsSubtarget.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mips-pseudo"</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> {</td></tr>
<tr><th id="33">33</th><td>  <b>constexpr</b> <em>unsigned</em> <dfn class="tu decl def" id="(anonymousnamespace)::CAP_ATOMIC_SIZE" title='(anonymous namespace)::CAP_ATOMIC_SIZE' data-type='const unsigned int' data-ref="(anonymousnamespace)::CAP_ATOMIC_SIZE">CAP_ATOMIC_SIZE</dfn> = <var>0xcacaca</var>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="36">36</th><td>  <b>public</b>:</td></tr>
<tr><th id="37">37</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::MipsExpandPseudo::ID" title='(anonymous namespace)::MipsExpandPseudo::ID' data-type='char' data-ref="(anonymousnamespace)::MipsExpandPseudo::ID">ID</dfn>;</td></tr>
<tr><th id="38">38</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MipsExpandPseudoC1Ev" title='(anonymous namespace)::MipsExpandPseudo::MipsExpandPseudo' data-type='void (anonymous namespace)::MipsExpandPseudo::MipsExpandPseudo()' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudoC1Ev">MipsExpandPseudo</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::ID" title='(anonymous namespace)::MipsExpandPseudo::ID' data-use='a' data-ref="(anonymousnamespace)::MipsExpandPseudo::ID">ID</a>) {}</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>    <em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MipsExpandPseudo::TII" title='(anonymous namespace)::MipsExpandPseudo::TII' data-type='const llvm::MipsInstrInfo *' data-ref="(anonymousnamespace)::MipsExpandPseudo::TII">TII</dfn>;</td></tr>
<tr><th id="41">41</th><td>    <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-type='const llvm::MipsSubtarget *' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</dfn>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116MipsExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MipsExpandPseudo::runOnMachineFunction' data-type='bool (anonymous namespace)::MipsExpandPseudo::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1Fn">Fn</dfn>) override;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116MipsExpandPseudo21getRequiredPropertiesEv" title='(anonymous namespace)::MipsExpandPseudo::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::MipsExpandPseudo::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_116MipsExpandPseudo21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="46">46</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="47">47</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="48">48</th><td>    }</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116MipsExpandPseudo11getPassNameEv" title='(anonymous namespace)::MipsExpandPseudo::getPassName' data-type='llvm::StringRef (anonymous namespace)::MipsExpandPseudo::getPassName() const' data-ref="_ZNK12_GLOBAL__N_116MipsExpandPseudo11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="51">51</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Mips pseudo instruction expansion pass"</q>;</td></tr>
<tr><th id="52">52</th><td>    }</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <b>private</b>:</td></tr>
<tr><th id="55">55</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116MipsExpandPseudo19expandAtomicCmpSwapERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_b" title='(anonymous namespace)::MipsExpandPseudo::expandAtomicCmpSwap' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandAtomicCmpSwap(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI, bool IsCapOp = false)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo19expandAtomicCmpSwapERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_b">expandAtomicCmpSwap</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="2MBB">MBB</dfn>,</td></tr>
<tr><th id="56">56</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="3MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="3MBBI">MBBI</dfn>,</td></tr>
<tr><th id="57">57</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="4NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="4NextMBBI">NextMBBI</dfn>,</td></tr>
<tr><th id="58">58</th><td>                             <em>bool</em> <dfn class="local col5 decl" id="5IsCapOp" title='IsCapOp' data-type='bool' data-ref="5IsCapOp">IsCapOp</dfn> = <b>false</b>);</td></tr>
<tr><th id="59">59</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116MipsExpandPseudo26expandAtomicCmpSwapSubwordERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::MipsExpandPseudo::expandAtomicCmpSwapSubword' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandAtomicCmpSwapSubword(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo26expandAtomicCmpSwapSubwordERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandAtomicCmpSwapSubword</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6MBB">MBB</dfn>,</td></tr>
<tr><th id="60">60</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="7MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="7MBBI">MBBI</dfn>,</td></tr>
<tr><th id="61">61</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="8NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="8NextMBBI">NextMBBI</dfn>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116MipsExpandPseudo17expandAtomicBinOpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_jb" title='(anonymous namespace)::MipsExpandPseudo::expandAtomicBinOp' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandAtomicBinOp(llvm::MachineBasicBlock &amp; BB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp; NMBBI, unsigned int Size, bool IsCapOp = false)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo17expandAtomicBinOpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_jb">expandAtomicBinOp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="9BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="9BB">BB</dfn>,</td></tr>
<tr><th id="64">64</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="10I" title='I' data-type='MachineBasicBlock::iterator' data-ref="10I">I</dfn>,</td></tr>
<tr><th id="65">65</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="11NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="11NMBBI">NMBBI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12Size" title='Size' data-type='unsigned int' data-ref="12Size">Size</dfn>,</td></tr>
<tr><th id="66">66</th><td>                           <em>bool</em> <dfn class="local col3 decl" id="13IsCapOp" title='IsCapOp' data-type='bool' data-ref="13IsCapOp">IsCapOp</dfn> = <b>false</b>);</td></tr>
<tr><th id="67">67</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116MipsExpandPseudo24expandAtomicBinOpSubwordERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::MipsExpandPseudo::expandAtomicBinOpSubword' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandAtomicBinOpSubword(llvm::MachineBasicBlock &amp; BB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp; NMBBI)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo24expandAtomicBinOpSubwordERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandAtomicBinOpSubword</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="14BB">BB</dfn>,</td></tr>
<tr><th id="68">68</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="15I" title='I' data-type='MachineBasicBlock::iterator' data-ref="15I">I</dfn>,</td></tr>
<tr><th id="69">69</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="16NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="16NMBBI">NMBBI</dfn>);</td></tr>
<tr><th id="70">70</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116MipsExpandPseudo21expandPccRelativeAddrERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::MipsExpandPseudo::expandPccRelativeAddr' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandPccRelativeAddr(llvm::MachineBasicBlock &amp; BB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp; NMBBI)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo21expandPccRelativeAddrERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandPccRelativeAddr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17BB">BB</dfn>,</td></tr>
<tr><th id="71">71</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="18I" title='I' data-type='MachineBasicBlock::iterator' data-ref="18I">I</dfn>,</td></tr>
<tr><th id="72">72</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="19NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="19NMBBI">NMBBI</dfn>);</td></tr>
<tr><th id="73">73</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116MipsExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::MipsExpandPseudo::expandMI' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandMI(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NMBB)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="20MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="21MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="21MBBI">MBBI</dfn>,</td></tr>
<tr><th id="74">74</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="22NMBB" title='NMBB' data-type='MachineBasicBlock::iterator &amp;' data-ref="22NMBB">NMBB</dfn>);</td></tr>
<tr><th id="75">75</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116MipsExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MipsExpandPseudo::expandMBB' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandMBB(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE">expandMBB</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="23MBB">MBB</dfn>);</td></tr>
<tr><th id="76">76</th><td>   };</td></tr>
<tr><th id="77">77</th><td>  <em>char</em> <a class="tu type" href="#(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</a>::<dfn class="tu decl def" id="(anonymousnamespace)::MipsExpandPseudo::ID" title='(anonymous namespace)::MipsExpandPseudo::ID' data-type='char' data-ref="(anonymousnamespace)::MipsExpandPseudo::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MipsExpandPseudo26expandAtomicCmpSwapSubwordERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::MipsExpandPseudo::expandAtomicCmpSwapSubword' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandAtomicCmpSwapSubword(llvm::MachineBasicBlock &amp; BB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp; NMBBI)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo26expandAtomicCmpSwapSubwordERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandAtomicCmpSwapSubword</dfn>(</td></tr>
<tr><th id="81">81</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="24BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="24BB">BB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="25I" title='I' data-type='MachineBasicBlock::iterator' data-ref="25I">I</dfn>,</td></tr>
<tr><th id="82">82</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="26NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="26NMBBI">NMBBI</dfn>) {</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="27MF" title='MF' data-type='llvm::MachineFunction *' data-ref="27MF">MF</dfn> = <a class="local col4 ref" href="#24BB" title='BB' data-ref="24BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="28ArePtrs64bit" title='ArePtrs64bit' data-type='const bool' data-ref="28ArePtrs64bit">ArePtrs64bit</dfn> = <a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv" title='llvm::MipsABIInfo::ArePtrs64bit' data-ref="_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv">ArePtrs64bit</a>();</td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="29DL" title='DL' data-type='llvm::DebugLoc' data-ref="29DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="88">88</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30LL" title='LL' data-type='unsigned int' data-ref="30LL">LL</dfn>, <dfn class="local col1 decl" id="31SC" title='SC' data-type='unsigned int' data-ref="31SC">SC</dfn>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32ZERO" title='ZERO' data-type='unsigned int' data-ref="32ZERO">ZERO</dfn> = Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>;</td></tr>
<tr><th id="91">91</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33BNE" title='BNE' data-type='unsigned int' data-ref="33BNE">BNE</dfn> = Mips::<span class='error' title="no member named &apos;BNE&apos; in namespace &apos;llvm::Mips&apos;">BNE</span>;</td></tr>
<tr><th id="92">92</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34BEQ" title='BEQ' data-type='unsigned int' data-ref="34BEQ">BEQ</dfn> = Mips::<span class='error' title="no member named &apos;BEQ&apos; in namespace &apos;llvm::Mips&apos;">BEQ</span>;</td></tr>
<tr><th id="93">93</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35SEOp" title='SEOp' data-type='unsigned int' data-ref="35SEOp">SEOp</dfn> =</td></tr>
<tr><th id="94">94</th><td>      I-&gt;getOpcode() == Mips::<span class='error' title="no member named &apos;ATOMIC_CMP_SWAP_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_CMP_SWAP_I8_POSTRA</span> ? Mips::<span class='error' title="no member named &apos;SEB&apos; in namespace &apos;llvm::Mips&apos;">SEB</span> : Mips::<span class='error' title="no member named &apos;SEH&apos; in namespace &apos;llvm::Mips&apos;">SEH</span>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>()) {</td></tr>
<tr><th id="97">97</th><td>      LL = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;LL_MMR6&apos; in namespace &apos;llvm::Mips&apos;">LL_MMR6</span> : Mips::<span class='error' title="no member named &apos;LL_MM&apos; in namespace &apos;llvm::Mips&apos;">LL_MM</span>;</td></tr>
<tr><th id="98">98</th><td>      SC = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;SC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">SC_MMR6</span> : Mips::<span class='error' title="no member named &apos;SC_MM&apos; in namespace &apos;llvm::Mips&apos;">SC_MM</span>;</td></tr>
<tr><th id="99">99</th><td>      BNE = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;BNEC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEC_MMR6</span> : Mips::<span class='error' title="no member named &apos;BNE_MM&apos; in namespace &apos;llvm::Mips&apos;">BNE_MM</span>;</td></tr>
<tr><th id="100">100</th><td>      BEQ = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;BEQC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQC_MMR6</span> : Mips::<span class='error' title="no member named &apos;BEQ_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQ_MM</span>;</td></tr>
<tr><th id="101">101</th><td>  } <b>else</b> {</td></tr>
<tr><th id="102">102</th><td>    LL = STI-&gt;hasMips32r6() ? (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;LL64_R6&apos; in namespace &apos;llvm::Mips&apos;">LL64_R6</span> : Mips::<span class='error' title="no member named &apos;LL_R6&apos; in namespace &apos;llvm::Mips&apos;">LL_R6</span>)</td></tr>
<tr><th id="103">103</th><td>                            : (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;LL64&apos; in namespace &apos;llvm::Mips&apos;">LL64</span> : Mips::<span class='error' title="no member named &apos;LL&apos; in namespace &apos;llvm::Mips&apos;">LL</span>);</td></tr>
<tr><th id="104">104</th><td>    SC = STI-&gt;hasMips32r6() ? (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;SC64_R6&apos; in namespace &apos;llvm::Mips&apos;">SC64_R6</span> : Mips::<span class='error' title="no member named &apos;SC_R6&apos; in namespace &apos;llvm::Mips&apos;">SC_R6</span>)</td></tr>
<tr><th id="105">105</th><td>                            : (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;SC64&apos; in namespace &apos;llvm::Mips&apos;">SC64</span> : Mips::<span class='error' title="no member named &apos;SC&apos; in namespace &apos;llvm::Mips&apos;">SC</span>);</td></tr>
<tr><th id="106">106</th><td>  }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36Dest" title='Dest' data-type='unsigned int' data-ref="36Dest">Dest</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="109">109</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37Ptr" title='Ptr' data-type='unsigned int' data-ref="37Ptr">Ptr</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="38Mask" title='Mask' data-type='unsigned int' data-ref="38Mask">Mask</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="111">111</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="39ShiftCmpVal" title='ShiftCmpVal' data-type='unsigned int' data-ref="39ShiftCmpVal">ShiftCmpVal</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="112">112</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40Mask2" title='Mask2' data-type='unsigned int' data-ref="40Mask2">Mask2</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="113">113</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41ShiftNewVal" title='ShiftNewVal' data-type='unsigned int' data-ref="41ShiftNewVal">ShiftNewVal</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="114">114</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="42ShiftAmnt" title='ShiftAmnt' data-type='unsigned int' data-ref="42ShiftAmnt">ShiftAmnt</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>6</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="115">115</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43Scratch" title='Scratch' data-type='unsigned int' data-ref="43Scratch">Scratch</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>7</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="116">116</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44Scratch2" title='Scratch2' data-type='unsigned int' data-ref="44Scratch2">Scratch2</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>8</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i>// insert new blocks after the current block</i></td></tr>
<tr><th id="119">119</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col5 decl" id="45LLVM_BB" title='LLVM_BB' data-type='const llvm::BasicBlock *' data-ref="45LLVM_BB">LLVM_BB</dfn> = <a class="local col4 ref" href="#24BB" title='BB' data-ref="24BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="46loop1MBB" title='loop1MBB' data-type='llvm::MachineBasicBlock *' data-ref="46loop1MBB">loop1MBB</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col5 ref" href="#45LLVM_BB" title='LLVM_BB' data-ref="45LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="121">121</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="47loop2MBB" title='loop2MBB' data-type='llvm::MachineBasicBlock *' data-ref="47loop2MBB">loop2MBB</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col5 ref" href="#45LLVM_BB" title='LLVM_BB' data-ref="45LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="48sinkMBB" title='sinkMBB' data-type='llvm::MachineBasicBlock *' data-ref="48sinkMBB">sinkMBB</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col5 ref" href="#45LLVM_BB" title='LLVM_BB' data-ref="45LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="49exitMBB" title='exitMBB' data-type='llvm::MachineBasicBlock *' data-ref="49exitMBB">exitMBB</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col5 ref" href="#45LLVM_BB" title='LLVM_BB' data-ref="45LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col0 decl" id="50It" title='It' data-type='MachineFunction::iterator' data-ref="50It">It</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#24BB" title='BB' data-ref="24BB">BB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="125">125</th><td>  <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#50It" title='It' data-ref="50It">It</a>, <a class="local col6 ref" href="#46loop1MBB" title='loop1MBB' data-ref="46loop1MBB">loop1MBB</a>);</td></tr>
<tr><th id="126">126</th><td>  <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#50It" title='It' data-ref="50It">It</a>, <a class="local col7 ref" href="#47loop2MBB" title='loop2MBB' data-ref="47loop2MBB">loop2MBB</a>);</td></tr>
<tr><th id="127">127</th><td>  <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#50It" title='It' data-ref="50It">It</a>, <a class="local col8 ref" href="#48sinkMBB" title='sinkMBB' data-ref="48sinkMBB">sinkMBB</a>);</td></tr>
<tr><th id="128">128</th><td>  <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#50It" title='It' data-ref="50It">It</a>, <a class="local col9 ref" href="#49exitMBB" title='exitMBB' data-ref="49exitMBB">exitMBB</a>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i>// Transfer the remainder of BB and its successor edges to exitMBB.</i></td></tr>
<tr><th id="131">131</th><td>  <a class="local col9 ref" href="#49exitMBB" title='exitMBB' data-ref="49exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col9 ref" href="#49exitMBB" title='exitMBB' data-ref="49exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col4 ref" href="#24BB" title='BB' data-ref="24BB">BB</a>,</td></tr>
<tr><th id="132">132</th><td>                  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_">(</a><a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>)), <a class="local col4 ref" href="#24BB" title='BB' data-ref="24BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="133">133</th><td>  <a class="local col9 ref" href="#49exitMBB" title='exitMBB' data-ref="49exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="local col4 ref" href="#24BB" title='BB' data-ref="24BB">BB</a>);</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>//  thisMBB:</i></td></tr>
<tr><th id="136">136</th><td><i>  //    ...</i></td></tr>
<tr><th id="137">137</th><td><i>  //    fallthrough --&gt; loop1MBB</i></td></tr>
<tr><th id="138">138</th><td>  <a class="local col4 ref" href="#24BB" title='BB' data-ref="24BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#46loop1MBB" title='loop1MBB' data-ref="46loop1MBB">loop1MBB</a>, <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a>::<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbability6getOneEv" title='llvm::BranchProbability::getOne' data-ref="_ZN4llvm17BranchProbability6getOneEv">getOne</a>());</td></tr>
<tr><th id="139">139</th><td>  <a class="local col6 ref" href="#46loop1MBB" title='loop1MBB' data-ref="46loop1MBB">loop1MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col8 ref" href="#48sinkMBB" title='sinkMBB' data-ref="48sinkMBB">sinkMBB</a>);</td></tr>
<tr><th id="140">140</th><td>  <a class="local col6 ref" href="#46loop1MBB" title='loop1MBB' data-ref="46loop1MBB">loop1MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#47loop2MBB" title='loop2MBB' data-ref="47loop2MBB">loop2MBB</a>);</td></tr>
<tr><th id="141">141</th><td>  <a class="local col6 ref" href="#46loop1MBB" title='loop1MBB' data-ref="46loop1MBB">loop1MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv" title='llvm::MachineBasicBlock::normalizeSuccProbs' data-ref="_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv">normalizeSuccProbs</a>();</td></tr>
<tr><th id="142">142</th><td>  <a class="local col7 ref" href="#47loop2MBB" title='loop2MBB' data-ref="47loop2MBB">loop2MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#46loop1MBB" title='loop1MBB' data-ref="46loop1MBB">loop1MBB</a>);</td></tr>
<tr><th id="143">143</th><td>  <a class="local col7 ref" href="#47loop2MBB" title='loop2MBB' data-ref="47loop2MBB">loop2MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col8 ref" href="#48sinkMBB" title='sinkMBB' data-ref="48sinkMBB">sinkMBB</a>);</td></tr>
<tr><th id="144">144</th><td>  <a class="local col7 ref" href="#47loop2MBB" title='loop2MBB' data-ref="47loop2MBB">loop2MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv" title='llvm::MachineBasicBlock::normalizeSuccProbs' data-ref="_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv">normalizeSuccProbs</a>();</td></tr>
<tr><th id="145">145</th><td>  <a class="local col8 ref" href="#48sinkMBB" title='sinkMBB' data-ref="48sinkMBB">sinkMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col9 ref" href="#49exitMBB" title='exitMBB' data-ref="49exitMBB">exitMBB</a>, <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a>::<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbability6getOneEv" title='llvm::BranchProbability::getOne' data-ref="_ZN4llvm17BranchProbability6getOneEv">getOne</a>());</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <i>// loop1MBB:</i></td></tr>
<tr><th id="148">148</th><td><i>  //   ll dest, 0(ptr)</i></td></tr>
<tr><th id="149">149</th><td><i>  //   and Mask', dest, Mask</i></td></tr>
<tr><th id="150">150</th><td><i>  //   bne Mask', ShiftCmpVal, exitMBB</i></td></tr>
<tr><th id="151">151</th><td>  BuildMI(loop1MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(LL), Scratch).addReg(Ptr).addImm(<var>0</var>);</td></tr>
<tr><th id="152">152</th><td>  BuildMI(loop1MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;llvm::ISD::AND&apos;?">Mips</span>::AND), Scratch2)</td></tr>
<tr><th id="153">153</th><td>      .addReg(Scratch)</td></tr>
<tr><th id="154">154</th><td>      .addReg(Mask);</td></tr>
<tr><th id="155">155</th><td>  BuildMI(loop1MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(BNE))</td></tr>
<tr><th id="156">156</th><td>    .addReg(Scratch2).addReg(ShiftCmpVal).addMBB(sinkMBB);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i>// loop2MBB:</i></td></tr>
<tr><th id="159">159</th><td><i>  //   and dest, dest, mask2</i></td></tr>
<tr><th id="160">160</th><td><i>  //   or dest, dest, ShiftNewVal</i></td></tr>
<tr><th id="161">161</th><td><i>  //   sc dest, dest, 0(ptr)</i></td></tr>
<tr><th id="162">162</th><td><i>  //   beq dest, $0, loop1MBB</i></td></tr>
<tr><th id="163">163</th><td>  BuildMI(loop2MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;llvm::ISD::AND&apos;?">Mips</span>::AND), Scratch)</td></tr>
<tr><th id="164">164</th><td>      .addReg(Scratch, RegState::Kill)</td></tr>
<tr><th id="165">165</th><td>      .addReg(Mask2);</td></tr>
<tr><th id="166">166</th><td>  BuildMI(loop2MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;llvm::ISD::OR&apos;?">Mips</span>::OR), Scratch)</td></tr>
<tr><th id="167">167</th><td>      .addReg(Scratch, RegState::Kill)</td></tr>
<tr><th id="168">168</th><td>      .addReg(ShiftNewVal);</td></tr>
<tr><th id="169">169</th><td>  BuildMI(loop2MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(SC), Scratch)</td></tr>
<tr><th id="170">170</th><td>      .addReg(Scratch, RegState::Kill)</td></tr>
<tr><th id="171">171</th><td>      .addReg(Ptr)</td></tr>
<tr><th id="172">172</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="173">173</th><td>  BuildMI(loop2MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(BEQ))</td></tr>
<tr><th id="174">174</th><td>      .addReg(Scratch, RegState::Kill)</td></tr>
<tr><th id="175">175</th><td>      .addReg(ZERO)</td></tr>
<tr><th id="176">176</th><td>      .addMBB(loop1MBB);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i>//  sinkMBB:</i></td></tr>
<tr><th id="179">179</th><td><i>  //    srl     srlres, Mask', shiftamt</i></td></tr>
<tr><th id="180">180</th><td><i>  //    sign_extend dest,srlres</i></td></tr>
<tr><th id="181">181</th><td>  BuildMI(sinkMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;SRLV&apos; in namespace &apos;llvm::Mips&apos;">SRLV</span>), Dest)</td></tr>
<tr><th id="182">182</th><td>      .addReg(Scratch2)</td></tr>
<tr><th id="183">183</th><td>      .addReg(ShiftAmnt);</td></tr>
<tr><th id="184">184</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>()) {</td></tr>
<tr><th id="185">185</th><td>    BuildMI(sinkMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(SEOp), Dest).addReg(Dest);</td></tr>
<tr><th id="186">186</th><td>  } <b>else</b> {</td></tr>
<tr><th id="187">187</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="51ShiftImm" title='ShiftImm' data-type='const unsigned int' data-ref="51ShiftImm">ShiftImm</dfn> =</td></tr>
<tr><th id="188">188</th><td>        I-&gt;getOpcode() == Mips::<span class='error' title="no member named &apos;ATOMIC_CMP_SWAP_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_CMP_SWAP_I16_POSTRA</span> ? <var>16</var> : <var>24</var>;</td></tr>
<tr><th id="189">189</th><td>    BuildMI(sinkMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;SLL&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;LL&apos;?">Mips</span>::SLL), Dest)</td></tr>
<tr><th id="190">190</th><td>        .addReg(Dest, RegState::Kill)</td></tr>
<tr><th id="191">191</th><td>        .addImm(ShiftImm);</td></tr>
<tr><th id="192">192</th><td>    BuildMI(sinkMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;SRA&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;llvm::ISD::SRA&apos;?">Mips</span>::SRA), Dest)</td></tr>
<tr><th id="193">193</th><td>        .addReg(Dest, RegState::Kill)</td></tr>
<tr><th id="194">194</th><td>        .addImm(ShiftImm);</td></tr>
<tr><th id="195">195</th><td>  }</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col2 decl" id="52LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="52LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="198">198</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col2 ref" href="#52LiveRegs" title='LiveRegs' data-ref="52LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#46loop1MBB" title='loop1MBB' data-ref="46loop1MBB">loop1MBB</a></span>);</td></tr>
<tr><th id="199">199</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col2 ref" href="#52LiveRegs" title='LiveRegs' data-ref="52LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#47loop2MBB" title='loop2MBB' data-ref="47loop2MBB">loop2MBB</a></span>);</td></tr>
<tr><th id="200">200</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col2 ref" href="#52LiveRegs" title='LiveRegs' data-ref="52LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col8 ref" href="#48sinkMBB" title='sinkMBB' data-ref="48sinkMBB">sinkMBB</a></span>);</td></tr>
<tr><th id="201">201</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col2 ref" href="#52LiveRegs" title='LiveRegs' data-ref="52LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col9 ref" href="#49exitMBB" title='exitMBB' data-ref="49exitMBB">exitMBB</a></span>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <a class="local col6 ref" href="#26NMBBI" title='NMBBI' data-ref="26NMBBI">NMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col4 ref" href="#24BB" title='BB' data-ref="24BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="204">204</th><td>  <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="205">205</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MipsExpandPseudo19expandAtomicCmpSwapERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_b" title='(anonymous namespace)::MipsExpandPseudo::expandAtomicCmpSwap' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandAtomicCmpSwap(llvm::MachineBasicBlock &amp; BB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp; NMBBI, bool IsCapOp = false)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo19expandAtomicCmpSwapERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_b">expandAtomicCmpSwap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="53BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="53BB">BB</dfn>,</td></tr>
<tr><th id="209">209</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="54I" title='I' data-type='MachineBasicBlock::iterator' data-ref="54I">I</dfn>,</td></tr>
<tr><th id="210">210</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="55NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="55NMBBI">NMBBI</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                           <em>bool</em> <dfn class="local col6 decl" id="56IsCapOp" title='IsCapOp' data-type='bool' data-ref="56IsCapOp">IsCapOp</dfn>) {</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57Size" title='Size' data-type='unsigned int' data-ref="57Size">Size</dfn> = -<var>1</var>;</td></tr>
<tr><th id="214">214</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58IsCapCmpXchg" title='IsCapCmpXchg' data-type='bool' data-ref="58IsCapCmpXchg">IsCapCmpXchg</dfn> = <b>false</b>;</td></tr>
<tr><th id="215">215</th><td>  <b>switch</b>(<a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="216">216</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_CMP_SWAP_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_CMP_SWAP_I32_POSTRA</span>: Size = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="217">217</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_CMP_SWAP_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_CMP_SWAP_I64_POSTRA</span>: Size = <var>8</var>; <b>break</b>;</td></tr>
<tr><th id="218">218</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_CMP_SWAP_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_CMP_SWAP_I8_POSTRA</span>: Size = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="219">219</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_CMP_SWAP_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_CMP_SWAP_I16_POSTRA</span>: Size = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="220">220</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_CMP_SWAP_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_CMP_SWAP_I32_POSTRA</span>: Size = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="221">221</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_CMP_SWAP_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_CMP_SWAP_I64_POSTRA</span>: Size = <var>8</var>; <b>break</b>;</td></tr>
<tr><th id="222">222</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_CMP_SWAP_CAP_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_CMP_SWAP_CAP_POSTRA</span>:</td></tr>
<tr><th id="223">223</th><td>      Size = CAP_ATOMIC_SIZE;</td></tr>
<tr><th id="224">224</th><td>      <a class="local col8 ref" href="#58IsCapCmpXchg" title='IsCapCmpXchg' data-ref="58IsCapCmpXchg">IsCapCmpXchg</a> = <b>true</b>;</td></tr>
<tr><th id="225">225</th><td>      <b>break</b>;</td></tr>
<tr><th id="226">226</th><td>    <b>default</b>:</td></tr>
<tr><th id="227">227</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled cmpxchg&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 227)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled cmpxchg"</q>);</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="59MF" title='MF' data-type='llvm::MachineFunction *' data-ref="59MF">MF</dfn> = <a class="local col3 ref" href="#53BB" title='BB' data-ref="53BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <em>const</em> <em>bool</em> <dfn class="local col0 decl" id="60ArePtrs64bit" title='ArePtrs64bit' data-type='const bool' data-ref="60ArePtrs64bit">ArePtrs64bit</dfn> = <a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv" title='llvm::MipsABIInfo::ArePtrs64bit' data-ref="_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv">ArePtrs64bit</a>();</td></tr>
<tr><th id="232">232</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="61DL" title='DL' data-type='llvm::DebugLoc' data-ref="61DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62LL" title='LL' data-type='unsigned int' data-ref="62LL">LL</dfn>, <dfn class="local col3 decl" id="63SC" title='SC' data-type='unsigned int' data-ref="63SC">SC</dfn>, <dfn class="local col4 decl" id="64ZERO" title='ZERO' data-type='unsigned int' data-ref="64ZERO">ZERO</dfn>, <dfn class="local col5 decl" id="65BNE" title='BNE' data-type='unsigned int' data-ref="65BNE">BNE</dfn>, <dfn class="local col6 decl" id="66BEQ" title='BEQ' data-type='unsigned int' data-ref="66BEQ">BEQ</dfn>, <dfn class="local col7 decl" id="67MOVE" title='MOVE' data-type='unsigned int' data-ref="67MOVE">MOVE</dfn>;</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <b>if</b> (<a class="local col7 ref" href="#57Size" title='Size' data-ref="57Size">Size</a> &lt;= <var>4</var>) {</td></tr>
<tr><th id="237">237</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>()) {</td></tr>
<tr><th id="238">238</th><td>      LL = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;LL_MMR6&apos; in namespace &apos;llvm::Mips&apos;">LL_MMR6</span> : Mips::<span class='error' title="no member named &apos;LL_MM&apos; in namespace &apos;llvm::Mips&apos;">LL_MM</span>;</td></tr>
<tr><th id="239">239</th><td>      SC = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;SC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">SC_MMR6</span> : Mips::<span class='error' title="no member named &apos;SC_MM&apos; in namespace &apos;llvm::Mips&apos;">SC_MM</span>;</td></tr>
<tr><th id="240">240</th><td>      BNE = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;BNEC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEC_MMR6</span> : Mips::<span class='error' title="no member named &apos;BNE_MM&apos; in namespace &apos;llvm::Mips&apos;">BNE_MM</span>;</td></tr>
<tr><th id="241">241</th><td>      BEQ = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;BEQC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQC_MMR6</span> : Mips::<span class='error' title="no member named &apos;BEQ_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQ_MM</span>;</td></tr>
<tr><th id="242">242</th><td>    } <b>else</b> {</td></tr>
<tr><th id="243">243</th><td>      LL = STI-&gt;hasMips32r6()</td></tr>
<tr><th id="244">244</th><td>               ? (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;LL64_R6&apos; in namespace &apos;llvm::Mips&apos;">LL64_R6</span> : Mips::<span class='error' title="no member named &apos;LL_R6&apos; in namespace &apos;llvm::Mips&apos;">LL_R6</span>)</td></tr>
<tr><th id="245">245</th><td>               : (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;LL64&apos; in namespace &apos;llvm::Mips&apos;">LL64</span> : Mips::<span class='error' title="no member named &apos;LL&apos; in namespace &apos;llvm::Mips&apos;">LL</span>);</td></tr>
<tr><th id="246">246</th><td>      SC = STI-&gt;hasMips32r6()</td></tr>
<tr><th id="247">247</th><td>               ? (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;SC64_R6&apos; in namespace &apos;llvm::Mips&apos;">SC64_R6</span> : Mips::<span class='error' title="no member named &apos;SC_R6&apos; in namespace &apos;llvm::Mips&apos;">SC_R6</span>)</td></tr>
<tr><th id="248">248</th><td>               : (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;SC64&apos; in namespace &apos;llvm::Mips&apos;">SC64</span> : Mips::<span class='error' title="no member named &apos;SC&apos; in namespace &apos;llvm::Mips&apos;">SC</span>);</td></tr>
<tr><th id="249">249</th><td>      BNE = Mips::<span class='error' title="no member named &apos;BNE&apos; in namespace &apos;llvm::Mips&apos;">BNE</span>;</td></tr>
<tr><th id="250">250</th><td>      BEQ = Mips::<span class='error' title="no member named &apos;BEQ&apos; in namespace &apos;llvm::Mips&apos;">BEQ</span>;</td></tr>
<tr><th id="251">251</th><td>    }</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    ZERO = Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>;</td></tr>
<tr><th id="254">254</th><td>    MOVE = Mips::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::Mips&apos;">OR</span>;</td></tr>
<tr><th id="255">255</th><td>  } <b>else</b> {</td></tr>
<tr><th id="256">256</th><td>    LL = STI-&gt;hasMips64r6() ? Mips::<span class='error' title="no member named &apos;LLD_R6&apos; in namespace &apos;llvm::Mips&apos;">LLD_R6</span> : Mips::<span class='error' title="no member named &apos;LLD&apos; in namespace &apos;llvm::Mips&apos;">LLD</span>;</td></tr>
<tr><th id="257">257</th><td>    SC = STI-&gt;hasMips64r6() ? Mips::<span class='error' title="no member named &apos;SCD_R6&apos; in namespace &apos;llvm::Mips&apos;">SCD_R6</span> : Mips::<span class='error' title="no member named &apos;SCD&apos; in namespace &apos;llvm::Mips&apos;">SCD</span>;</td></tr>
<tr><th id="258">258</th><td>    ZERO = Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>;</td></tr>
<tr><th id="259">259</th><td>    BNE = Mips::<span class='error' title="no member named &apos;BNE64&apos; in namespace &apos;llvm::Mips&apos;">BNE64</span>;</td></tr>
<tr><th id="260">260</th><td>    BEQ = Mips::<span class='error' title="no member named &apos;BEQ64&apos; in namespace &apos;llvm::Mips&apos;">BEQ64</span>;</td></tr>
<tr><th id="261">261</th><td>    MOVE = Mips::<span class='error' title="no member named &apos;OR64&apos; in namespace &apos;llvm::Mips&apos;">OR64</span>;</td></tr>
<tr><th id="262">262</th><td>  }</td></tr>
<tr><th id="263">263</th><td>  <b>if</b> (<a class="local col6 ref" href="#56IsCapOp" title='IsCapOp' data-ref="56IsCapOp">IsCapOp</a>) {</td></tr>
<tr><th id="264">264</th><td>    <b>switch</b>(<a class="local col7 ref" href="#57Size" title='Size' data-ref="57Size">Size</a>) {</td></tr>
<tr><th id="265">265</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="266">266</th><td>      LL = Mips::<span class='error' title="no member named &apos;CLLB&apos; in namespace &apos;llvm::Mips&apos;">CLLB</span>;</td></tr>
<tr><th id="267">267</th><td>      SC = Mips::<span class='error' title="no member named &apos;CSCB&apos; in namespace &apos;llvm::Mips&apos;">CSCB</span>;</td></tr>
<tr><th id="268">268</th><td>      <b>break</b>;</td></tr>
<tr><th id="269">269</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="270">270</th><td>      LL = Mips::<span class='error' title="no member named &apos;CLLH&apos; in namespace &apos;llvm::Mips&apos;">CLLH</span>;</td></tr>
<tr><th id="271">271</th><td>      SC = Mips::<span class='error' title="no member named &apos;CSCH&apos; in namespace &apos;llvm::Mips&apos;">CSCH</span>;</td></tr>
<tr><th id="272">272</th><td>      <b>break</b>;</td></tr>
<tr><th id="273">273</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="274">274</th><td>      LL = Mips::<span class='error' title="no member named &apos;CLLW&apos; in namespace &apos;llvm::Mips&apos;">CLLW</span>;</td></tr>
<tr><th id="275">275</th><td>      SC = Mips::<span class='error' title="no member named &apos;CSCW&apos; in namespace &apos;llvm::Mips&apos;">CSCW</span>;</td></tr>
<tr><th id="276">276</th><td>      <b>break</b>;</td></tr>
<tr><th id="277">277</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="278">278</th><td>      LL = Mips::<span class='error' title="no member named &apos;CLLD&apos; in namespace &apos;llvm::Mips&apos;">CLLD</span>;</td></tr>
<tr><th id="279">279</th><td>      SC = Mips::<span class='error' title="no member named &apos;CSCD&apos; in namespace &apos;llvm::Mips&apos;">CSCD</span>;</td></tr>
<tr><th id="280">280</th><td>      <b>break</b>;</td></tr>
<tr><th id="281">281</th><td>    <b>case</b> <a class="tu ref" href="#(anonymousnamespace)::CAP_ATOMIC_SIZE" title='(anonymous namespace)::CAP_ATOMIC_SIZE' data-use='r' data-ref="(anonymousnamespace)::CAP_ATOMIC_SIZE">CAP_ATOMIC_SIZE</a>:</td></tr>
<tr><th id="282">282</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IsCapCmpXchg) ? void (0) : __assert_fail (&quot;IsCapCmpXchg&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 282, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#58IsCapCmpXchg" title='IsCapCmpXchg' data-ref="58IsCapCmpXchg">IsCapCmpXchg</a>);</td></tr>
<tr><th id="283">283</th><td>      LL = Mips::<span class='error' title="no member named &apos;CLLC&apos; in namespace &apos;llvm::Mips&apos;">CLLC</span>;</td></tr>
<tr><th id="284">284</th><td>      SC = Mips::<span class='error' title="no member named &apos;CSCC&apos; in namespace &apos;llvm::Mips&apos;">CSCC</span>;</td></tr>
<tr><th id="285">285</th><td>      <b>break</b>;</td></tr>
<tr><th id="286">286</th><td>    <b>default</b>:</td></tr>
<tr><th id="287">287</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown CHERI atomic size!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 287)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown CHERI atomic size!"</q>);</td></tr>
<tr><th id="288">288</th><td>    }</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68Dest" title='Dest' data-type='unsigned int' data-ref="68Dest">Dest</dfn> = <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="292">292</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69Ptr" title='Ptr' data-type='unsigned int' data-ref="69Ptr">Ptr</dfn> = <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="293">293</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="70OldVal" title='OldVal' data-type='unsigned int' data-ref="70OldVal">OldVal</dfn> = <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="294">294</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="71NewVal" title='NewVal' data-type='unsigned int' data-ref="71NewVal">NewVal</dfn> = <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="295">295</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72Scratch" title='Scratch' data-type='unsigned int' data-ref="72Scratch">Scratch</dfn> = <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <i>// insert new blocks after the current block</i></td></tr>
<tr><th id="298">298</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col3 decl" id="73LLVM_BB" title='LLVM_BB' data-type='const llvm::BasicBlock *' data-ref="73LLVM_BB">LLVM_BB</dfn> = <a class="local col3 ref" href="#53BB" title='BB' data-ref="53BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="74loop1MBB" title='loop1MBB' data-type='llvm::MachineBasicBlock *' data-ref="74loop1MBB">loop1MBB</dfn> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col3 ref" href="#73LLVM_BB" title='LLVM_BB' data-ref="73LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="300">300</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="75loop2MBB" title='loop2MBB' data-type='llvm::MachineBasicBlock *' data-ref="75loop2MBB">loop2MBB</dfn> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col3 ref" href="#73LLVM_BB" title='LLVM_BB' data-ref="73LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="301">301</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="76exitMBB" title='exitMBB' data-type='llvm::MachineBasicBlock *' data-ref="76exitMBB">exitMBB</dfn> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col3 ref" href="#73LLVM_BB" title='LLVM_BB' data-ref="73LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="302">302</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col7 decl" id="77It" title='It' data-type='MachineFunction::iterator' data-ref="77It">It</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#53BB" title='BB' data-ref="53BB">BB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="303">303</th><td>  <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#77It" title='It' data-ref="77It">It</a>, <a class="local col4 ref" href="#74loop1MBB" title='loop1MBB' data-ref="74loop1MBB">loop1MBB</a>);</td></tr>
<tr><th id="304">304</th><td>  <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#77It" title='It' data-ref="77It">It</a>, <a class="local col5 ref" href="#75loop2MBB" title='loop2MBB' data-ref="75loop2MBB">loop2MBB</a>);</td></tr>
<tr><th id="305">305</th><td>  <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#77It" title='It' data-ref="77It">It</a>, <a class="local col6 ref" href="#76exitMBB" title='exitMBB' data-ref="76exitMBB">exitMBB</a>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <i>// Transfer the remainder of BB and its successor edges to exitMBB.</i></td></tr>
<tr><th id="308">308</th><td>  <a class="local col6 ref" href="#76exitMBB" title='exitMBB' data-ref="76exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col6 ref" href="#76exitMBB" title='exitMBB' data-ref="76exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col3 ref" href="#53BB" title='BB' data-ref="53BB">BB</a>,</td></tr>
<tr><th id="309">309</th><td>                  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_">(</a><a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a>)), <a class="local col3 ref" href="#53BB" title='BB' data-ref="53BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="310">310</th><td>  <a class="local col6 ref" href="#76exitMBB" title='exitMBB' data-ref="76exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="local col3 ref" href="#53BB" title='BB' data-ref="53BB">BB</a>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <i>//  thisMBB:</i></td></tr>
<tr><th id="313">313</th><td><i>  //    ...</i></td></tr>
<tr><th id="314">314</th><td><i>  //    fallthrough --&gt; loop1MBB</i></td></tr>
<tr><th id="315">315</th><td>  <a class="local col3 ref" href="#53BB" title='BB' data-ref="53BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#74loop1MBB" title='loop1MBB' data-ref="74loop1MBB">loop1MBB</a>, <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a>::<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbability6getOneEv" title='llvm::BranchProbability::getOne' data-ref="_ZN4llvm17BranchProbability6getOneEv">getOne</a>());</td></tr>
<tr><th id="316">316</th><td>  <a class="local col4 ref" href="#74loop1MBB" title='loop1MBB' data-ref="74loop1MBB">loop1MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#76exitMBB" title='exitMBB' data-ref="76exitMBB">exitMBB</a>);</td></tr>
<tr><th id="317">317</th><td>  <a class="local col4 ref" href="#74loop1MBB" title='loop1MBB' data-ref="74loop1MBB">loop1MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#75loop2MBB" title='loop2MBB' data-ref="75loop2MBB">loop2MBB</a>);</td></tr>
<tr><th id="318">318</th><td>  <a class="local col4 ref" href="#74loop1MBB" title='loop1MBB' data-ref="74loop1MBB">loop1MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv" title='llvm::MachineBasicBlock::normalizeSuccProbs' data-ref="_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv">normalizeSuccProbs</a>();</td></tr>
<tr><th id="319">319</th><td>  <a class="local col5 ref" href="#75loop2MBB" title='loop2MBB' data-ref="75loop2MBB">loop2MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#74loop1MBB" title='loop1MBB' data-ref="74loop1MBB">loop1MBB</a>);</td></tr>
<tr><th id="320">320</th><td>  <a class="local col5 ref" href="#75loop2MBB" title='loop2MBB' data-ref="75loop2MBB">loop2MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#76exitMBB" title='exitMBB' data-ref="76exitMBB">exitMBB</a>);</td></tr>
<tr><th id="321">321</th><td>  <a class="local col5 ref" href="#75loop2MBB" title='loop2MBB' data-ref="75loop2MBB">loop2MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv" title='llvm::MachineBasicBlock::normalizeSuccProbs' data-ref="_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv">normalizeSuccProbs</a>();</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i>// loop1MBB:</i></td></tr>
<tr><th id="324">324</th><td><i>  //   ll dest, 0(ptr)</i></td></tr>
<tr><th id="325">325</th><td><i>  //   bne dest, oldval, exitMBB</i></td></tr>
<tr><th id="326">326</th><td>  <em>auto</em> <dfn class="local col8 decl" id="78LLOp" title='LLOp' data-type='auto' data-ref="78LLOp">LLOp</dfn> = BuildMI(loop1MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(LL), Dest).addReg(Ptr);</td></tr>
<tr><th id="327">327</th><td>  <b>if</b> (!IsCapOp)</td></tr>
<tr><th id="328">328</th><td>    LLOp.addImm(<var>0</var>);</td></tr>
<tr><th id="329">329</th><td>  <b>if</b> (<a class="local col8 ref" href="#58IsCapCmpXchg" title='IsCapCmpXchg' data-ref="58IsCapCmpXchg">IsCapCmpXchg</a>) {</td></tr>
<tr><th id="330">330</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="79CapCmp" title='CapCmp' data-type='unsigned int' data-ref="79CapCmp">CapCmp</dfn> = STI-&gt;useCheriExactEquals() ? Mips::<span class='error' title="no member named &apos;CEXEQ&apos; in namespace &apos;llvm::Mips&apos;">CEXEQ</span> : Mips::<span class='error' title="no member named &apos;CEQ&apos; in namespace &apos;llvm::Mips&apos;">CEQ</span>;</td></tr>
<tr><th id="331">331</th><td>    <i>// load, compare, and exit if not equal</i></td></tr>
<tr><th id="332">332</th><td><i>    //   cllc dest, ptr</i></td></tr>
<tr><th id="333">333</th><td><i>    //   ceq scratch, dest, oldval,</i></td></tr>
<tr><th id="334">334</th><td><i>    //   beqz scratch exitMBB</i></td></tr>
<tr><th id="335">335</th><td>    BuildMI(loop1MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(CapCmp), Scratch)</td></tr>
<tr><th id="336">336</th><td>        .addReg(Dest, RegState::Kill)</td></tr>
<tr><th id="337">337</th><td>        .addReg(OldVal);</td></tr>
<tr><th id="338">338</th><td>    BuildMI(loop1MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(BEQ))</td></tr>
<tr><th id="339">339</th><td>        .addReg(Scratch, RegState::Kill)</td></tr>
<tr><th id="340">340</th><td>        .addReg(ZERO)</td></tr>
<tr><th id="341">341</th><td>        .addMBB(exitMBB);</td></tr>
<tr><th id="342">342</th><td>  } <b>else</b> {</td></tr>
<tr><th id="343">343</th><td>    BuildMI(loop1MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(BNE))</td></tr>
<tr><th id="344">344</th><td>        .addReg(Dest, RegState::Kill)</td></tr>
<tr><th id="345">345</th><td>        .addReg(OldVal)</td></tr>
<tr><th id="346">346</th><td>        .addMBB(exitMBB);</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <i>// loop2MBB:</i></td></tr>
<tr><th id="350">350</th><td><i>  //   move scratch, NewVal</i></td></tr>
<tr><th id="351">351</th><td><i>  //   sc Scratch, Scratch, 0(ptr)</i></td></tr>
<tr><th id="352">352</th><td><i>  //   beq Scratch, $0, loop1MBB</i></td></tr>
<tr><th id="353">353</th><td>  <b>if</b> (!<a class="local col6 ref" href="#56IsCapOp" title='IsCapOp' data-ref="56IsCapOp">IsCapOp</a>) {</td></tr>
<tr><th id="354">354</th><td>    BuildMI(loop2MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(MOVE), Scratch).addReg(NewVal).addReg(ZERO);</td></tr>
<tr><th id="355">355</th><td>    BuildMI(loop2MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(SC), Scratch).addReg(Scratch).addReg(Ptr).addImm(<var>0</var>);</td></tr>
<tr><th id="356">356</th><td>  } <b>else</b> {</td></tr>
<tr><th id="357">357</th><td>    <i>// No need for a move with the CHERI cll*/csc*</i></td></tr>
<tr><th id="358">358</th><td>    BuildMI(loop2MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(SC), Scratch).addReg(NewVal).addReg(Ptr);</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td>  BuildMI(loop2MBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(BEQ))</td></tr>
<tr><th id="361">361</th><td>    .addReg(Scratch, RegState::Kill).addReg(ZERO).addMBB(loop1MBB);</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col0 decl" id="80LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="80LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="364">364</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col0 ref" href="#80LiveRegs" title='LiveRegs' data-ref="80LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#74loop1MBB" title='loop1MBB' data-ref="74loop1MBB">loop1MBB</a></span>);</td></tr>
<tr><th id="365">365</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col0 ref" href="#80LiveRegs" title='LiveRegs' data-ref="80LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#75loop2MBB" title='loop2MBB' data-ref="75loop2MBB">loop2MBB</a></span>);</td></tr>
<tr><th id="366">366</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col0 ref" href="#80LiveRegs" title='LiveRegs' data-ref="80LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#76exitMBB" title='exitMBB' data-ref="76exitMBB">exitMBB</a></span>);</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <a class="local col5 ref" href="#55NMBBI" title='NMBBI' data-ref="55NMBBI">NMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col3 ref" href="#53BB" title='BB' data-ref="53BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="369">369</th><td>  <a class="local col4 ref" href="#54I" title='I' data-ref="54I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="370">370</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="371">371</th><td>}</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MipsExpandPseudo24expandAtomicBinOpSubwordERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::MipsExpandPseudo::expandAtomicBinOpSubword' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandAtomicBinOpSubword(llvm::MachineBasicBlock &amp; BB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp; NMBBI)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo24expandAtomicBinOpSubwordERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandAtomicBinOpSubword</dfn>(</td></tr>
<tr><th id="374">374</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="81BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="81BB">BB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="82I" title='I' data-type='MachineBasicBlock::iterator' data-ref="82I">I</dfn>,</td></tr>
<tr><th id="375">375</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="83NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="83NMBBI">NMBBI</dfn>) {</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="84MF" title='MF' data-type='llvm::MachineFunction *' data-ref="84MF">MF</dfn> = <a class="local col1 ref" href="#81BB" title='BB' data-ref="81BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="85ArePtrs64bit" title='ArePtrs64bit' data-type='const bool' data-ref="85ArePtrs64bit">ArePtrs64bit</dfn> = <a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv" title='llvm::MipsABIInfo::ArePtrs64bit' data-ref="_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv">ArePtrs64bit</a>();</td></tr>
<tr><th id="380">380</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="86DL" title='DL' data-type='llvm::DebugLoc' data-ref="86DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="87LL" title='LL' data-type='unsigned int' data-ref="87LL">LL</dfn>, <dfn class="local col8 decl" id="88SC" title='SC' data-type='unsigned int' data-ref="88SC">SC</dfn>;</td></tr>
<tr><th id="383">383</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="89BEQ" title='BEQ' data-type='unsigned int' data-ref="89BEQ">BEQ</dfn> = Mips::<span class='error' title="no member named &apos;BEQ&apos; in namespace &apos;llvm::Mips&apos;">BEQ</span>;</td></tr>
<tr><th id="384">384</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="90SEOp" title='SEOp' data-type='unsigned int' data-ref="90SEOp">SEOp</dfn> = Mips::<span class='error' title="no member named &apos;SEH&apos; in namespace &apos;llvm::Mips&apos;">SEH</span>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>()) {</td></tr>
<tr><th id="387">387</th><td>      LL = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;LL_MMR6&apos; in namespace &apos;llvm::Mips&apos;">LL_MMR6</span> : Mips::<span class='error' title="no member named &apos;LL_MM&apos; in namespace &apos;llvm::Mips&apos;">LL_MM</span>;</td></tr>
<tr><th id="388">388</th><td>      SC = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;SC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">SC_MMR6</span> : Mips::<span class='error' title="no member named &apos;SC_MM&apos; in namespace &apos;llvm::Mips&apos;">SC_MM</span>;</td></tr>
<tr><th id="389">389</th><td>      BEQ = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;BEQC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQC_MMR6</span> : Mips::<span class='error' title="no member named &apos;BEQ_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQ_MM</span>;</td></tr>
<tr><th id="390">390</th><td>  } <b>else</b> {</td></tr>
<tr><th id="391">391</th><td>    LL = STI-&gt;hasMips32r6() ? (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;LL64_R6&apos; in namespace &apos;llvm::Mips&apos;">LL64_R6</span> : Mips::<span class='error' title="no member named &apos;LL_R6&apos; in namespace &apos;llvm::Mips&apos;">LL_R6</span>)</td></tr>
<tr><th id="392">392</th><td>                            : (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;LL64&apos; in namespace &apos;llvm::Mips&apos;">LL64</span> : Mips::<span class='error' title="no member named &apos;LL&apos; in namespace &apos;llvm::Mips&apos;">LL</span>);</td></tr>
<tr><th id="393">393</th><td>    SC = STI-&gt;hasMips32r6() ? (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;SC64_R6&apos; in namespace &apos;llvm::Mips&apos;">SC64_R6</span> : Mips::<span class='error' title="no member named &apos;SC_R6&apos; in namespace &apos;llvm::Mips&apos;">SC_R6</span>)</td></tr>
<tr><th id="394">394</th><td>                            : (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;SC64&apos; in namespace &apos;llvm::Mips&apos;">SC64</span> : Mips::<span class='error' title="no member named &apos;SC&apos; in namespace &apos;llvm::Mips&apos;">SC</span>);</td></tr>
<tr><th id="395">395</th><td>  }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <em>bool</em> <dfn class="local col1 decl" id="91IsSwap" title='IsSwap' data-type='bool' data-ref="91IsSwap">IsSwap</dfn> = <b>false</b>;</td></tr>
<tr><th id="398">398</th><td>  <em>bool</em> <dfn class="local col2 decl" id="92IsNand" title='IsNand' data-type='bool' data-ref="92IsNand">IsNand</dfn> = <b>false</b>;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="93Opcode" title='Opcode' data-type='unsigned int' data-ref="93Opcode">Opcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="401">401</th><td>  <b>switch</b> (<a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="402">402</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_NAND_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_NAND_I8_POSTRA</span>:</td></tr>
<tr><th id="403">403</th><td>    SEOp = Mips::<span class='error' title="no member named &apos;SEB&apos; in namespace &apos;llvm::Mips&apos;">SEB</span>;</td></tr>
<tr><th id="404">404</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="405">405</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_NAND_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_NAND_I16_POSTRA</span>:</td></tr>
<tr><th id="406">406</th><td>    IsNand = <b>true</b>;</td></tr>
<tr><th id="407">407</th><td>    <b>break</b>;</td></tr>
<tr><th id="408">408</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_SWAP_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_SWAP_I8_POSTRA</span>:</td></tr>
<tr><th id="409">409</th><td>    SEOp = Mips::<span class='error' title="no member named &apos;SEB&apos; in namespace &apos;llvm::Mips&apos;">SEB</span>;</td></tr>
<tr><th id="410">410</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="411">411</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_SWAP_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_SWAP_I16_POSTRA</span>:</td></tr>
<tr><th id="412">412</th><td>    IsSwap = <b>true</b>;</td></tr>
<tr><th id="413">413</th><td>    <b>break</b>;</td></tr>
<tr><th id="414">414</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_ADD_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_ADD_I8_POSTRA</span>:</td></tr>
<tr><th id="415">415</th><td>    SEOp = Mips::<span class='error' title="no member named &apos;SEB&apos; in namespace &apos;llvm::Mips&apos;">SEB</span>;</td></tr>
<tr><th id="416">416</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_ADD_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_ADD_I16_POSTRA</span>:</td></tr>
<tr><th id="418">418</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;ADDu&apos; in namespace &apos;llvm::Mips&apos;">ADDu</span>;</td></tr>
<tr><th id="419">419</th><td>    <b>break</b>;</td></tr>
<tr><th id="420">420</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_SUB_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_SUB_I8_POSTRA</span>:</td></tr>
<tr><th id="421">421</th><td>    SEOp = Mips::<span class='error' title="no member named &apos;SEB&apos; in namespace &apos;llvm::Mips&apos;">SEB</span>;</td></tr>
<tr><th id="422">422</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_SUB_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_SUB_I16_POSTRA</span>:</td></tr>
<tr><th id="424">424</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;SUBu&apos; in namespace &apos;llvm::Mips&apos;">SUBu</span>;</td></tr>
<tr><th id="425">425</th><td>    <b>break</b>;</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_AND_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_AND_I8_POSTRA</span>:</td></tr>
<tr><th id="427">427</th><td>    SEOp = Mips::<span class='error' title="no member named &apos;SEB&apos; in namespace &apos;llvm::Mips&apos;">SEB</span>;</td></tr>
<tr><th id="428">428</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="429">429</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_AND_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_AND_I16_POSTRA</span>:</td></tr>
<tr><th id="430">430</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;">AND</span>;</td></tr>
<tr><th id="431">431</th><td>    <b>break</b>;</td></tr>
<tr><th id="432">432</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_OR_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_OR_I8_POSTRA</span>:</td></tr>
<tr><th id="433">433</th><td>    SEOp = Mips::<span class='error' title="no member named &apos;SEB&apos; in namespace &apos;llvm::Mips&apos;">SEB</span>;</td></tr>
<tr><th id="434">434</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="435">435</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_OR_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_OR_I16_POSTRA</span>:</td></tr>
<tr><th id="436">436</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::Mips&apos;">OR</span>;</td></tr>
<tr><th id="437">437</th><td>    <b>break</b>;</td></tr>
<tr><th id="438">438</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_XOR_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_XOR_I8_POSTRA</span>:</td></tr>
<tr><th id="439">439</th><td>    SEOp = Mips::<span class='error' title="no member named &apos;SEB&apos; in namespace &apos;llvm::Mips&apos;">SEB</span>;</td></tr>
<tr><th id="440">440</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="441">441</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_XOR_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_XOR_I16_POSTRA</span>:</td></tr>
<tr><th id="442">442</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;XOR&apos; in namespace &apos;llvm::Mips&apos;">XOR</span>;</td></tr>
<tr><th id="443">443</th><td>    <b>break</b>;</td></tr>
<tr><th id="444">444</th><td>  <b>default</b>:</td></tr>
<tr><th id="445">445</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown subword atomic pseudo for expansion!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 445)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown subword atomic pseudo for expansion!"</q>);</td></tr>
<tr><th id="446">446</th><td>  }</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="94Dest" title='Dest' data-type='unsigned int' data-ref="94Dest">Dest</dfn> = <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="449">449</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95Ptr" title='Ptr' data-type='unsigned int' data-ref="95Ptr">Ptr</dfn> = <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="450">450</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96Incr" title='Incr' data-type='unsigned int' data-ref="96Incr">Incr</dfn> = <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="451">451</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="97Mask" title='Mask' data-type='unsigned int' data-ref="97Mask">Mask</dfn> = <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="452">452</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="98Mask2" title='Mask2' data-type='unsigned int' data-ref="98Mask2">Mask2</dfn> = <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="453">453</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="99ShiftAmnt" title='ShiftAmnt' data-type='unsigned int' data-ref="99ShiftAmnt">ShiftAmnt</dfn> = <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="454">454</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="100OldVal" title='OldVal' data-type='unsigned int' data-ref="100OldVal">OldVal</dfn> = <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>6</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="455">455</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="101BinOpRes" title='BinOpRes' data-type='unsigned int' data-ref="101BinOpRes">BinOpRes</dfn> = <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>7</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="456">456</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="102StoreVal" title='StoreVal' data-type='unsigned int' data-ref="102StoreVal">StoreVal</dfn> = <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>8</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col3 decl" id="103LLVM_BB" title='LLVM_BB' data-type='const llvm::BasicBlock *' data-ref="103LLVM_BB">LLVM_BB</dfn> = <a class="local col1 ref" href="#81BB" title='BB' data-ref="81BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="459">459</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="104loopMBB" title='loopMBB' data-type='llvm::MachineBasicBlock *' data-ref="104loopMBB">loopMBB</dfn> = <a class="local col4 ref" href="#84MF" title='MF' data-ref="84MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col3 ref" href="#103LLVM_BB" title='LLVM_BB' data-ref="103LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="460">460</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="105sinkMBB" title='sinkMBB' data-type='llvm::MachineBasicBlock *' data-ref="105sinkMBB">sinkMBB</dfn> = <a class="local col4 ref" href="#84MF" title='MF' data-ref="84MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col3 ref" href="#103LLVM_BB" title='LLVM_BB' data-ref="103LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="461">461</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="106exitMBB" title='exitMBB' data-type='llvm::MachineBasicBlock *' data-ref="106exitMBB">exitMBB</dfn> = <a class="local col4 ref" href="#84MF" title='MF' data-ref="84MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col3 ref" href="#103LLVM_BB" title='LLVM_BB' data-ref="103LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="462">462</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col7 decl" id="107It" title='It' data-type='MachineFunction::iterator' data-ref="107It">It</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col1 ref" href="#81BB" title='BB' data-ref="81BB">BB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="463">463</th><td>  <a class="local col4 ref" href="#84MF" title='MF' data-ref="84MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#107It" title='It' data-ref="107It">It</a>, <a class="local col4 ref" href="#104loopMBB" title='loopMBB' data-ref="104loopMBB">loopMBB</a>);</td></tr>
<tr><th id="464">464</th><td>  <a class="local col4 ref" href="#84MF" title='MF' data-ref="84MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#107It" title='It' data-ref="107It">It</a>, <a class="local col5 ref" href="#105sinkMBB" title='sinkMBB' data-ref="105sinkMBB">sinkMBB</a>);</td></tr>
<tr><th id="465">465</th><td>  <a class="local col4 ref" href="#84MF" title='MF' data-ref="84MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#107It" title='It' data-ref="107It">It</a>, <a class="local col6 ref" href="#106exitMBB" title='exitMBB' data-ref="106exitMBB">exitMBB</a>);</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <a class="local col6 ref" href="#106exitMBB" title='exitMBB' data-ref="106exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col6 ref" href="#106exitMBB" title='exitMBB' data-ref="106exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col1 ref" href="#81BB" title='BB' data-ref="81BB">BB</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a>), <a class="local col1 ref" href="#81BB" title='BB' data-ref="81BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="468">468</th><td>  <a class="local col6 ref" href="#106exitMBB" title='exitMBB' data-ref="106exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="local col1 ref" href="#81BB" title='BB' data-ref="81BB">BB</a>);</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <a class="local col1 ref" href="#81BB" title='BB' data-ref="81BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#104loopMBB" title='loopMBB' data-ref="104loopMBB">loopMBB</a>, <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a>::<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbability6getOneEv" title='llvm::BranchProbability::getOne' data-ref="_ZN4llvm17BranchProbability6getOneEv">getOne</a>());</td></tr>
<tr><th id="471">471</th><td>  <a class="local col4 ref" href="#104loopMBB" title='loopMBB' data-ref="104loopMBB">loopMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#105sinkMBB" title='sinkMBB' data-ref="105sinkMBB">sinkMBB</a>);</td></tr>
<tr><th id="472">472</th><td>  <a class="local col4 ref" href="#104loopMBB" title='loopMBB' data-ref="104loopMBB">loopMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#104loopMBB" title='loopMBB' data-ref="104loopMBB">loopMBB</a>);</td></tr>
<tr><th id="473">473</th><td>  <a class="local col4 ref" href="#104loopMBB" title='loopMBB' data-ref="104loopMBB">loopMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv" title='llvm::MachineBasicBlock::normalizeSuccProbs' data-ref="_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv">normalizeSuccProbs</a>();</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(LL), OldVal).addReg(Ptr).addImm(<var>0</var>);</td></tr>
<tr><th id="476">476</th><td>  <b>if</b> (<a class="local col2 ref" href="#92IsNand" title='IsNand' data-ref="92IsNand">IsNand</a>) {</td></tr>
<tr><th id="477">477</th><td>    <i>//  and andres, oldval, incr2</i></td></tr>
<tr><th id="478">478</th><td><i>    //  nor binopres, $0, andres</i></td></tr>
<tr><th id="479">479</th><td><i>    //  and newval, binopres, mask</i></td></tr>
<tr><th id="480">480</th><td>    BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;">AND</span>), BinOpRes)</td></tr>
<tr><th id="481">481</th><td>        .addReg(OldVal)</td></tr>
<tr><th id="482">482</th><td>        .addReg(Incr);</td></tr>
<tr><th id="483">483</th><td>    BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;NOR&apos; in namespace &apos;llvm::Mips&apos;">NOR</span>), BinOpRes)</td></tr>
<tr><th id="484">484</th><td>        .addReg(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>)</td></tr>
<tr><th id="485">485</th><td>        .addReg(BinOpRes);</td></tr>
<tr><th id="486">486</th><td>    BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;">AND</span>), BinOpRes)</td></tr>
<tr><th id="487">487</th><td>        .addReg(BinOpRes)</td></tr>
<tr><th id="488">488</th><td>        .addReg(Mask);</td></tr>
<tr><th id="489">489</th><td>  } <b>else</b> <b>if</b> (!<a class="local col1 ref" href="#91IsSwap" title='IsSwap' data-ref="91IsSwap">IsSwap</a>) {</td></tr>
<tr><th id="490">490</th><td>    <i>//  &lt;binop&gt; binopres, oldval, incr2</i></td></tr>
<tr><th id="491">491</th><td><i>    //  and newval, binopres, mask</i></td></tr>
<tr><th id="492">492</th><td>    BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Opcode), BinOpRes)</td></tr>
<tr><th id="493">493</th><td>        .addReg(OldVal)</td></tr>
<tr><th id="494">494</th><td>        .addReg(Incr);</td></tr>
<tr><th id="495">495</th><td>    BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;">AND</span>), BinOpRes)</td></tr>
<tr><th id="496">496</th><td>        .addReg(BinOpRes)</td></tr>
<tr><th id="497">497</th><td>        .addReg(Mask);</td></tr>
<tr><th id="498">498</th><td>  } <b>else</b> { <i>// atomic.swap</i></td></tr>
<tr><th id="499">499</th><td>    <i>//  and newval, incr2, mask</i></td></tr>
<tr><th id="500">500</th><td>    BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;">AND</span>), BinOpRes)</td></tr>
<tr><th id="501">501</th><td>        .addReg(Incr)</td></tr>
<tr><th id="502">502</th><td>        .addReg(Mask);</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <i>// and StoreVal, OlddVal, Mask2</i></td></tr>
<tr><th id="506">506</th><td><i>  // or StoreVal, StoreVal, BinOpRes</i></td></tr>
<tr><th id="507">507</th><td><i>  // StoreVal&lt;tied1&gt; = sc StoreVal, 0(Ptr)</i></td></tr>
<tr><th id="508">508</th><td><i>  // beq StoreVal, zero, loopMBB</i></td></tr>
<tr><th id="509">509</th><td>  BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;">AND</span>), StoreVal)</td></tr>
<tr><th id="510">510</th><td>    .addReg(OldVal).addReg(Mask2);</td></tr>
<tr><th id="511">511</th><td>  BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::Mips&apos;">OR</span>), StoreVal)</td></tr>
<tr><th id="512">512</th><td>    .addReg(StoreVal).addReg(BinOpRes);</td></tr>
<tr><th id="513">513</th><td>  BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(SC), StoreVal)</td></tr>
<tr><th id="514">514</th><td>    .addReg(StoreVal).addReg(Ptr).addImm(<var>0</var>);</td></tr>
<tr><th id="515">515</th><td>  BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(BEQ))</td></tr>
<tr><th id="516">516</th><td>    .addReg(StoreVal).addReg(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>).addMBB(loopMBB);</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <i>//  sinkMBB:</i></td></tr>
<tr><th id="519">519</th><td><i>  //    and     maskedoldval1,oldval,mask</i></td></tr>
<tr><th id="520">520</th><td><i>  //    srl     srlres,maskedoldval1,shiftamt</i></td></tr>
<tr><th id="521">521</th><td><i>  //    sign_extend dest,srlres</i></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <a class="local col5 ref" href="#105sinkMBB" title='sinkMBB' data-ref="105sinkMBB">sinkMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#106exitMBB" title='exitMBB' data-ref="106exitMBB">exitMBB</a>, <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a>::<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbability6getOneEv" title='llvm::BranchProbability::getOne' data-ref="_ZN4llvm17BranchProbability6getOneEv">getOne</a>());</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  BuildMI(sinkMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;">AND</span>), Dest)</td></tr>
<tr><th id="526">526</th><td>    .addReg(OldVal).addReg(Mask);</td></tr>
<tr><th id="527">527</th><td>  BuildMI(sinkMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;SRLV&apos; in namespace &apos;llvm::Mips&apos;">SRLV</span>), Dest)</td></tr>
<tr><th id="528">528</th><td>      .addReg(Dest).addReg(ShiftAmnt);</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>()) {</td></tr>
<tr><th id="531">531</th><td>    BuildMI(sinkMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(SEOp), Dest).addReg(Dest);</td></tr>
<tr><th id="532">532</th><td>  } <b>else</b> {</td></tr>
<tr><th id="533">533</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="108ShiftImm" title='ShiftImm' data-type='const unsigned int' data-ref="108ShiftImm">ShiftImm</dfn> = SEOp == Mips::<span class='error' title="no member named &apos;SEH&apos; in namespace &apos;llvm::Mips&apos;">SEH</span> ? <var>16</var> : <var>24</var>;</td></tr>
<tr><th id="534">534</th><td>    BuildMI(sinkMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;SLL&apos; in namespace &apos;llvm::Mips&apos;">SLL</span>), Dest)</td></tr>
<tr><th id="535">535</th><td>        .addReg(Dest, RegState::Kill)</td></tr>
<tr><th id="536">536</th><td>        .addImm(ShiftImm);</td></tr>
<tr><th id="537">537</th><td>    BuildMI(sinkMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;SRA&apos; in namespace &apos;llvm::Mips&apos;">SRA</span>), Dest)</td></tr>
<tr><th id="538">538</th><td>        .addReg(Dest, RegState::Kill)</td></tr>
<tr><th id="539">539</th><td>        .addImm(ShiftImm);</td></tr>
<tr><th id="540">540</th><td>  }</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col9 decl" id="109LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="109LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="543">543</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col9 ref" href="#109LiveRegs" title='LiveRegs' data-ref="109LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#104loopMBB" title='loopMBB' data-ref="104loopMBB">loopMBB</a></span>);</td></tr>
<tr><th id="544">544</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col9 ref" href="#109LiveRegs" title='LiveRegs' data-ref="109LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#105sinkMBB" title='sinkMBB' data-ref="105sinkMBB">sinkMBB</a></span>);</td></tr>
<tr><th id="545">545</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col9 ref" href="#109LiveRegs" title='LiveRegs' data-ref="109LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#106exitMBB" title='exitMBB' data-ref="106exitMBB">exitMBB</a></span>);</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <a class="local col3 ref" href="#83NMBBI" title='NMBBI' data-ref="83NMBBI">NMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#81BB" title='BB' data-ref="81BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="548">548</th><td>  <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="551">551</th><td>}</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MipsExpandPseudo21expandPccRelativeAddrERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::MipsExpandPseudo::expandPccRelativeAddr' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandPccRelativeAddr(llvm::MachineBasicBlock &amp; BB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp; NMBBI)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo21expandPccRelativeAddrERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandPccRelativeAddr</dfn>(</td></tr>
<tr><th id="554">554</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="110BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="110BB">BB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="111I" title='I' data-type='MachineBasicBlock::iterator' data-ref="111I">I</dfn>,</td></tr>
<tr><th id="555">555</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="112NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="112NMBBI">NMBBI</dfn>) {</td></tr>
<tr><th id="556">556</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="113DL" title='DL' data-type='llvm::DebugLoc' data-ref="113DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#111I" title='I' data-ref="111I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="557">557</th><td>  <i>// TODO: do we want to handle other kinds of instructions?</i></td></tr>
<tr><th id="558">558</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I-&gt;getOperand(1).isBlockAddress() &amp;&amp; &quot;Only blockaddr handled for now&quot;) ? void (0) : __assert_fail (&quot;I-&gt;getOperand(1).isBlockAddress() &amp;&amp; \&quot;Only blockaddr handled for now\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 558, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#111I" title='I' data-ref="111I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>() &amp;&amp; <q>"Only blockaddr handled for now"</q>);</td></tr>
<tr><th id="559">559</th><td>  <em>auto</em> <dfn class="local col4 decl" id="114BlockAddr" title='BlockAddr' data-type='const llvm::BlockAddress *' data-ref="114BlockAddr">BlockAddr</dfn> = <a class="local col1 ref" href="#111I" title='I' data-ref="111I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>();</td></tr>
<tr><th id="560">560</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="115ResultReg" title='ResultReg' data-type='unsigned int' data-ref="115ResultReg">ResultReg</dfn> = <a class="local col1 ref" href="#111I" title='I' data-ref="111I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="561">561</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="116ScratchReg" title='ScratchReg' data-type='unsigned int' data-ref="116ScratchReg">ScratchReg</dfn> = <a class="local col1 ref" href="#111I" title='I' data-ref="111I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="562">562</th><td>  <em>auto</em> <dfn class="local col7 decl" id="117BundleStart" title='BundleStart' data-type='auto' data-ref="117BundleStart">BundleStart</dfn> =</td></tr>
<tr><th id="563">563</th><td>      BuildMI(BB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;CGetPCC&apos; in namespace &apos;llvm::Mips&apos;">CGetPCC</span>), ResultReg).getInstr();</td></tr>
<tr><th id="564">564</th><td>  BuildMI(BB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;LUi64&apos; in namespace &apos;llvm::Mips&apos;">LUi64</span>))</td></tr>
<tr><th id="565">565</th><td>      .addReg(ScratchReg, RegState::Define)</td></tr>
<tr><th id="566">566</th><td>      .addBlockAddress(BlockAddr, <var>4</var>, MipsII::MO_PCREL_HI);</td></tr>
<tr><th id="567">567</th><td>  BuildMI(BB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;DADDiu&apos; in namespace &apos;llvm::Mips&apos;">DADDiu</span>))</td></tr>
<tr><th id="568">568</th><td>      .addReg(ScratchReg, RegState::Define)</td></tr>
<tr><th id="569">569</th><td>      .addReg(ScratchReg, RegState::Kill)</td></tr>
<tr><th id="570">570</th><td>      .addBlockAddress(BlockAddr, <var>8</var>, MipsII::MO_PCREL_LO);</td></tr>
<tr><th id="571">571</th><td>  BuildMI(BB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span>), ResultReg)</td></tr>
<tr><th id="572">572</th><td>      .addReg(ResultReg, RegState::Kill)</td></tr>
<tr><th id="573">573</th><td>      .addReg(ScratchReg, RegState::Kill);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col8 decl" id="118BundleIt" title='BundleIt' data-type='MachineBasicBlock::instr_iterator' data-ref="118BundleIt">BundleIt</dfn>(BundleStart);</td></tr>
<tr><th id="576">576</th><td>  <i>// Note: the final CIncOffset doesn't need to be in the bundle but I think</i></td></tr>
<tr><th id="577">577</th><td><i>  // this makes it clearer when reading the MIR</i></td></tr>
<tr><th id="578">578</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" title='llvm::finalizeBundle' data-ref="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_">finalizeBundle</a>(<span class='refarg'><a class="local col0 ref" href="#110BB" title='BB' data-ref="110BB">BB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col8 ref" href="#118BundleIt" title='BundleIt' data-ref="118BundleIt">BundleIt</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col8 ref" href="#118BundleIt" title='BundleIt' data-ref="118BundleIt">BundleIt</a>, <var>4</var>));</td></tr>
<tr><th id="579">579</th><td>  <a class="local col1 ref" href="#111I" title='I' data-ref="111I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="582">582</th><td>}</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MipsExpandPseudo17expandAtomicBinOpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_jb" title='(anonymous namespace)::MipsExpandPseudo::expandAtomicBinOp' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandAtomicBinOp(llvm::MachineBasicBlock &amp; BB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp; NMBBI, unsigned int Size, bool IsCapOp = false)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo17expandAtomicBinOpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_jb">expandAtomicBinOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="119BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="119BB">BB</dfn>,</td></tr>
<tr><th id="585">585</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="120I" title='I' data-type='MachineBasicBlock::iterator' data-ref="120I">I</dfn>,</td></tr>
<tr><th id="586">586</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="121NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="121NMBBI">NMBBI</dfn>,</td></tr>
<tr><th id="587">587</th><td>                                         <em>unsigned</em> <dfn class="local col2 decl" id="122Size" title='Size' data-type='unsigned int' data-ref="122Size">Size</dfn>, <em>bool</em> <dfn class="local col3 decl" id="123IsCapOp" title='IsCapOp' data-type='bool' data-ref="123IsCapOp">IsCapOp</dfn>) {</td></tr>
<tr><th id="588">588</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="124MF" title='MF' data-type='llvm::MachineFunction *' data-ref="124MF">MF</dfn> = <a class="local col9 ref" href="#119BB" title='BB' data-ref="119BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="125ArePtrs64bit" title='ArePtrs64bit' data-type='const bool' data-ref="125ArePtrs64bit">ArePtrs64bit</dfn> = <a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv" title='llvm::MipsABIInfo::ArePtrs64bit' data-ref="_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv">ArePtrs64bit</a>();</td></tr>
<tr><th id="591">591</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="126DL" title='DL' data-type='llvm::DebugLoc' data-ref="126DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="127LL" title='LL' data-type='unsigned int' data-ref="127LL">LL</dfn>, <dfn class="local col8 decl" id="128SC" title='SC' data-type='unsigned int' data-ref="128SC">SC</dfn>, <dfn class="local col9 decl" id="129ZERO" title='ZERO' data-type='unsigned int' data-ref="129ZERO">ZERO</dfn>, <dfn class="local col0 decl" id="130BEQ" title='BEQ' data-type='unsigned int' data-ref="130BEQ">BEQ</dfn>;</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <b>if</b> (<a class="local col2 ref" href="#122Size" title='Size' data-ref="122Size">Size</a> &lt;= <var>4</var>) {</td></tr>
<tr><th id="596">596</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>()) {</td></tr>
<tr><th id="597">597</th><td>      LL = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;LL_MMR6&apos; in namespace &apos;llvm::Mips&apos;">LL_MMR6</span> : Mips::<span class='error' title="no member named &apos;LL_MM&apos; in namespace &apos;llvm::Mips&apos;">LL_MM</span>;</td></tr>
<tr><th id="598">598</th><td>      SC = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;SC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">SC_MMR6</span> : Mips::<span class='error' title="no member named &apos;SC_MM&apos; in namespace &apos;llvm::Mips&apos;">SC_MM</span>;</td></tr>
<tr><th id="599">599</th><td>      BEQ = STI-&gt;hasMips32r6() ? Mips::<span class='error' title="no member named &apos;BEQC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQC_MMR6</span> : Mips::<span class='error' title="no member named &apos;BEQ_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQ_MM</span>;</td></tr>
<tr><th id="600">600</th><td>    } <b>else</b> {</td></tr>
<tr><th id="601">601</th><td>      LL = STI-&gt;hasMips32r6()</td></tr>
<tr><th id="602">602</th><td>               ? (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;LL64_R6&apos; in namespace &apos;llvm::Mips&apos;">LL64_R6</span> : Mips::<span class='error' title="no member named &apos;LL_R6&apos; in namespace &apos;llvm::Mips&apos;">LL_R6</span>)</td></tr>
<tr><th id="603">603</th><td>               : (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;LL64&apos; in namespace &apos;llvm::Mips&apos;">LL64</span> : Mips::<span class='error' title="no member named &apos;LL&apos; in namespace &apos;llvm::Mips&apos;">LL</span>);</td></tr>
<tr><th id="604">604</th><td>      SC = STI-&gt;hasMips32r6()</td></tr>
<tr><th id="605">605</th><td>               ? (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;SC64_R6&apos; in namespace &apos;llvm::Mips&apos;">SC64_R6</span> : Mips::<span class='error' title="no member named &apos;SC_R6&apos; in namespace &apos;llvm::Mips&apos;">SC_R6</span>)</td></tr>
<tr><th id="606">606</th><td>               : (ArePtrs64bit ? Mips::<span class='error' title="no member named &apos;SC64&apos; in namespace &apos;llvm::Mips&apos;">SC64</span> : Mips::<span class='error' title="no member named &apos;SC&apos; in namespace &apos;llvm::Mips&apos;">SC</span>);</td></tr>
<tr><th id="607">607</th><td>      BEQ = Mips::<span class='error' title="no member named &apos;BEQ&apos; in namespace &apos;llvm::Mips&apos;">BEQ</span>;</td></tr>
<tr><th id="608">608</th><td>    }</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>    ZERO = Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>;</td></tr>
<tr><th id="611">611</th><td>  } <b>else</b> {</td></tr>
<tr><th id="612">612</th><td>    LL = STI-&gt;hasMips64r6() ? Mips::<span class='error' title="no member named &apos;LLD_R6&apos; in namespace &apos;llvm::Mips&apos;">LLD_R6</span> : Mips::<span class='error' title="no member named &apos;LLD&apos; in namespace &apos;llvm::Mips&apos;">LLD</span>;</td></tr>
<tr><th id="613">613</th><td>    SC = STI-&gt;hasMips64r6() ? Mips::<span class='error' title="no member named &apos;SCD_R6&apos; in namespace &apos;llvm::Mips&apos;">SCD_R6</span> : Mips::<span class='error' title="no member named &apos;SCD&apos; in namespace &apos;llvm::Mips&apos;">SCD</span>;</td></tr>
<tr><th id="614">614</th><td>    ZERO = Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>;</td></tr>
<tr><th id="615">615</th><td>    BEQ = Mips::<span class='error' title="no member named &apos;BEQ64&apos; in namespace &apos;llvm::Mips&apos;">BEQ64</span>;</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td>  <b>if</b> (<a class="local col3 ref" href="#123IsCapOp" title='IsCapOp' data-ref="123IsCapOp">IsCapOp</a>) {</td></tr>
<tr><th id="618">618</th><td>    <b>switch</b>(<a class="local col2 ref" href="#122Size" title='Size' data-ref="122Size">Size</a>) {</td></tr>
<tr><th id="619">619</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="620">620</th><td>      LL = Mips::<span class='error' title="no member named &apos;CLLB&apos; in namespace &apos;llvm::Mips&apos;">CLLB</span>;</td></tr>
<tr><th id="621">621</th><td>      SC = Mips::<span class='error' title="no member named &apos;CSCB&apos; in namespace &apos;llvm::Mips&apos;">CSCB</span>;</td></tr>
<tr><th id="622">622</th><td>      <b>break</b>;</td></tr>
<tr><th id="623">623</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="624">624</th><td>      LL = Mips::<span class='error' title="no member named &apos;CLLH&apos; in namespace &apos;llvm::Mips&apos;">CLLH</span>;</td></tr>
<tr><th id="625">625</th><td>      SC = Mips::<span class='error' title="no member named &apos;CSCH&apos; in namespace &apos;llvm::Mips&apos;">CSCH</span>;</td></tr>
<tr><th id="626">626</th><td>      <b>break</b>;</td></tr>
<tr><th id="627">627</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="628">628</th><td>      LL = Mips::<span class='error' title="no member named &apos;CLLW&apos; in namespace &apos;llvm::Mips&apos;">CLLW</span>;</td></tr>
<tr><th id="629">629</th><td>      SC = Mips::<span class='error' title="no member named &apos;CSCW&apos; in namespace &apos;llvm::Mips&apos;">CSCW</span>;</td></tr>
<tr><th id="630">630</th><td>      <b>break</b>;</td></tr>
<tr><th id="631">631</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="632">632</th><td>      LL = Mips::<span class='error' title="no member named &apos;CLLD&apos; in namespace &apos;llvm::Mips&apos;">CLLD</span>;</td></tr>
<tr><th id="633">633</th><td>      SC = Mips::<span class='error' title="no member named &apos;CSCD&apos; in namespace &apos;llvm::Mips&apos;">CSCD</span>;</td></tr>
<tr><th id="634">634</th><td>      <b>break</b>;</td></tr>
<tr><th id="635">635</th><td>    <b>case</b> <a class="tu ref" href="#(anonymousnamespace)::CAP_ATOMIC_SIZE" title='(anonymous namespace)::CAP_ATOMIC_SIZE' data-use='r' data-ref="(anonymousnamespace)::CAP_ATOMIC_SIZE">CAP_ATOMIC_SIZE</a>:</td></tr>
<tr><th id="636">636</th><td>      LL = Mips::<span class='error' title="no member named &apos;CLLC&apos; in namespace &apos;llvm::Mips&apos;">CLLC</span>;</td></tr>
<tr><th id="637">637</th><td>      SC = Mips::<span class='error' title="no member named &apos;CSCC&apos; in namespace &apos;llvm::Mips&apos;">CSCC</span>;</td></tr>
<tr><th id="638">638</th><td>      <b>break</b>;</td></tr>
<tr><th id="639">639</th><td>    <b>default</b>:</td></tr>
<tr><th id="640">640</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown CHERI atomic size!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 640)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown CHERI atomic size!"</q>);</td></tr>
<tr><th id="641">641</th><td>    }</td></tr>
<tr><th id="642">642</th><td>  }</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131OldVal" title='OldVal' data-type='unsigned int' data-ref="131OldVal">OldVal</dfn> = <a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="645">645</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132Ptr" title='Ptr' data-type='unsigned int' data-ref="132Ptr">Ptr</dfn> = <a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="646">646</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133Incr" title='Incr' data-type='unsigned int' data-ref="133Incr">Incr</dfn> = <a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="647">647</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134Scratch" title='Scratch' data-type='unsigned int' data-ref="134Scratch">Scratch</dfn> = <a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="135Opcode" title='Opcode' data-type='unsigned int' data-ref="135Opcode">Opcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="650">650</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="136OR" title='OR' data-type='unsigned int' data-ref="136OR">OR</dfn> = <var>0</var>;</td></tr>
<tr><th id="651">651</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="137AND" title='AND' data-type='unsigned int' data-ref="137AND">AND</dfn> = <var>0</var>;</td></tr>
<tr><th id="652">652</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="138NOR" title='NOR' data-type='unsigned int' data-ref="138NOR">NOR</dfn> = <var>0</var>;</td></tr>
<tr><th id="653">653</th><td>  <em>bool</em> <dfn class="local col9 decl" id="139IsNand" title='IsNand' data-type='bool' data-ref="139IsNand">IsNand</dfn> = <b>false</b>;</td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/CHERI_SMALL_CASES" data-ref="_M/CHERI_SMALL_CASES">CHERI_SMALL_CASES</dfn>(op) \</u></td></tr>
<tr><th id="655">655</th><td><u>        case Mips::CAP_ATOMIC_##op##_I8_POSTRA: \</u></td></tr>
<tr><th id="656">656</th><td><u>        case Mips::CAP_ATOMIC_##op##_I16_POSTRA: \</u></td></tr>
<tr><th id="657">657</th><td><u>        case Mips::CAP_ATOMIC_##op##_I32_POSTRA:</u></td></tr>
<tr><th id="658">658</th><td>  <b>switch</b> (<a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="659">659</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_ADD_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_ADD_I32_POSTRA</span>:</td></tr>
<tr><th id="660">660</th><td>  <a class="macro" href="#654" title="case Mips::CAP_ATOMIC_LOAD_ADD_I8_POSTRA: case Mips::CAP_ATOMIC_LOAD_ADD_I16_POSTRA: case Mips::CAP_ATOMIC_LOAD_ADD_I32_POSTRA:" data-ref="_M/CHERI_SMALL_CASES">CHERI_SMALL_CASES</a>(LOAD_ADD)</td></tr>
<tr><th id="661">661</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;ADDu&apos; in namespace &apos;llvm::Mips&apos;">ADDu</span>;</td></tr>
<tr><th id="662">662</th><td>    <b>break</b>;</td></tr>
<tr><th id="663">663</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_SUB_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_SUB_I32_POSTRA</span>:</td></tr>
<tr><th id="664">664</th><td>  <a class="macro" href="#654" title="case Mips::CAP_ATOMIC_LOAD_SUB_I8_POSTRA: case Mips::CAP_ATOMIC_LOAD_SUB_I16_POSTRA: case Mips::CAP_ATOMIC_LOAD_SUB_I32_POSTRA:" data-ref="_M/CHERI_SMALL_CASES">CHERI_SMALL_CASES</a>(LOAD_SUB)</td></tr>
<tr><th id="665">665</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;SUBu&apos; in namespace &apos;llvm::Mips&apos;">SUBu</span>;</td></tr>
<tr><th id="666">666</th><td>    <b>break</b>;</td></tr>
<tr><th id="667">667</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_AND_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_AND_I32_POSTRA</span>:</td></tr>
<tr><th id="668">668</th><td>  <a class="macro" href="#654" title="case Mips::CAP_ATOMIC_LOAD_AND_I8_POSTRA: case Mips::CAP_ATOMIC_LOAD_AND_I16_POSTRA: case Mips::CAP_ATOMIC_LOAD_AND_I32_POSTRA:" data-ref="_M/CHERI_SMALL_CASES">CHERI_SMALL_CASES</a>(LOAD_AND)</td></tr>
<tr><th id="669">669</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;">AND</span>;</td></tr>
<tr><th id="670">670</th><td>    <b>break</b>;</td></tr>
<tr><th id="671">671</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_OR_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_OR_I32_POSTRA</span>:</td></tr>
<tr><th id="672">672</th><td>  <a class="macro" href="#654" title="case Mips::CAP_ATOMIC_LOAD_OR_I8_POSTRA: case Mips::CAP_ATOMIC_LOAD_OR_I16_POSTRA: case Mips::CAP_ATOMIC_LOAD_OR_I32_POSTRA:" data-ref="_M/CHERI_SMALL_CASES">CHERI_SMALL_CASES</a>(LOAD_OR)</td></tr>
<tr><th id="673">673</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::Mips&apos;">OR</span>;</td></tr>
<tr><th id="674">674</th><td>    <b>break</b>;</td></tr>
<tr><th id="675">675</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_XOR_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_XOR_I32_POSTRA</span>:</td></tr>
<tr><th id="676">676</th><td>  <a class="macro" href="#654" title="case Mips::CAP_ATOMIC_LOAD_XOR_I8_POSTRA: case Mips::CAP_ATOMIC_LOAD_XOR_I16_POSTRA: case Mips::CAP_ATOMIC_LOAD_XOR_I32_POSTRA:" data-ref="_M/CHERI_SMALL_CASES">CHERI_SMALL_CASES</a>(LOAD_XOR)</td></tr>
<tr><th id="677">677</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;XOR&apos; in namespace &apos;llvm::Mips&apos;">XOR</span>;</td></tr>
<tr><th id="678">678</th><td>    <b>break</b>;</td></tr>
<tr><th id="679">679</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_NAND_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_NAND_I32_POSTRA</span>:</td></tr>
<tr><th id="680">680</th><td>  <a class="macro" href="#654" title="case Mips::CAP_ATOMIC_LOAD_NAND_I8_POSTRA: case Mips::CAP_ATOMIC_LOAD_NAND_I16_POSTRA: case Mips::CAP_ATOMIC_LOAD_NAND_I32_POSTRA:" data-ref="_M/CHERI_SMALL_CASES">CHERI_SMALL_CASES</a>(LOAD_NAND)</td></tr>
<tr><th id="681">681</th><td>    IsNand = <b>true</b>;</td></tr>
<tr><th id="682">682</th><td>    AND = Mips::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;">AND</span>;</td></tr>
<tr><th id="683">683</th><td>    NOR = Mips::<span class='error' title="no member named &apos;NOR&apos; in namespace &apos;llvm::Mips&apos;">NOR</span>;</td></tr>
<tr><th id="684">684</th><td>    <b>break</b>;</td></tr>
<tr><th id="685">685</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_SWAP_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_SWAP_I32_POSTRA</span>:</td></tr>
<tr><th id="686">686</th><td>  <a class="macro" href="#654" title="case Mips::CAP_ATOMIC_SWAP_I8_POSTRA: case Mips::CAP_ATOMIC_SWAP_I16_POSTRA: case Mips::CAP_ATOMIC_SWAP_I32_POSTRA:" data-ref="_M/CHERI_SMALL_CASES">CHERI_SMALL_CASES</a>(SWAP)</td></tr>
<tr><th id="687">687</th><td>    OR = Mips::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::Mips&apos;">OR</span>;</td></tr>
<tr><th id="688">688</th><td>    <b>break</b>;</td></tr>
<tr><th id="689">689</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_ADD_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_ADD_I64_POSTRA</span>:</td></tr>
<tr><th id="690">690</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_ADD_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_ADD_I64_POSTRA</span>:</td></tr>
<tr><th id="691">691</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;DADDu&apos; in namespace &apos;llvm::Mips&apos;">DADDu</span>;</td></tr>
<tr><th id="692">692</th><td>    <b>break</b>;</td></tr>
<tr><th id="693">693</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_SUB_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_SUB_I64_POSTRA</span>:</td></tr>
<tr><th id="694">694</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_SUB_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_SUB_I64_POSTRA</span>:</td></tr>
<tr><th id="695">695</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;DSUBu&apos; in namespace &apos;llvm::Mips&apos;">DSUBu</span>;</td></tr>
<tr><th id="696">696</th><td>    <b>break</b>;</td></tr>
<tr><th id="697">697</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_AND_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_AND_I64_POSTRA</span>:</td></tr>
<tr><th id="698">698</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_AND_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_AND_I64_POSTRA</span>:</td></tr>
<tr><th id="699">699</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;AND64&apos; in namespace &apos;llvm::Mips&apos;">AND64</span>;</td></tr>
<tr><th id="700">700</th><td>    <b>break</b>;</td></tr>
<tr><th id="701">701</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_OR_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_OR_I64_POSTRA</span>:</td></tr>
<tr><th id="702">702</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_OR_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_OR_I64_POSTRA</span>:</td></tr>
<tr><th id="703">703</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;OR64&apos; in namespace &apos;llvm::Mips&apos;">OR64</span>;</td></tr>
<tr><th id="704">704</th><td>    <b>break</b>;</td></tr>
<tr><th id="705">705</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_XOR_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_XOR_I64_POSTRA</span>:</td></tr>
<tr><th id="706">706</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_XOR_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_XOR_I64_POSTRA</span>:</td></tr>
<tr><th id="707">707</th><td>    Opcode = Mips::<span class='error' title="no member named &apos;XOR64&apos; in namespace &apos;llvm::Mips&apos;">XOR64</span>;</td></tr>
<tr><th id="708">708</th><td>    <b>break</b>;</td></tr>
<tr><th id="709">709</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_NAND_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_NAND_I64_POSTRA</span>:</td></tr>
<tr><th id="710">710</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_NAND_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_NAND_I64_POSTRA</span>:</td></tr>
<tr><th id="711">711</th><td>    IsNand = <b>true</b>;</td></tr>
<tr><th id="712">712</th><td>    AND = Mips::<span class='error' title="no member named &apos;AND64&apos; in namespace &apos;llvm::Mips&apos;">AND64</span>;</td></tr>
<tr><th id="713">713</th><td>    NOR = Mips::<span class='error' title="no member named &apos;NOR64&apos; in namespace &apos;llvm::Mips&apos;">NOR64</span>;</td></tr>
<tr><th id="714">714</th><td>    <b>break</b>;</td></tr>
<tr><th id="715">715</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_SWAP_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_SWAP_I64_POSTRA</span>:</td></tr>
<tr><th id="716">716</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_SWAP_CAP_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_SWAP_CAP_POSTRA</span>:</td></tr>
<tr><th id="717">717</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_SWAP_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_SWAP_I64_POSTRA</span>:</td></tr>
<tr><th id="718">718</th><td>    OR = Mips::<span class='error' title="no member named &apos;OR64&apos; in namespace &apos;llvm::Mips&apos;">OR64</span>;</td></tr>
<tr><th id="719">719</th><td>    <b>break</b>;</td></tr>
<tr><th id="720">720</th><td>  <b>default</b>:</td></tr>
<tr><th id="721">721</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown pseudo atomic!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 721)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown pseudo atomic!"</q>);</td></tr>
<tr><th id="722">722</th><td>  }</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col0 decl" id="140LLVM_BB" title='LLVM_BB' data-type='const llvm::BasicBlock *' data-ref="140LLVM_BB">LLVM_BB</dfn> = <a class="local col9 ref" href="#119BB" title='BB' data-ref="119BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="725">725</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="141loopMBB" title='loopMBB' data-type='llvm::MachineBasicBlock *' data-ref="141loopMBB">loopMBB</dfn> = <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col0 ref" href="#140LLVM_BB" title='LLVM_BB' data-ref="140LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="726">726</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="142exitMBB" title='exitMBB' data-type='llvm::MachineBasicBlock *' data-ref="142exitMBB">exitMBB</dfn> = <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col0 ref" href="#140LLVM_BB" title='LLVM_BB' data-ref="140LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="727">727</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col3 decl" id="143It" title='It' data-type='MachineFunction::iterator' data-ref="143It">It</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#119BB" title='BB' data-ref="119BB">BB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="728">728</th><td>  <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col3 ref" href="#143It" title='It' data-ref="143It">It</a>, <a class="local col1 ref" href="#141loopMBB" title='loopMBB' data-ref="141loopMBB">loopMBB</a>);</td></tr>
<tr><th id="729">729</th><td>  <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col3 ref" href="#143It" title='It' data-ref="143It">It</a>, <a class="local col2 ref" href="#142exitMBB" title='exitMBB' data-ref="142exitMBB">exitMBB</a>);</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>  <a class="local col2 ref" href="#142exitMBB" title='exitMBB' data-ref="142exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col2 ref" href="#142exitMBB" title='exitMBB' data-ref="142exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col9 ref" href="#119BB" title='BB' data-ref="119BB">BB</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a>), <a class="local col9 ref" href="#119BB" title='BB' data-ref="119BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="732">732</th><td>  <a class="local col2 ref" href="#142exitMBB" title='exitMBB' data-ref="142exitMBB">exitMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="local col9 ref" href="#119BB" title='BB' data-ref="119BB">BB</a>);</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <a class="local col9 ref" href="#119BB" title='BB' data-ref="119BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col1 ref" href="#141loopMBB" title='loopMBB' data-ref="141loopMBB">loopMBB</a>, <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a>::<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbability6getOneEv" title='llvm::BranchProbability::getOne' data-ref="_ZN4llvm17BranchProbability6getOneEv">getOne</a>());</td></tr>
<tr><th id="735">735</th><td>  <a class="local col1 ref" href="#141loopMBB" title='loopMBB' data-ref="141loopMBB">loopMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col2 ref" href="#142exitMBB" title='exitMBB' data-ref="142exitMBB">exitMBB</a>);</td></tr>
<tr><th id="736">736</th><td>  <a class="local col1 ref" href="#141loopMBB" title='loopMBB' data-ref="141loopMBB">loopMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col1 ref" href="#141loopMBB" title='loopMBB' data-ref="141loopMBB">loopMBB</a>);</td></tr>
<tr><th id="737">737</th><td>  <a class="local col1 ref" href="#141loopMBB" title='loopMBB' data-ref="141loopMBB">loopMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv" title='llvm::MachineBasicBlock::normalizeSuccProbs' data-ref="_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv">normalizeSuccProbs</a>();</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>  <em>auto</em> <dfn class="local col4 decl" id="144LLOp" title='LLOp' data-type='auto' data-ref="144LLOp">LLOp</dfn> = BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(LL), OldVal).addReg(Ptr);</td></tr>
<tr><th id="740">740</th><td>  <b>if</b> (!IsCapOp)</td></tr>
<tr><th id="741">741</th><td>    LLOp.addImm(<var>0</var>);</td></tr>
<tr><th id="742">742</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((OldVal != Ptr) &amp;&amp; &quot;Clobbered the wrong ptr reg!&quot;) ? void (0) : __assert_fail (&quot;(OldVal != Ptr) &amp;&amp; \&quot;Clobbered the wrong ptr reg!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 742, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#131OldVal" title='OldVal' data-ref="131OldVal">OldVal</a> != <a class="local col2 ref" href="#132Ptr" title='Ptr' data-ref="132Ptr">Ptr</a>) &amp;&amp; <q>"Clobbered the wrong ptr reg!"</q>);</td></tr>
<tr><th id="743">743</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((OldVal != Incr) &amp;&amp; &quot;Clobbered the wrong reg!&quot;) ? void (0) : __assert_fail (&quot;(OldVal != Incr) &amp;&amp; \&quot;Clobbered the wrong reg!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 743, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#131OldVal" title='OldVal' data-ref="131OldVal">OldVal</a> != <a class="local col3 ref" href="#133Incr" title='Incr' data-ref="133Incr">Incr</a>) &amp;&amp; <q>"Clobbered the wrong reg!"</q>);</td></tr>
<tr><th id="744">744</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="145SCStoreValue" title='SCStoreValue' data-type='unsigned int' data-ref="145SCStoreValue">SCStoreValue</dfn> = <a class="local col4 ref" href="#134Scratch" title='Scratch' data-ref="134Scratch">Scratch</a>;</td></tr>
<tr><th id="745">745</th><td>  <b>if</b> (<a class="local col5 ref" href="#135Opcode" title='Opcode' data-ref="135Opcode">Opcode</a>) {</td></tr>
<tr><th id="746">746</th><td>    BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Opcode), Scratch).addReg(OldVal).addReg(Incr);</td></tr>
<tr><th id="747">747</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#139IsNand" title='IsNand' data-ref="139IsNand">IsNand</a>) {</td></tr>
<tr><th id="748">748</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AND &amp;&amp; NOR &amp;&amp; &quot;Unknown nand instruction for atomic pseudo expansion&quot;) ? void (0) : __assert_fail (&quot;AND &amp;&amp; NOR &amp;&amp; \&quot;Unknown nand instruction for atomic pseudo expansion\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 749, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#137AND" title='AND' data-ref="137AND">AND</a> &amp;&amp; <a class="local col8 ref" href="#138NOR" title='NOR' data-ref="138NOR">NOR</a> &amp;&amp;</td></tr>
<tr><th id="749">749</th><td>           <q>"Unknown nand instruction for atomic pseudo expansion"</q>);</td></tr>
<tr><th id="750">750</th><td>    BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(AND), Scratch).addReg(OldVal).addReg(Incr);</td></tr>
<tr><th id="751">751</th><td>    BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(NOR), Scratch).addReg(ZERO).addReg(Scratch);</td></tr>
<tr><th id="752">752</th><td>  } <b>else</b> {</td></tr>
<tr><th id="753">753</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OR &amp;&amp; &quot;Unknown instruction for atomic pseudo expansion!&quot;) ? void (0) : __assert_fail (&quot;OR &amp;&amp; \&quot;Unknown instruction for atomic pseudo expansion!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsExpandPseudo.cpp&quot;, 753, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#136OR" title='OR' data-ref="136OR">OR</a> &amp;&amp; <q>"Unknown instruction for atomic pseudo expansion!"</q>);</td></tr>
<tr><th id="754">754</th><td>    <i>// CHERI can use different registers for store value and result -&gt; skip move</i></td></tr>
<tr><th id="755">755</th><td>    <b>if</b> (<a class="local col3 ref" href="#123IsCapOp" title='IsCapOp' data-ref="123IsCapOp">IsCapOp</a>)</td></tr>
<tr><th id="756">756</th><td>      <a class="local col5 ref" href="#145SCStoreValue" title='SCStoreValue' data-ref="145SCStoreValue">SCStoreValue</a> = <a class="local col3 ref" href="#133Incr" title='Incr' data-ref="133Incr">Incr</a>;</td></tr>
<tr><th id="757">757</th><td>    <b>else</b></td></tr>
<tr><th id="758">758</th><td>      BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(OR), Scratch).addReg(Incr).addReg(ZERO);</td></tr>
<tr><th id="759">759</th><td>  }</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>  <em>auto</em> <dfn class="local col6 decl" id="146SCOp" title='SCOp' data-type='auto' data-ref="146SCOp">SCOp</dfn> = BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(SC), Scratch).addReg(SCStoreValue).addReg(Ptr);</td></tr>
<tr><th id="762">762</th><td>  <b>if</b> (!IsCapOp)</td></tr>
<tr><th id="763">763</th><td>    SCOp.addImm(<var>0</var>);</td></tr>
<tr><th id="764">764</th><td>  BuildMI(loopMBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(BEQ)).addReg(Scratch).addReg(ZERO).addMBB(loopMBB);</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <a class="local col1 ref" href="#121NMBBI" title='NMBBI' data-ref="121NMBBI">NMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#119BB" title='BB' data-ref="119BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="767">767</th><td>  <a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col7 decl" id="147LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="147LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="770">770</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col7 ref" href="#147LiveRegs" title='LiveRegs' data-ref="147LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#141loopMBB" title='loopMBB' data-ref="141loopMBB">loopMBB</a></span>);</td></tr>
<tr><th id="771">771</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col7 ref" href="#147LiveRegs" title='LiveRegs' data-ref="147LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#142exitMBB" title='exitMBB' data-ref="142exitMBB">exitMBB</a></span>);</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="774">774</th><td>}</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MipsExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::MipsExpandPseudo::expandMI' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandMI(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NMBB)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="148MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="148MBB">MBB</dfn>,</td></tr>
<tr><th id="777">777</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="149MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="149MBBI">MBBI</dfn>,</td></tr>
<tr><th id="778">778</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="150NMBB" title='NMBB' data-type='MachineBasicBlock::iterator &amp;' data-ref="150NMBB">NMBB</dfn>) {</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>  <em>bool</em> <dfn class="local col1 decl" id="151Modified" title='Modified' data-type='bool' data-ref="151Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <b>switch</b> (<a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="783">783</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_CMP_SWAP_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_CMP_SWAP_I32_POSTRA</span>:</td></tr>
<tr><th id="784">784</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_CMP_SWAP_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_CMP_SWAP_I64_POSTRA</span>:</td></tr>
<tr><th id="785">785</th><td>    <b>return</b> expandAtomicCmpSwap(MBB, MBBI, NMBB);</td></tr>
<tr><th id="786">786</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_CMP_SWAP_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_CMP_SWAP_I8_POSTRA</span>:</td></tr>
<tr><th id="787">787</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_CMP_SWAP_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_CMP_SWAP_I16_POSTRA</span>:</td></tr>
<tr><th id="788">788</th><td>    <b>return</b> expandAtomicCmpSwapSubword(MBB, MBBI, NMBB);</td></tr>
<tr><th id="789">789</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_SWAP_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_SWAP_I8_POSTRA</span>:</td></tr>
<tr><th id="790">790</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_SWAP_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_SWAP_I16_POSTRA</span>:</td></tr>
<tr><th id="791">791</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_NAND_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_NAND_I8_POSTRA</span>:</td></tr>
<tr><th id="792">792</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_NAND_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_NAND_I16_POSTRA</span>:</td></tr>
<tr><th id="793">793</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_ADD_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_ADD_I8_POSTRA</span>:</td></tr>
<tr><th id="794">794</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_ADD_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_ADD_I16_POSTRA</span>:</td></tr>
<tr><th id="795">795</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_SUB_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_SUB_I8_POSTRA</span>:</td></tr>
<tr><th id="796">796</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_SUB_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_SUB_I16_POSTRA</span>:</td></tr>
<tr><th id="797">797</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_AND_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_AND_I8_POSTRA</span>:</td></tr>
<tr><th id="798">798</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_AND_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_AND_I16_POSTRA</span>:</td></tr>
<tr><th id="799">799</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_OR_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_OR_I8_POSTRA</span>:</td></tr>
<tr><th id="800">800</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_OR_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_OR_I16_POSTRA</span>:</td></tr>
<tr><th id="801">801</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_XOR_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_XOR_I8_POSTRA</span>:</td></tr>
<tr><th id="802">802</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_XOR_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_XOR_I16_POSTRA</span>:</td></tr>
<tr><th id="803">803</th><td>    <b>return</b> expandAtomicBinOpSubword(MBB, MBBI, NMBB);</td></tr>
<tr><th id="804">804</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_ADD_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_ADD_I32_POSTRA</span>:</td></tr>
<tr><th id="805">805</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_SUB_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_SUB_I32_POSTRA</span>:</td></tr>
<tr><th id="806">806</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_AND_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_AND_I32_POSTRA</span>:</td></tr>
<tr><th id="807">807</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_OR_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_OR_I32_POSTRA</span>:</td></tr>
<tr><th id="808">808</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_XOR_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_XOR_I32_POSTRA</span>:</td></tr>
<tr><th id="809">809</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_NAND_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_NAND_I32_POSTRA</span>:</td></tr>
<tr><th id="810">810</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_SWAP_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_SWAP_I32_POSTRA</span>:</td></tr>
<tr><th id="811">811</th><td>    <b>return</b> expandAtomicBinOp(MBB, MBBI, NMBB, <var>4</var>);</td></tr>
<tr><th id="812">812</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_ADD_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_ADD_I64_POSTRA</span>:</td></tr>
<tr><th id="813">813</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_SUB_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_SUB_I64_POSTRA</span>:</td></tr>
<tr><th id="814">814</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_AND_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_AND_I64_POSTRA</span>:</td></tr>
<tr><th id="815">815</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_OR_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_OR_I64_POSTRA</span>:</td></tr>
<tr><th id="816">816</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_XOR_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_XOR_I64_POSTRA</span>:</td></tr>
<tr><th id="817">817</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_LOAD_NAND_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_LOAD_NAND_I64_POSTRA</span>:</td></tr>
<tr><th id="818">818</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ATOMIC_SWAP_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">ATOMIC_SWAP_I64_POSTRA</span>:</td></tr>
<tr><th id="819">819</th><td>    <b>return</b> expandAtomicBinOp(MBB, MBBI, NMBB, <var>8</var>);</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>  <i>// CHERI instrs:</i></td></tr>
<tr><th id="822">822</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_SWAP_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_SWAP_I8_POSTRA</span>:</td></tr>
<tr><th id="823">823</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_NAND_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_NAND_I8_POSTRA</span>:</td></tr>
<tr><th id="824">824</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_ADD_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_ADD_I8_POSTRA</span>:</td></tr>
<tr><th id="825">825</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_SUB_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_SUB_I8_POSTRA</span>:</td></tr>
<tr><th id="826">826</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_AND_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_AND_I8_POSTRA</span>:</td></tr>
<tr><th id="827">827</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_OR_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_OR_I8_POSTRA</span>:</td></tr>
<tr><th id="828">828</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_XOR_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_XOR_I8_POSTRA</span>:</td></tr>
<tr><th id="829">829</th><td>    <b>return</b> expandAtomicBinOp(MBB, MBBI, NMBB, <var>1</var>, <i>/*IsCapOp=*/</i><b>true</b>);</td></tr>
<tr><th id="830">830</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_SWAP_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_SWAP_I16_POSTRA</span>:</td></tr>
<tr><th id="831">831</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_NAND_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_NAND_I16_POSTRA</span>:</td></tr>
<tr><th id="832">832</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_ADD_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_ADD_I16_POSTRA</span>:</td></tr>
<tr><th id="833">833</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_SUB_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_SUB_I16_POSTRA</span>:</td></tr>
<tr><th id="834">834</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_AND_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_AND_I16_POSTRA</span>:</td></tr>
<tr><th id="835">835</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_OR_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_OR_I16_POSTRA</span>:</td></tr>
<tr><th id="836">836</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_XOR_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_XOR_I16_POSTRA</span>:</td></tr>
<tr><th id="837">837</th><td>    <b>return</b> expandAtomicBinOp(MBB, MBBI, NMBB, <var>2</var>, <i>/*IsCapOp=*/</i><b>true</b>);</td></tr>
<tr><th id="838">838</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_ADD_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_ADD_I32_POSTRA</span>:</td></tr>
<tr><th id="839">839</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_SUB_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_SUB_I32_POSTRA</span>:</td></tr>
<tr><th id="840">840</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_AND_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_AND_I32_POSTRA</span>:</td></tr>
<tr><th id="841">841</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_OR_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_OR_I32_POSTRA</span>:</td></tr>
<tr><th id="842">842</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_XOR_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_XOR_I32_POSTRA</span>:</td></tr>
<tr><th id="843">843</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_NAND_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_NAND_I32_POSTRA</span>:</td></tr>
<tr><th id="844">844</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_SWAP_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_SWAP_I32_POSTRA</span>:</td></tr>
<tr><th id="845">845</th><td>    <b>return</b> expandAtomicBinOp(MBB, MBBI, NMBB, <var>4</var>, <i>/*IsCapOp=*/</i><b>true</b>);</td></tr>
<tr><th id="846">846</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_ADD_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_ADD_I64_POSTRA</span>:</td></tr>
<tr><th id="847">847</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_SUB_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_SUB_I64_POSTRA</span>:</td></tr>
<tr><th id="848">848</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_AND_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_AND_I64_POSTRA</span>:</td></tr>
<tr><th id="849">849</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_OR_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_OR_I64_POSTRA</span>:</td></tr>
<tr><th id="850">850</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_XOR_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_XOR_I64_POSTRA</span>:</td></tr>
<tr><th id="851">851</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_LOAD_NAND_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_LOAD_NAND_I64_POSTRA</span>:</td></tr>
<tr><th id="852">852</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_SWAP_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_SWAP_I64_POSTRA</span>:</td></tr>
<tr><th id="853">853</th><td>    <b>return</b> expandAtomicBinOp(MBB, MBBI, NMBB, <var>8</var>, <i>/*IsCapOp=*/</i><b>true</b>);</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_SWAP_CAP_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_SWAP_CAP_POSTRA</span>:</td></tr>
<tr><th id="856">856</th><td>  <i>// TODO: case Mips::CAP_ATOMIC_LOAD_ADD_CAP_POSTRA:</i></td></tr>
<tr><th id="857">857</th><td><i>  // TODO: case Mips::CAP_ATOMIC_LOAD_SUB_CAP_POSTRA:</i></td></tr>
<tr><th id="858">858</th><td>    <b>return</b> expandAtomicBinOp(MBB, MBBI, NMBB, CAP_ATOMIC_SIZE, <i>/*IsCapOp=*/</i><b>true</b>);</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_CMP_SWAP_I8_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_CMP_SWAP_I8_POSTRA</span>:</td></tr>
<tr><th id="861">861</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_CMP_SWAP_I16_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_CMP_SWAP_I16_POSTRA</span>:</td></tr>
<tr><th id="862">862</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_CMP_SWAP_I32_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_CMP_SWAP_I32_POSTRA</span>:</td></tr>
<tr><th id="863">863</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_CMP_SWAP_I64_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_CMP_SWAP_I64_POSTRA</span>:</td></tr>
<tr><th id="864">864</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAP_ATOMIC_CMP_SWAP_CAP_POSTRA&apos; in namespace &apos;llvm::Mips&apos;">CAP_ATOMIC_CMP_SWAP_CAP_POSTRA</span>:</td></tr>
<tr><th id="865">865</th><td>    <b>return</b> expandAtomicCmpSwap(MBB, MBBI, NMBB, <i>/*IsCapOp=*/</i><b>true</b>);</td></tr>
<tr><th id="866">866</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoPccRelativeAddressPostRA&apos; in namespace &apos;llvm::Mips&apos;">PseudoPccRelativeAddressPostRA</span>:</td></tr>
<tr><th id="867">867</th><td>    <b>return</b> expandPccRelativeAddr(MBB, MBBI, NMBB);</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <b>default</b>:</td></tr>
<tr><th id="870">870</th><td>    <b>return</b> <a class="local col1 ref" href="#151Modified" title='Modified' data-ref="151Modified">Modified</a>;</td></tr>
<tr><th id="871">871</th><td>  }</td></tr>
<tr><th id="872">872</th><td>}</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MipsExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MipsExpandPseudo::expandMBB' data-type='bool (anonymous namespace)::MipsExpandPseudo::expandMBB(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE">expandMBB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="152MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="152MBB">MBB</dfn>) {</td></tr>
<tr><th id="875">875</th><td>  <em>bool</em> <dfn class="local col3 decl" id="153Modified" title='Modified' data-type='bool' data-ref="153Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="154MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="154MBBI">MBBI</dfn> = <a class="local col2 ref" href="#152MBB" title='MBB' data-ref="152MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col5 decl" id="155E" title='E' data-type='MachineBasicBlock::iterator' data-ref="155E">E</dfn> = <a class="local col2 ref" href="#152MBB" title='MBB' data-ref="152MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="878">878</th><td>  <b>while</b> (<a class="local col4 ref" href="#154MBBI" title='MBBI' data-ref="154MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#155E" title='E' data-ref="155E">E</a>) {</td></tr>
<tr><th id="879">879</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="156NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator' data-ref="156NMBBI">NMBBI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#154MBBI" title='MBBI' data-ref="154MBBI">MBBI</a>);</td></tr>
<tr><th id="880">880</th><td>    <a class="local col3 ref" href="#153Modified" title='Modified' data-ref="153Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_116MipsExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::MipsExpandPseudo::expandMI' data-use='c' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandMI</a>(<span class='refarg'><a class="local col2 ref" href="#152MBB" title='MBB' data-ref="152MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#154MBBI" title='MBBI' data-ref="154MBBI">MBBI</a>, <span class='refarg'><a class="local col6 ref" href="#156NMBBI" title='NMBBI' data-ref="156NMBBI">NMBBI</a></span>);</td></tr>
<tr><th id="881">881</th><td>    <a class="local col4 ref" href="#154MBBI" title='MBBI' data-ref="154MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#156NMBBI" title='NMBBI' data-ref="156NMBBI">NMBBI</a>;</td></tr>
<tr><th id="882">882</th><td>  }</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <b>return</b> <a class="local col3 ref" href="#153Modified" title='Modified' data-ref="153Modified">Modified</a>;</td></tr>
<tr><th id="885">885</th><td>}</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116MipsExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MipsExpandPseudo::runOnMachineFunction' data-type='bool (anonymous namespace)::MipsExpandPseudo::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="157MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="157MF">MF</dfn>) {</td></tr>
<tr><th id="888">888</th><td>  <a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='w' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a> = &amp;<span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::MipsSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;&gt;(<a class="local col7 ref" href="#157MF" title='MF' data-ref="157MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="889">889</th><td>  <a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::TII" title='(anonymous namespace)::MipsExpandPseudo::TII' data-use='w' data-ref="(anonymousnamespace)::MipsExpandPseudo::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::MipsExpandPseudo::STI" title='(anonymous namespace)::MipsExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::MipsExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  <em>bool</em> <dfn class="local col8 decl" id="158Modified" title='Modified' data-type='bool' data-ref="158Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="892">892</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col9 decl" id="159MFI" title='MFI' data-type='MachineFunction::iterator' data-ref="159MFI">MFI</dfn> = <a class="local col7 ref" href="#157MF" title='MF' data-ref="157MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col0 decl" id="160E" title='E' data-type='MachineFunction::iterator' data-ref="160E">E</dfn> = <a class="local col7 ref" href="#157MF" title='MF' data-ref="157MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#160E" title='E' data-ref="160E">E</a>;</td></tr>
<tr><th id="893">893</th><td>       <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a>)</td></tr>
<tr><th id="894">894</th><td>    <a class="local col8 ref" href="#158Modified" title='Modified' data-ref="158Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_116MipsExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MipsExpandPseudo::expandMBB' data-use='c' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE">expandMBB</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a></span>);</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <b>if</b> (<a class="local col8 ref" href="#158Modified" title='Modified' data-ref="158Modified">Modified</a>)</td></tr>
<tr><th id="897">897</th><td>    <a class="local col7 ref" href="#157MF" title='MF' data-ref="157MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction14RenumberBlocksEPNS_17MachineBasicBlockE" title='llvm::MachineFunction::RenumberBlocks' data-ref="_ZN4llvm15MachineFunction14RenumberBlocksEPNS_17MachineBasicBlockE">RenumberBlocks</a>();</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <b>return</b> <a class="local col8 ref" href="#158Modified" title='Modified' data-ref="158Modified">Modified</a>;</td></tr>
<tr><th id="900">900</th><td>}</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><i class="doc">/// createMipsExpandPseudoPass - returns an instance of the pseudo instruction</i></td></tr>
<tr><th id="903">903</th><td><i class="doc">/// expansion pass.</i></td></tr>
<tr><th id="904">904</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm26createMipsExpandPseudoPassEv" title='llvm::createMipsExpandPseudoPass' data-ref="_ZN4llvm26createMipsExpandPseudoPassEv">createMipsExpandPseudoPass</dfn>() {</td></tr>
<tr><th id="905">905</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::MipsExpandPseudo" title='(anonymous namespace)::MipsExpandPseudo' data-ref="(anonymousnamespace)::MipsExpandPseudo">MipsExpandPseudo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116MipsExpandPseudoC1Ev" title='(anonymous namespace)::MipsExpandPseudo::MipsExpandPseudo' data-use='c' data-ref="_ZN12_GLOBAL__N_116MipsExpandPseudoC1Ev">(</a>);</td></tr>
<tr><th id="906">906</th><td>}</td></tr>
<tr><th id="907">907</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
