--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Superior.twx Superior.ncd -o Superior.twr Superior.pcf -ucf
pines0.ucf

Design file:              Superior.ncd
Physical constraint file: Superior.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.473ns.
--------------------------------------------------------------------------------

Paths for end point u0/cuenta_1 (SLICE_X13Y40.A4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_22 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.418ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.142 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_22 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.CQ      Tcko                  0.391   u0/cuenta<23>
                                                       u0/cuenta_22
    SLICE_X14Y45.C1      net (fanout=2)        0.969   u0/cuenta<22>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X14Y42.A4      net (fanout=2)        0.633   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X14Y42.A       Tilo                  0.203   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X13Y40.A4      net (fanout=13)       0.696   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X13Y40.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_110
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (1.120ns logic, 2.298ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_19 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_19 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.DQ      Tcko                  0.391   u0/cuenta<19>
                                                       u0/cuenta_19
    SLICE_X14Y45.C2      net (fanout=2)        0.636   u0/cuenta<19>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X14Y42.A4      net (fanout=2)        0.633   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X14Y42.A       Tilo                  0.203   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X13Y40.A4      net (fanout=13)       0.696   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X13Y40.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_110
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (1.120ns logic, 1.965ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_1 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_1 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_1
    SLICE_X14Y42.C2      net (fanout=2)        0.796   u0/cuenta<1>
    SLICE_X14Y42.C       Tilo                  0.204   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X14Y42.A1      net (fanout=2)        0.479   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X14Y42.A       Tilo                  0.203   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X13Y40.A4      net (fanout=13)       0.696   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X13Y40.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_110
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.120ns logic, 1.971ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_4 (SLICE_X13Y40.D4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_22 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.380ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.142 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_22 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.CQ      Tcko                  0.391   u0/cuenta<23>
                                                       u0/cuenta_22
    SLICE_X14Y45.C1      net (fanout=2)        0.969   u0/cuenta<22>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X14Y42.A4      net (fanout=2)        0.633   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X14Y42.A       Tilo                  0.203   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X13Y40.D4      net (fanout=13)       0.658   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X13Y40.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (1.120ns logic, 2.260ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_19 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.047ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_19 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.DQ      Tcko                  0.391   u0/cuenta<19>
                                                       u0/cuenta_19
    SLICE_X14Y45.C2      net (fanout=2)        0.636   u0/cuenta<19>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X14Y42.A4      net (fanout=2)        0.633   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X14Y42.A       Tilo                  0.203   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X13Y40.D4      net (fanout=13)       0.658   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X13Y40.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (1.120ns logic, 1.927ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_1 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.053ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_1 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_1
    SLICE_X14Y42.C2      net (fanout=2)        0.796   u0/cuenta<1>
    SLICE_X14Y42.C       Tilo                  0.204   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X14Y42.A1      net (fanout=2)        0.479   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X14Y42.A       Tilo                  0.203   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X13Y40.D4      net (fanout=13)       0.658   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X13Y40.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (1.120ns logic, 1.933ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_2 (SLICE_X13Y40.B5), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_22 (FF)
  Destination:          u0/cuenta_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.142 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_22 to u0/cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.CQ      Tcko                  0.391   u0/cuenta<23>
                                                       u0/cuenta_22
    SLICE_X14Y45.C1      net (fanout=2)        0.969   u0/cuenta<22>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X14Y42.A4      net (fanout=2)        0.633   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X14Y42.A       Tilo                  0.203   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X13Y40.B5      net (fanout=13)       0.614   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X13Y40.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_26
                                                       u0/cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.120ns logic, 2.216ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_19 (FF)
  Destination:          u0/cuenta_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_19 to u0/cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.DQ      Tcko                  0.391   u0/cuenta<19>
                                                       u0/cuenta_19
    SLICE_X14Y45.C2      net (fanout=2)        0.636   u0/cuenta<19>
    SLICE_X14Y45.C       Tilo                  0.204   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X14Y42.A4      net (fanout=2)        0.633   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X14Y42.A       Tilo                  0.203   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X13Y40.B5      net (fanout=13)       0.614   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X13Y40.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_26
                                                       u0/cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (1.120ns logic, 1.883ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_1 (FF)
  Destination:          u0/cuenta_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.009ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_1 to u0/cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_1
    SLICE_X14Y42.C2      net (fanout=2)        0.796   u0/cuenta<1>
    SLICE_X14Y42.C       Tilo                  0.204   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X14Y42.A1      net (fanout=2)        0.479   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X14Y42.A       Tilo                  0.203   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X13Y40.B5      net (fanout=13)       0.614   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X13Y40.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_26
                                                       u0/cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (1.120ns logic, 1.889ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/aux (SLICE_X17Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/aux (FF)
  Destination:          u0/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/aux to u0/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.AQ      Tcko                  0.198   u0/aux
                                                       u0/aux
    SLICE_X17Y27.A6      net (fanout=3)        0.025   u0/aux
    SLICE_X17Y27.CLK     Tah         (-Th)    -0.215   u0/aux
                                                       u0/aux_rstpot
                                                       u0/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X14Y42.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_24 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.036 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_24 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AQ      Tcko                  0.234   u0/cuenta<25>
                                                       u0/cuenta_24
    SLICE_X14Y42.A5      net (fanout=3)        0.290   u0/cuenta<24>
    SLICE_X14Y42.CLK     Tah         (-Th)    -0.197   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.431ns logic, 0.290ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X14Y42.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_9 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.753ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.077 - 0.078)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_9 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.198   u0/cuenta<12>
                                                       u0/cuenta_9
    SLICE_X15Y42.A5      net (fanout=2)        0.184   u0/cuenta<9>
    SLICE_X15Y42.A       Tilo                  0.156   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X14Y42.A6      net (fanout=2)        0.018   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X14Y42.CLK     Tah         (-Th)    -0.197   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.551ns logic, 0.202ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_7 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_7 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.CQ      Tcko                  0.198   u0/cuenta<8>
                                                       u0/cuenta_7
    SLICE_X15Y42.A4      net (fanout=2)        0.246   u0/cuenta<7>
    SLICE_X15Y42.A       Tilo                  0.156   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X14Y42.A6      net (fanout=2)        0.018   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X14Y42.CLK     Tah         (-Th)    -0.197   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.551ns logic, 0.264ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_16 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.077 - 0.083)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_16 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.AQ      Tcko                  0.198   u0/cuenta<19>
                                                       u0/cuenta_16
    SLICE_X15Y42.A6      net (fanout=2)        0.264   u0/cuenta<16>
    SLICE_X15Y42.A       Tilo                  0.156   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X14Y42.A6      net (fanout=2)        0.018   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X14Y42.CLK     Tah         (-Th)    -0.197   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.551ns logic, 0.282ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: u0/cuenta<0>/SR
  Logical resource: u0/unseg/SR
  Location pin: SLICE_X14Y42.SR
  Clock network: clear_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: u0/cuenta<0>/SR
  Logical resource: u0/cuenta_0/SR
  Location pin: SLICE_X14Y42.SR
  Clock network: clear_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.473|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.473ns{1}   (Maximum frequency: 287.936MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 18 10:00:00 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



