$date
	Sun Dec  1 00:29:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 $ M $end
$var wire 1 % N $end
$var wire 1 & O $end
$var wire 1 ' P $end
$var wire 1 ! Q $end
$var wire 1 ( Q_bar $end
$var wire 1 ) X $end
$var wire 1 * X_bar $end
$var wire 1 # clk $end
$var wire 1 + clk_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
0)
x(
1'
1&
0%
1$
0#
0"
x!
$end
#10
0!
1%
1(
0+
0'
1#
#15
1"
#20
0*
1)
0$
1+
1'
0#
#30
0(
1$
1!
0+
0&
1#
#35
0"
#40
0)
1*
0%
1+
1&
0#
#50
0!
1%
1(
0+
0'
1#
#60
0%
1+
1'
0#
#65
0*
1)
1%
0$
1"
#70
0(
1$
1!
0+
0&
1#
#80
0$
1+
1&
0#
#90
1$
0+
0&
1#
#100
0$
1+
1&
0#
#105
0)
1*
0%
1$
0"
#110
0!
1%
1(
0+
0'
1#
#120
0%
1+
1'
0#
#130
1%
0+
0'
1#
#140
0%
1+
1'
0#
#150
1%
0+
0'
1#
#155
