
./build/mymain.elf:     file format elf32-littlearm


Disassembly of section .text:

20000000 <__boot_start__>:
20000000:	480e      	ldr	r0, [pc, #56]	; (2000003c <_boot_start_loop+0x12>)
20000002:	490f      	ldr	r1, [pc, #60]	; (20000040 <_boot_start_loop+0x16>)
20000004:	6001      	str	r1, [r0, #0]
20000006:	480f      	ldr	r0, [pc, #60]	; (20000044 <_boot_start_loop+0x1a>)
20000008:	490f      	ldr	r1, [pc, #60]	; (20000048 <_boot_start_loop+0x1e>)
2000000a:	6001      	str	r1, [r0, #0]
2000000c:	480f      	ldr	r0, [pc, #60]	; (2000004c <_boot_start_loop+0x22>)
2000000e:	4910      	ldr	r1, [pc, #64]	; (20000050 <_boot_start_loop+0x26>)
20000010:	6001      	str	r1, [r0, #0]
20000012:	4810      	ldr	r0, [pc, #64]	; (20000054 <_boot_start_loop+0x2a>)
20000014:	4910      	ldr	r1, [pc, #64]	; (20000058 <_boot_start_loop+0x2e>)
20000016:	6001      	str	r1, [r0, #0]
20000018:	4810      	ldr	r0, [pc, #64]	; (2000005c <_boot_start_loop+0x32>)
2000001a:	4809      	ldr	r0, [pc, #36]	; (20000040 <_boot_start_loop+0x16>)
2000001c:	6001      	str	r1, [r0, #0]
2000001e:	4807      	ldr	r0, [pc, #28]	; (2000003c <_boot_start_loop+0x12>)
20000020:	490f      	ldr	r1, [pc, #60]	; (20000060 <_boot_start_loop+0x36>)
20000022:	6001      	str	r1, [r0, #0]
20000024:	480f      	ldr	r0, [pc, #60]	; (20000064 <_boot_start_loop+0x3a>)
20000026:	4910      	ldr	r1, [pc, #64]	; (20000068 <_boot_start_loop+0x3e>)
20000028:	4a10      	ldr	r2, [pc, #64]	; (2000006c <_boot_start_loop+0x42>)

2000002a <_boot_start_loop>:
2000002a:	6803      	ldr	r3, [r0, #0]
2000002c:	600b      	str	r3, [r1, #0]
2000002e:	3004      	adds	r0, #4
20000030:	3104      	adds	r1, #4
20000032:	4291      	cmp	r1, r2
20000034:	d1f9      	bne.n	2000002a <_boot_start_loop>
20000036:	480e      	ldr	r0, [pc, #56]	; (20000070 <_boot_start_loop+0x46>)
20000038:	4700      	bx	r0
2000003a:	00080000 	andeq	r0, r8, r0
2000003e:	00001800 	andeq	r1, r0, r0, lsl #16
20000042:	00140000 	andseq	r0, r4, r0
20000046:	00081800 	andeq	r1, r8, r0, lsl #16
2000004a:	00000000 	andeq	r0, r0, r0
2000004e:	03001800 	movweq	r1, #2048	; 0x800
20000052:	00f4001f 	rscseq	r0, r4, pc, lsl r0
20000056:	02181800 	andseq	r1, r8, #0, 16
2000005a:	00040300 	andeq	r0, r4, r0, lsl #6
2000005e:	00011800 	andeq	r1, r1, r0, lsl #16
20000062:	00000000 	andeq	r0, r0, r0
20000066:	00001000 	andeq	r1, r0, r0
2000006a:	f0002000 			; <UNDEFINED> instruction: 0xf0002000
2000006e:	01012000 	mrseq	r2, (UNDEF: 1)
20000072:	00002000 	andeq	r2, r0, r0
	...

20000100 <_start>:
20000100:	4805      	ldr	r0, [pc, #20]	; (20000118 <DELAY+0x6>)
20000102:	4685      	mov	sp, r0
20000104:	f000 f824 	bl	20000150 <cstart>
20000108:	e7fe      	b.n	20000108 <_start+0x8>

2000010a <PUT32>:
2000010a:	6001      	str	r1, [r0, #0]
2000010c:	4770      	bx	lr

2000010e <GET32>:
2000010e:	6800      	ldr	r0, [r0, #0]
20000110:	4770      	bx	lr

20000112 <DELAY>:
20000112:	3801      	subs	r0, #1
20000114:	d1fd      	bne.n	20000112 <DELAY>
20000116:	4770      	bx	lr
20000118:	20005000 	andcs	r5, r0, r0

2000011c <mymain>:
2000011c:	b580      	push	{r7, lr}
2000011e:	af00      	add	r7, sp, #0
20000120:	f000 f8f0 	bl	20000304 <enable_clock>
20000124:	f000 f840 	bl	200001a8 <gpio_reset>
20000128:	2000      	movs	r0, #0
2000012a:	f000 f84f 	bl	200001cc <gpio_set_output>
2000012e:	2000      	movs	r0, #0
20000130:	f000 f88a 	bl	20000248 <gpio_set_on>
20000134:	4b05      	ldr	r3, [pc, #20]	; (2000014c <mymain+0x30>)
20000136:	0018      	movs	r0, r3
20000138:	f000 f920 	bl	2000037c <delay_us>
2000013c:	2000      	movs	r0, #0
2000013e:	f000 f89b 	bl	20000278 <gpio_set_off>
20000142:	4b02      	ldr	r3, [pc, #8]	; (2000014c <mymain+0x30>)
20000144:	0018      	movs	r0, r3
20000146:	f000 f919 	bl	2000037c <delay_us>
2000014a:	e7f0      	b.n	2000012e <mymain+0x12>
2000014c:	00029810 	andeq	r9, r2, r0, lsl r8

20000150 <cstart>:
20000150:	b580      	push	{r7, lr}
20000152:	b082      	sub	sp, #8
20000154:	af00      	add	r7, sp, #0
20000156:	4b0a      	ldr	r3, [pc, #40]	; (20000180 <cstart+0x30>)
20000158:	603b      	str	r3, [r7, #0]
2000015a:	4b0a      	ldr	r3, [pc, #40]	; (20000184 <cstart+0x34>)
2000015c:	607b      	str	r3, [r7, #4]
2000015e:	e004      	b.n	2000016a <cstart+0x1a>
20000160:	687b      	ldr	r3, [r7, #4]
20000162:	1d1a      	adds	r2, r3, #4
20000164:	607a      	str	r2, [r7, #4]
20000166:	2200      	movs	r2, #0
20000168:	601a      	str	r2, [r3, #0]
2000016a:	687a      	ldr	r2, [r7, #4]
2000016c:	683b      	ldr	r3, [r7, #0]
2000016e:	429a      	cmp	r2, r3
20000170:	d3f6      	bcc.n	20000160 <cstart+0x10>
20000172:	f7ff ffd3 	bl	2000011c <mymain>
20000176:	46c0      	nop			; (mov r8, r8)
20000178:	46bd      	mov	sp, r7
2000017a:	b002      	add	sp, #8
2000017c:	bd80      	pop	{r7, pc}
2000017e:	46c0      	nop			; (mov r8, r8)
20000180:	20002710 	andcs	r2, r0, r0, lsl r7
20000184:	20002710 	andcs	r2, r0, r0, lsl r7

20000188 <gpio_is_reset>:
20000188:	b580      	push	{r7, lr}
2000018a:	af00      	add	r7, sp, #0
2000018c:	4b05      	ldr	r3, [pc, #20]	; (200001a4 <gpio_is_reset+0x1c>)
2000018e:	0018      	movs	r0, r3
20000190:	f7ff ffbd 	bl	2000010e <GET32>
20000194:	0003      	movs	r3, r0
20000196:	095b      	lsrs	r3, r3, #5
20000198:	2201      	movs	r2, #1
2000019a:	4013      	ands	r3, r2
2000019c:	0018      	movs	r0, r3
2000019e:	46bd      	mov	sp, r7
200001a0:	bd80      	pop	{r7, pc}
200001a2:	46c0      	nop			; (mov r8, r8)
200001a4:	4000c008 	andmi	ip, r0, r8

200001a8 <gpio_reset>:
200001a8:	b580      	push	{r7, lr}
200001aa:	af00      	add	r7, sp, #0
200001ac:	4b06      	ldr	r3, [pc, #24]	; (200001c8 <gpio_reset+0x20>)
200001ae:	2120      	movs	r1, #32
200001b0:	0018      	movs	r0, r3
200001b2:	f7ff ffaa 	bl	2000010a <PUT32>
200001b6:	46c0      	nop			; (mov r8, r8)
200001b8:	f7ff ffe6 	bl	20000188 <gpio_is_reset>
200001bc:	1e03      	subs	r3, r0, #0
200001be:	d0fb      	beq.n	200001b8 <gpio_reset+0x10>
200001c0:	46c0      	nop			; (mov r8, r8)
200001c2:	46c0      	nop			; (mov r8, r8)
200001c4:	46bd      	mov	sp, r7
200001c6:	bd80      	pop	{r7, pc}
200001c8:	4000f000 	andmi	pc, r0, r0

200001cc <gpio_set_output>:
200001cc:	b580      	push	{r7, lr}
200001ce:	b084      	sub	sp, #16
200001d0:	af00      	add	r7, sp, #0
200001d2:	6078      	str	r0, [r7, #4]
200001d4:	687b      	ldr	r3, [r7, #4]
200001d6:	2b1d      	cmp	r3, #29
200001d8:	d829      	bhi.n	2000022e <gpio_set_output+0x62>
200001da:	687b      	ldr	r3, [r7, #4]
200001dc:	00db      	lsls	r3, r3, #3
200001de:	60fb      	str	r3, [r7, #12]
200001e0:	2201      	movs	r2, #1
200001e2:	687b      	ldr	r3, [r7, #4]
200001e4:	409a      	lsls	r2, r3
200001e6:	0013      	movs	r3, r2
200001e8:	001a      	movs	r2, r3
200001ea:	4b13      	ldr	r3, [pc, #76]	; (20000238 <gpio_set_output+0x6c>)
200001ec:	0011      	movs	r1, r2
200001ee:	0018      	movs	r0, r3
200001f0:	f7ff ff8b 	bl	2000010a <PUT32>
200001f4:	2201      	movs	r2, #1
200001f6:	687b      	ldr	r3, [r7, #4]
200001f8:	409a      	lsls	r2, r3
200001fa:	0013      	movs	r3, r2
200001fc:	001a      	movs	r2, r3
200001fe:	4b0f      	ldr	r3, [pc, #60]	; (2000023c <gpio_set_output+0x70>)
20000200:	0011      	movs	r1, r2
20000202:	0018      	movs	r0, r3
20000204:	f7ff ff81 	bl	2000010a <PUT32>
20000208:	68fb      	ldr	r3, [r7, #12]
2000020a:	4a0d      	ldr	r2, [pc, #52]	; (20000240 <gpio_set_output+0x74>)
2000020c:	4694      	mov	ip, r2
2000020e:	4463      	add	r3, ip
20000210:	2105      	movs	r1, #5
20000212:	0018      	movs	r0, r3
20000214:	f7ff ff79 	bl	2000010a <PUT32>
20000218:	2201      	movs	r2, #1
2000021a:	687b      	ldr	r3, [r7, #4]
2000021c:	409a      	lsls	r2, r3
2000021e:	0013      	movs	r3, r2
20000220:	001a      	movs	r2, r3
20000222:	4b08      	ldr	r3, [pc, #32]	; (20000244 <gpio_set_output+0x78>)
20000224:	0011      	movs	r1, r2
20000226:	0018      	movs	r0, r3
20000228:	f7ff ff6f 	bl	2000010a <PUT32>
2000022c:	e000      	b.n	20000230 <gpio_set_output+0x64>
2000022e:	46c0      	nop			; (mov r8, r8)
20000230:	46bd      	mov	sp, r7
20000232:	b004      	add	sp, #16
20000234:	bd80      	pop	{r7, pc}
20000236:	46c0      	nop			; (mov r8, r8)
20000238:	d0000028 	andle	r0, r0, r8, lsr #32
2000023c:	d0000018 	andle	r0, r0, r8, lsl r0
20000240:	40014004 	andmi	r4, r1, r4
20000244:	d0000024 	andle	r0, r0, r4, lsr #32

20000248 <gpio_set_on>:
20000248:	b580      	push	{r7, lr}
2000024a:	b082      	sub	sp, #8
2000024c:	af00      	add	r7, sp, #0
2000024e:	6078      	str	r0, [r7, #4]
20000250:	687b      	ldr	r3, [r7, #4]
20000252:	2b1d      	cmp	r3, #29
20000254:	d80a      	bhi.n	2000026c <gpio_set_on+0x24>
20000256:	2201      	movs	r2, #1
20000258:	687b      	ldr	r3, [r7, #4]
2000025a:	409a      	lsls	r2, r3
2000025c:	0013      	movs	r3, r2
2000025e:	001a      	movs	r2, r3
20000260:	4b04      	ldr	r3, [pc, #16]	; (20000274 <gpio_set_on+0x2c>)
20000262:	0011      	movs	r1, r2
20000264:	0018      	movs	r0, r3
20000266:	f7ff ff50 	bl	2000010a <PUT32>
2000026a:	e000      	b.n	2000026e <gpio_set_on+0x26>
2000026c:	46c0      	nop			; (mov r8, r8)
2000026e:	46bd      	mov	sp, r7
20000270:	b002      	add	sp, #8
20000272:	bd80      	pop	{r7, pc}
20000274:	d0000014 	andle	r0, r0, r4, lsl r0

20000278 <gpio_set_off>:
20000278:	b580      	push	{r7, lr}
2000027a:	b082      	sub	sp, #8
2000027c:	af00      	add	r7, sp, #0
2000027e:	6078      	str	r0, [r7, #4]
20000280:	687b      	ldr	r3, [r7, #4]
20000282:	2b1d      	cmp	r3, #29
20000284:	d80a      	bhi.n	2000029c <gpio_set_off+0x24>
20000286:	2201      	movs	r2, #1
20000288:	687b      	ldr	r3, [r7, #4]
2000028a:	409a      	lsls	r2, r3
2000028c:	0013      	movs	r3, r2
2000028e:	001a      	movs	r2, r3
20000290:	4b04      	ldr	r3, [pc, #16]	; (200002a4 <gpio_set_off+0x2c>)
20000292:	0011      	movs	r1, r2
20000294:	0018      	movs	r0, r3
20000296:	f7ff ff38 	bl	2000010a <PUT32>
2000029a:	e000      	b.n	2000029e <gpio_set_off+0x26>
2000029c:	46c0      	nop			; (mov r8, r8)
2000029e:	46bd      	mov	sp, r7
200002a0:	b002      	add	sp, #8
200002a2:	bd80      	pop	{r7, pc}
200002a4:	d0000018 	andle	r0, r0, r8, lsl r0

200002a8 <seconds_start>:
200002a8:	b580      	push	{r7, lr}
200002aa:	af00      	add	r7, sp, #0
200002ac:	4b11      	ldr	r3, [pc, #68]	; (200002f4 <seconds_start+0x4c>)
200002ae:	2104      	movs	r1, #4
200002b0:	0018      	movs	r0, r3
200002b2:	f7ff ff2a 	bl	2000010a <PUT32>
200002b6:	4a10      	ldr	r2, [pc, #64]	; (200002f8 <seconds_start+0x50>)
200002b8:	4b10      	ldr	r3, [pc, #64]	; (200002fc <seconds_start+0x54>)
200002ba:	0011      	movs	r1, r2
200002bc:	0018      	movs	r0, r3
200002be:	f7ff ff24 	bl	2000010a <PUT32>
200002c2:	4b0f      	ldr	r3, [pc, #60]	; (20000300 <seconds_start+0x58>)
200002c4:	2100      	movs	r1, #0
200002c6:	0018      	movs	r0, r3
200002c8:	f7ff ff1f 	bl	2000010a <PUT32>
200002cc:	4b09      	ldr	r3, [pc, #36]	; (200002f4 <seconds_start+0x4c>)
200002ce:	2105      	movs	r1, #5
200002d0:	0018      	movs	r0, r3
200002d2:	f7ff ff1a 	bl	2000010a <PUT32>
200002d6:	46c0      	nop			; (mov r8, r8)
200002d8:	4b06      	ldr	r3, [pc, #24]	; (200002f4 <seconds_start+0x4c>)
200002da:	0018      	movs	r0, r3
200002dc:	f7ff ff17 	bl	2000010e <GET32>
200002e0:	0003      	movs	r3, r0
200002e2:	0c1b      	lsrs	r3, r3, #16
200002e4:	2201      	movs	r2, #1
200002e6:	4013      	ands	r3, r2
200002e8:	d0f6      	beq.n	200002d8 <seconds_start+0x30>
200002ea:	46c0      	nop			; (mov r8, r8)
200002ec:	46c0      	nop			; (mov r8, r8)
200002ee:	46bd      	mov	sp, r7
200002f0:	bd80      	pop	{r7, pc}
200002f2:	46c0      	nop			; (mov r8, r8)
200002f4:	e000e010 	and	lr, r0, r0, lsl r0
200002f8:	00b71aff 	ldrshteq	r1, [r7], pc
200002fc:	e000e014 	and	lr, r0, r4, lsl r0
20000300:	e000e018 	and	lr, r0, r8, lsl r0

20000304 <enable_clock>:
20000304:	b580      	push	{r7, lr}
20000306:	b082      	sub	sp, #8
20000308:	af00      	add	r7, sp, #0
2000030a:	232f      	movs	r3, #47	; 0x2f
2000030c:	607b      	str	r3, [r7, #4]
2000030e:	23aa      	movs	r3, #170	; 0xaa
20000310:	011b      	lsls	r3, r3, #4
20000312:	4a13      	ldr	r2, [pc, #76]	; (20000360 <enable_clock+0x5c>)
20000314:	0019      	movs	r1, r3
20000316:	0010      	movs	r0, r2
20000318:	f7ff fef7 	bl	2000010a <PUT32>
2000031c:	687b      	ldr	r3, [r7, #4]
2000031e:	4a11      	ldr	r2, [pc, #68]	; (20000364 <enable_clock+0x60>)
20000320:	0019      	movs	r1, r3
20000322:	0010      	movs	r0, r2
20000324:	f7ff fef1 	bl	2000010a <PUT32>
20000328:	4a0f      	ldr	r2, [pc, #60]	; (20000368 <enable_clock+0x64>)
2000032a:	4b10      	ldr	r3, [pc, #64]	; (2000036c <enable_clock+0x68>)
2000032c:	0011      	movs	r1, r2
2000032e:	0018      	movs	r0, r3
20000330:	f7ff feeb 	bl	2000010a <PUT32>
20000334:	46c0      	nop			; (mov r8, r8)
20000336:	4b0e      	ldr	r3, [pc, #56]	; (20000370 <enable_clock+0x6c>)
20000338:	0018      	movs	r0, r3
2000033a:	f7ff fee8 	bl	2000010e <GET32>
2000033e:	1e03      	subs	r3, r0, #0
20000340:	daf9      	bge.n	20000336 <enable_clock+0x32>
20000342:	4b0c      	ldr	r3, [pc, #48]	; (20000374 <enable_clock+0x70>)
20000344:	2102      	movs	r1, #2
20000346:	0018      	movs	r0, r3
20000348:	f7ff fedf 	bl	2000010a <PUT32>
2000034c:	4b0a      	ldr	r3, [pc, #40]	; (20000378 <enable_clock+0x74>)
2000034e:	2100      	movs	r1, #0
20000350:	0018      	movs	r0, r3
20000352:	f7ff feda 	bl	2000010a <PUT32>
20000356:	46c0      	nop			; (mov r8, r8)
20000358:	46bd      	mov	sp, r7
2000035a:	b002      	add	sp, #8
2000035c:	bd80      	pop	{r7, pc}
2000035e:	46c0      	nop			; (mov r8, r8)
20000360:	40024000 	andmi	r4, r2, r0
20000364:	4002400c 	andmi	r4, r2, ip
20000368:	00fab000 	rscseq	fp, sl, r0
2000036c:	40026000 	andmi	r6, r2, r0
20000370:	40024004 	andmi	r4, r2, r4
20000374:	40008030 	andmi	r8, r0, r0, lsr r0
20000378:	4000803c 	andmi	r8, r0, ip, lsr r0

2000037c <delay_us>:
2000037c:	b580      	push	{r7, lr}
2000037e:	b084      	sub	sp, #16
20000380:	af00      	add	r7, sp, #0
20000382:	6078      	str	r0, [r7, #4]
20000384:	f000 f814 	bl	200003b0 <micro_seconds_start>
20000388:	2300      	movs	r3, #0
2000038a:	60fb      	str	r3, [r7, #12]
2000038c:	e007      	b.n	2000039e <delay_us+0x22>
2000038e:	46c0      	nop			; (mov r8, r8)
20000390:	f000 f82e 	bl	200003f0 <micro_second_end>
20000394:	1e03      	subs	r3, r0, #0
20000396:	d0fb      	beq.n	20000390 <delay_us+0x14>
20000398:	68fb      	ldr	r3, [r7, #12]
2000039a:	3301      	adds	r3, #1
2000039c:	60fb      	str	r3, [r7, #12]
2000039e:	68fa      	ldr	r2, [r7, #12]
200003a0:	687b      	ldr	r3, [r7, #4]
200003a2:	429a      	cmp	r2, r3
200003a4:	d3f3      	bcc.n	2000038e <delay_us+0x12>
200003a6:	46c0      	nop			; (mov r8, r8)
200003a8:	46c0      	nop			; (mov r8, r8)
200003aa:	46bd      	mov	sp, r7
200003ac:	b004      	add	sp, #16
200003ae:	bd80      	pop	{r7, pc}

200003b0 <micro_seconds_start>:
200003b0:	b580      	push	{r7, lr}
200003b2:	af00      	add	r7, sp, #0
200003b4:	4b0b      	ldr	r3, [pc, #44]	; (200003e4 <micro_seconds_start+0x34>)
200003b6:	2100      	movs	r1, #0
200003b8:	0018      	movs	r0, r3
200003ba:	f7ff fea6 	bl	2000010a <PUT32>
200003be:	4b0a      	ldr	r3, [pc, #40]	; (200003e8 <micro_seconds_start+0x38>)
200003c0:	210b      	movs	r1, #11
200003c2:	0018      	movs	r0, r3
200003c4:	f7ff fea1 	bl	2000010a <PUT32>
200003c8:	4b08      	ldr	r3, [pc, #32]	; (200003ec <micro_seconds_start+0x3c>)
200003ca:	2100      	movs	r1, #0
200003cc:	0018      	movs	r0, r3
200003ce:	f7ff fe9c 	bl	2000010a <PUT32>
200003d2:	4b04      	ldr	r3, [pc, #16]	; (200003e4 <micro_seconds_start+0x34>)
200003d4:	2101      	movs	r1, #1
200003d6:	0018      	movs	r0, r3
200003d8:	f7ff fe97 	bl	2000010a <PUT32>
200003dc:	46c0      	nop			; (mov r8, r8)
200003de:	46bd      	mov	sp, r7
200003e0:	bd80      	pop	{r7, pc}
200003e2:	46c0      	nop			; (mov r8, r8)
200003e4:	e000e010 	and	lr, r0, r0, lsl r0
200003e8:	e000e014 	and	lr, r0, r4, lsl r0
200003ec:	e000e018 	and	lr, r0, r8, lsl r0

200003f0 <micro_second_end>:
200003f0:	b580      	push	{r7, lr}
200003f2:	b082      	sub	sp, #8
200003f4:	af00      	add	r7, sp, #0
200003f6:	4b08      	ldr	r3, [pc, #32]	; (20000418 <micro_second_end+0x28>)
200003f8:	0018      	movs	r0, r3
200003fa:	f7ff fe88 	bl	2000010e <GET32>
200003fe:	0003      	movs	r3, r0
20000400:	0c1b      	lsrs	r3, r3, #16
20000402:	2201      	movs	r2, #1
20000404:	4013      	ands	r3, r2
20000406:	607b      	str	r3, [r7, #4]
20000408:	687b      	ldr	r3, [r7, #4]
2000040a:	425a      	negs	r2, r3
2000040c:	4153      	adcs	r3, r2
2000040e:	b2db      	uxtb	r3, r3
20000410:	0018      	movs	r0, r3
20000412:	46bd      	mov	sp, r7
20000414:	b002      	add	sp, #8
20000416:	bd80      	pop	{r7, pc}
20000418:	e000e010 	and	lr, r0, r0, lsl r0

2000041c <__code_end__>:
2000041c:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600304d 	streq	r3, [r0], -sp, asr #32
  1c:	094d070c 	stmdbeq	sp, {r2, r3, r8, r9, sl}^
  20:	14041201 	strne	r1, [r4], #-513	; 0xfffffdff
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <STACK_SIZE+0x4392c>
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x10ce614>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	31393130 	teqcc	r9, r0, lsr r1
  48:	20353230 	eorscs	r3, r5, r0, lsr r2
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  5c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  60:	6172622d 	cmnvs	r2, sp, lsr #4
  64:	2068636e 	rsbcs	r6, r8, lr, ror #6
  68:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  6c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  70:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  74:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000007d 	andeq	r0, r0, sp, ror r0
   4:	001e0003 	andseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
  30:	2121010c 			; <UNDEFINED> instruction: 0x2121010c
  34:	23212123 			; <UNDEFINED> instruction: 0x23212123
  38:	21232121 			; <UNDEFINED> instruction: 0x21232121
  3c:	21212321 			; <UNDEFINED> instruction: 0x21212321
  40:	22212123 	eorcs	r2, r1, #-1073741816	; 0xc0000008
  44:	21222121 			; <UNDEFINED> instruction: 0x21222121
  48:	21212121 			; <UNDEFINED> instruction: 0x21212121
  4c:	57032122 	strpl	r2, [r3, -r2, lsr #2]
  50:	2f322f2e 	svccs	0x00322f2e
  54:	2f322f32 	svccs	0x00322f32
  58:	2f313432 	svccs	0x00313432
  5c:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
  60:	01000202 	tsteq	r0, r2, lsl #4
  64:	02050001 	andeq	r0, r5, #1, 0
  68:	20000100 	andcs	r0, r0, r0, lsl #2
  6c:	21013e03 	tstcs	r1, r3, lsl #28
  70:	21252f21 			; <UNDEFINED> instruction: 0x21252f21
  74:	21252125 			; <UNDEFINED> instruction: 0x21252125
  78:	206a0321 	rsbcs	r0, sl, r1, lsr #6
  7c:	01000202 	tsteq	r0, r2, lsl #4
  80:	0000d801 	andeq	sp, r0, r1, lsl #16
  84:	88000300 	stmdahi	r0, {r8, r9}
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	0d0efb01 	vstreq	d15, [lr, #-4]
  90:	01010100 	mrseq	r0, (UNDEF: 17)
  94:	00000001 	andeq	r0, r0, r1
  98:	01000001 	tsteq	r0, r1
  9c:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  a0:	636f6c2f 	cmnvs	pc, #12032	; 0x2f00
  a4:	432f6c61 			; <UNDEFINED> instruction: 0x432f6c61
  a8:	616c6c65 	cmnvs	ip, r5, ror #24
  ac:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  b0:	6f6e2d6d 	svcvs	0x006e2d6d
  b4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  b8:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  bc:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
  c0:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  c4:	71393130 	teqvc	r9, r0, lsr r1
  c8:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  cc:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  d0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  d4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  d8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  dc:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  e0:	61652d65 	cmnvs	r5, r5, ror #26
  e4:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  e8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  ec:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  f0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  f4:	73630000 	cmnvc	r3, #0, 0
  f8:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  fc:	0000632e 	andeq	r6, r0, lr, lsr #6
 100:	74730000 	ldrbtvc	r0, [r3], #-0
 104:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 108:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
 10c:	0100682e 	tsteq	r0, lr, lsr #16
 110:	05000000 	streq	r0, [r0, #-0]
 114:	0205000e 	andeq	r0, r5, #14, 0
 118:	2000011c 	andcs	r0, r0, ip, lsl r1
 11c:	2f05051a 	svccs	0x0005051a
 120:	0905312f 	stmdbeq	r5, {r0, r1, r2, r3, r5, r8, ip, sp}
 124:	01040200 	mrseq	r0, R12_usr
 128:	04020040 	streq	r0, [r2], #-64	; 0xffffffc0
 12c:	02003e01 	andeq	r3, r0, #1, 28
 130:	004c0104 	subeq	r0, ip, r4, lsl #2
 134:	3e010402 	cdpcc	4, 0, cr0, cr1, cr2, {0}
 138:	01040200 	mrseq	r0, R12_usr
 13c:	054a7a03 	strbeq	r7, [sl, #-2563]	; 0xfffff5fd
 140:	3c0c030f 	stccc	3, cr0, [ip], {15}
 144:	0b052f40 	bleq	14be4c <STACK_SIZE+0x14973c>
 148:	210d052f 	tstcs	sp, pc, lsr #10
 14c:	053c1005 	ldreq	r1, [ip, #-5]!
 150:	05052d0b 	streq	r2, [r5, #-3339]	; 0xfffff2f5
 154:	2f01054f 	svccs	0x0001054f
 158:	01000902 	tsteq	r0, r2, lsl #18
 15c:	00011301 	andeq	r1, r1, r1, lsl #6
 160:	90000300 	andls	r0, r0, r0, lsl #6
 164:	02000000 	andeq	r0, r0, #0, 0
 168:	0d0efb01 	vstreq	d15, [lr, #-4]
 16c:	01010100 	mrseq	r0, (UNDEF: 17)
 170:	00000001 	andeq	r0, r0, r1
 174:	01000001 	tsteq	r0, r1
 178:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
 17c:	636f6c2f 	cmnvs	pc, #12032	; 0x2f00
 180:	432f6c61 			; <UNDEFINED> instruction: 0x432f6c61
 184:	616c6c65 	cmnvs	ip, r5, ror #24
 188:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
 18c:	6f6e2d6d 	svcvs	0x006e2d6d
 190:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 194:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
 198:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
 19c:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
 1a0:	71393130 	teqvc	r9, r0, lsr r1
 1a4:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
 1a8:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
 1ac:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1b0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 1b4:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 1b8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 1bc:	61652d65 	cmnvs	r5, r5, ror #26
 1c0:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 1c4:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 1c8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 1cc:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 1d0:	70670000 	rsbvc	r0, r7, r0
 1d4:	632e6f69 			; <UNDEFINED> instruction: 0x632e6f69
 1d8:	00000000 	andeq	r0, r0, r0
 1dc:	6f697067 	svcvs	0x00697067
 1e0:	0000682e 	andeq	r6, r0, lr, lsr #16
 1e4:	74730000 	ldrbtvc	r0, [r3], #-0
 1e8:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 1ec:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
 1f0:	0100682e 	tsteq	r0, lr, lsr #16
 1f4:	05000000 	streq	r0, [r0, #-0]
 1f8:	0205001a 	andeq	r0, r5, #26, 0
 1fc:	20000188 	andcs	r0, r0, r8, lsl #3
 200:	2f0d0515 	svccs	0x000d0515
 204:	05581f05 	ldrbeq	r1, [r8, #-3845]	; 0xfffff0fb
 208:	01052024 	tsteq	r5, r4, lsr #32
 20c:	6813052f 	ldmdavs	r3, {r0, r1, r2, r3, r5, r8, sl}
 210:	052f0505 	streq	r0, [pc, #-1285]!	; fffffd13 <__data_end__+0xdfffd603>
 214:	0c05590a 			; <UNDEFINED> instruction: 0x0c05590a
 218:	01040200 	mrseq	r0, R12_usr
 21c:	000a0520 	andeq	r0, sl, r0, lsr #10
 220:	3c010402 	cfstrscc	mvf0, [r1], {2}
 224:	05210105 	streq	r0, [r1, #-261]!	; 0xfffffefb
 228:	08056a24 	stmdaeq	r5, {r2, r5, r9, fp, sp, lr}
 22c:	3f0e054c 	svccc	0x000e054c
 230:	053d1a05 	ldreq	r1, [sp, #-2565]!	; 0xfffff5fb
 234:	1b054a05 	blne	152a50 <STACK_SIZE+0x150340>
 238:	4a050567 	bmi	1417dc <STACK_SIZE+0x13f0cc>
 23c:	831a0567 	tsthi	sl, #432013312	; 0x19c00000
 240:	054a0505 	strbeq	r0, [sl, #-1285]	; 0xfffffafb
 244:	747a0309 	ldrbtvc	r0, [sl], #-777	; 0xfffffcf7
 248:	05270105 	streq	r0, [r7, #-261]!	; 0xfffffefb
 24c:	0805bd20 	stmdaeq	r5, {r5, r8, sl, fp, ip, sp, pc}
 250:	3f1b054b 	svccc	0x001b054b
 254:	054a0505 	strbeq	r0, [sl, #-1285]	; 0xfffffafb
 258:	01057209 	tsteq	r5, r9, lsl #4
 25c:	5a210523 	bpl	8416f0 <STACK_SIZE+0x83efe0>
 260:	054b0805 	strbeq	r0, [fp, #-2053]	; 0xfffff7fb
 264:	05053f1b 	streq	r3, [r5, #-3867]	; 0xfffff0e5
 268:	7209054a 	andvc	r0, r9, #310378496	; 0x12800000
 26c:	02230105 	eoreq	r0, r3, #1073741825	; 0x40000001
 270:	01010005 	tsteq	r1, r5
 274:	0000013f 	andeq	r0, r0, pc, lsr r1
 278:	00920003 	addseq	r0, r2, r3
 27c:	01020000 	mrseq	r0, (UNDEF: 2)
 280:	000d0efb 	strdeq	r0, [sp], -fp
 284:	01010101 	tsteq	r1, r1, lsl #2
 288:	01000000 	mrseq	r0, (UNDEF: 0)
 28c:	2f010000 	svccs	0x00010000
 290:	2f727375 	svccs	0x00727375
 294:	61636f6c 	cmnvs	r3, ip, ror #30
 298:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
 29c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
 2a0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 2a4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 2a8:	61652d65 	cmnvs	r5, r5, ror #26
 2ac:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
 2b0:	2f747365 	svccs	0x00747365
 2b4:	30322d39 	eorscc	r2, r2, r9, lsr sp
 2b8:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
 2bc:	3173632d 	cmncc	r3, sp, lsr #6
 2c0:	2f653730 	svccs	0x00653730
 2c4:	2f62696c 	svccs	0x0062696c
 2c8:	2f636367 	svccs	0x00636367
 2cc:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 2d0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 2d4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 2d8:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
 2dc:	2f312e32 	svccs	0x00312e32
 2e0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 2e4:	00656475 	rsbeq	r6, r5, r5, ror r4
 2e8:	6f6c6300 	svcvs	0x006c6300
 2ec:	632e6b63 			; <UNDEFINED> instruction: 0x632e6b63
 2f0:	00000000 	andeq	r0, r0, r0
 2f4:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 2f8:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
 2fc:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
 300:	00000100 	andeq	r0, r0, r0, lsl #2
 304:	636f6c63 	cmnvs	pc, #25344	; 0x6300
 308:	00682e6b 	rsbeq	r2, r8, fp, ror #28
 30c:	00000000 	andeq	r0, r0, r0
 310:	05001605 	streq	r1, [r0, #-1541]	; 0xfffff9fb
 314:	0002a802 	andeq	sl, r2, r2, lsl #16
 318:	05051a20 	streq	r1, [r5, #-2592]	; 0xfffff5e0
 31c:	5968592f 	stmdbpl	r8!, {r0, r1, r2, r3, r5, r8, fp, ip, lr}^
 320:	05590a05 	ldrbeq	r0, [r9, #-2565]	; 0xfffff5fb
 324:	0402000e 	streq	r0, [r2], #-14
 328:	1d052001 	stcne	0, cr2, [r5, #-4]
 32c:	01040200 	mrseq	r0, R12_usr
 330:	00240558 	eoreq	r0, r4, r8, asr r5
 334:	20010402 	andcs	r0, r1, r2, lsl #8
 338:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 33c:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 340:	15052101 	strne	r2, [r5, #-257]	; 0xfffffeff
 344:	3e0e05cc 	cfsh32cc	mvfx0, mvfx14, #-20
 348:	752f0505 	strvc	r0, [pc, #-1285]!	; fffffe4b <__data_end__+0xdfffd73b>
 34c:	690b0567 	stmdbvs	fp, {r0, r1, r2, r5, r6, r8, sl}
 350:	02000e05 	andeq	r0, r0, #80	; 0x50
 354:	05200104 	streq	r0, [r0, #-260]!	; 0xfffffefc
 358:	0402000b 	streq	r0, [r2], #-11
 35c:	05055801 	streq	r5, [r5, #-2049]	; 0xfffff7ff
 360:	01055922 	tsteq	r5, r2, lsr #18
 364:	081c0559 	ldmdaeq	ip, {r0, r3, r4, r6, r8, sl}
 368:	4d050530 	cfstr32mi	mvfx0, [r5, #-192]	; 0xffffff40
 36c:	052f1305 	streq	r1, [pc, #-773]!	; 6f <STACK_SIZE-0x26a1>
 370:	0e052e05 	cdpeq	14, 0, cr2, cr5, cr5, {0}
 374:	00100521 	andseq	r0, r0, r1, lsr #10
 378:	20010402 	andcs	r0, r1, r2, lsl #8
 37c:	02000e05 	andeq	r0, r0, #80	; 0x50
 380:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
 384:	04020023 	streq	r0, [r2], #-35	; 0xffffffdd
 388:	05051f02 	streq	r1, [r5, #-3842]	; 0xfffff0fe
 38c:	01040200 	mrseq	r0, R12_usr
 390:	4d01053c 	cfstr32mi	mvfx0, [r1, #-240]	; 0xffffff10
 394:	055c1c05 	ldrbeq	r1, [ip, #-3077]	; 0xfffff3fb
 398:	5a592f05 	bpl	164bfb4 <STACK_SIZE+0x16498a4>
 39c:	59010559 	stmdbpl	r1, {r0, r3, r4, r6, r8, sl}
 3a0:	05a01d05 	streq	r1, [r0, #3333]!	; 0xd05
 3a4:	29053e1a 	stmdbcs	r5, {r1, r3, r4, r9, sl, fp, ip, sp}
 3a8:	200e0558 	andcs	r0, lr, r8, asr r5
 3ac:	053d0c05 	ldreq	r0, [sp, #-3077]!	; 0xfffff3fb
 3b0:	06024b01 	streq	r4, [r2], -r1, lsl #22
 3b4:	Address 0x00000000000003b4 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000001e 	andeq	r0, r0, lr, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
	...
  18:	00000008 	andeq	r0, r0, r8
  1c:	00000041 	andeq	r0, r0, r1, asr #32
  20:	00dd8001 	sbcseq	r8, sp, r1
  24:	00040000 	andeq	r0, r4, r0
  28:	00000012 	andeq	r0, r0, r2, lsl r0
  2c:	00650104 	rsbeq	r0, r5, r4, lsl #2
  30:	330c0000 	movwcc	r0, #49152	; 0xc000
  34:	08000001 	stmdaeq	r0, {r0}
  38:	1c000000 	stcne	0, cr0, [r0], {-0}
  3c:	6c200001 	stcvs	0, cr0, [r0], #-4
  40:	81000000 	mrshi	r0, (UNDEF: 0)
  44:	02000000 	andeq	r0, r0, #0, 0
  48:	00f60601 	rscseq	r0, r6, r1, lsl #12
  4c:	02020000 	andeq	r0, r2, #0, 0
  50:	00015605 	andeq	r5, r1, r5, lsl #12
  54:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  58:	00000141 	andeq	r0, r0, r1, asr #2
  5c:	3c050802 	stccc	8, cr0, [r5], {2}
  60:	02000001 	andeq	r0, r0, #1, 0
  64:	00f40801 	rscseq	r0, r4, r1, lsl #16
  68:	02020000 	andeq	r0, r2, #0, 0
  6c:	00010207 	andeq	r0, r1, r7, lsl #4
  70:	01600300 	cmneq	r0, r0, lsl #6
  74:	34020000 	strcc	r0, [r2], #-0
  78:	00005b19 	andeq	r5, r0, r9, lsl fp
  7c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  80:	0000011a 	andeq	r0, r0, sl, lsl r1
  84:	15070802 	strne	r0, [r7, #-2050]	; 0xfffff7fe
  88:	04000001 	streq	r0, [r0], #-1
  8c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  90:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
  94:	00011f07 	andeq	r1, r1, r7, lsl #30
  98:	01690500 	cmneq	r9, r0, lsl #10
  9c:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
  a0:	00015006 	andeq	r5, r1, r6
  a4:	00003820 	andeq	r3, r0, r0, lsr #16
  a8:	c49c0100 	ldrgt	r0, [ip], #256	; 0x100
  ac:	06000000 	streq	r0, [r0], -r0
  b0:	0000004f 	andeq	r0, r0, pc, asr #32
  b4:	4f151f01 	svcmi	0x00151f01
  b8:	06000000 	streq	r0, [r0], -r0
  bc:	0000014a 	andeq	r0, r0, sl, asr #2
  c0:	4f231f01 	svcmi	0x00231f01
  c4:	07000000 	streq	r0, [r0, -r0]
  c8:	0000005d 	andeq	r0, r0, sp, asr r0
  cc:	c40f2201 	strgt	r2, [pc], #-513	; d4 <STACK_SIZE-0x263c>
  d0:	02000000 	andeq	r0, r0, #0, 0
  d4:	62087091 	andvs	r7, r8, #145, 0	; 0x91
  d8:	01007373 	tsteq	r0, r3, ror r3
  dc:	00c40f23 	sbceq	r0, r4, r3, lsr #30
  e0:	91020000 	mrsls	r0, (UNDEF: 2)
  e4:	04090074 	streq	r0, [r9], #-116	; 0xffffff8c
  e8:	0000004f 	andeq	r0, r0, pc, asr #32
  ec:	00012c0a 	andeq	r2, r1, sl, lsl #24
  f0:	05090100 	streq	r0, [r9, #-256]	; 0xffffff00
  f4:	00000069 	andeq	r0, r0, r9, rrx
  f8:	2000011c 	andcs	r0, r0, ip, lsl r1
  fc:	00000034 	andeq	r0, r0, r4, lsr r0
 100:	07009c01 	streq	r9, [r0, -r1, lsl #24]
 104:	04000002 	streq	r0, [r0], #-2
 108:	0000bd00 	andeq	fp, r0, r0, lsl #26
 10c:	65010400 	strvs	r0, [r1, #-1024]	; 0xfffffc00
 110:	0c000000 	stceq	0, cr0, [r0], {-0}
 114:	0000024f 	andeq	r0, r0, pc, asr #4
 118:	00000008 	andeq	r0, r0, r8
 11c:	20000188 	andcs	r0, r0, r8, lsl #3
 120:	00000120 	andeq	r0, r0, r0, lsr #2
 124:	0000015d 	andeq	r0, r0, sp, asr r1
 128:	f6060102 			; <UNDEFINED> instruction: 0xf6060102
 12c:	02000000 	andeq	r0, r0, #0, 0
 130:	01560502 	cmpeq	r6, r2, lsl #10
 134:	04020000 	streq	r0, [r2], #-0
 138:	00014105 	andeq	r4, r1, r5, lsl #2
 13c:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
 140:	0000013c 	andeq	r0, r0, ip, lsr r1
 144:	f4080102 	vst4.8	{d0,d2,d4,d6}, [r8], r2
 148:	02000000 	andeq	r0, r0, #0, 0
 14c:	01020702 	tsteq	r2, r2, lsl #14
 150:	60030000 	andvs	r0, r3, r0
 154:	03000001 	movweq	r0, #1
 158:	005b1934 	subseq	r1, fp, r4, lsr r9
 15c:	04020000 	streq	r0, [r2], #-0
 160:	00011a07 	andeq	r1, r1, r7, lsl #20
 164:	07080200 	streq	r0, [r8, -r0, lsl #4]
 168:	00000115 	andeq	r0, r0, r5, lsl r1
 16c:	69050404 	stmdbvs	r5, {r2, sl}
 170:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
 174:	011f0704 	tsteq	pc, r4, lsl #14
 178:	07050000 	streq	r0, [r5, -r0]
 17c:	00007004 	andeq	r7, r0, r4
 180:	060d0200 	streq	r0, [sp], -r0, lsl #4
 184:	00000098 	muleq	r0, r8, r0
 188:	00018906 	andeq	r8, r1, r6, lsl #18
 18c:	01400000 	mrseq	r0, (UNDEF: 64)
 190:	02620640 	rsbeq	r0, r2, #64, 12	; 0x4000000
 194:	40040000 	andmi	r0, r4, r0
 198:	05004001 	streq	r4, [r0, #-1]
 19c:	00700407 	rsbseq	r0, r0, r7, lsl #8
 1a0:	14020000 	strne	r0, [r2], #-0
 1a4:	0000e606 	andeq	lr, r0, r6, lsl #12
 1a8:	01e60600 	mvneq	r0, r0, lsl #12
 1ac:	00040000 	andeq	r0, r4, r0
 1b0:	8706d000 	strhi	sp, [r6, -r0]
 1b4:	10000002 	andne	r0, r0, r2
 1b8:	06d00000 	ldrbeq	r0, [r0], r0
 1bc:	00000274 	andeq	r0, r0, r4, ror r2
 1c0:	d0000014 	andle	r0, r0, r4, lsl r0
 1c4:	00017c06 	andeq	r7, r1, r6, lsl #24
 1c8:	00001800 	andeq	r1, r0, r0, lsl #16
 1cc:	01f906d0 	ldrsbeq	r0, [r9, #96]!	; 0x60
 1d0:	00200000 	eoreq	r0, r0, r0
 1d4:	7006d000 	andvc	sp, r6, r0
 1d8:	28000001 	stmdacs	r0, {r0}
 1dc:	06d00000 	ldrbeq	r0, [r0], r0
 1e0:	00000256 	andeq	r0, r0, r6, asr r2
 1e4:	d0000024 	andle	r0, r0, r4, lsr #32
 1e8:	04070500 	streq	r0, [r7], #-1280	; 0xfffffb00
 1ec:	00000070 	andeq	r0, r0, r0, ror r0
 1f0:	19062202 	stmdbne	r6, {r1, r9, sp}
 1f4:	06000001 	streq	r0, [r0], -r1
 1f8:	00000281 	andeq	r0, r0, r1, lsl #5
 1fc:	4000c000 	andmi	ip, r0, r0
 200:	0001dc06 	andeq	sp, r1, r6, lsl #24
 204:	00c00400 	sbceq	r0, r0, r0, lsl #8
 208:	01ee0640 	mvneq	r0, r0, asr #12
 20c:	c0080000 	andgt	r0, r8, r0
 210:	27064000 	strcs	r4, [r6, -r0]
 214:	00000002 	andeq	r0, r0, r2
 218:	004000f0 	strdeq	r0, [r0], #-0
 21c:	41010705 	tstmi	r1, r5, lsl #14
 220:	02000000 	andeq	r0, r0, #0, 0
 224:	0140062a 	cmpeq	r0, sl, lsr #12
 228:	bd070000 	stclt	0, cr0, [r7, #-0]
 22c:	05000001 	streq	r0, [r0, #-1]
 230:	0001a207 	andeq	sl, r1, r7, lsl #4
 234:	0d071800 	stceq	8, cr1, [r7, #-0]
 238:	17000002 	strne	r0, [r0, -r2]
 23c:	00020107 	andeq	r0, r2, r7, lsl #2
 240:	05001600 	streq	r1, [r0, #-1536]	; 0xfffffa00
 244:	00410107 	subeq	r0, r1, r7, lsl #2
 248:	32020000 	andcc	r0, r2, #0, 0
 24c:	0001610e 	andeq	r6, r1, lr, lsl #2
 250:	49530800 	ldmdbmi	r3, {fp}^
 254:	0705004f 	streq	r0, [r5, -pc, asr #32]
 258:	0000019d 	muleq	r0, sp, r1
 25c:	024a0706 	subeq	r0, sl, #1572864	; 0x180000
 260:	00070000 	andeq	r0, r7, r0
 264:	0001b009 	andeq	fp, r1, r9
 268:	06230100 	strteq	r0, [r3], -r0, lsl #2
 26c:	20000278 	andcs	r0, r0, r8, ror r2
 270:	00000030 	andeq	r0, r0, r0, lsr r0
 274:	01879c01 	orreq	r9, r7, r1, lsl #24
 278:	700a0000 	andvc	r0, sl, r0
 27c:	01006e69 	tsteq	r0, r9, ror #28
 280:	004f1c23 	subeq	r1, pc, r3, lsr #24
 284:	91020000 	mrsls	r0, (UNDEF: 2)
 288:	90090074 	andls	r0, r9, r4, ror r0
 28c:	01000002 	tsteq	r0, r2
 290:	0248061c 	subeq	r0, r8, #28, 12	; 0x1c00000
 294:	00302000 	eorseq	r2, r0, r0
 298:	9c010000 	stcls	0, cr0, [r1], {-0}
 29c:	000001ad 	andeq	r0, r0, sp, lsr #3
 2a0:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 2a4:	1b1c0100 	blne	7006ac <STACK_SIZE+0x6fdf9c>
 2a8:	0000004f 	andeq	r0, r0, pc, asr #32
 2ac:	00749102 	rsbseq	r9, r4, r2, lsl #2
 2b0:	0001cc09 	andeq	ip, r1, r9, lsl #24
 2b4:	060f0100 	streq	r0, [pc], -r0, lsl #2
 2b8:	200001cc 	andcs	r0, r0, ip, asr #3
 2bc:	0000007c 	andeq	r0, r0, ip, ror r0
 2c0:	01e29c01 	mvneq	r9, r1, lsl #24
 2c4:	700a0000 	andvc	r0, sl, r0
 2c8:	01006e69 	tsteq	r0, r9, ror #28
 2cc:	004f1f0f 	subeq	r1, pc, pc, lsl #30
 2d0:	91020000 	mrsls	r0, (UNDEF: 2)
 2d4:	02430b6c 	subeq	r0, r3, #108, 22	; 0x1b000
 2d8:	14010000 	strne	r0, [r1], #-0
 2dc:	00004f0e 	andeq	r4, r0, lr, lsl #30
 2e0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 2e4:	02380c00 	eorseq	r0, r8, #0, 24
 2e8:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
 2ec:	0001a806 	andeq	sl, r1, r6, lsl #16
 2f0:	00002420 	andeq	r2, r0, r0, lsr #8
 2f4:	0d9c0100 	ldfeqs	f0, [ip]
 2f8:	00000219 	andeq	r0, r0, r9, lsl r2
 2fc:	4f0a0401 	svcmi	0x000a0401
 300:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
 304:	20200001 	eorcs	r0, r0, r1
 308:	01000000 	mrseq	r0, (UNDEF: 0)
 30c:	0160009c 			; <UNDEFINED> instruction: 0x0160009c
 310:	00040000 	andeq	r0, r4, r0
 314:	00000194 	muleq	r0, r4, r1
 318:	00650104 	rsbeq	r0, r5, r4, lsl #2
 31c:	c20c0000 	andgt	r0, ip, #0, 0
 320:	08000002 	stmdaeq	r0, {r1}
 324:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 328:	74200002 	strtvc	r0, [r0], #-2
 32c:	74000001 	strvc	r0, [r0], #-1
 330:	02000002 	andeq	r0, r0, #2, 0
 334:	00f60601 	rscseq	r0, r6, r1, lsl #12
 338:	02020000 	andeq	r0, r2, #0, 0
 33c:	00015605 	andeq	r5, r1, r5, lsl #12
 340:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
 344:	00000141 	andeq	r0, r0, r1, asr #2
 348:	3c050802 	stccc	8, cr0, [r5], {2}
 34c:	02000001 	andeq	r0, r0, #1, 0
 350:	00f40801 	rscseq	r0, r4, r1, lsl #16
 354:	02020000 	andeq	r0, r2, #0, 0
 358:	00010207 	andeq	r0, r1, r7, lsl #4
 35c:	01600300 	cmneq	r0, r0, lsl #6
 360:	34020000 	strcc	r0, [r2], #-0
 364:	00005b19 	andeq	r5, r0, r9, lsl fp
 368:	07040200 	streq	r0, [r4, -r0, lsl #4]
 36c:	0000011a 	andeq	r0, r0, sl, lsl r1
 370:	15070802 	strne	r0, [r7, #-2050]	; 0xfffff7fe
 374:	04000001 	streq	r0, [r0], #-1
 378:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
 37c:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
 380:	00011f07 	andeq	r1, r1, r7, lsl #30
 384:	04070500 	streq	r0, [r7], #-1280	; 0xfffffb00
 388:	00000070 	andeq	r0, r0, r0, ror r0
 38c:	b3061203 	movwlt	r1, #25091	; 0x6203
 390:	06000000 	streq	r0, [r0], -r0
 394:	00000316 	andeq	r0, r0, r6, lsl r3
 398:	40024000 	andmi	r4, r2, r0
 39c:	0002b606 	andeq	fp, r2, r6, lsl #12
 3a0:	02400400 	subeq	r0, r0, #0, 8
 3a4:	029c0640 	addseq	r0, ip, #64, 12	; 0x4000000
 3a8:	40080000 	andmi	r0, r8, r0
 3ac:	a9064002 	stmdbge	r6, {r1, lr}
 3b0:	0c000002 	stceq	0, cr0, [r0], {2}
 3b4:	06400240 	strbeq	r0, [r0], -r0, asr #4
 3b8:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 3bc:	4002401c 	andmi	r4, r2, ip, lsl r0
 3c0:	02ef0700 	rsceq	r0, pc, #0, 14
 3c4:	35010000 	strcc	r0, [r1, #-0]
 3c8:	00004f0a 	andeq	r4, r0, sl, lsl #30
 3cc:	0003f000 	andeq	pc, r3, r0
 3d0:	00002c20 	andeq	r2, r0, r0, lsr #24
 3d4:	dd9c0100 	ldfles	f0, [ip]
 3d8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 3dc:	0000030d 	andeq	r0, r0, sp, lsl #6
 3e0:	4f0e3701 	svcmi	0x000e3701
 3e4:	02000000 	andeq	r0, r0, #0, 0
 3e8:	09007491 	stmdbeq	r0, {r0, r4, r7, sl, ip, sp, lr}
 3ec:	000002db 	ldrdeq	r0, [r0], -fp
 3f0:	b0062d01 	andlt	r2, r6, r1, lsl #26
 3f4:	40200003 	eormi	r0, r0, r3
 3f8:	01000000 	mrseq	r0, (UNDEF: 0)
 3fc:	03200a9c 			; <UNDEFINED> instruction: 0x03200a9c
 400:	22010000 	andcs	r0, r1, #0, 0
 404:	00037c06 	andeq	r7, r3, r6, lsl #24
 408:	00003420 	andeq	r3, r0, r0, lsr #8
 40c:	2b9c0100 	blcs	fe700814 <__data_end__+0xde6fe104>
 410:	0b000001 	bleq	41c <STACK_SIZE-0x22f4>
 414:	01007375 	tsteq	r0, r5, ror r3
 418:	004f1822 	subeq	r1, pc, r2, lsr #16
 41c:	91020000 	mrsls	r0, (UNDEF: 2)
 420:	03880c6c 	orreq	r0, r8, #108, 24	; 0x6c00
 424:	001e2000 	andseq	r2, lr, r0
 428:	690d0000 	stmdbvs	sp, {}	; <UNPREDICTABLE>
 42c:	13260100 			; <UNDEFINED> instruction: 0x13260100
 430:	0000004f 	andeq	r0, r0, pc, asr #32
 434:	00749102 	rsbseq	r9, r4, r2, lsl #2
 438:	03000e00 	movweq	r0, #3584	; 0xe00
 43c:	14010000 	strne	r0, [r1], #-0
 440:	00030406 	andeq	r0, r3, r6, lsl #8
 444:	00007820 	andeq	r7, r0, r0, lsr #16
 448:	519c0100 	orrspl	r0, ip, r0, lsl #2
 44c:	08000001 	stmdaeq	r0, {r0}
 450:	000002ca 	andeq	r0, r0, sl, asr #5
 454:	4f0e1601 	svcmi	0x000e1601
 458:	02000000 	andeq	r0, r0, #0, 0
 45c:	09007491 	stmdbeq	r0, {r0, r4, r7, sl, ip, sp, lr}
 460:	000002e1 	andeq	r0, r0, r1, ror #5
 464:	a8060901 	stmdage	r6, {r0, r8, fp}
 468:	5c200002 	stcpl	0, cr0, [r0], #-8
 46c:	01000000 	mrseq	r0, (UNDEF: 0)
 470:	Address 0x0000000000000470 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	03065506 	movweq	r5, #25862	; 0x6506
   8:	250e1b0e 	strcs	r1, [lr, #-2830]	; 0xfffff4f2
   c:	0005130e 	andeq	r1, r5, lr, lsl #6
  10:	11010000 	mrsne	r0, (UNDEF: 1)
  14:	130e2501 	movwne	r2, #58625	; 0xe501
  18:	1b0e030b 	blne	380c4c <STACK_SIZE+0x37e53c>
  1c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  20:	00171006 	andseq	r1, r7, r6
  24:	00240200 	eoreq	r0, r4, r0, lsl #4
  28:	0b3e0b0b 	bleq	f82c5c <STACK_SIZE+0xf8054c>
  2c:	00000e03 	andeq	r0, r0, r3, lsl #28
  30:	03001603 	movweq	r1, #1539	; 0x603
  34:	3b0b3a0e 	blcc	2ce874 <STACK_SIZE+0x2cc164>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  40:	0b0b0024 	bleq	2c00d8 <STACK_SIZE+0x2bd9c8>
  44:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  48:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
  4c:	03193f01 	tsteq	r9, #1, 30
  50:	3b0b3a0e 	blcc	2ce890 <STACK_SIZE+0x2cc180>
  54:	110b390b 	tstne	fp, fp, lsl #18
  58:	40061201 	andmi	r1, r6, r1, lsl #4
  5c:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
  60:	00001301 	andeq	r1, r0, r1, lsl #6
  64:	03003406 	movweq	r3, #1030	; 0x406
  68:	3b0b3a0e 	blcc	2ce8a8 <STACK_SIZE+0x2cc198>
  6c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  70:	3c193f13 	ldccc	15, cr3, [r9], {19}
  74:	07000019 	smladeq	r0, r9, r0, r0
  78:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  7c:	0b3b0b3a 	bleq	ec2d6c <STACK_SIZE+0xec065c>
  80:	13490b39 	movtne	r0, #39737	; 0x9b39
  84:	00001802 	andeq	r1, r0, r2, lsl #16
  88:	03003408 	movweq	r3, #1032	; 0x408
  8c:	3b0b3a08 	blcc	2ce8b4 <STACK_SIZE+0x2cc1a4>
  90:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  94:	00180213 	andseq	r0, r8, r3, lsl r2
  98:	000f0900 	andeq	r0, pc, r0, lsl #18
  9c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  a0:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
  a4:	03193f00 	tsteq	r9, #0, 30
  a8:	3b0b3a0e 	blcc	2ce8e8 <STACK_SIZE+0x2cc1d8>
  ac:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  b0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  b4:	96184006 	ldrls	r4, [r8], -r6
  b8:	00001942 	andeq	r1, r0, r2, asr #18
  bc:	01110100 	tsteq	r1, r0, lsl #2
  c0:	0b130e25 	bleq	4c395c <STACK_SIZE+0x4c124c>
  c4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  cc:	00001710 	andeq	r1, r0, r0, lsl r7
  d0:	0b002402 	bleq	90e0 <STACK_SIZE+0x69d0>
  d4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  d8:	0300000e 	movweq	r0, #14
  dc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  e0:	0b3b0b3a 	bleq	ec2dd0 <STACK_SIZE+0xec06c0>
  e4:	13490b39 	movtne	r0, #39737	; 0x9b39
  e8:	24040000 	strcs	r0, [r4], #-0
  ec:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  f0:	0008030b 	andeq	r0, r8, fp, lsl #6
  f4:	01040500 	tsteq	r4, r0, lsl #10
  f8:	0b0b0b3e 	bleq	2c2df8 <STACK_SIZE+0x2c06e8>
  fc:	0b3a1349 	bleq	e84e28 <STACK_SIZE+0xe82718>
 100:	0b390b3b 	bleq	e42df4 <STACK_SIZE+0xe406e4>
 104:	00001301 	andeq	r1, r0, r1, lsl #6
 108:	03002806 	movweq	r2, #2054	; 0x806
 10c:	00061c0e 	andeq	r1, r6, lr, lsl #24
 110:	00280700 	eoreq	r0, r8, r0, lsl #14
 114:	0b1c0e03 	bleq	703928 <STACK_SIZE+0x701218>
 118:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
 11c:	1c080300 	stcne	3, cr0, [r8], {-0}
 120:	0900000b 	stmdbeq	r0, {r0, r1, r3}
 124:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 128:	0b3a0e03 	bleq	e8393c <STACK_SIZE+0xe8122c>
 12c:	0b390b3b 	bleq	e42e20 <STACK_SIZE+0xe40710>
 130:	01111927 	tsteq	r1, r7, lsr #18
 134:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 138:	01194296 			; <UNDEFINED> instruction: 0x01194296
 13c:	0a000013 	beq	190 <STACK_SIZE-0x2580>
 140:	08030005 	stmdaeq	r3, {r0, r2}
 144:	0b3b0b3a 	bleq	ec2e34 <STACK_SIZE+0xec0724>
 148:	13490b39 	movtne	r0, #39737	; 0x9b39
 14c:	00001802 	andeq	r1, r0, r2, lsl #16
 150:	0300340b 	movweq	r3, #1035	; 0x40b
 154:	3b0b3a0e 	blcc	2ce994 <STACK_SIZE+0x2cc284>
 158:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 15c:	00180213 	andseq	r0, r8, r3, lsl r2
 160:	002e0c00 	eoreq	r0, lr, r0, lsl #24
 164:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 168:	0b3b0b3a 	bleq	ec2e58 <STACK_SIZE+0xec0748>
 16c:	01110b39 	tsteq	r1, r9, lsr fp
 170:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 174:	00194296 	mulseq	r9, r6, r2
 178:	002e0d00 	eoreq	r0, lr, r0, lsl #26
 17c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 180:	0b3b0b3a 	bleq	ec2e70 <STACK_SIZE+0xec0760>
 184:	13490b39 	movtne	r0, #39737	; 0x9b39
 188:	06120111 			; <UNDEFINED> instruction: 0x06120111
 18c:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 190:	00000019 	andeq	r0, r0, r9, lsl r0
 194:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 198:	030b130e 	movweq	r1, #45838	; 0xb30e
 19c:	110e1b0e 	tstne	lr, lr, lsl #22
 1a0:	10061201 	andne	r1, r6, r1, lsl #4
 1a4:	02000017 	andeq	r0, r0, #23, 0
 1a8:	0b0b0024 	bleq	2c0240 <STACK_SIZE+0x2bdb30>
 1ac:	0e030b3e 	vmoveq.16	d3[0], r0
 1b0:	16030000 	strne	r0, [r3], -r0
 1b4:	3a0e0300 	bcc	380dbc <STACK_SIZE+0x37e6ac>
 1b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1bc:	0013490b 	andseq	r4, r3, fp, lsl #18
 1c0:	00240400 	eoreq	r0, r4, r0, lsl #8
 1c4:	0b3e0b0b 	bleq	f82df8 <STACK_SIZE+0xf806e8>
 1c8:	00000803 	andeq	r0, r0, r3, lsl #16
 1cc:	3e010405 	cdpcc	4, 0, cr0, cr1, cr5, {0}
 1d0:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
 1d4:	3b0b3a13 	blcc	2cea28 <STACK_SIZE+0x2cc318>
 1d8:	010b390b 	tsteq	fp, fp, lsl #18
 1dc:	06000013 			; <UNDEFINED> instruction: 0x06000013
 1e0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 1e4:	0000061c 	andeq	r0, r0, ip, lsl r6
 1e8:	3f012e07 	svccc	0x00012e07
 1ec:	3a0e0319 	bcc	380e58 <STACK_SIZE+0x37e748>
 1f0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1f4:	1113490b 	tstne	r3, fp, lsl #18
 1f8:	40061201 	andmi	r1, r6, r1, lsl #4
 1fc:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 200:	00001301 	andeq	r1, r0, r1, lsl #6
 204:	03003408 	movweq	r3, #1032	; 0x408
 208:	3b0b3a0e 	blcc	2cea48 <STACK_SIZE+0x2cc338>
 20c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 210:	00180213 	andseq	r0, r8, r3, lsl r2
 214:	002e0900 	eoreq	r0, lr, r0, lsl #18
 218:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 21c:	0b3b0b3a 	bleq	ec2f0c <STACK_SIZE+0xec07fc>
 220:	01110b39 	tsteq	r1, r9, lsr fp
 224:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 228:	00194296 	mulseq	r9, r6, r2
 22c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
 230:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 234:	0b3b0b3a 	bleq	ec2f24 <STACK_SIZE+0xec0814>
 238:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 23c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 240:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 244:	00130119 	andseq	r0, r3, r9, lsl r1
 248:	00050b00 	andeq	r0, r5, r0, lsl #22
 24c:	0b3a0803 	bleq	e82260 <STACK_SIZE+0xe7fb50>
 250:	0b390b3b 	bleq	e42f44 <STACK_SIZE+0xe40834>
 254:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 258:	0b0c0000 	bleq	300260 <STACK_SIZE+0x2fdb50>
 25c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 260:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
 264:	08030034 	stmdaeq	r3, {r2, r4, r5}
 268:	0b3b0b3a 	bleq	ec2f58 <STACK_SIZE+0xec0848>
 26c:	13490b39 	movtne	r0, #39737	; 0x9b39
 270:	00001802 	andeq	r1, r0, r2, lsl #16
 274:	3f012e0e 	svccc	0x00012e0e
 278:	3a0e0319 	bcc	380ee4 <STACK_SIZE+0x37e7d4>
 27c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 280:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 284:	96184006 	ldrls	r4, [r8], -r6
 288:	13011942 	movwne	r1, #6466	; 0x1942
 28c:	Address 0x000000000000028c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20000000 	andcs	r0, r0, r0
  14:	00000074 	andeq	r0, r0, r4, ror r0
  18:	20000100 	andcs	r0, r0, r0, lsl #2
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	00220002 	eoreq	r0, r2, r2
  30:	00040000 	andeq	r0, r4, r0
  34:	00000000 	andeq	r0, r0, r0
  38:	2000011c 	andcs	r0, r0, ip, lsl r1
  3c:	0000006c 	andeq	r0, r0, ip, rrx
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	01030002 	tsteq	r3, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	20000188 	andcs	r0, r0, r8, lsl #3
  5c:	00000120 	andeq	r0, r0, r0, lsr #2
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	030e0002 	movweq	r0, #57346	; 0xe002
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	200002a8 	andcs	r0, r0, r8, lsr #5
  7c:	00000174 	andeq	r0, r0, r4, ror r1
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
   4:	00532e74 	subseq	r2, r3, r4, ror lr
   8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   c:	652f7372 	strvs	r7, [pc, #-882]!	; fffffca2 <__data_end__+0xdfffd592>
  10:	736e6176 	cmnvc	lr, #-2147483619	; 0x8000001d
  14:	63617261 	cmnvs	r1, #268435462	; 0x10000006
  18:	442f7961 	strtmi	r7, [pc], #-2401	; 20 <STACK_SIZE-0x26f0>
  1c:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
  20:	502f706f 	eorpl	r7, pc, pc, rrx
  24:	2f6f6369 	svccs	0x006f6369
  28:	6f636970 	svcvs	0x00636970
  2c:	6f72702d 	svcvs	0x0072702d
  30:	72702f6a 	rsbsvc	r2, r0, #424	; 0x1a8
  34:	6172676f 	cmnvs	r2, pc, ror #14
  38:	632f736d 			; <UNDEFINED> instruction: 0x632f736d
  3c:	6b636f6c 	blvs	18dbdf4 <STACK_SIZE+0x18d96e4>
  40:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  44:	20534120 	subscs	r4, r3, r0, lsr #2
  48:	33332e32 	teqcc	r3, #800	; 0x320
  4c:	5f00312e 	svcpl	0x0000312e
  50:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
  54:	6174735f 	cmnvs	r4, pc, asr r3
  58:	5f5f7472 	svcpl	0x005f7472
  5c:	73736200 	cmnvc	r3, #0, 4
  60:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  64:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  68:	37314320 	ldrcc	r4, [r1, -r0, lsr #6]!
  6c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  70:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  74:	31393130 	teqcc	r9, r0, lsr r1
  78:	20353230 	eorscs	r3, r5, r0, lsr r2
  7c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  80:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  84:	415b2029 	cmpmi	fp, r9, lsr #32
  88:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  8c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  90:	6172622d 	cmnvs	r2, sp, lsr #4
  94:	2068636e 	rsbcs	r6, r8, lr, ror #6
  98:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  9c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  a0:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  a4:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  a8:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  ac:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
  b0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  b4:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
  b8:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
  bc:	306d2d78 	rsbcc	r2, sp, r8, ror sp
  c0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  c4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  c8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  cc:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
  d0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
  d4:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  d8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  dc:	2d733676 	ldclcs	6, cr3, [r3, #-472]!	; 0xfffffe28
  e0:	672d206d 	strvs	r2, [sp, -sp, rrx]!
  e4:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  e8:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  ec:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f0:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  fc:	61686320 	cmnvs	r8, r0, lsr #6
 100:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 104:	2074726f 	rsbscs	r7, r4, pc, ror #4
 108:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 10c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 110:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 114:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 118:	6f6c2067 	svcvs	0x006c2067
 11c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 120:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 124:	2064656e 	rsbcs	r6, r4, lr, ror #10
 128:	00746e69 	rsbseq	r6, r4, r9, ror #28
 12c:	616d796d 	cmnvs	sp, sp, ror #18
 130:	63006e69 	movwvs	r6, #3689	; 0xe69
 134:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 138:	00632e74 	rsbeq	r2, r3, r4, ror lr
 13c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 140:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 144:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 148:	5f5f0074 	svcpl	0x005f0074
 14c:	5f737362 	svcpl	0x00737362
 150:	5f646e65 	svcpl	0x00646e65
 154:	6873005f 	ldmdavs	r3!, {r0, r1, r2, r3, r4, r6}^
 158:	2074726f 	rsbscs	r7, r4, pc, ror #4
 15c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 160:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 164:	745f3233 	ldrbvc	r3, [pc], #-563	; 16c <STACK_SIZE-0x25a4>
 168:	74736300 	ldrbtvc	r6, [r3], #-768	; 0xfffffd00
 16c:	00747261 	rsbseq	r7, r4, r1, ror #4
 170:	4f495047 	svcmi	0x00495047
 174:	5f454f5f 	svcpl	0x00454f5f
 178:	00524c43 	subseq	r4, r2, r3, asr #24
 17c:	4f495047 	svcmi	0x00495047
 180:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
 184:	524c435f 	subpl	r4, ip, #2080374785	; 0x7c000001
 188:	5f4f4900 	svcpl	0x004f4900
 18c:	4b4e4142 	blmi	139069c <STACK_SIZE+0x138df8c>
 190:	5341425f 	movtpl	r4, #4703	; 0x125f
 194:	54535f45 	ldrbpl	r5, [r3], #-3909	; 0xfffff0bb
 198:	53555441 	cmppl	r5, #1090519040	; 0x41000000
 19c:	4f495000 	svcmi	0x00495000
 1a0:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
 1a4:	5f544553 	svcpl	0x00544553
 1a8:	43425355 	movtmi	r5, #9045	; 0x2355
 1ac:	004c5254 	subeq	r5, ip, r4, asr r2
 1b0:	6f697067 	svcvs	0x00697067
 1b4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 1b8:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
 1bc:	53455200 	movtpl	r5, #20992	; 0x5200
 1c0:	495f5445 	ldmdbmi	pc, {r0, r2, r6, sl, ip, lr}^	; <UNPREDICTABLE>
 1c4:	41425f4f 	cmpmi	r2, pc, asr #30
 1c8:	00304b4e 	eorseq	r4, r0, lr, asr #22
 1cc:	6f697067 	svcvs	0x00697067
 1d0:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 1d4:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 1d8:	00747570 	rsbseq	r7, r4, r0, ror r5
 1dc:	43544157 	cmpmi	r4, #-1073741803	; 0xc0000015
 1e0:	4f445f48 	svcmi	0x00445f48
 1e4:	50470047 	subpl	r0, r7, r7, asr #32
 1e8:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
 1ec:	4552004e 	ldrbmi	r0, [r2, #-78]	; 0xffffffb2
 1f0:	5f544553 	svcpl	0x00544553
 1f4:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xfffff0bc
 1f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 1fc:	454f5f4f 	strbmi	r5, [pc, #-3919]	; fffff2b5 <__data_end__+0xdfffcba5>
 200:	53455200 	movtpl	r5, #20992	; 0x5200
 204:	555f5445 	ldrbpl	r5, [pc, #-1093]	; fffffdc7 <__data_end__+0xdfffd6b7>
 208:	30545241 	subscc	r5, r4, r1, asr #4
 20c:	53455200 	movtpl	r5, #20992	; 0x5200
 210:	555f5445 	ldrbpl	r5, [pc, #-1093]	; fffffdd3 <__data_end__+0xdfffd6c3>
 214:	31545241 	cmpcc	r4, r1, asr #4
 218:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 21c:	73695f6f 	cmnvc	r9, #444	; 0x1bc
 220:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
 224:	52007465 	andpl	r7, r0, #1694498816	; 0x65000000
 228:	54455345 	strbpl	r5, [r5], #-837	; 0xfffffcbb
 22c:	45525f53 	ldrbmi	r5, [r2, #-3923]	; 0xfffff0ad
 230:	5f544553 	svcpl	0x00544553
 234:	00524c43 	subseq	r4, r2, r3, asr #24
 238:	6f697067 	svcvs	0x00697067
 23c:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
 240:	6f007465 	svcvs	0x00007465
 244:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
 248:	49500074 	ldmdbmi	r0, {r2, r4, r5, r6}^
 24c:	6700314f 	strvs	r3, [r0, -pc, asr #2]
 250:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
 254:	50470063 	subpl	r0, r7, r3, rrx
 258:	4f5f4f49 	svcmi	0x005f4f49
 25c:	45535f45 	ldrbmi	r5, [r3, #-3909]	; 0xfffff0bb
 260:	4f490054 	svcmi	0x00490054
 264:	4e41425f 	mcrmi	2, 2, r4, cr1, cr15, {2}
 268:	41425f4b 	cmpmi	r2, fp, asr #30
 26c:	435f4553 	cmpmi	pc, #348127232	; 0x14c00000
 270:	004c5254 	subeq	r5, ip, r4, asr r2
 274:	4f495047 	svcmi	0x00495047
 278:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
 27c:	5445535f 	strbpl	r5, [r5], #-863	; 0xfffffca1
 280:	53455200 	movtpl	r5, #20992	; 0x5200
 284:	47005445 	strmi	r5, [r0, -r5, asr #8]
 288:	5f4f4950 	svcpl	0x004f4950
 28c:	0054554f 	subseq	r5, r4, pc, asr #10
 290:	6f697067 	svcvs	0x00697067
 294:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 298:	006e6f5f 	rsbeq	r6, lr, pc, asr pc
 29c:	43534f58 	cmpmi	r3, #88, 30	; 0x160
 2a0:	524f445f 	subpl	r4, pc, #1593835520	; 0x5f000000
 2a4:	544e414d 	strbpl	r4, [lr], #-333	; 0xfffffeb3
 2a8:	534f5800 	movtpl	r5, #63488	; 0xf800
 2ac:	54535f43 	ldrbpl	r5, [r3], #-3907	; 0xfffff0bd
 2b0:	55545241 	ldrbpl	r5, [r4, #-577]	; 0xfffffdbf
 2b4:	4f580050 	svcmi	0x00580050
 2b8:	535f4353 	cmppl	pc, #1275068417	; 0x4c000001
 2bc:	55544154 	ldrbpl	r4, [r4, #-340]	; 0xfffffeac
 2c0:	6c630053 	stclvs	0, cr0, [r3], #-332	; 0xfffffeb4
 2c4:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
 2c8:	65640063 	strbvs	r0, [r4, #-99]!	; 0xffffff9d
 2cc:	0079616c 	rsbseq	r6, r9, ip, ror #2
 2d0:	43534f58 	cmpmi	r3, #88, 30	; 0x160
 2d4:	554f435f 	strbpl	r4, [pc, #-863]	; ffffff7d <__data_end__+0xdfffd86d>
 2d8:	6d00544e 	cfstrsvs	mvf5, [r0, #-312]	; 0xfffffec8
 2dc:	6f726369 	svcvs	0x00726369
 2e0:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
 2e4:	73646e6f 	cmnvc	r4, #1776	; 0x6f0
 2e8:	6174735f 	cmnvs	r4, pc, asr r3
 2ec:	6d007472 	cfstrsvs	mvf7, [r0, #-456]	; 0xfffffe38
 2f0:	6f726369 	svcvs	0x00726369
 2f4:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
 2f8:	5f646e6f 	svcpl	0x00646e6f
 2fc:	00646e65 	rsbeq	r6, r4, r5, ror #28
 300:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 304:	635f656c 	cmpvs	pc, #108, 10	; 0x1b000000
 308:	6b636f6c 	blvs	18dc0c0 <STACK_SIZE+0x18d99b0>
 30c:	74696800 	strbtvc	r6, [r9], #-2048	; 0xfffff800
 310:	72657a5f 	rsbvc	r7, r5, #389120	; 0x5f000
 314:	4f58006f 	svcmi	0x0058006f
 318:	435f4353 	cmpmi	pc, #1275068417	; 0x4c000001
 31c:	004c5254 	subeq	r5, ip, r4, asr r2
 320:	616c6564 	cmnvs	ip, r4, ror #10
 324:	73755f79 	cmnvc	r5, #484	; 0x1e4
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   4:	00000000 	andeq	r0, r0, r0
   8:	20000000 	andcs	r0, r0, r0
   c:	20000074 	andcs	r0, r0, r4, ror r0
  10:	20000100 	andcs	r0, r0, r0, lsl #2
  14:	2000011c 	andcs	r0, r0, ip, lsl r1
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	2000011c 	andcs	r0, r0, ip, lsl r1
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0000070d 	andeq	r0, r0, sp, lsl #14
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	20000150 	andcs	r0, r0, r0, asr r1
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  40:	41018e02 	tstmi	r1, r2, lsl #28
  44:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  48:	00000007 	andeq	r0, r0, r7
  4c:	0000000c 	andeq	r0, r0, ip
  50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  54:	7c020001 	stcvc	0, cr0, [r2], {1}
  58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  5c:	00000018 	andeq	r0, r0, r8, lsl r0
  60:	0000004c 	andeq	r0, r0, ip, asr #32
  64:	20000188 	andcs	r0, r0, r8, lsl #3
  68:	00000020 	andeq	r0, r0, r0, lsr #32
  6c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  70:	41018e02 	tstmi	r1, r2, lsl #28
  74:	0000070d 	andeq	r0, r0, sp, lsl #14
  78:	00000018 	andeq	r0, r0, r8, lsl r0
  7c:	0000004c 	andeq	r0, r0, ip, asr #32
  80:	200001a8 	andcs	r0, r0, r8, lsr #3
  84:	00000024 	andeq	r0, r0, r4, lsr #32
  88:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  8c:	41018e02 	tstmi	r1, r2, lsl #28
  90:	0000070d 	andeq	r0, r0, sp, lsl #14
  94:	0000001c 	andeq	r0, r0, ip, lsl r0
  98:	0000004c 	andeq	r0, r0, ip, asr #32
  9c:	200001cc 	andcs	r0, r0, ip, asr #3
  a0:	0000007c 	andeq	r0, r0, ip, ror r0
  a4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  a8:	41018e02 	tstmi	r1, r2, lsl #28
  ac:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  b0:	00000007 	andeq	r0, r0, r7
  b4:	0000001c 	andeq	r0, r0, ip, lsl r0
  b8:	0000004c 	andeq	r0, r0, ip, asr #32
  bc:	20000248 	andcs	r0, r0, r8, asr #4
  c0:	00000030 	andeq	r0, r0, r0, lsr r0
  c4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  c8:	41018e02 	tstmi	r1, r2, lsl #28
  cc:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  d0:	00000007 	andeq	r0, r0, r7
  d4:	0000001c 	andeq	r0, r0, ip, lsl r0
  d8:	0000004c 	andeq	r0, r0, ip, asr #32
  dc:	20000278 	andcs	r0, r0, r8, ror r2
  e0:	00000030 	andeq	r0, r0, r0, lsr r0
  e4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  e8:	41018e02 	tstmi	r1, r2, lsl #28
  ec:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  f0:	00000007 	andeq	r0, r0, r7
  f4:	0000000c 	andeq	r0, r0, ip
  f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  fc:	7c020001 	stcvc	0, cr0, [r2], {1}
 100:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 104:	00000018 	andeq	r0, r0, r8, lsl r0
 108:	000000f4 	strdeq	r0, [r0], -r4
 10c:	200002a8 	andcs	r0, r0, r8, lsr #5
 110:	0000005c 	andeq	r0, r0, ip, asr r0
 114:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 118:	41018e02 	tstmi	r1, r2, lsl #28
 11c:	0000070d 	andeq	r0, r0, sp, lsl #14
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	000000f4 	strdeq	r0, [r0], -r4
 128:	20000304 	andcs	r0, r0, r4, lsl #6
 12c:	00000078 	andeq	r0, r0, r8, ror r0
 130:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 134:	41018e02 	tstmi	r1, r2, lsl #28
 138:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 13c:	00000007 	andeq	r0, r0, r7
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	000000f4 	strdeq	r0, [r0], -r4
 148:	2000037c 	andcs	r0, r0, ip, ror r3
 14c:	00000034 	andeq	r0, r0, r4, lsr r0
 150:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 154:	41018e02 	tstmi	r1, r2, lsl #28
 158:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 15c:	00000007 	andeq	r0, r0, r7
 160:	00000018 	andeq	r0, r0, r8, lsl r0
 164:	000000f4 	strdeq	r0, [r0], -r4
 168:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
 16c:	00000040 	andeq	r0, r0, r0, asr #32
 170:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 174:	41018e02 	tstmi	r1, r2, lsl #28
 178:	0000070d 	andeq	r0, r0, sp, lsl #14
 17c:	0000001c 	andeq	r0, r0, ip, lsl r0
 180:	000000f4 	strdeq	r0, [r0], -r4
 184:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 188:	0000002c 	andeq	r0, r0, ip, lsr #32
 18c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 190:	41018e02 	tstmi	r1, r2, lsl #28
 194:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 198:	00000007 	andeq	r0, r0, r7
