// Seed: 557012558
`timescale 1ps / 1ps
module module_0 ();
  assign id_0 = 1'h0;
  logic id_2 = id_2;
  logic id_3 = id_1;
  logic id_4 = id_1;
  type_8(
      1 ^ 1'b0, 1'h0, id_2
  ); type_9(
      id_1, 1
  );
endmodule
