/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [16:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_13z ? celloutsig_1_17z : celloutsig_1_2z[5];
  assign celloutsig_1_11z = ~(celloutsig_1_1z[12] & celloutsig_1_2z[3]);
  assign celloutsig_0_4z = !(in_data[35] ? celloutsig_0_0z : celloutsig_0_2z);
  assign celloutsig_1_12z = !(in_data[135] ? celloutsig_1_11z : in_data[188]);
  assign celloutsig_0_18z = !(celloutsig_0_10z ? celloutsig_0_0z : celloutsig_0_11z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z[1] | celloutsig_0_9z);
  assign celloutsig_0_10z = ~celloutsig_0_2z;
  assign celloutsig_0_33z = ~(celloutsig_0_10z ^ celloutsig_0_20z);
  reg [2:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 3'h0;
    else _10_ <= { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z };
  assign { _01_[2:1], _00_ } = _10_;
  assign celloutsig_0_20z = { celloutsig_0_6z[7:3], celloutsig_0_16z, celloutsig_0_19z } === { _01_[2], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[48:29] >= in_data[74:55];
  assign celloutsig_1_5z = { celloutsig_1_3z[2:0], celloutsig_1_2z, celloutsig_1_2z } >= { celloutsig_1_1z[13:6], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[121:119], celloutsig_1_5z } >= celloutsig_1_1z[15:12];
  assign celloutsig_1_13z = { in_data[122:120], celloutsig_1_12z, celloutsig_1_8z } >= { celloutsig_1_3z[1], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_12z = { in_data[91:84], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z } >= { celloutsig_0_6z[11:7], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_15z = celloutsig_0_6z[6:2] >= { celloutsig_0_13z, celloutsig_0_0z, _01_[2:1], _00_ };
  assign celloutsig_1_0z = in_data[131:123] > in_data[146:138];
  assign celloutsig_1_16z = { celloutsig_1_3z[5:3], celloutsig_1_6z } > celloutsig_1_2z[4:1];
  assign celloutsig_0_5z = { in_data[69:68], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } > in_data[39:31];
  assign celloutsig_1_18z = celloutsig_1_16z & ~(in_data[171]);
  assign celloutsig_0_17z = celloutsig_0_0z & ~(celloutsig_0_12z);
  assign celloutsig_1_2z = celloutsig_1_0z ? celloutsig_1_1z[5:0] : in_data[151:146];
  assign celloutsig_1_4z = { in_data[112:106], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } != { in_data[109:96], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[167:165], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } != { celloutsig_1_1z[16:6], celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_1z[4:3], _01_[2:1], _00_, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, _01_[2:1], _00_, celloutsig_0_11z, _01_[2:1], _00_, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_6z } != { in_data[42:3], celloutsig_0_13z, celloutsig_0_2z, _01_[2:1], _00_, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_6z[3:1], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z } !== { celloutsig_0_6z, _01_[2:1], _00_ };
  assign celloutsig_0_1z = ~ in_data[46:41];
  assign celloutsig_0_19z = & { celloutsig_0_8z, celloutsig_0_6z[11:7] };
  assign celloutsig_0_9z = | { celloutsig_0_6z[9:7], _01_[2:1], _00_, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_8z = | { _00_, _01_[2:1], celloutsig_0_6z[8:7], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_3z = ~^ { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_32z = ^ { celloutsig_0_1z[3:0], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_2z >> celloutsig_1_2z;
  assign celloutsig_0_6z = { in_data[63:53], celloutsig_0_4z } >>> { in_data[19:9], celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_1_1z = 17'h00000;
    else if (clkin_data[96]) celloutsig_1_1z = { in_data[157:143], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = ~((celloutsig_0_1z[0] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_1z[3]));
  assign celloutsig_1_17z = ~celloutsig_1_4z;
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
