Release 13.3 Drc O.76xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Tue Oct 16 15:29:26 2012

drc -z topmodule.ncd topmodule.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net executedebouncer/clean is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
