vendor_name = ModelSim
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/processor.cbx.xml
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/murilo/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd
source_file = 1, /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd
design_name = processor
instance = comp, \clk~I\, clk, processor, 1
instance = comp, \D_wr~I\, D_wr, processor, 1
instance = comp, \D_rd~I\, D_rd, processor, 1
instance = comp, \D_R_data[0]~I\, D_R_data[0], processor, 1
instance = comp, \D_R_data[1]~I\, D_R_data[1], processor, 1
instance = comp, \D_R_data[2]~I\, D_R_data[2], processor, 1
instance = comp, \D_R_data[3]~I\, D_R_data[3], processor, 1
instance = comp, \D_R_data[4]~I\, D_R_data[4], processor, 1
instance = comp, \D_R_data[5]~I\, D_R_data[5], processor, 1
instance = comp, \D_R_data[6]~I\, D_R_data[6], processor, 1
instance = comp, \D_R_data[7]~I\, D_R_data[7], processor, 1
instance = comp, \D_R_data[8]~I\, D_R_data[8], processor, 1
instance = comp, \D_R_data[9]~I\, D_R_data[9], processor, 1
instance = comp, \D_R_data[10]~I\, D_R_data[10], processor, 1
instance = comp, \D_R_data[11]~I\, D_R_data[11], processor, 1
instance = comp, \D_R_data[12]~I\, D_R_data[12], processor, 1
instance = comp, \D_R_data[13]~I\, D_R_data[13], processor, 1
instance = comp, \D_R_data[14]~I\, D_R_data[14], processor, 1
instance = comp, \D_R_data[15]~I\, D_R_data[15], processor, 1
