;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	CMP @124, 106
	MOV -4, <-20
	DJN -51, @-20
	CMP @124, 106
	ADD @0, @12
	SUB #-16, <0
	CMP @124, 106
	MOV @-127, 107
	SUB @124, 106
	ADD 250, <20
	CMP 26, @910
	DAT #210, #20
	DAT #210, #20
	ADD 258, <29
	CMP 26, @910
	MOV -4, <-20
	SUB @0, @2
	CMP #0, @802
	SPL -207, @-120
	ADD #210, 220
	SPL -207, @-120
	JMP -207, @-120
	SUB @60, @8
	SUB @121, 141
	SLT 217, 20
	SUB @0, @2
	JMP <0, #2
	JMP <0, #2
	ADD 210, 20
	SUB 240, 68
	SUB @121, 102
	SUB 240, 268
	ADD -4, <-720
	MOV 210, 20
	CMP -207, <-120
	SUB -207, <-120
	SPL <-127, 100
	JMN 0, 0
	SUB @0, @2
	JMN 0, 0
	SPL <720, #2
	ADD 250, <20
	DJN -1, @-20
	MOV -4, <-20
	SUB @121, 103
