;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #12, @200
	SUB @127, 106
	SUB @18, 30
	SUB @127, 6
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @12
	DJN -1, @-20
	ADD #12, @200
	ADD #12, @200
	DJN -1, @-20
	SUB @121, 103
	SPL @129, 2
	SPL @129, 2
	ADD @127, 106
	SUB #172, <200
	SUB -207, <-120
	SUB -207, <-120
	SPL -10, 9
	SUB @127, 106
	SUB #12, @200
	MOV -7, <-20
	SUB #12, @200
	JMN 310, #-799
	JMN 310, #-799
	SUB @127, 6
	SLT 130, 9
	JMN 0, <-2
	JMN 310, #-799
	SUB 300, <90
	SUB 300, 90
	SUB #0, -0
	SUB @600, @22
	ADD 130, 9
	SUB 207, <-120
	SUB 12, @12
	SUB #0, -0
	SUB 12, @12
	SPL 12, #12
	SLT 130, 9
	ADD #12, @200
	CMP -207, <-120
	MOV -7, <-20
	ADD #12, @200
	SUB @18, 30
