// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2018, The Linux Foundation. All rights reserved.
 */
//#include <linux/bits.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/err.h>
#include <linux/extcon.h>
#include <linux/fs.h>
#include <linux/gpio/consumer.h>
#include <linux/i2c.h>
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pm_runtime.h>
#include <linux/regmap.h>
#include <linux/regulator/consumer.h>
#include <linux/types.h>
#include <linux/wait.h>
#include <drm/drm_mipi_dsi.h>

#include <crypto/hash.h>
#include <crypto/sha.h>

#include <drm/drm_atomic_helper.h>
#include <drm/drm_bridge.h>
#include <drm/drm_crtc.h>
#include <drm/drm_crtc_helper.h>
#include <drm/drm_dp_helper.h>
#include <drm/drm_edid.h>
#include <drm/drm_print.h>
#include <drm/drm_probe_helper.h>
#include <sound/hdmi-codec.h>

/* Vendor option */
#define AUDIO_SELECT I2S
#define AUDIO_TYPE LPCM
#define AUDIO_SAMPLE_RATE SAMPLE_RATE_48K
#define AUDIO_CHANNEL_COUNT 2

/*
 * 0: Standard I2S
 * 1: 32bit I2S
 */
#define I2S_INPUT_FORMAT 1

/*
 * 0: Left-justified
 * 1: Right-justified
 */
#define I2S_JUSTIFIED 0

/*
 * 0: Data delay 1T correspond to WS
 * 1: No data delay correspond to WS
 */
#define I2S_DATA_DELAY 0

/*
 * 0: Left channel
 * 1: Right channel
 */
#define I2S_WS_CHANNEL 0

/*
 * 0: MSB shift first
 * 1: LSB shift first
 */
#define I2S_DATA_SEQUENCE 0

/*
 * IT6505 maximum link rate
 * RBR : 1.62 Gbps/lane
 * HBR : 2.7  Gbps/lane
 * HBR2: 5.4  Gbps/lane
 * HBR3: 8.1  Gbps/lane
 */
#define MAX_LINK_RATE HBR

/* IT6505 maximum lane count */
#define MAX_LANE_COUNT 4

#define TRAINING_LINK_RATE HBR
#define TRAINING_LANE_COUNT 4
#define ENABLE_DP_LANE_SWAP 0
#define AUX_WAIT_TIMEOUT_MS 15
#define PIXEL_CLK_DELAY 1
#define PIXEL_CLK_INVERSE 0
#define ADJUST_PHASE_THRESHOLD 80000
#define MAX_PIXEL_CLK 95000
#define DEFAULT_DRV_HOLD 0
#define DEFAULT_PWR_ON 0
#define AUX_FIFO_MAX_SIZE 0x10

/*
 * Vendor option afe settings for different platforms
 * 0: for bitland 10e, quanta zde
 * 1: for google kukui p1/p2, huaqin krane
 */

// static u8 afe_setting_table[2][3] = {
// 	{0, 0, 0},
// 	{0x93, 0x2A, 0x85}
// };

enum it6505_sys_state {
	SYS_UNPLUG = 0,
	SYS_HPD,
	SYS_TRAIN,
	SYS_WAIT,
	SYS_TRAINFAIL,
	SYS_HDCP,
	SYS_NOROP,
	SYS_UNKNOWN,
};

enum it6505_audio_select {
	I2S = 0,
	SPDIF,
};

enum it6505_audio_sample_rate {
	SAMPLE_RATE_24K = 0x6,
	SAMPLE_RATE_32K = 0x3,
	SAMPLE_RATE_48K = 0x2,
	SAMPLE_RATE_96K = 0xA,
	SAMPLE_RATE_192K = 0xE,
	SAMPLE_RATE_44_1K = 0x0,
	SAMPLE_RATE_88_2K = 0x8,
	SAMPLE_RATE_176_4K = 0xC,
};

enum it6505_audio_type {
	LPCM = 0,
	NLPCM,
	DSS,
};

enum it6505_audio_u32_length {
	u32_LENGTH_16BIT = 0,
	u32_LENGTH_18BIT,
	u32_LENGTH_20BIT,
	u32_LENGTH_24BIT,
};

/*
 * Audio Sample u32 Length
 * u32_LENGTH_16BIT
 * u32_LENGTH_18BIT
 * u32_LENGTH_20BIT
 * u32_LENGTH_24BIT
 */
#define AUDIO_u32_LENGTH u32_LENGTH_24BIT

enum it6505_link_rate {
	RBR,
	HBR,
	HBR2,
	HBR3,
};

// struct it6505_audio_sample_rate_map {
// 	enum it6505_audio_sample_rate rate;
// 	int sample_rate_value;
// };

// struct it6505_platform_data {
// 	struct regulator *pwr18;
// 	struct regulator *ovdd;
// 	struct gpio_desc *gpiod_hpd;
// 	struct gpio_desc *gpiod_reset;
// };

// struct it6505_drm_dp_link {
// 	unsigned char revision;
// 	unsigned int rate;
// 	unsigned int num_lanes;
// 	u32 capabilities;
// };

#include "ite_it6161_hdmi_tx.h"
#include "ite_it6161_mipi_rx.h"
// for sample clock
#define AUDFS_22p05KHz  4
#define AUDFS_44p1KHz 0
#define AUDFS_88p2KHz 8
#define AUDFS_176p4KHz    12

#define AUDFS_24KHz  6
#define AUDFS_48KHz  2
#define AUDFS_96KHz  10
#define AUDFS_192KHz 14

#define AUDFS_768KHz 9

#define AUDFS_32KHz  3
#define AUDFS_OTHER    1


const HDMITXDEV InstanceData =
{

    0,      // u8 I2C_DEV ;
    HDMI_TX_I2C_SLAVE_ADDR,    // u8 I2C_ADDR ;

    /////////////////////////////////////////////////
    // Interrupt Type
    /////////////////////////////////////////////////
    0x40,      // u8 bIntType ; // = 0 ;
    /////////////////////////////////////////////////
    // Video Property
    /////////////////////////////////////////////////
    INPUT_SIGNAL_TYPE ,// u8 bInputVideoSignalType ; // for Sync Embedded,CCIR656,InputDDR

    /////////////////////////////////////////////////
    // Audio Property
    /////////////////////////////////////////////////
    I2S_FORMAT, // u8 bOutputAudioMode ; // = 0 ;
    FALSE , // u8 bAudioChannelSwap ; // = 0 ;
    0x01, // u8 bAudioChannelEnable ;
    INPUT_SAMPLE_FREQ ,// u8 bAudFs ;
    0, // u32 TMDSClock ;
    0, // unsigned RCLK ;
    #ifdef _SUPPORT_HDCP_REPEATER_
    TxHDCP_Off,//HDMITX_HDCP_State TxHDCP_State ;
    0,         //unsigned short usHDCPTimeOut ;
    0,         //unsigned short Tx_BStatus ;
    #endif
    FALSE, // u8 bAuthenticated:1 ;
    FALSE, // u8 bHDMIMode: 1;
    FALSE, // u8 bIntPOL:1 ; // 0 = Low Active
    FALSE, // u8 bHPD:1 ;
    FALSE,
    FALSE,
};

#ifdef HDMITX_INPUT_INFO
// HDMI_VTiming currVTiming ;
////////////////////////////////////////////////////////////////////////////////
// HDMI VTable
////////////////////////////////////////////////////////////////////////////////
static HDMI_VTiming const s_VMTable[] = {

    { 1,0,640,480,800,525,25175000L,0x89,16,96,48,10,2,33,PROG,Vneg,Hneg},//640x480@60Hz
    { 2,0,720,480,858,525,27000000L,0x80,16,62,60,9,6,30,PROG,Vneg,Hneg},//720x480@60Hz
    { 3,0,720,480,858,525,27000000L,0x80,16,62,60,9,6,30,PROG,Vneg,Hneg},//720x480@60Hz
    { 4,0,1280,720,1650,750,74250000L,0x2E,110,40,220,5,5,20,PROG,Vpos,Hpos},//1280x720@60Hz
    { 5,0,1920,540,2200,562,74250000L,0x2E,88,44,148,2,5,15,INTERLACE,Vpos,Hpos},//1920x1080(I)@60Hz
    { 6,1,720,240,858,262,13500000L,0x100,19,62,57,4,3,15,INTERLACE,Vneg,Hneg},//720x480(I)@60Hz
    { 7,1,720,240,858,262,13500000L,0x100,19,62,57,4,3,15,INTERLACE,Vneg,Hneg},//720x480(I)@60Hz
    { 8,1,720,240,858,262,13500000L,0x100,19,62,57,4,3,15,PROG,Vneg,Hneg},//720x480(I)@60Hz
    { 9,1,720,240,858,262,13500000L,0x100,19,62,57,4,3,15,PROG,Vneg,Hneg},//720x480(I)@60Hz
    {10,2,720,240,858,262,54000000L,0x40,19,62,57,4,3,15,INTERLACE,Vneg,Hneg},//720x480(I)@60Hz
    {11,2,720,240,858,262,54000000L,0x40,19,62,57,4,3,15,INTERLACE,Vneg,Hneg},//720x480(I)@60Hz
    {12,2,720,240,858,262,54000000L,0x40,19,62,57,4,3,15,PROG,Vneg,Hneg},//720x480(I)@60Hz
    {13,2,720,240,858,262,54000000L,0x40,19,62,57,4,3,15,PROG,Vneg,Hneg},//720x480(I)@60Hz
    {14,1,1440,480,1716,525,54000000L,0x40,32,124,120,9,6,30,PROG,Vneg,Hneg},//1440x480@60Hz
    {15,1,1440,480,1716,525,54000000L,0x40,32,124,120,9,6,30,PROG,Vneg,Hneg},//1440x480@60Hz
    {16,0,1920,1080,2200,1125,148500000L,0x17,88,44,148,4,5,36,PROG,Vpos,Hpos},//1920x1080@60Hz
    {17,0,720,576,864,625,27000000L,0x80,12,64,68,5,5,39,PROG,Vneg,Hneg},//720x576@50Hz
    {18,0,720,576,864,625,27000000L,0x80,12,64,68,5,5,39,PROG,Vneg,Hneg},//720x576@50Hz
    {19,0,1280,720,1980,750,74250000L,0x2E,440,40,220,5,5,20,PROG,Vpos,Hpos},//1280x720@50Hz
    {20,0,1920,540,2640,562,74250000L,0x2E,528,44,148,2,5,15,INTERLACE,Vpos,Hpos},//1920x1080(I)@50Hz
    {21,1,720,288,864,312,13500000L,0x100,12,63,69,2,3,19,INTERLACE,Vneg,Hneg},//1440x576(I)@50Hz
    {22,1,720,288,864,312,13500000L,0x100,12,63,69,2,3,19,INTERLACE,Vneg,Hneg},//1440x576(I)@50Hz
    {23,1,720,288,864,312,13500000L,0x100,12,63,69,2,3,19,PROG,Vneg,Hneg},//1440x288@50Hz
    {24,1,720,288,864,312,13500000L,0x100,12,63,69,2,3,19,PROG,Vneg,Hneg},//1440x288@50Hz
    {25,2,720,288,864,312,13500000L,0x100,12,63,69,2,3,19,INTERLACE,Vneg,Hneg},//1440x576(I)@50Hz
    {26,2,720,288,864,312,13500000L,0x100,12,63,69,2,3,19,INTERLACE,Vneg,Hneg},//1440x576(I)@50Hz
    {27,2,720,288,864,312,13500000L,0x100,12,63,69,2,3,19,PROG,Vneg,Hneg},//1440x288@50Hz
    {28,2,720,288,864,312,13500000L,0x100,12,63,69,2,3,19,PROG,Vneg,Hneg},//1440x288@50Hz
    {29,1,1440,576,1728,625,54000000L,0x40,24,128,136,5,5,39,PROG,Vpos,Hneg},//1440x576@50Hz
    {30,1,1440,576,1728,625,54000000L,0x40,24,128,136,5,5,39,PROG,Vpos,Hneg},//1440x576@50Hz
    {31,0,1920,1080,2640,1125,148500000L,0x17,528,44,148,4,5,36,PROG,Vpos,Hpos},//1920x1080@50Hz
    {32,0,1920,1080,2750,1125,74250000L,0x2E,638,44,148,4,5,36,PROG,Vpos,Hpos},//1920x1080@24Hz
    {33,0,1920,1080,2640,1125,74250000L,0x2E,528,44,148,4,5,36,PROG,Vpos,Hpos},//1920x1080@25Hz
    {34,0,1920,1080,2200,1125,74250000L,0x2E,88,44,148,4,5,36,PROG,Vpos,Hpos},//1920x1080@30Hz

    {35,2,2880,480,1716*2,525,108000000L,0x20,32*2,124*2,120*2,9,6,30,PROG,Vneg,Hneg},//2880x480@60Hz
    {36,2,2880,480,1716*2,525,108000000L,0x20,32*2,124*2,120*2,9,6,30,PROG,Vneg,Hneg},//2880x480@60Hz
    {37,1,2880,576,3456,625,108000000L,0x20,24*2,128*2,136*2,5,5,39,PROG,Vneg,Hneg},//2880x576@50Hz
    {38,2,2880,576,3456,625,108000000L,0x20,24*2,128*2,136*2,5,5,39,PROG,Vneg,Hneg},//2880x576@50Hz

    {39,0,1920,540,2304,625,72000000L,0x17,32,168,184,23,5,57,INTERLACE,Vneg,Hpos},//1920x1080@50Hz
    // 100Hz
    {40,0,1920,540,2640,562,148500000L,0x17,528,44,148,2,5,15,INTERLACE,Vpos,Hpos},//1920x1080(I)@100Hz
    {41,0,1280,720,1980,750,148500000L,0x17,440,40,220,5,5,20,PROG,Vpos,Hpos},//1280x720@100Hz
    {42,0,720,576,864,625,   54000000L,0x40,12,64,68,5,5,39,PROG,Vneg,Hneg},//720x576@100Hz
    {43,0,720,576,864,625,   54000000L,0x40,12,64,68,5,5,39,PROG,Vneg,Hneg},//720x576@100Hz
    {44,1,720,288,864,312,   27000000L,0x80,12,63,69,2,3,19,INTERLACE,Vneg,Hneg},//1440x576(I)@100Hz
    {45,1,720,288,864,312,   27000000L,0x80,12,63,69,2,3,19,INTERLACE,Vneg,Hneg},//1440x576(I)@100Hz
    // 120Hz
    {46,0,1920,540,2200,562,148500000L,0x17,88,44,148,2,5,15,INTERLACE,Vpos,Hpos},//1920x1080(I)@120Hz
    {47,0,1280,720,1650,750,148500000L,0x17,110,40,220,5,5,20,PROG,Vpos,Hpos},//1280x720@120Hz
    {48,0, 720,480, 858,525, 54000000L,0x40,16,62,60,9,6,30,PROG,Vneg,Hneg},//720x480@120Hz
    {49,0, 720,480, 858,525, 54000000L,0x40,16,62,60,9,6,30,PROG,Vneg,Hneg},//720x480@120Hz
    {50,1, 720,240, 858,262, 27000000L,0x80,19,62,57,4,3,15,INTERLACE,Vneg,Hneg},//720x480(I)@120Hz
    {51,1, 720,240, 858,262, 27000000L,0x80,19,62,57,4,3,15,INTERLACE,Vneg,Hneg},//720x480(I)@120Hz

    // 200Hz
    {52,0,720,576,864,625,108000000L,0x20,12,64,68,5,5,39,PROG,Vneg,Hneg},//720x576@200Hz
    {53,0,720,576,864,625,108000000L,0x20,12,64,68,5,5,39,PROG,Vneg,Hneg},//720x576@200Hz
    {54,1,720,288,864,312, 54000000L,0x40,12,63,69,2,3,19,INTERLACE,Vneg,Hneg},//1440x576(I)@200Hz
    {55,1,720,288,864,312, 54000000L,0x40,12,63,69,2,3,19,INTERLACE,Vneg,Hneg},//1440x576(I)@200Hz
    // 240Hz
    {56,0,720,480,858,525,108000000L,0x20,16,62,60,9,6,30,PROG,Vneg,Hneg},//720x480@120Hz
    {57,0,720,480,858,525,108000000L,0x20,16,62,60,9,6,30,PROG,Vneg,Hneg},//720x480@120Hz
    {58,1,720,240,858,262, 54000000L,0x40,19,62,57,4,3,15,INTERLACE,Vneg,Hneg},//720x480(I)@120Hz
    {59,1,720,240,858,262, 54000000L,0x40,19,62,57,4,3,15,INTERLACE,Vneg,Hneg},//720x480(I)@120Hz
    // 720p low resolution
    {60,0,1280, 720,3300, 750, 59400000L,0x3A,1760,40,220,5,5,20,PROG,Vpos,Hpos},//1280x720@24Hz
    {61,0,1280, 720,3960, 750, 74250000L,0x2E,2420,40,220,5,5,20,PROG,Vpos,Hpos},//1280x720@25Hz
    {62,0,1280, 720,3300, 750, 74250000L,0x2E,1760,40,220,5,5,20,PROG,Vpos,Hpos},//1280x720@30Hz
    // 1080p high refresh rate
    {63,0,1920,1080,2200,1125,297000000L,0x0B, 88,44,148,4,5,36,PROG,Vpos,Hpos},//1920x1080@120Hz
    {64,0,1920,1080,2640,1125,297000000L,0x0B,528,44,148,4,5,36,PROG,Vpos,Hpos},//1920x1080@100Hz
    // VESA mode
    {0,0,640,350,832,445,31500000L,0x6D,32,64,96,32,3,60,PROG,Vneg,Hpos},// 640x350@85
    {0,0,640,400,832,445,31500000L,0x6D,32,64,96,1,3,41,PROG,Vneg,Hneg},// 640x400@85
    {0,0,832,624,1152,667,57283000L,0x3C,32,64,224,1,3,39,PROG,Vneg,Hneg},// 832x624@75Hz
    {0,0,720,350,900,449,28322000L,0x7A,18,108,54,59,2,38,PROG,Vneg,Hneg},// 720x350@70Hz
    {0,0,720,400,900,449,28322000L,0x7A,18,108,54,13,2,34,PROG,Vpos,Hneg},// 720x400@70Hz
    {0,0,720,400,936,446,35500000L,0x61,36,72,108,1,3,42,PROG,Vpos,Hneg},// 720x400@85
    {0,0,640,480,800,525,25175000L,0x89,16,96,48,10,2,33,PROG,Vneg,Hneg},// 640x480@60
    {0,0,640,480,832,520,31500000L,0x6D,24,40,128,9,3,28,PROG,Vneg,Hneg},// 640x480@72
    {0,0,640,480,840,500,31500000L,0x6D,16,64,120,1,3,16,PROG,Vneg,Hneg},// 640x480@75
    {0,0,640,480,832,509,36000000L,0x60,56,56,80,1,3,25,PROG,Vneg,Hneg},// 640x480@85
    {0,0,800,600,1024,625,36000000L,0x60,24,72,128,1,2,22,PROG,Vpos,Hpos},// 800x600@56
    {0,0,800,600,1056,628,40000000L,0x56,40,128,88,1,4,23,PROG,Vpos,Hpos},// 800x600@60
    {0,0,800,600,1040,666,50000000L,0x45,56,120,64,37,6,23,PROG,Vpos,Hpos},// 800x600@72
    {0,0,800,600,1056,625,49500000L,0x45,16,80,160,1,3,21,PROG,Vpos,Hpos},// 800x600@75
    {0,0,800,600,1048,631,56250000L,0x3D,32,64,152,1,3,27,PROG,Vpos,Hpos},// 800X600@85
    {0,0,848,480,1088,517,33750000L,0x66,16,112,112,6,8,23,PROG,Vpos,Hpos},// 840X480@60
    {0,0,1024,384,1264,408,44900000L,0x4C,8,176,56,0,4,20,INTERLACE,Vpos,Hpos},//1024x768(I)@87Hz
    {0,0,1024,768,1344,806,65000000L,0x35,24,136,160,3,6,29,PROG,Vneg,Hneg},// 1024x768@60
    {0,0,1024,768,1328,806,75000000L,0x2E,24,136,144,3,6,29,PROG,Vneg,Hneg},// 1024x768@70
    {0,0,1024,768,1312,800,78750000L,0x2B,16,96,176,1,3,28,PROG,Vpos,Hpos},// 1024x768@75
    {0,0,1024,768,1376,808,94500000L,0x24,48,96,208,1,3,36,PROG,Vpos,Hpos},// 1024x768@85
    {0,0,1152,864,1600,900,108000000L,0x20,64,128,256,1,3,32,PROG,Vpos,Hpos},// 1152x864@75
    {0,0,1280,768,1440,790,68250000L,0x32,48,32,80,3,7,12,PROG,Vneg,Hpos},// 1280x768@60-R
    {0,0,1280,768,1664,798,79500000L,0x2B,64,128,192,3,7,20,PROG,Vpos,Hneg},// 1280x768@60
    {0,0,1280,768,1696,805,102250000L,0x21,80,128,208,3,7,27,PROG,Vpos,Hneg},// 1280x768@75
    {0,0,1280,768,1712,809,117500000L,0x1D,80,136,216,3,7,31,PROG,Vpos,Hneg},// 1280x768@85

    {0,0,1280,800,1440, 823, 71000000L,0x31, 48, 32, 80,3,6,14,PROG,Vpos,Hneg},// 1280x800@60Hz
    {0,0,1280,800,1680, 831, 83500000L,0x29, 72,128,200,3,6,22,PROG,Vpos,Hneg},// 1280x800@60Hz
    {0,0,1280,800,1696, 838,106500000L,0x20, 80,128,208,3,6,29,PROG,Vpos,Hneg},// 1280x800@75Hz
    {0,0,1280,800,1712, 843,122500000L,0x1C, 80,136,216,3,6,34,PROG,Vpos,Hneg},// 1280x800@85Hz


	{0,0,1280,960,1800,1000,108000000L,0x20,96,112,312,1,3,36,PROG,Vpos,Hpos},// 1280x960@60
    {0,0,1280,960,1728,1011,148500000L,0x17,64,160,224,1,3,47,PROG,Vpos,Hpos},// 1280x960@85
    {0,0,1280,1024,1688,1066,108000000L,0x20,48,112,248,1,3,38,PROG,Vpos,Hpos},// 1280x1024@60
    {0,0,1280,1024,1688,1066,135000000L,0x19,16,144,248,1,3,38,PROG,Vpos,Hpos},// 1280x1024@75
    {0,0,1280,1024,1728,1072,157500000L,0x15,64,160,224,1,3,44,PROG,Vpos,Hpos},// 1280X1024@85
    {0,0,1360,768,1792,795,85500000L,0x28,64,112,256,3,6,18,PROG,Vpos,Hpos},// 1360X768@60

    {0,0,1366,768,1792,798,85500000L,0x28, 70,143,213,3,3,24,PROG,Vpos,Hpos},// 1366X768@60
    {0,0,1366,768,1500,800,72000000L,0x30, 14, 56, 64,1,3,28,PROG,Vpos,Hpos},// 1360X768@60
    {0,0,1400,1050,1560,1080,101000000L,0x22,48,32,80,3,4,23,PROG,Vneg,Hpos},// 1400x768@60-R
    {0,0,1400,1050,1864,1089,121750000L,0x1C,88,144,232,3,4,32,PROG,Vpos,Hneg},// 1400x768@60
    {0,0,1400,1050,1896,1099,156000000L,0x16,104,144,248,3,4,42,PROG,Vpos,Hneg},// 1400x1050@75
    {0,0,1400,1050,1912,1105,179500000L,0x13,104,152,256,3,4,48,PROG,Vpos,Hneg},// 1400x1050@85
    {0,0,1440,900,1600,926,88750000L,0x26,48,32,80,3,6,17,PROG,Vneg,Hpos},// 1440x900@60-R
    {0,0,1440,900,1904,934,106500000L,0x20,80,152,232,3,6,25,PROG,Vpos,Hneg},// 1440x900@60
    {0,0,1440,900,1936,942,136750000L,0x19,96,152,248,3,6,33,PROG,Vpos,Hneg},// 1440x900@75
    {0,0,1440,900,1952,948,157000000L,0x16,104,152,256,3,6,39,PROG,Vpos,Hneg},// 1440x900@85
    {0,0,1600,1200,2160,1250,162000000L,0x15,64,192,304,1,3,46,PROG,Vpos,Hpos},// 1600x1200@60
    {0,0,1600,1200,2160,1250,175500000L,0x13,64,192,304,1,3,46,PROG,Vpos,Hpos},// 1600x1200@65
    {0,0,1600,1200,2160,1250,189000000L,0x12,64,192,304,1,3,46,PROG,Vpos,Hpos},// 1600x1200@70
    {0,0,1600,1200,2160,1250,202500000L,0x11,64,192,304,1,3,46,PROG,Vpos,Hpos},// 1600x1200@75
    {0,0,1600,1200,2160,1250,229500000L,0x0F,64,192,304,1,3,46,PROG,Vpos,Hpos},// 1600x1200@85
    {0,0,1680,1050,1840,1080,119000000L,0x1D,48,32,80,3,6,21,PROG,Vneg,Hpos},// 1680x1050@60-R
    {0,0,1680,1050,2240,1089,146250000L,0x17,104,176,280,3,6,30,PROG,Vpos,Hneg},// 1680x1050@60
    {0,0,1680,1050,2272,1099,187000000L,0x12,120,176,296,3,6,40,PROG,Vpos,Hneg},// 1680x1050@75
    {0,0,1680,1050,2288,1105,214750000L,0x10,128,176,304,3,6,46,PROG,Vpos,Hneg},// 1680x1050@85
    {0,0,1792,1344,2448,1394,204750000L,0x10,128,200,328,1,3,46,PROG,Vpos,Hneg},// 1792x1344@60
    {0,0,1792,1344,2456,1417,261000000L,0x0D,96,216,352,1,3,69,PROG,Vpos,Hneg},// 1792x1344@75
    {0,0,1856,1392,2528,1439,218250000L,0x0F,96,224,352,1,3,43,PROG,Vpos,Hneg},// 1856x1392@60
    {0,0,1856,1392,2560,1500,288000000L,0x0C,128,224,352,1,3,104,PROG,Vpos,Hneg},// 1856x1392@75
    {0,0,1920,1200,2080,1235,154000000L,0x16,48,32,80,3,6,26,PROG,Vneg,Hpos},// 1920x1200@60-R
    {0,0,1920,1200,2592,1245,193250000L,0x11,136,200,336,3,6,36,PROG,Vpos,Hneg},// 1920x1200@60
    {0,0,1920,1200,2608,1255,245250000L,0x0E,136,208,344,3,6,46,PROG,Vpos,Hneg},// 1920x1200@75
    {0,0,1920,1200,2624,1262,281250000L,0x0C,144,208,352,3,6,53,PROG,Vpos,Hneg},// 1920x1200@85
    {0,0,1920,1440,2600,1500,234000000L,0x0E,128,208,344,1,3,56,PROG,Vpos,Hneg},// 1920x1440@60
    {0,0,1920,1440,2640,1500,297000000L,0x0B,144,224,352,1,3,56,PROG,Vpos,Hneg},// 1920x1440@75
};
#define     SizeofVMTable   (sizeof(s_VMTable)/sizeof(HDMI_VTiming))

void HDMITX_MonitorInputVideoChange(void);
void HDMITX_MonitorInputAudioChange(void);

#else
#define     SizeofVMTable    0
#endif

#define DIFF(a,b) (((a)>(b))?((a)-(b)):((b)-(a)))

////////////////////////////////////////////////////////////////////////////////
// EDID
////////////////////////////////////////////////////////////////////////////////
static RX_CAP RxCapability ;
static bool bChangeMode = FALSE ;
static bool bChangeAudio = FALSE ;

unsigned char CommunBuff[128] ;
// AVI_InfoFrame AviInfo;
// Audio_InfoFrame AudioInfo ;
// VendorSpecific_InfoFrame VS_Info;
const u8 CA[] = { 0,0,0, 02, 0x3, 0x7, 0xB, 0xF, 0x1F } ;
////////////////////////////////////////////////////////////////////////////////
// Program utility.
////////////////////////////////////////////////////////////////////////////////


u8 bInputColorMode = INPUT_COLOR_MODE;
u8 OutputColorDepth = INPUT_COLOR_DEPTH ;
u8 bOutputColorMode = OUTPUT_COLOR_MODE ;

u8 iVideoModeSelect=0 ;

u32 VideoPixelClock ;
u8 VIC ; // 480p60
u8 pixelrep ; // no pixelrepeating
HDMI_Aspec aspec ;
HDMI_Colorimetry Colorimetry ;

u32 ulAudioSampleFS = INPUT_SAMPLE_FREQ_HZ ;
// u8 bAudioSampleFreq = INPUT_SAMPLE_FREQ ;
u8 bOutputAudioChannel = OUTPUT_CHANNEL ;

bool bHDMIMode;
u8 bAudioEnable ;
u8 HPDStatus = FALSE;
u8 HPDChangeStatus = FALSE;
u8 bOutputAudioType=CNOFIG_INPUT_AUDIO_TYPE;
////////////////////////////////////////////////////////////////////////////////



#define MSCOUNT 1000
#define LOADING_UPDATE_TIMEOUT (3000/32)    // 3sec
// u16 u8msTimer = 0 ;
// u16 TimerServF = TRUE ;


#define I2S 0
#define SPDIF 1
#define TDM 2
//////////////////////////////////////////////////////////////////////
// Authentication status
//////////////////////////////////////////////////////////////////////

// #define TIMEOUT_WAIT_AUTH MS(2000)

HDMITXDEV hdmiTxDev[HDMITX_MAX_DEV_COUNT] ;

#ifndef INV_INPUT_PCLK
#define PCLKINV 0
#else
#define PCLKINV B_TX_VDO_LATCH_EDGE
#endif

#ifndef INV_INPUT_ACLK
    #define InvAudCLK 0
#else
    #define InvAudCLK B_TX_AUDFMT_FALL_EDGE_SAMPLE_WS
#endif

#define INIT_CLK_HIGH
// #define INIT_CLK_LOW

#define TxChSwap FALSE
#define TxPNSwap FALSE

#define NRTXRCLK TRUE//int NRTXRCLK = TRUE;//it6161b0 option TRUE:set TRCLK by self
#define RCLKFreqSel TRUE// int RCLKFreqSel = TRUE; // FALSE:  10MHz(div1),  TRUE  : 20 MHz(OSSDIV2)
// #ifdef REDUCE_HDMITX_SRC_JITTER
	// #define ForceTxCLKStb TRUE// int ForceTxCLKStb = FALSE;  //TRUE:define _hdmitx_jitter_
// #else
	#define ForceTxCLKStb FALSE //20200220 C code set TRUE-> FALSE
// #endif //#ifdef REDUCE_HDMITX_SRC_JITTER
const RegSetEntry HDMITX_Init_Table[] = {

    {0x0F, 0x40, 0x00},
	//PLL Reset
    {0x62, 0x08, 0x00}, // XP_RESETB
    {0x64, 0x04, 0x00}, // IP_RESETB
    {0x01,0x00,0x00},//idle(100);
	// HDMITX Reset
    {0x04, 0x20, 0x20},// RCLK Reset
    {0x04, 0x1D, 0x1D},// ACLK/VCLK/HDCP Reset
    {0x01,0x00,0x00},//idle(100);
    {0x0F, 0x01, 0x00}, // bank 0 ;
    #ifdef INIT_CLK_LOW
        {0x62, 0x90, 0x10},
        {0x64, 0x89, 0x09},
        {0x68, 0x10, 0x10},
    #endif



    // {0xD1, 0x0E, 0x0C},
    // {0x65, 0x03, 0x00},
    // #ifdef NON_SEQUENTIAL_YCBCR422 // for ITE HDMIRX
        // {0x71, 0xFC, 0x1C},
    // #else
        // {0x71, 0xFC, 0x18},
    // #endif

    {0x8D, 0xFF, CEC_I2C_SLAVE_ADDR},//EnCEC
    //{0x0F, 0x08, 0x08},
	{0xA9, 0x80, (EnTBPM<<7)},// hdmitxset(0xa9, 0xc0, (EnTBPM<<7) + (EnTxPatMux<<6))
	{0xBF, 0x80, (NRTXRCLK<<7)},//from c code hdmitxset(0xbf, 0x80, (NRTXRCLK<<7));

	// Initial Value
    {0xF8,0xFF,0xC3},
    {0xF8,0xFF,0xA5},
	//{0x05,0x1E,0x0C},//hdmitxset(0x05, 0x1E, (ForceRxOn<<4)+(RCLKPDSel<<2)+(RCLKPDEn<<1));ForceRxOn:F,RCLKPDSel=3,RCLKPDSel=FALSE
	{0xF4,0x0C,0x00},//hdmitxset(0xF4, 0x0C, DDCSpeed<<2);//DDC75K
	{0xF3,0x02,0x00},//hdmitxset(0xF3, 0x02, ForceVOut<<1);//ForceVOut:FALSE
    // {0x20, 0x80, 0x80},//TODO: check need or not?
    // {0x37, 0x01, 0x00},//TODO: check need or not?
    // {0x20, 0x80, 0x00},//TODO: check need or not?
    {0xF8,0xFF,0xFF},
	{0x5A,0x0C,0x0C},//hdmitxset(0x5A, 0x0C, 0x0C);
	{0xD1,0x0A,((ForceTxCLKStb)<<3)+0x02},//hdmitxset(0xD1, 0x0A, (ForceTxCLKStb<<3)+0x02);   // High Sensitivity , modified by junjie force "CLK_stable"
	{0x5D,0x04,((RCLKFreqSel)<<2)},//hdmitxset(0x5D, 0x04, (RCLKFreqSel<<2));//int RCLKFreqSel = TRUE; // FALSE:  10MHz(div1),  TRUE  : 20 MHz(OSSDIV2)
	{0x65,0x03,0x00},//hdmitxset(0x65, 0x03, RINGOSC);
	{0x71,0xF9,((0<<6)+(0<<5)+(1<<4)+(1<<3)+0)},//hdmitxset(0x71, 0xF9, (XPStableTime<<6)+(EnXPLockChk<<5)+(EnPLLBufRst<<4)+(EnFFAutoRst<<3)+ EnFFManualRst);
	{0xCF,0xFF,(0<<7)+(0<<6)+(0<<4)+(0<<2)+0},//hdmitxset(0xCF, 0xFF, (EnPktLimitGB<<7)+(EnPktBlankGB<<6)+(KeepOutGBSel<<4)+(PktLimitGBSel<<2)+PktBlankGBSel);

	{0xd1,0x02,0x00},//hdmitxset(0xd1, 0x02, 0x00);//VidStbSen = FALSE
    // 2014/01/07 HW Request for ROSC stable

    // {0x5D,0x03,0x01},
    //~2014/01/07
// #ifdef USE_IT66120
    // {0x5A, 0x02, 0x00},
    // {0xE2, 0xFF, 0xFF},
// #endif

    {0x59, 0xD0, (((2-1)<<6)+(0<<4))},//hdmitxset(0x59, 0xD0, ((ManuallPR-1)<<6)+(DisLockPR<<4));ManuallPR=2, DisLockPR = 0
	// {0x59, 0xD8, 0x40|PCLKINV},
	#if((TxChSwap ==TRUE) || (TxPNSwap ==TRUE))
	{0x6b,0xC0,((TxChSwap<<7)+ (TxPNSwap<<6))},// hdmitxset(0x6b, 0xC0,(TxChSwap<<7)+ (TxPNSwap<<6));
	{0x61,0x40,0x40},// hdmitxset(0x61, 0x40,0x40);
	#endif //#if((TxChSwap ==TRUE) || (TxPNSwap ==TRUE))


	{0xE1, 0x20, InvAudCLK},// Inverse Audio Latch Edge of IACLK
	{0xF5, 0x40, 0x00},//hdmitxset(0xF5,0x40,ForceTMDSStable<<6);

    {0x05, 0xC0, 0x40},// Setup INT Pin: Active Low & Open-Drain

    // {REG_TX_INT_MASK1, 0xFF, ~(B_TX_RXSEN_MASK|B_TX_HPD_MASK)},
    // {REG_TX_INT_MASK2, 0xFF, ~(B_TX_KSVLISTCHK_MASK|B_TX_AUTH_DONE_MASK|B_TX_AUTH_FAIL_MASK)},
    // {REG_TX_INT_MASK3, 0xFF, ~(B_TX_VIDSTABLE_MASK)},
    {0x0C, 0xFF, 0xFF},
    {0x0D, 0xFF, 0xFF},
    {0x0E, 0x03, 0x03},// Clear all Interrupt

    {0x0C, 0xFF, 0x00},
    {0x0D, 0xFF, 0x00},
    {0x0E, 0x02, 0x00},
    //{0x09, 0x03, 0x00}, // Enable HPD and RxSen Interrupt//remove for interrupt mode allen
    {0x20,0x01,0x00},

    {0,0,0}
};

const RegSetEntry HDMITX_DefaultVideo_Table[] = {

    ////////////////////////////////////////////////////
    // Config default output format.
    ////////////////////////////////////////////////////
    {0x72, 0xff, 0x00},
    {0x70, 0xff, 0x00},
#ifndef DEFAULT_INPUT_YCBCR
// GenCSC\RGB2YUV_ITU709_16_235.c
    {0x72, 0xFF, 0x02},
    {0x73, 0xFF, 0x00},
    {0x74, 0xFF, 0x80},
    {0x75, 0xFF, 0x00},
    {0x76, 0xFF, 0xB8},
    {0x77, 0xFF, 0x05},
    {0x78, 0xFF, 0xB4},
    {0x79, 0xFF, 0x01},
    {0x7A, 0xFF, 0x93},
    {0x7B, 0xFF, 0x00},
    {0x7C, 0xFF, 0x49},
    {0x7D, 0xFF, 0x3C},
    {0x7E, 0xFF, 0x18},
    {0x7F, 0xFF, 0x04},
    {0x80, 0xFF, 0x9F},
    {0x81, 0xFF, 0x3F},
    {0x82, 0xFF, 0xD9},
    {0x83, 0xFF, 0x3C},
    {0x84, 0xFF, 0x10},
    {0x85, 0xFF, 0x3F},
    {0x86, 0xFF, 0x18},
    {0x87, 0xFF, 0x04},
#else
// GenCSC\YUV2RGB_ITU709_16_235.c
    {0x0F, 0x01, 0x00},
    {0x72, 0xFF, 0x03},
    {0x73, 0xFF, 0x00},
    {0x74, 0xFF, 0x80},
    {0x75, 0xFF, 0x00},
    {0x76, 0xFF, 0x00},
    {0x77, 0xFF, 0x08},
    {0x78, 0xFF, 0x53},
    {0x79, 0xFF, 0x3C},
    {0x7A, 0xFF, 0x89},
    {0x7B, 0xFF, 0x3E},
    {0x7C, 0xFF, 0x00},
    {0x7D, 0xFF, 0x08},
    {0x7E, 0xFF, 0x51},
    {0x7F, 0xFF, 0x0C},
    {0x80, 0xFF, 0x00},
    {0x81, 0xFF, 0x00},
    {0x82, 0xFF, 0x00},
    {0x83, 0xFF, 0x08},
    {0x84, 0xFF, 0x00},
    {0x85, 0xFF, 0x00},
    {0x86, 0xFF, 0x87},
    {0x87, 0xFF, 0x0E},
#endif
    // 2012/12/20 added by Keming's suggestion test
    {0x88, 0xF0, 0x00},
    //~jauchih.tseng@ite.com.tw
    {0x04, 0x08, 0x00},
    {0,0,0}
};
const RegSetEntry HDMITX_SetHDMI_Table[] = {

    ////////////////////////////////////////////////////
    // Config default HDMI Mode
    ////////////////////////////////////////////////////
    {0xC0, 0x01, 0x01},
    {0xC1, 0x03, 0x03},
    {0xC6, 0x03, 0x03},
    {0,0,0}
};

const RegSetEntry HDMITX_SetDVI_Table[] = {

    ////////////////////////////////////////////////////
    // Config default HDMI Mode
    ////////////////////////////////////////////////////
    {0x0F, 0x01, 0x01},
    {0x58, 0xFF, 0x00},
    {0x0F, 0x01, 0x00},
    {0xC0, 0x01, 0x00},
    {0xC1, 0x03, 0x02},
    {0xC6, 0x03, 0x00},
    {0,0,0}
};

const RegSetEntry HDMITX_DefaultAVIInfo_Table[] = {

    ////////////////////////////////////////////////////
    // Config default avi infoframe
    ////////////////////////////////////////////////////
    {0x0F, 0x01, 0x01},
    {0x58, 0xFF, 0x10},
    {0x59, 0xFF, 0x08},
    {0x5A, 0xFF, 0x00},
    {0x5B, 0xFF, 0x00},
    {0x5C, 0xFF, 0x00},
    {0x5D, 0xFF, 0x57},
    {0x5E, 0xFF, 0x00},
    {0x5F, 0xFF, 0x00},
    {0x60, 0xFF, 0x00},
    {0x61, 0xFF, 0x00},
    {0x62, 0xFF, 0x00},
    {0x63, 0xFF, 0x00},
    {0x64, 0xFF, 0x00},
    {0x65, 0xFF, 0x00},
    {0x0F, 0x01, 0x00},
    {0xCD, 0x03, 0x03},
    {0,0,0}
};
const RegSetEntry HDMITX_DeaultAudioInfo_Table[] = {

    ////////////////////////////////////////////////////
    // Config default audio infoframe
    ////////////////////////////////////////////////////
    {0x0F, 0x01, 0x01},
    {0x68, 0xFF, 0x00},
    {0x69, 0xFF, 0x00},
    {0x6A, 0xFF, 0x00},
    {0x6B, 0xFF, 0x00},
    {0x6C, 0xFF, 0x00},
    {0x6D, 0xFF, 0x71},
    {0x0F, 0x01, 0x00},
    {0xCE, 0x03, 0x03},

    {0,0,0}
};

const RegSetEntry HDMITX_Aud_CHStatus_LPCM_20bit_48Khz[] =
{
    {0x0F, 0x01, 0x01},
    {0x33, 0xFF, 0x00},
    {0x34, 0xFF, 0x18},
    {0x35, 0xFF, 0x00},
    {0x91, 0xFF, 0x00},
    {0x92, 0xFF, 0x00},
    {0x93, 0xFF, 0x01},
    {0x94, 0xFF, 0x00},
    {0x98, 0xFF, 0x02},
    {0x99, 0xFF, 0xDA},
    {0x0F, 0x01, 0x00},
    {0,0,0}//end of table
} ;

const RegSetEntry HDMITX_AUD_SPDIF_2ch_24bit[] =
{
    {0x0F, 0x11, 0x00},
    {0x04, 0x14, 0x04},
    {0xE0, 0xFF, 0xD1},
    {0xE1, 0xFF, 0x01},
    {0xE2, 0xFF, 0xE4},
    {0xE3, 0xFF, 0x10},
    {0xE4, 0xFF, 0x00},
    {0xE5, 0xFF, 0x00},
    {0x04, 0x14, 0x00},
    {0,0,0}//end of table
} ;

const RegSetEntry HDMITX_AUD_I2S_2ch_24bit[] =
{
    {0x0F, 0x11, 0x00},
    {0x04, 0x14, 0x04},
    {0xE0, 0xFF, 0xC1},
    {0xE1, 0xFF, 0x01},
#ifdef USE_IT66120
    {0x5A, 0x02, 0x00},
    {0xE2, 0xFF, 0xFF},
#else
    {0xE2, 0xFF, 0xE4},
#endif
    {0xE3, 0xFF, 0x00},
    {0xE4, 0xFF, 0x00},
    {0xE5, 0xFF, 0x00},
    {0x04, 0x14, 0x00},
    {0,0,0}//end of table
} ;

const RegSetEntry HDMITX_DefaultAudio_Table[] = {

    ////////////////////////////////////////////////////
    // Config default audio output format.
    ////////////////////////////////////////////////////
    {0x0F, 0x21, 0x00},
    {0x04, 0x14, 0x04},
    {0xE0, 0xFF, 0xC1},
    {0xE1, 0xFF, 0x01},
#ifdef USE_IT66120
    {0xE2, 0xFF, 0xFF},
#else
    {0xE2, 0xFF, 0xE4},
#endif
    {0xE3, 0xFF, 0x00},
    {0xE4, 0xFF, 0x00},
    {0xE5, 0xFF, 0x00},
    {0x0F, 0x01, 0x01},
    {0x33, 0xFF, 0x00},
    {0x34, 0xFF, 0x18},
    {0x35, 0xFF, 0x00},
    {0x91, 0xFF, 0x00},
    {0x92, 0xFF, 0x00},
    {0x93, 0xFF, 0x01},
    {0x94, 0xFF, 0x00},
    {0x98, 0xFF, 0x02},
    {0x99, 0xFF, 0xDB},
    {0x0F, 0x01, 0x00},
    {0x04, 0x14, 0x00},

    {0x00, 0x00, 0x00} // End of Table.
} ;

const RegSetEntry HDMITX_PwrDown_Table[] = {
	{0x05, 0x60, 0x60},
	 {0xf8, 0xc3},
     {0xf8, 0xa5},
     {0xe8, 0x60},
	 {0xE0, 0x0F, 0x00},
	 // Enable GRCLK
	 // #if (IC_VERSION == 0xC0)
     // {0x0F, 0x40, 0x00},
	 // #else
	 // {0x0F, 0x70, 0x70},// PwrDown RCLK , IACLK ,TXCLK
	 // #endif //#if (IC_VERSION == 0xC0)
     // PLL Reset
     {0x61, 0x10, 0x10},   // DRV_RST
     {0x62, 0x08, 0x00},   // XP_RESETB
     {0x64, 0x04, 0x00},   // IP_RESETB
     {0x01, 0x00, 0x00}, // idle(100);

	 {0x61, 0x60, 0x60},

	 {0x70, 0xFF, 0x00},//hdmitxwr(0x70, 0x00);      // Select TXCLK power-down path
     // PLL PwrDn
     // {0x61, 0x20, 0x20},   // PwrDn DRV
     // {0x62, 0x44, 0x44},   // PwrDn XPLL
     // {0x64, 0x40, 0x40},   // PwrDn IPLL

     // HDMITX PwrDn
     // {0x05, 0x01, 0x01},   // PwrDn PCLK
     // {0xE0, 0x0F, 0x00},// hdmitxset(0xE0, 0x0F, 0x00);   // PwrDn GIACLK, IACLK
     // {0x72, 0x03, 0x00},// hdmitxset(0x72, 0x03, 0x00);   // PwrDn GTxCLK (QCLK)
     // {0x0F, 0x78, 0x78},   // PwrDn GRCLK
	 {0x0F, 0x70, 0x70},//Gate RCLK IACLK TXCLK
     {0x00, 0x00, 0x00} // End of Table.
};

const RegSetEntry HDMITX_PwrOn_Table[] = {
    {0x0F, 0x70, 0x00},   // // PwrOn RCLK , IACLK ,TXCLK
	// {0x0F, 0x78, 0x38},   // PwrOn GRCLK
    // {0x05, 0x01, 0x00},   // PwrOn PCLK

    // PLL PwrOn
    {0x61, 0x20, 0x00},   // PwrOn DRV
    {0x62, 0x44, 0x00},   // PwrOn XPLL
    {0x64, 0x40, 0x00},   // PwrOn IPLL

    // PLL Reset OFF
    {0x61, 0x10, 0x00},   // DRV_RST
    {0x62, 0x08, 0x08},   // XP_RESETB
    {0x64, 0x04, 0x04},   // IP_RESETB
    // {0x0F, 0x78, 0x08},   // PwrOn IACLK
    {0x00, 0x00, 0x00} // End of Table.
};

#ifdef DETECT_VSYNC_CHG_IN_SAV
bool EnSavVSync = FALSE ;
#endif

//////////////////////////////////////////////////////////////////////


#define IT6161_SUPPLY_NUM	9

struct it6505 {
	//struct drm_dp_aux aux;
	struct regulator_bulk_data supplies[IT6161_SUPPLY_NUM];
        struct gpio_desc *reset_gpio;
	struct drm_bridge bridge;
	struct i2c_client *i2c_mipi_rx;
	struct i2c_client *i2c_hdmi_tx;
    struct i2c_client *i2c_cec;
	struct edid *edid;
	struct drm_connector connector;
	//struct it6505_drm_dp_link link;
	//struct it6505_platform_data pdata;
	//struct mutex lock;
	struct mutex mode_lock;
	struct regmap *regmap_mipi_rx;
	struct regmap *regmap_hdmi_tx;
    struct regmap *regmap_cec;
	u32 it6161_addr_hdmi_tx;
    u32 it6161_addr_cec;
    struct device_node *host_node;
    struct mipi_dsi_device *dsi;
	struct drm_display_mode video_info;
	// wait_queue_head_t edid_wait;
	// struct notifier_block event_nb;
	// struct extcon_dev *extcon;
	// struct work_struct extcon_wq;
	// struct delayed_work delayed_audio;
	// enum it6505_sys_state state;
	// bool hbr;
	// u8 lane_count;
	// bool enable_ssc;
	// bool lane_swap_disabled;
	// bool lane_swap;

	// enum it6505_audio_select audio_select;
	// enum it6505_audio_sample_rate audio_sample_rate;
	// enum it6505_audio_type audio_type;
	// enum it6505_audio_u32_length audio_u32_length;
	// u8 audio_channel_count;
	// u8 i2s_input_format;
	// u8 i2s_justified;
	// u8 i2s_data_delay;
	// u8 i2s_ws_channel;
	// u8 i2s_data_sequence;
	// bool hdcp_flag;
	// bool enable_hdcp;
	// bool enable_audio;
	// u8 train_count;
	// u8 train_fail_hpd;
	// bool train_pass;
	// bool enable_auto_train;
	// bool cp_capable;
	// u8 sha1_input[64];
	// u8 av[5][4];
	// u8 bv[5][4];
	// u8 dpcd[DP_RECEIVER_CAP_SIZE];
	// bool powered;
	// u8 dpcd_sink_count;
	// /* it6505 driver hold option */
	// bool enable_drv_hold;

	// //hdmiconstc_plugged_cb plugged_cb;
	// struct device *codec_dev;
	// enum drm_connector_status last_connector_status;
};
struct it6505 *it6505;
// struct it6505_lane_voltage_pre_emphasis {
// 	u8 voltage_swing[MAX_LANE_COUNT];
// 	u8 pre_emphasis[MAX_LANE_COUNT];
// };

#if 1
SYS_STATUS hdmitx_hdcp_Authenticate_Repeater(void);
void InitHDMITX_Variable(void);
void hdmitx_LoadRegSetting(const RegSetEntry *);
void hdmitx_ClearDDCFIFO(void);
void hdmitx_GenerateDDCSCLK(void);
void hdmitx_AbortDDC(void);
SYS_STATUS hdmitx_hdcp_Authenticate(void);
void hdmitx_hdcp_ResetAuth(void);
bool getHDMITX_AuthenticationDone(void);
void hdmitx_hdcp_ClearAuthInterrupt(void);
void hdmitx_hdcp_ResetAuth(void);
void hdmitx_hdcp_Auth_Fire(void);
void hdmitx_hdcp_StartAnCipher(void);
void hdmitx_hdcp_StopAnCipher(void);
void hdmitx_hdcp_GenerateAn(void);
void hdmitx_hdcp_Reset(void);
void hdmitx_hdcp_CancelRepeaterAuthenticate(void);
void hdmitx_hdcp_ResumeRepeaterAuthenticate(void);
void hdmitx_hdcp_ResumeAuthentication(void);
void setHDMITX_AVMute(u8 bEnable);
void HDMITX_SetOutput(void);
void HDMITX_SetAudioOutput(void);
SYS_STATUS hdmitx_SetVSIInfoFrame(VendorSpecific_InfoFrame *pVSIInfoFrame);
SYS_STATUS hdmitx_SetAudioInfoFrame(Audio_InfoFrame *pAudioInfoFrame);
SYS_STATUS hdmitx_SetAVIInfoFrame(AVI_InfoFrame *pAVIInfoFrame);
void HDMITX_DisableAudioOutput(void);
SYS_STATUS hdmitx_SetAudioInfoFrame(Audio_InfoFrame *pAudioInfoFrame);

#endif


static const struct regmap_range it6161_mipi_rx_bridge_volatile_ranges[] = {
	{ .range_min = 0, .range_max = 0xFF },
};

static const struct regmap_access_table it6161_mipi_rx_bridge_volatile_table = {
	.yes_ranges = it6161_mipi_rx_bridge_volatile_ranges,
	.n_yes_ranges = ARRAY_SIZE(it6161_mipi_rx_bridge_volatile_ranges),
};

static const struct regmap_config it6161_mipi_rx_bridge_regmap_config = {
	.reg_bits = 8,
	.val_bits = 8,
	.volatile_table = &it6161_mipi_rx_bridge_volatile_table,
	.cache_type = REGCACHE_NONE,
};

static const struct regmap_range it6161_hdmi_tx_bridge_volatile_ranges[] = {
	{ .range_min = 0, .range_max = 0xFF },
};

static const struct regmap_access_table it6161_hdmi_tx_bridge_volatile_table = {
	.yes_ranges = it6161_hdmi_tx_bridge_volatile_ranges,
	.n_yes_ranges = ARRAY_SIZE(it6161_hdmi_tx_bridge_volatile_ranges),
};

static const struct regmap_config it6161_hdmi_tx_bridge_regmap_config = {
	.reg_bits = 8,
	.val_bits = 8,
	.volatile_table = &it6161_hdmi_tx_bridge_volatile_table,
	.cache_type = REGCACHE_NONE,
};

static const struct regmap_range it6161_cec_bridge_volatile_ranges[] = {
    { .range_min = 0, .range_max = 0xFF },
};

static const struct regmap_access_table it6161_cec_bridge_volatile_table = {
    .yes_ranges = it6161_cec_bridge_volatile_ranges,
    .n_yes_ranges = ARRAY_SIZE(it6161_cec_bridge_volatile_ranges),
};

static const struct regmap_config it6161_cec_bridge_regmap_config = {
    .reg_bits = 8,
    .val_bits = 8,
    .volatile_table = &it6161_cec_bridge_volatile_table,
    .cache_type = REGCACHE_NONE,
};

static int it6161_mipi_rx_read(struct it6505 *it6505, unsigned int reg_addr)
{
	unsigned int value;
	int err;
	struct device *dev = &it6505->i2c_mipi_rx->dev;

	err = regmap_read(it6505->regmap_mipi_rx, reg_addr, &value);
	if (err < 0) {
		DRM_DEV_ERROR(dev, "mipi rx read failed reg[0x%x] err: %d", reg_addr,
			      err);
		return err;
	}

	return value;
}

static int it6161_mipi_rx_write(struct it6505 *it6505, unsigned int reg_addr,
		      unsigned int reg_val)
{
	int err;
	struct device *dev = &it6505->i2c_mipi_rx->dev;

	err = regmap_write(it6505->regmap_mipi_rx, reg_addr, reg_val);

	if (err < 0) {
		DRM_DEV_ERROR(dev, "mipi rx write failed reg[0x%x] = 0x%x err = %d",
			      reg_addr, reg_val, err);
		return err;
	}

	return 0;
}

static int it6161_mipi_rx_set_bits(struct it6505 *it6505, unsigned int reg,
			 unsigned int mask, unsigned int value)
{
	int err;
	struct device *dev = &it6505->i2c_mipi_rx->dev;

	err = regmap_update_bits(it6505->regmap_mipi_rx, reg, mask, value);
	if (err < 0) {
		DRM_DEV_ERROR(
			dev, "mipi rx set reg[0x%x] = 0x%x mask = 0x%x failed err %d",
			reg, value, mask, err);
		return err;
	}

	return 0;
}

static void it6161_mipi_rx_dump(struct it6505 *it6505)
{
	unsigned int i, j;
	u8 regs[16];
	struct device *dev = &it6505->i2c_mipi_rx->dev;

    DRM_INFO("mipi rx dump:");
	for (i = 0; i <= 0xff; i += 16) {
		for (j = 0; j < 16; j++)
			regs[j] = it6161_mipi_rx_read(it6505, i + j);

		DRM_INFO("[0x%02x] = %16ph", i, regs);
	}
}

static int it6161_hdmi_tx_read(struct it6505 *it6505, unsigned int reg_addr)
{
	unsigned int value;
	int err;
	struct device *dev = &it6505->i2c_mipi_rx->dev;

	err = regmap_read(it6505->regmap_hdmi_tx, reg_addr, &value);
	if (err < 0) {
		DRM_DEV_ERROR(dev, "hdmi tx read failed reg[0x%x] err: %d", reg_addr,
			      err);
		return err;
	}

	return value;
}

static int it6161_hdmi_tx_burst_read(struct it6505 *it6505, unsigned int reg_addr, void *buffer, unsigned int count)
{
    unsigned int value[count];
    int err;
    struct device *dev = &it6505->i2c_mipi_rx->dev;

    err = regmap_bulk_read(it6505->regmap_hdmi_tx, reg_addr, value, count);
    if (err < 0) {
        DRM_DEV_ERROR(dev, "hdmi tx burst read failed reg[0x%x] err: %d", reg_addr,
                  err);
        return err;
    }
    for (err = 0; err < count; err++)
        ((u8*)buffer)[err] = value[err];

    return count;
}

static int it6161_hdmi_tx_write(struct it6505 *it6505, unsigned int reg_addr,
		      unsigned int reg_val)
{
	int err;
	struct device *dev = &it6505->i2c_mipi_rx->dev;

	err = regmap_write(it6505->regmap_hdmi_tx, reg_addr, reg_val);

	if (err < 0) {
		DRM_DEV_ERROR(dev, "hdmi tx write failed reg[0x%x] = 0x%x err = %d",
			      reg_addr, reg_val, err);
		return err;
	}

	return 0;
}

static int it6161_hdmi_tx_set_bits(struct it6505 *it6505, unsigned int reg,
			 unsigned int mask, unsigned int value)
{
	int err;
	struct device *dev = &it6505->i2c_mipi_rx->dev;

	err = regmap_update_bits(it6505->regmap_hdmi_tx, reg, mask, value);
	if (err < 0) {
		DRM_DEV_ERROR(
			dev, "hdmi tx set reg[0x%x] = 0x%x mask = 0x%x failed err %d",
			reg, value, mask, err);
		return err;
	}

	return 0;
}

static void it6161_hdmi_tx_dump(struct it6505 *it6505)
{
    unsigned int i, j;
    u8 regs[16];
    struct device *dev = &it6505->i2c_mipi_rx->dev;

    DRM_INFO("hdmi tx dump:");
    for (i = 0; i <= 0xff; i += 16) {
        for (j = 0; j < 16; j++)
            regs[j] = it6161_hdmi_tx_read(it6505, i + j);

        DRM_INFO("[0x%02x] = %16ph", i, regs);
    }
}

static int inline Switch_HDMITX_Bank(struct it6505 *it6505, int x) {
    return it6161_hdmi_tx_set_bits(it6505, 0x0F, 1, (x)&1);
}

static int inline HDMITX_OrReg_Byte(struct it6505 *it6505, int reg, int ormask) {
    return it6161_hdmi_tx_set_bits(it6505, reg, ormask, ormask);
}

static int inline HDMITX_AndReg_Byte(struct it6505 *it6505, int reg, int andmask) {
    return it6161_hdmi_tx_write(it6505, reg,(it6161_hdmi_tx_read(it6505, reg) & (andmask)));
}

static int it6161_cec_read(struct it6505 *it6505, unsigned int reg_addr)
{
    unsigned int value;
    int err;
    struct device *dev = &it6505->i2c_mipi_rx->dev;

    err = regmap_read(it6505->regmap_cec, reg_addr, &value);
    if (err < 0) {
        DRM_DEV_ERROR(dev, "cec read failed reg[0x%x] err: %d", reg_addr,
                  err);
        return err;
    }

    return value;
}

static int it6161_cec_write(struct it6505 *it6505, unsigned int reg_addr,
              unsigned int reg_val)
{
    int err;
    struct device *dev = &it6505->i2c_mipi_rx->dev;

    err = regmap_write(it6505->regmap_cec, reg_addr, reg_val);

    if (err < 0) {
        DRM_DEV_ERROR(dev, "cec write failed reg[0x%x] = 0x%x err = %d",
                  reg_addr, reg_val, err);
        return err;
    }

    return 0;
}

static int it6161_cec_set_bits(struct it6505 *it6505, unsigned int reg,
             unsigned int mask, unsigned int value)
{
    int err;
    struct device *dev = &it6505->i2c_mipi_rx->dev;

    err = regmap_update_bits(it6505->regmap_cec, reg, mask, value);
    if (err < 0) {
        DRM_DEV_ERROR(
            dev, "cec set reg[0x%x] = 0x%x mask = 0x%x failed err %d",
            reg, value, mask, err);
        return err;
    }

    return 0;
}

static inline struct it6505 *connector_to_it6505(struct drm_connector *c)
{
	return container_of(c, struct it6505, connector);
}

static inline struct it6505 *bridge_to_it6505(struct drm_bridge *bridge)
{
	return container_of(bridge, struct it6505, bridge);
}

void it6161_mipi_rx_int_mask_disable(struct it6505 *it6505)
{
    it6161_mipi_rx_set_bits(it6505, 0x0F, 0x03, 0x00);
    it6161_mipi_rx_write(it6505, 0x09, 0x00);
    it6161_mipi_rx_write(it6505, 0x0A, 0x00);
    it6161_mipi_rx_write(it6505, 0x0B, 0x00);
}

void it6161_mipi_rx_int_mask_enable(struct it6505 *it6505)
{
    it6161_hdmi_tx_set_bits(it6505, 0x0F, 0x03, 0x00);
    it6161_mipi_rx_write(it6505, 0x09, 0xFF);
    it6161_mipi_rx_write(it6505, 0x0A, 0xFF);
    it6161_mipi_rx_write(it6505, 0x0B, 0x3F);
}

void it6161_hdmi_tx_int_mask_disable(struct it6505 *it6505)
{
    it6161_mipi_rx_set_bits(it6505, 0x0F, 0x03, 0x00);
    it6161_hdmi_tx_write(it6505, REG_TX_INT_MASK1, 0xFF);
    it6161_hdmi_tx_write(it6505, REG_TX_INT_MASK2, 0xFF);
    it6161_hdmi_tx_write(it6505, REG_TX_INT_MASK3, 0xFF);
}

void it6161_hdmi_tx_int_mask_enable(struct it6505 *it6505)
{
    it6161_hdmi_tx_set_bits(it6505, 0x0F, 0x03, 0x00);
    it6161_hdmi_tx_write(it6505, REG_TX_INT_MASK1, 0x7C);
    it6161_hdmi_tx_write(it6505, REG_TX_INT_MASK2, 0xF8);
    it6161_hdmi_tx_write(it6505, REG_TX_INT_MASK3, 0xFF);
}

void hdmitx_ClearDDCFIFO()
{
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERDDC|B_TX_MASTERHOST);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_CMD,CMD_FIFO_CLR);
}

void hdmitx_GenerateDDCSCLK()
{
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERDDC|B_TX_MASTERHOST);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_CMD,CMD_GEN_SCLCLK);
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_AbortDDC
// Parameter: N/A
// Return: N/A
// Remark: Force abort DDC and reset DDC bus.
// Side-Effect:
//////////////////////////////////////////////////////////////////////

void hdmitx_AbortDDC()
{
    u8 CPDesire,SWReset,DDCMaster ;
    u8 uc, timeout, i ;
    // save the SW reset,DDC master,and CP Desire setting.
    SWReset = it6161_hdmi_tx_read(it6505, REG_TX_SW_RST);
    CPDesire = it6161_hdmi_tx_read(it6505, REG_TX_HDCP_DESIRE);
    DDCMaster = it6161_hdmi_tx_read(it6505, REG_TX_DDC_MASTER_CTRL);

    // it6161_hdmi_tx_write(it6505, REG_TX_HDCP_DESIRE,CPDesire&(~B_TX_CPDESIRE)); // @emily change order
    it6161_hdmi_tx_write(it6505, REG_TX_SW_RST,SWReset|B_TX_HDCP_RST_HDMITX);         // @emily change order
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERDDC|B_TX_MASTERHOST);

    // 2009/01/15 modified by Jau-Chih.Tseng@ite.com.tw
    // do abort DDC twice.
    for( i = 0 ; i < 2 ; i++ )
    {
        // it6161_hdmi_tx_write(it6505, REG_TX_DDC_CMD,CMD_DDC_ABORT);
		//pet0108
		it6161_hdmi_tx_write(it6505, REG_TX_DDC_CMD,CMD_GEN_SCLCLK);//hdmitxwr(0x15, 0x0A); //it6161A0   // Generate SCL Clock

        for( timeout = 0 ; timeout < 200 ; timeout++ )
        {
            uc = it6161_hdmi_tx_read(it6505, REG_TX_DDC_STATUS);
            if (uc&B_TX_DDC_DONE)
            {
                break ; // success
            }
            if( uc & (B_TX_DDC_NOACK|B_TX_DDC_WAITBUS|B_TX_DDC_ARBILOSE) )
            {
               DRM_INFO("hdmitx_AbortDDC Fail by reg16=%02X\n",(int)uc);//pet
                break ;
            }
            msleep(1); // delay 1 ms to stable.
        }
    }
    //~Jau-Chih.Tseng@ite.com.tw

}


//////////////////////////////////////////////////////////////////////
// Function: getHDMITX_EDIDBytes
// Parameter: pData - the pointer of buffer to receive EDID ucdata.
//            bSegment - the segment of EDID readback.
//            offset - the offset of EDID ucdata in the segment. in byte.
//            count - the read back bytes count,cannot exceed 32
// Return: ER_SUCCESS if successfully getting EDID. ER_FAIL otherwise.
// Remark: function for read EDID ucdata from reciever.
// Side-Effect: DDC master will set to be HOST. DDC FIFO will be used and dirty.
//////////////////////////////////////////////////////////////////////

SYS_STATUS getHDMITX_EDIDBytes(u8 *pData,u8 bSegment,u8 offset,u16 Count)
{
    u16 RemainedCount,ReqCount ;
    u8 bCurrOffset ;
    u16 TimeOut ;
    u8 *pBuff = pData ;
    u8 ucdata ;

    // DRM_INFO("getHDMITX_EDIDBytes(%08X,%d,%d,%d)\n",(u32)pData,(int)bSegment,(int)offset,(int)Count);
    if(!pData)
    {
//        DRM_INFO("getHDMITX_EDIDBytes(): Invallid pData pointer %08X\n",(u32)pData);
        return ER_FAIL ;
    }
    if(it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT1) & B_TX_INT_DDC_BUS_HANG)
    {
        DRM_INFO("Called hdmitx_AboutDDC()\n");
        hdmitx_AbortDDC();

    }
    // HDMITX_OrReg_Byte(it6505, REG_TX_INT_CTRL,(1<<1));

    hdmitx_ClearDDCFIFO();

    RemainedCount = Count ;
    bCurrOffset = offset ;

    Switch_HDMITX_Bank(it6505, 0);

    while(RemainedCount > 0)
    {

        ReqCount = (RemainedCount > DDC_FIFO_MAXREQ)?DDC_FIFO_MAXREQ:RemainedCount ;
        DRM_INFO("getHDMITX_EDIDBytes(): ReqCount = %d,bCurrOffset = %d\n",(int)ReqCount,(int)bCurrOffset);

        it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERDDC|B_TX_MASTERHOST);
        it6161_hdmi_tx_write(it6505, REG_TX_DDC_CMD,CMD_FIFO_CLR);

        for(TimeOut = 0 ; TimeOut < 200 ; TimeOut++)
        {
            ucdata = it6161_hdmi_tx_read(it6505, REG_TX_DDC_STATUS);

            if(ucdata&B_TX_DDC_DONE)
            {
                break ;
            }
            if((ucdata & B_TX_DDC_ERROR)||(it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT1) & B_TX_INT_DDC_BUS_HANG))
            {
                DRM_INFO("Called hdmitx_AboutDDC()\n");
                hdmitx_AbortDDC();
                return ER_FAIL ;
            }
        }
        it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERDDC|B_TX_MASTERHOST);
        it6161_hdmi_tx_write(it6505, REG_TX_DDC_HEADER,DDC_EDID_ADDRESS); // for EDID ucdata get
        it6161_hdmi_tx_write(it6505, REG_TX_DDC_REQOFF,bCurrOffset);
        it6161_hdmi_tx_write(it6505, REG_TX_DDC_REQCOUNT,(u8)ReqCount);
        it6161_hdmi_tx_write(it6505, REG_TX_DDC_EDIDSEG,bSegment);
        it6161_hdmi_tx_write(it6505, REG_TX_DDC_CMD,CMD_EDID_READ);

        bCurrOffset += ReqCount ;
        RemainedCount -= ReqCount ;

        for(TimeOut = 250 ; TimeOut > 0 ; TimeOut --)
        {
            msleep(1);
            ucdata = it6161_hdmi_tx_read(it6505, REG_TX_DDC_STATUS);
            if(ucdata & B_TX_DDC_DONE)
            {
                break ;
            }
            if(ucdata & B_TX_DDC_ERROR)
            {
                DRM_INFO("getHDMITX_EDIDBytes(): DDC_STATUS = %02X,fail.\n",(int)ucdata);
                // HDMITX_AndReg_Byte(it6505, REG_TX_INT_CTRL,~(1<<1));
                return ER_FAIL ;
            }
        }
        if(TimeOut == 0)
        {
            DRM_INFO("getHDMITX_EDIDBytes(): DDC TimeOut. ucdata:%d \n",(int)ucdata);
            // HDMITX_AndReg_Byte(it6505, REG_TX_INT_CTRL,~(1<<1));
            return ER_FAIL ;
        }
        do
        {
            *(pBuff++) = it6161_hdmi_tx_read(it6505, REG_TX_DDC_READFIFO);
            ReqCount -- ;
        }while(ReqCount > 0);

    }
    // HDMITX_AndReg_Byte(it6505, REG_TX_INT_CTRL,~(1<<1));
    return ER_SUCCESS ;
}

bool getHDMITX_EDIDBlock(int EDIDBlockID,u8 *pEDIDData)
{
    if(!pEDIDData)
    {
        return FALSE ;
    }
    if(getHDMITX_EDIDBytes(pEDIDData,EDIDBlockID/2,(EDIDBlockID%2)*128,128) == ER_FAIL)
    {
        return FALSE ;
    }
    return TRUE ;
}

static bool ParseCEAEDID(u8 *pCEAEDID)
{
    u8 offset,End ;
    u8 count ;
    u8 tag ;
    int i ;

    if( pCEAEDID[0] != 0x02 || pCEAEDID[1] != 0x03 ) return FALSE ; // not a CEA BLOCK.
    End = pCEAEDID[2]  ; // CEA description.

    RxCapability.VDOMode[0] = 0x00 ;
    RxCapability.VDOMode[1] = 0x00 ;
    RxCapability.VDOMode[2] = 0x00 ;
    RxCapability.VDOMode[3] = 0x00 ;
    RxCapability.VDOMode[4] = 0x00 ;
    RxCapability.VDOMode[5] = 0x00 ;
    RxCapability.VDOMode[6] = 0x00 ;
    RxCapability.VDOMode[7] = 0x00 ;
    RxCapability.PA[0] = 0x00 ;
    RxCapability.PA[1] = 0x00 ;

    RxCapability.VideoMode = pCEAEDID[3] ;

    RxCapability.NativeVDOMode = 0xff ;

    for( offset = 4 ; offset < End ; )
    {
        tag = pCEAEDID[offset] >> 5 ;
        count = pCEAEDID[offset] & 0x1f ;
        switch( tag )
        {
        case 0x01: // Audio Data Block ;
            RxCapability.AUDDesCount = count/3 ;
            DRM_INFO("RxCapability.AUDDesCount = %d\n",(int)RxCapability.AUDDesCount);
            offset++ ;
            for( i = 0 ; i < RxCapability.AUDDesCount && i < MAX_AUDDES_COUNT ; i++ )
            {
                RxCapability.AUDDes[i].uc[0] = pCEAEDID[offset+i*3] ;
                RxCapability.AUDDes[i].uc[1] = pCEAEDID[offset+i*3+1] ;
                RxCapability.AUDDes[i].uc[2] = pCEAEDID[offset+i*3+2] ;
            }
            offset += count ;
            break ;

        case 0x02: // Video Data Block ;
            offset ++ ;
            for( i = 0,RxCapability.NativeVDOMode = 0xff ; i < count ; i++)
            {
                u8 VIC ;
                VIC = pCEAEDID[offset+i] & (~0x80);
                // if( FindModeTableEntryByVIC(VIC) != -1 )
                if(VIC<64)
                {
                    RxCapability.VDOMode[VIC/8] |= (1<<(VIC%8));
                    DRM_INFO("VIC = %d, RxCapability.VDOMode[%d]=%02X\n",(int)VIC,(int)VIC/8,(int)RxCapability.VDOMode[VIC/8]);
                    if(( pCEAEDID[offset+i] & 0x80 )&&(RxCapability.NativeVDOMode==0xFF))
                    {
                        RxCapability.NativeVDOMode = VIC ;
                        DRM_INFO("native = %d\n",RxCapability.NativeVDOMode);
                    }
                }
            }
            offset += count ;
            break ;

        case 0x03: // Vendor Specific Data Block ;
            offset ++ ;
            RxCapability.IEEEOUI = (u32)pCEAEDID[offset+2] ;
            RxCapability.IEEEOUI <<= 8 ;
            RxCapability.IEEEOUI += (u32)pCEAEDID[offset+1] ;
            RxCapability.IEEEOUI <<= 8 ;
            RxCapability.IEEEOUI += (u32)pCEAEDID[offset] ;
            DRM_INFO("IEEEOUI = %02X %02X %02X %08x",(int)pCEAEDID[offset+2],(int)pCEAEDID[offset+1],(int)pCEAEDID[offset],RxCapability.IEEEOUI);
            if( RxCapability.IEEEOUI== 0x0C03)
            {
                u8 nextoffset ;

                RxCapability.ValidHDMI = TRUE ;

                RxCapability.PA[0] = pCEAEDID[offset+3] ;
                RxCapability.PA[1] = pCEAEDID[offset+4] ;
                if(count>5)
                {
                    RxCapability.dc.uc = pCEAEDID[offset+5]&0x70;
                }
                if(count>6)
                {
                    RxCapability.MaxTMDSClock = pCEAEDID[offset+6];
                }
                if(count>7)
                {
                    nextoffset = 8 ;
                    if(pCEAEDID[offset+7] & 0x80) { nextoffset += 2 ; }  // latency
                    if(pCEAEDID[offset+7] & 0x40) { nextoffset += 2 ; }  // interlace latency
                    if(pCEAEDID[offset+7] & 0x20) {
                        DRM_INFO("next offset = %d",(int)nextoffset);
                        RxCapability.Valid3D = (pCEAEDID[offset+nextoffset] & 0x80)?TRUE:FALSE ;
                    }  // interlace latency

                }
            }
            offset += count ; // ignore the remaind.

            break ;

        case 0x04: // Speaker Data Block ;
            offset ++ ;
            RxCapability.SpeakerAllocBlk.uc[0] = pCEAEDID[offset] ;
            RxCapability.SpeakerAllocBlk.uc[1] = pCEAEDID[offset+1] ;
            RxCapability.SpeakerAllocBlk.uc[2] = pCEAEDID[offset+2] ;
            offset += 3 ;
            break ;
        case 0x05: // VESA Data Block ;
            offset += count+1 ;
            break ;
        case 0x07: // Extended Data Block ;
            offset += count+1 ; //ignore
            break ;
        default:
            offset += count+1 ; // ignore
        }
    }
    RxCapability.ValidCEA = TRUE ;

    return TRUE ;
}

/////////////////////////////////////////////////////////////////////
// ParseEDID()
// Check EDID check sum and EDID 1.3 extended segment.
/////////////////////////////////////////////////////////////////////

u8 ParseEDID(void)
{
    // collect the EDID ucdata of segment 0
    unsigned char *EDID_Buf;
    u8 CheckSum ;
    u8 BlockCount ;
    u8 err ;
    u8 bValidCEA = FALSE ;
    u8 i;
    #if Debug_message
        u8 j ;
    #endif // Debug_message

    EDID_Buf = CommunBuff;
    RxCapability.ValidCEA = FALSE ;
    RxCapability.ValidHDMI = FALSE ;
    RxCapability.dc.uc = 0;
    RxCapability.IEEEOUI = 0 ;
    getHDMITX_EDIDBlock(0, EDID_Buf);

    for( i = 0, CheckSum = 0 ; i < 128 ; i++ )
    {
        CheckSum += EDID_Buf[i] ; CheckSum &= 0xFF ;
    }
            //Eep_Write(0x80, 0x80, EDID_Buf);
    if( CheckSum != 0 )
    {
        return FALSE ;
    }
    if( EDID_Buf[0] != 0x00 ||
        EDID_Buf[1] != 0xFF ||
        EDID_Buf[2] != 0xFF ||
        EDID_Buf[3] != 0xFF ||
        EDID_Buf[4] != 0xFF ||
        EDID_Buf[5] != 0xFF ||
        EDID_Buf[6] != 0xFF ||
        EDID_Buf[7] != 0x00)
    {
        return FALSE ;
    }
    /*
    for( i = 0 ; i < 128 ; i++ )
    {
        DRM_INFO("%02X%c",(int)EDID_Buf[i],(7 == (i&7))?'\n':' ');
    }
    */

    BlockCount = EDID_Buf[0x7E] ;

    if( BlockCount == 0 )
    {
        return TRUE ; // do nothing.
    }
    else if ( BlockCount > 4 )
    {
        BlockCount = 4 ;
    }
     // read all segment for test
    for( i = 1 ; i <= BlockCount ; i++ )
    {
        err = getHDMITX_EDIDBlock(i, EDID_Buf);

        #if Debug_message
        for( j = 0 ; j < 128 ; j++ )
        {
            DRM_INFO("%02X%c",(int)EDID_Buf[j],(7 == (j&7))?'\n':' ');
        }
        #endif // Debug_message

        if( err )
        {
           if( (!RxCapability.ValidHDMI) && EDID_Buf[0] == 0x2 && EDID_Buf[1] == 0x3 )
            {
                err = ParseCEAEDID(EDID_Buf);
                DRM_INFO("err = %s\n",err?"SUCCESS":"FAIL");
                if( err )
                {
                    DRM_INFO("RxCapability.IEEEOUI = %08x\n",RxCapability.IEEEOUI);

                    /*
                    if(RxCapability.IEEEOUI==0x0c03)
                    {
                        RxCapability.ValidHDMI = TRUE ;
                        bValidCEA = TRUE ;
                    }
                    else
                    {
                        RxCapability.ValidHDMI = FALSE ;
                    }
                    */
                }
            }
        }
    }
    return err ;
}

static int __maybe_unused it6161_get_edidblock(void *data, u8 *buf, unsigned int blockno,
                  size_t len)
{
    struct it6505 *it6505 = data;

    if (getHDMITX_EDIDBlock(blockno, buf))
        return 0;
    return -1;
}

static int it6505_get_modes(struct drm_connector *connector)
{
 	struct it6505 *it6505 = connector_to_it6505(connector);
 	int err, num_modes = 0, i;
	struct device *dev = &it6505->i2c_mipi_rx->dev;

	//it6505->train_fail_hpd = 3;
	//DRM_DEV_DEBUG_DRIVER(dev, "sink_count:%d edid:%p", it6505->dpcd_sink_count, it6505->edid);

	if (it6505->edid)
		return drm_add_edid_modes(connector, it6505->edid);
	mutex_lock(&it6505->mode_lock);

	for (i = 0; i < 3; i++) {
	//	dptx_debug_print(it6505, 0x9F, "get modes:");
	//	it6505_aux_reset(it6505);
	//	it6505_disable_hdcp(it6505);
		it6505->edid =
		drm_do_get_edid(&it6505->connector, it6161_get_edidblock, it6505);

		if (it6505->edid)
			break;
	//	dptx_debug_dump(it6505);
	}
	if (!it6505->edid) {
		DRM_DEV_ERROR(dev, "Failed to read EDID");
		goto unlock;
	}
DRM_INFO("%s get edid", __func__);
	err = drm_connector_update_edid_property(connector, it6505->edid);
	if (err) {
		DRM_DEV_ERROR(dev, "Failed to update EDID property: %d", err);
		goto unlock;
	}
DRM_INFO("%s update edid", __func__);
	num_modes = drm_add_edid_modes(connector, it6505->edid);

unlock:
	//wake_up(&it6505->edid_wait);
	mutex_unlock(&it6505->mode_lock);
DRM_INFO("%s return number:%d", __func__, num_modes);
	return num_modes;
}

 static const struct drm_connector_helper_funcs it6505_connector_helper_funcs = {
 	.get_modes = it6505_get_modes,
 };


static enum drm_connector_status it6505_detect(struct drm_connector *connector,
					       bool force)
{
// 	struct it6505 *it6505 = connector_to_it6505(connector);
// 	enum drm_connector_status status;

// 	if (!dptx_get_sink_hpd(it6505) ||
// 	    (dpcd600 & DP_SET_POWER_MASK) != DP_SET_POWER_D0) {
// it6505_no_powered:
// 		it6505->dpcd_sink_count = 0;
// 	}

// 	if (it6505->dpcd_sink_count) {
// 		status = connector_status_connected;
// 	} else {
// 		status = connector_status_disconnected;
// 		if (it6505->powered)
// 			it6505_lane_off(it6505);
// 	}

// 	DRM_DEV_DEBUG_DRIVER(&it6505->i2c_mipi_rx->dev, "sink_count:%d status:%d",
// 			     it6505->dpcd_sink_count, status);

// 	if (status != it6505->last_connector_status) {
// 		it6505->last_connector_status = status;
// 		it6505_update_plugged_status(it6505, status);
// 	}

// 	return status;
    return connector_status_connected;
}

static const struct drm_connector_funcs it6505_connector_funcs = {
	.fill_modes = drm_helper_probe_single_connector_modes,
	.detect = it6505_detect,
	.destroy = drm_connector_cleanup,
	.reset = drm_atomic_helper_connector_reset,
	.atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
	.atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
};

int it6161_attach_dsi(struct it6505 *it6161)
{
    struct mipi_dsi_host *host;
    struct mipi_dsi_device *dsi;
    int ret = 0;
    const struct mipi_dsi_device_info info = { .type = "it6161",
                         };

    host = of_find_mipi_dsi_host_by_node(it6161->host_node);
    if (!host) {
        DRM_INFO("it6161 failed to find dsi host\n");
        return -EPROBE_DEFER;
    }

    dsi = mipi_dsi_device_register_full(host, &info);
    if (IS_ERR(dsi)) {
        DRM_INFO("it6161 failed to create dsi device\n");
        ret = PTR_ERR(dsi);
        goto err_dsi_device;
    }

    it6161->dsi = dsi;

    dsi->lanes = 4;
    dsi->format = MIPI_DSI_FMT_RGB888;
    dsi->mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE |
              MIPI_DSI_MODE_EOT_PACKET | MIPI_DSI_MODE_VIDEO_HSE;

    ret = mipi_dsi_attach(dsi);
    if (ret < 0) {
        DRM_INFO("it6161 failed to attach dsi to host\n");
        goto err_dsi_attach;
    }
DRM_INFO("%s", __func__);
    return 0;

err_dsi_attach:
    mipi_dsi_device_unregister(dsi);
err_dsi_device:
    return ret;
}

static int it6505_bridge_attach(struct drm_bridge *bridge, enum drm_bridge_attach_flags flags)
{
	struct it6505 *it6505 = bridge_to_it6505(bridge);
	struct device *dev;
	int err;
DRM_INFO("itt6161 %s", __func__);

	dev = &it6505->i2c_mipi_rx->dev;
	if (!bridge->encoder) {
		DRM_DEV_ERROR(dev, "Parent encoder object not found");
		return -ENODEV;
	}

	err = drm_connector_init(bridge->dev, &it6505->connector,
				 &it6505_connector_funcs,
				 DRM_MODE_CONNECTOR_HDMIA);
	if (err < 0) {
		DRM_DEV_ERROR(dev, "Failed to initialize connector: %d", err);
		return err;
	}

	drm_connector_helper_add(&it6505->connector,
				 &it6505_connector_helper_funcs);

	it6505->connector.polled = DRM_CONNECTOR_POLL_HPD;

	err = drm_connector_attach_encoder(&it6505->connector, bridge->encoder);
	if (err < 0) {
		DRM_DEV_ERROR(dev, "Failed to link up connector to encoder: %d",
			      err);
		goto cleanup_connector;
	}

    DRM_INFO("%s, ret:%d", __func__, it6161_attach_dsi(it6505));

	err = drm_connector_register(&it6505->connector);
	if (err < 0) {
		DRM_DEV_ERROR(dev, "Failed to register connector: %d", err);
		goto cleanup_connector;
	}

	// err = it6505_use_notifier_module(it6505);
	// if (err < 0) {
	// 	drm_connector_unregister(&it6505->connector);
	// 	goto unregister_connector;
	// }

	return 0;

// unregister_connector:
// 	drm_connector_unregister(&it6505->connector);
cleanup_connector:
	drm_connector_cleanup(&it6505->connector);
	return err;
}

void it6161_detach_dsi(struct it6505 *it6161)
{
    mipi_dsi_detach(it6161->dsi);
    mipi_dsi_device_unregister(it6161->dsi);
}

static void it6505_bridge_detach(struct drm_bridge *bridge)
{
	struct it6505 *it6505 = bridge_to_it6505(bridge);

	//it6505_remove_notifier_module(it6505);
	drm_connector_unregister(&it6505->connector);
	drm_connector_cleanup(&it6505->connector);
    it6161_detach_dsi(it6505);
}

static void it6505_bridge_pre_enable(struct drm_bridge *bridge)
{
	struct it6505 *it6505 = bridge_to_it6505(bridge);
	struct device *dev = &it6505->i2c_hdmi_tx->dev;
	int ret;

	printk("%s: In\n", __func__);

	ret = regulator_bulk_enable(IT6161_SUPPLY_NUM, it6505->supplies);
	if (ret)
		dev_info(dev, "failed to enable supplies %d\n", ret);

	msleep(10);

	gpiod_set_value_cansleep(it6505->reset_gpio, 0);

	printk("%s: done!\n", __func__);
}

static enum drm_mode_status
it6505_bridge_mode_valid(struct drm_bridge *bridge, const struct drm_display_info *info, const struct drm_display_mode *mode)
{
	it6505_bridge_pre_enable(bridge);
	// struct it6505 *it6505 = bridge_to_it6505(bridge);
	// struct drm_display_mode *video = &it6505->video_info;

	// if (mode->flags & DRM_MODE_FLAG_INTERLACE)
	// 	return MODE_NO_INTERLACE;

	// /* Max 1200p at 5.4 Ghz, one lane */
	// if (mode->clock > MAX_PIXEL_CLK)
	// 	return MODE_CLOCK_HIGH;
	// video->clock = mode->clock;

	// return MODE_OK;
DRM_INFO("itt6161 %s clock %ld", __func__, mode->clock);
    if (mode->clock > 165000)
        return MODE_CLOCK_HIGH;

	if (mode->vdisplay > 480) {
		printk("%s: vdisplay %d cannot work\n", __func__, mode->vdisplay);
		return MODE_BAD_VVALUE;
	}

	printk("%s: [%dx%d] is valid resolution\n",
	       __func__, mode->hdisplay, mode->vdisplay);

    return MODE_OK;
}

// static int it6505_send_video_infoframe(struct it6505 *it6505,
// 				       struct hdmi_avi_infoframe *frame)
// {
// 	u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE];
// 	int err;
// 	struct device *dev = &it6505->i2c_mipi_rx->dev;

// 	err = hdmi_avi_infoframe_pack(frame, buffer, sizeof(buffer));
// 	if (err < 0) {
// 		DRM_DEV_ERROR(dev, "Failed to pack AVI infoframe: %d\n", err);
// 		return err;
// 	}

// 	err = dptx_set_bits(it6505, 0xE8, 0x01, 0x00);
// 	if (err)
// 		return err;

// 	err = regmap_bulk_write(it6505->regmap_mipi_rx, 0xE9,
// 				buffer + HDMI_INFOFRAME_HEADER_SIZE,
// 				frame->length);
// 	if (err)
// 		return err;

// 	err = dptx_set_bits(it6505, 0xE8, 0x01, 0x01);
// 	if (err)
// 		return err;

// 	return 0;
// }

static void it6505_bridge_mode_set(struct drm_bridge *bridge,
				   const struct drm_display_mode *mode,
				   const struct drm_display_mode *adjusted_mode)
{
	struct it6505 *it6505 = bridge_to_it6505(bridge);
	struct hdmi_avi_infoframe frame;
	int err;
	struct device *dev = &it6505->i2c_mipi_rx->dev;

	mutex_lock(&it6505->mode_lock);
	err = drm_hdmi_avi_infoframe_from_display_mode(&frame, &it6505->connector, mode);
	if (err) {
		DRM_DEV_ERROR(dev, "Failed to setup AVI infoframe: %d", err);
		goto unlock;
	}

	drm_mode_copy(&it6505->video_info, adjusted_mode);

unlock:
	mutex_unlock(&it6505->mode_lock);
    DRM_INFO("it6161_mode_set");
}

static void it6505_bridge_enable(struct drm_bridge *bridge)
{
	struct it6505 *it6505 = bridge_to_it6505(bridge);

DRM_INFO("it6161 %s", __func__);
it6161_mipi_rx_int_mask_enable(it6505);
it6161_hdmi_tx_int_mask_enable(it6505);
	// if (!it6505->enable_drv_hold) {
	// 	it6505_int_mask_on(it6505);
	// 	dptx_sys_chg(it6505, SYS_HPD);
	// }
}

 static void it6505_bridge_disable(struct drm_bridge *bridge)
 {
// 	struct it6505 *it6505 = bridge_to_it6505(bridge);

 DRM_INFO("it6161 %s", __func__);
// 	dptx_sys_chg(it6505, SYS_UNPLUG);
 }

static const struct drm_bridge_funcs it6505_bridge_funcs = {
	.attach = it6505_bridge_attach,
	.detach = it6505_bridge_detach,
	.mode_valid = it6505_bridge_mode_valid,
	.mode_set = it6505_bridge_mode_set,
	.enable = it6505_bridge_enable,
	.pre_enable = it6505_bridge_pre_enable,
	.disable = it6505_bridge_disable,
};

// static void it6505_clear_int(struct it6505 *it6505)
// {
// 	dptx_write(it6505, 0x06, 0xFF);
// 	dptx_write(it6505, 0x07, 0xFF);
// 	dptx_write(it6505, 0x08, 0xFF);
// }

// static irqreturn_t it6505_intp_threaded_handler(int unused, void *data)
// {
// 	struct it6505 *it6505 = data;
// 	struct device *dev = &it6505->i2c_mipi_rx->dev;

// 	msleep(150);
// 	mutex_lock(&it6505->lock);

// 	if (it6505->enable_drv_hold == 0 && it6505->powered) {
// 		DRM_DEV_DEBUG_DRIVER(dev, "into it6505_dptx_irq");
// 		it6505_dptx_irq(it6505);
// 	}

// 	mutex_unlock(&it6505->lock);
// 	return IRQ_HANDLED;
// }
#define InitCEC() it6161_hdmi_tx_write(it6505, 0x8D, (CEC_I2C_SLAVE_ADDR|0x01))//HDMITX_SetI2C_Byte(0x8D, 0x01, 0x01)//HDMITX_SetI2C_Byte(0x0F, 0x08, 0x00)
#define DisableCEC() it6161_hdmi_tx_set_bits(it6505, 0x8D, 0x01, 0x00)//HDMITX_SetI2C_Byte(0x0F, 0x08, 0x08)

u8 Check_IT6161_device_ready(void)
{
    u8 Vendor_ID[2], Device_ID[2];

    Vendor_ID[0] = it6161_mipi_rx_read(it6505, 0x00);
    Vendor_ID[1] = it6161_mipi_rx_read(it6505, 0x01);
    Device_ID[0] = it6161_mipi_rx_read(it6505, 0x02);
    Device_ID[1] = it6161_mipi_rx_read(it6505, 0x03);
    // Version_ID = MIPIRX_ReadI2C_Byte(0x04);
    if (Vendor_ID[0] == 0x54 && Vendor_ID[1] == 0x49 && Device_ID[0] == 0x61 && Device_ID[1] == 0x61)
    {
        DRM_INFO("Find 6161 %x\n", (u32)it6161_mipi_rx_read(it6505, 0x04));
        return true;
    }
    DRM_INFO("Find 6161 Fail\r\n");
    return false;
}

u32 CalcRCLK(void)//in c code: cal_txrclk
{
	// u8 uc ;
	int i ;
	long sum, RCLKCNT  ;
	long TxRCLK, TimeLoMax;

	InitCEC();
	// it6161_hdmi_tx_write(it6505, 0x8D, (CEC_I2C_SLAVE_ADDR|0x01));// Enable CRCLK
	msleep(10);

	sum = 0 ;
	for( i = 0 ; i < 5 ; i++ )
	{
		// uc = it6161_cec_read(it6505, 0x09) & 0xFE ;
		it6161_cec_write(it6505, 0x09, 1);
		msleep(100);
		it6161_cec_write(it6505, 0x09, 0);
		RCLKCNT = it6161_cec_read(it6505, 0x47);
		RCLKCNT <<= 8 ;
		RCLKCNT |= it6161_cec_read(it6505, 0x46);
		RCLKCNT <<= 8 ;
		RCLKCNT |= it6161_cec_read(it6505, 0x45);
		// DRM_INFO1(("RCLK = %d\n",RCLKCNT) );
		sum += RCLKCNT ;
	}
	sum /= 5;
	RCLKCNT = sum/1000;
	it6161_cec_write(it6505, 0x0C, (RCLKCNT & 0xFF));

	DisableCEC();

	TxRCLK = (sum << 4)/100;
	DRM_INFO("TxRCLK = %ld.%ldMHz\n", (TxRCLK/1000),(TxRCLK%1000));

	TimeLoMax = (sum << 4)/10;//10*TxRCLK;
     //////////////////////////////////////////
     // add HDCP TimeLomax over-flow protection
     if(TimeLoMax>0x3FFFF)
         TimeLoMax = 0x3FFFF;
     //////////////////////////////////////////
     DRM_INFO("TimeLoMax=%08lx\n", TimeLoMax);
     it6161_hdmi_tx_write(it6505, 0x47, (TimeLoMax&0xFF));
     it6161_hdmi_tx_write(it6505, 0x48, ((TimeLoMax&0xFF00)>>8));
     it6161_hdmi_tx_set_bits(it6505, 0x49, 0x03, ((TimeLoMax&0x30000)>>16));
	return TxRCLK ;
}

u32 CalcPCLK(void) //c code void cal_txclk( void )
{
	u8 uc, RCLKFreqSelRead;
	int div ;
	int i ;
	u32 sum , count, PCLK   ;

	Switch_HDMITX_Bank(it6505, 0);
	// uc = it6161_hdmi_tx_read(it6505, 0x5F) & 0x80 ;

	// if( ! uc )
	// {
	    // return 0 ;
	// }
	RCLKFreqSelRead = (it6161_hdmi_tx_read(it6505, 0x5D) & 0x04)>>2;//hdmitxset(0x5D, 0x04, (RCLKFreqSel<<2));
	// PCLK Count Pre-Test
	it6161_hdmi_tx_set_bits(it6505, 0xD7, 0xF0, 0x80);
	msleep(1);
	it6161_hdmi_tx_set_bits(it6505, 0xD7, 0x80, 0x00);

	count = it6161_hdmi_tx_read(it6505, 0xD7) & 0xF ;
	count <<= 8 ;
	count |= it6161_hdmi_tx_read(it6505, 0xD8);
	// DRM_INFO("count = %d\n",count);
	if (RCLKFreqSelRead)
	{
		count <<= 1;
	}
	// DRM_INFO("2count = %d\n",count);
	for( div = 7 ; div > 0 ; div-- )
	{
	    // printf("div = %d\n",(int)div) ;
		if(count < (1<<(11-div)) )
		{
			break ;
		}
	}
	// DRM_INFO("div = %d\n",div);
	if (div < 0)
	{
		div = 0;
	}


	it6161_hdmi_tx_set_bits(it6505, 0xD7, 0x70, div<<4);

    uc = it6161_hdmi_tx_read(it6505, 0xD7) & 0x7F ;
	for( i = 0 , sum = 0 ; i < 100 ; i ++ )
	{
		it6161_hdmi_tx_write(it6505, 0xD7, uc|0x80) ;
		msleep(1);
		it6161_hdmi_tx_write(it6505, 0xD7, uc) ;

		count = it6161_hdmi_tx_read(it6505, 0xD7) & 0xF ;
		count <<= 8 ;
		count |= it6161_hdmi_tx_read(it6505, 0xD8);
		if (RCLKFreqSelRead)
		{
			count <<= 1;
		}
		sum += count ;
	}
	sum /= 100 ; count = sum ;

    // DRM_INFO("RCLK(in GetPCLK) = %d\n",hdmiTxDev[0].RCLK);
	// DRM_INFO("div = %d, count = %d\n",(int)div,(int)count);
	// DRM_INFO("count = %d\n",count);

	PCLK = hdmiTxDev[0].RCLK * 128 / count * 16 ;//128*16=2048
	PCLK *= (1<<div);

	// if( it6161_hdmi_tx_read(it6505, 0x70) & 0x10 )
	// {
		// PCLK /= 2 ;
	// }

	DRM_INFO("PCLK = %d.%dMHz\n",(PCLK/1000), (PCLK%1000));
	return PCLK ;
}
void show_vid_info( void )
{
	u8 reg90, reg91, reg92, reg93, reg94, reg95, reg96, reg97;
	u8 reg98, reg99, reg9a, reg9b, reg9c, reg9d, reg9e, reg9f;
	u8 rega0, rega1, rega2, rega3, rega4, rega5, rega6, rega7, rega9;
	u8 regb1, regb2, regd6;

	u32 HSyncPol, VSyncPol, InterLaced;
	u32 HTotal, HDES, HDEE, HSYNCW, H2ndVRRise, HBlank;
	u32 VTotal, VDES, VDEE, VSYNCW, VDES2nd, VDEE2nd, VSYNCW2nd, VRS2nd;
	u32 VDEW2nd, VFPH2nd, VBPH2nd;
	u32 TMDSHTotal, TMDSHBlank;
	// u32 index,rddata;
	//int rddata;

	 CalcPCLK() ;
     msleep(1);//idle(10000);
     it6161_hdmi_tx_set_bits(it6505, 0xA8, 0x08, 0x08);    // Enable Video Timing Read Back

     reg90 = it6161_hdmi_tx_read(it6505, 0x90);
     reg91 = it6161_hdmi_tx_read(it6505, 0x91);
     reg92 = it6161_hdmi_tx_read(it6505, 0x92);
     reg93 = it6161_hdmi_tx_read(it6505, 0x93);
     reg94 = it6161_hdmi_tx_read(it6505, 0x94);
     reg95 = it6161_hdmi_tx_read(it6505, 0x95);
	 reg96 = it6161_hdmi_tx_read(it6505, 0x96);
     reg97 = it6161_hdmi_tx_read(it6505, 0x97);
     reg98 = it6161_hdmi_tx_read(it6505, 0x98);
     reg99 = it6161_hdmi_tx_read(it6505, 0x99);
     reg9a = it6161_hdmi_tx_read(it6505, 0x9a);
     reg9b = it6161_hdmi_tx_read(it6505, 0x9b);
     reg9c = it6161_hdmi_tx_read(it6505, 0x9c);
     reg9d = it6161_hdmi_tx_read(it6505, 0x9d);
     reg9e = it6161_hdmi_tx_read(it6505, 0x9e);
     reg9f = it6161_hdmi_tx_read(it6505, 0x9f);

     rega0 = it6161_hdmi_tx_read(it6505, 0xa0);
     rega1 = it6161_hdmi_tx_read(it6505, 0xa1);
     rega2 = it6161_hdmi_tx_read(it6505, 0xa2);
     rega3 = it6161_hdmi_tx_read(it6505, 0xa3);
     rega4 = it6161_hdmi_tx_read(it6505, 0xa4);
     rega5 = it6161_hdmi_tx_read(it6505, 0xa5);
     rega6 = it6161_hdmi_tx_read(it6505, 0xa6);
	 rega7 = it6161_hdmi_tx_read(it6505, 0xa7);
	 rega9 = it6161_hdmi_tx_read(it6505, 0xa9);

     regb1 = it6161_hdmi_tx_read(it6505, 0xb1);
     regb2 = it6161_hdmi_tx_read(it6505, 0xb2);

     HSyncPol = (reg90&0x02)>>1;
     VSyncPol = (reg90&0x04)>>2;

     HTotal = ((regb2&0x01)<<12)+(reg91<<4) + ((reg90&0xF0)>>4);
     HDES = ((regb1&0x01)<<12)+((reg94&0x0F)<<8) + reg92;
     HDEE = ((regb1&0x04)<<10)+((reg94&0xF0)<<4) + reg93;
     HSYNCW = ((regb1&0x10)<<8)+((reg97&0x0F)<<8) + reg95;

     VTotal = ((reg99&0x0F)<<8) + reg98;
     VDES = ((reg9c&0x0F)<<8) + reg9a;
     VDEE = ((reg9c&0xF0)<<4) + reg9b;
     VSYNCW = ((rega6&0x0F)<<4) + ((rega1&0xF0)>>4);

     InterLaced = (rega5&0x10)>>4;

     if( InterLaced ) {
         VDES2nd = ((reg9f&0x0F)<<8) + reg9d;
         VDEE2nd = ((reg9f&0xF0)<<4) + reg9e;
         VRS2nd = ((rega3&0x0F)<<8) + rega2;
         VSYNCW2nd = (rega6&0xF0) + ((rega3&0xF0)>>4);
         H2ndVRRise = ((regb2&0x04)<<10)+((rega5&0x0F)<<8) + rega4;
     }
	 HSyncPol = (rega9&0x01)>>0;
     VSyncPol = (rega9&0x02)>>1;
	 InterLaced = (rega9&0x04)>>4;


	 HDES = (((reg91&0x0F)<<8) + reg90);
     HDEE = (((reg93&0x0F)<<8) + reg92);
     HSYNCW = (((reg95&0x0F)<<8) + reg94);
     HTotal = (((reg99&0x0F)<<8) + reg98);

	 VTotal =  (((rega7&0x0F)<<8) + rega6);

     VDES = (((reg9d&0x0F)<<8) + reg9c);
     VDEE = (((reg9f&0x0F)<<8) + reg9e);
     VSYNCW = rega0;

	 DRM_INFO("VDES       = %d\n", VDES);
     DRM_INFO("VDEE       = %d\n", VDEE);


	  if( InterLaced ) {
         VDES2nd = (((rega3&0x0F)<<8) + rega2);
         VDEE2nd = (((rega5&0x0F)<<8) + rega4);
         VRS2nd = (((regb2&0x0F)<<8) + regb1);
         VSYNCW2nd = rega1;
         H2ndVRRise = (((reg97&0x0F)<<8) + reg96);
     }

     DRM_INFO("HTotal     = %d\n", HTotal);////CurVTiming.HTotal);
     DRM_INFO("HDEW       = %d\n", (HDEE-HDES));//CurVTiming.HActive);
     DRM_INFO("HFPH       = %d\n", (HTotal-(HDEE-HDES)-(HDES-HSYNCW)-HSYNCW));//CurVTiming.HFrontPorch);
     DRM_INFO("HSyncW     = %d\n", HSYNCW);//CurVTiming.HSyncWidth);
     DRM_INFO("HBPH       = %d\n", (HDES-HSYNCW));//CurVTiming.HBackPorch);
     DRM_INFO("HSyncPol   = %d\n", HSyncPol);//CurVTiming.HPolarity);
     // if( InterLaced )
         // printf("VTotal     = %d\n", VTotal);
     // else
         DRM_INFO("VTotal     = %d\n", VTotal);//CurVTiming.VTotal);
     DRM_INFO("VDEW       = %d\n", VDEE-VDES);//CurVTiming.VActive);
     // printf("VFPH       = %d\n", CurVTiming.VFrontPorch);
	 if( InterLaced ) {
		DRM_INFO("VFPH       = %d\n", ((VTotal/2)-(VDEE-VDES)-(VDES-VSYNCW)-VSYNCW));
	 } else {
		DRM_INFO("VFPH       = %d\n", (VTotal-(VDEE-VDES)-(VDES-VSYNCW)-VSYNCW));
	 }
     DRM_INFO("VSyncW     = %d\n", VSYNCW);//CurVTiming.VSyncWidth);
     DRM_INFO("VBPH       = %d\n", VDES-VSYNCW);//CurVTiming.VBackPorch);
     DRM_INFO("VSyncPol   = %d\n", VSyncPol);//CurVTiming.VPolarity);
	 if (InterLaced) {
		 DRM_INFO("InterLaced = 1\n\n");//!CurVTiming.ScanMode);
	 } else {
		 DRM_INFO("InterLaced = 0\n\n");//!CurVTiming.ScanMode);
     // DRM_INFO("InterLaced = %d\n\n", (!InterLaced)));//!CurVTiming.ScanMode);
	 }

     if( InterLaced ) {
         VDEW2nd = VDEE2nd-VDES2nd;
         VFPH2nd = VRS2nd-VDEE;
         VBPH2nd = VDES2nd-VRS2nd-VSYNCW2nd;
         DRM_INFO("VDEW2nd    = %d\n", VDEW2nd);
         DRM_INFO("VFPH2nd    = %d\n", VFPH2nd);
         DRM_INFO("VSyncW2nd  = %d\n", VSYNCW2nd);
         DRM_INFO("VBPH2nd    = %d\n", VBPH2nd);
         DRM_INFO("H2ndVRRise = %d\n", H2ndVRRise);
     }
}


static u8 countbit(u8 b);


#ifdef SUPPORT_SHA
u8 SHABuff[64] ;
u8 V[20] ;
u8 KSVList[32] ;
u8 Vr[20] ;
u8 M0[8] ;
#endif

bool HDMITX_EnableHDCP(u8 bEnable)
{
#ifdef SUPPORT_HDCP
    #ifdef _SUPPORT_HDCP_REPEATER_

        if( bEnable )
        {
            TxHDCP_chg(TxHDCP_AuthStart);
        }
        else
        {
            TxHDCP_chg(TxHDCP_Off);
        }
    #else
        if(bEnable)
        {
            if(ER_FAIL == hdmitx_hdcp_Authenticate())
            {
                //printf("ER_FAIL == hdmitx_hdcp_Authenticate\n");
                hdmitx_hdcp_ResetAuth();
    			return FALSE ;
            }
        }
        else
        {
            hdmiTxDev[0].bAuthenticated=FALSE;
            hdmitx_hdcp_ResetAuth();
        }
    #endif
#endif
    return TRUE ;
}

#ifdef SUPPORT_HDCP

bool getHDMITX_AuthenticationDone()
{
    //DRM_INFO(" getHDMITX_AuthenticationDone() = %s\n",hdmiTxDev[0].bAuthenticated?"TRUE":"FALSE");
    return hdmiTxDev[0].bAuthenticated;
}

//////////////////////////////////////////////////////////////////////
// Authentication
//////////////////////////////////////////////////////////////////////
void hdmitx_hdcp_ClearAuthInterrupt()
{
    // u8 uc ;
    // uc = it6161_hdmi_tx_read(it6505, REG_TX_INT_MASK2) & (~(B_TX_KSVLISTCHK_MASK|B_TX_AUTH_DONE_MASK|B_TX_AUTH_FAIL_MASK));
    it6161_hdmi_tx_set_bits(it6505, REG_TX_INT_MASK2, B_TX_KSVLISTCHK_MASK|B_TX_AUTH_DONE_MASK|B_TX_AUTH_FAIL_MASK, 0);
    it6161_hdmi_tx_write(it6505, REG_TX_INT_CLR0,B_TX_CLR_AUTH_FAIL|B_TX_CLR_AUTH_DONE|B_TX_CLR_KSVLISTCHK);
    it6161_hdmi_tx_write(it6505, REG_TX_INT_CLR1,0);
    it6161_hdmi_tx_write(it6505, REG_TX_SYS_STATUS,B_TX_INTACTDONE);
}

void hdmitx_hdcp_ResetAuth()
{
    it6161_hdmi_tx_write(it6505, REG_TX_LISTCTRL,0);
    it6161_hdmi_tx_write(it6505, REG_TX_HDCP_DESIRE,0);
    HDMITX_OrReg_Byte(it6505, REG_TX_SW_RST,B_TX_HDCP_RST_HDMITX);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERDDC|B_TX_MASTERHOST);
    hdmitx_hdcp_ClearAuthInterrupt();
    hdmitx_AbortDDC();
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_hdcp_Auth_Fire()
// Parameter: N/A
// Return: N/A
// Remark: write anything to reg21 to enable HDCP authentication by HW
// Side-Effect: N/A
//////////////////////////////////////////////////////////////////////

void hdmitx_hdcp_Auth_Fire()
{
    // DRM_INFO("hdmitx_hdcp_Auth_Fire():\n");
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERDDC|B_TX_MASTERHDCP); // MASTERHDCP,no need command but fire.
    it6161_hdmi_tx_write(it6505, REG_TX_AUTHFIRE,1);
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_hdcp_StartAnCipher
// Parameter: N/A
// Return: N/A
// Remark: Start the Cipher to free run for random number. When stop,An is
//         ready in Reg30.
// Side-Effect: N/A
//////////////////////////////////////////////////////////////////////

void hdmitx_hdcp_StartAnCipher()
{
    it6161_hdmi_tx_write(it6505, REG_TX_AN_GENERATE,B_TX_START_CIPHER_GEN);
    msleep(1); // delay 1 ms
}
//////////////////////////////////////////////////////////////////////
// Function: hdmitx_hdcp_StopAnCipher
// Parameter: N/A
// Return: N/A
// Remark: Stop the Cipher,and An is ready in Reg30.
// Side-Effect: N/A
//////////////////////////////////////////////////////////////////////

void hdmitx_hdcp_StopAnCipher()
{
    it6161_hdmi_tx_write(it6505, REG_TX_AN_GENERATE,B_TX_STOP_CIPHER_GEN);
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_hdcp_GenerateAn
// Parameter: N/A
// Return: N/A
// Remark: start An ciper random run at first,then stop it. Software can get
//         an in reg30~reg38,the write to reg28~2F
// Side-Effect:
//////////////////////////////////////////////////////////////////////

void hdmitx_hdcp_GenerateAn()
{
    u8 Data[8];
    u8 i=0;
#if 1
    hdmitx_hdcp_StartAnCipher();
    // it6161_hdmi_tx_write(it6505, REG_TX_AN_GENERATE,B_TX_START_CIPHER_GEN);
    // msleep(1); // delay 1 ms
    // it6161_hdmi_tx_write(it6505, REG_TX_AN_GENERATE,B_TX_STOP_CIPHER_GEN);

    hdmitx_hdcp_StopAnCipher();

    Switch_HDMITX_Bank(it6505, 0);
    // new An is ready in reg30
    it6161_hdmi_tx_burst_read(it6505, REG_TX_AN_GEN,Data,8);
#else
    Data[0] = 0 ;Data[1] = 0 ;Data[2] = 0 ;Data[3] = 0 ;
    Data[4] = 0 ;Data[5] = 0 ;Data[6] = 0 ;Data[7] = 0 ;
#endif
    for(i=0;i<8;i++)
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AN+i,Data[i]);
    }
    //HDMITX_WriteI2C_ByteN(REG_TX_AN,Data,8);
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_hdcp_GetBCaps
// Parameter: pBCaps - pointer of byte to get BCaps.
//            pBStatus - pointer of two bytes to get BStatus
// Return: ER_SUCCESS if successfully got BCaps and BStatus.
// Remark: get B status and capability from HDCP reciever via DDC bus.
// Side-Effect:
//////////////////////////////////////////////////////////////////////

SYS_STATUS hdmitx_hdcp_GetBCaps(u8 *pBCaps ,u16 *pBStatus)
{
    u8 ucdata ;
    u8 TimeOut ;

    Switch_HDMITX_Bank(it6505, 0);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERDDC|B_TX_MASTERHOST);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_HEADER,DDC_HDCP_ADDRESS);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_REQOFF,0x40); // BCaps offset
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_REQCOUNT,3);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_CMD,CMD_DDC_SEQ_BURSTREAD);

    for(TimeOut = 200 ; TimeOut > 0 ; TimeOut --)
    {
        msleep(1);

        ucdata = it6161_hdmi_tx_read(it6505, REG_TX_DDC_STATUS);

        if(ucdata & B_TX_DDC_DONE)
        {
            //DRM_INFO("hdmitx_hdcp_GetBCaps(): DDC Done.\n");
            break ;
        }
        if(ucdata & B_TX_DDC_ERROR)
        {
//            DRM_INFO("hdmitx_hdcp_GetBCaps(): DDC fail by reg16=%02X.\n",ucdata);
            return ER_FAIL ;
        }
    }
    if(TimeOut == 0)
    {
        return ER_FAIL ;
    }
#if 1
    ucdata = it6161_hdmi_tx_read(it6505, REG_TX_BSTAT+1);

    *pBStatus = (u16)ucdata ;
    *pBStatus <<= 8 ;
    ucdata = it6161_hdmi_tx_read(it6505, REG_TX_BSTAT);
    *pBStatus |= ((u16)ucdata&0xFF);
    *pBCaps = it6161_hdmi_tx_read(it6505, REG_TX_BCAP);
#else
    *pBCaps = it6161_hdmi_tx_read(it6505, 0x17);
    *pBStatus = it6161_hdmi_tx_read(it6505, 0x17) & 0xFF ;
    *pBStatus |= (int)(it6161_hdmi_tx_read(it6505, 0x17)&0xFF)<<8;
    DRM_INFO("hdmitx_hdcp_GetBCaps(): ucdata = %02X\n",(int)it6161_hdmi_tx_read(it6505, 0x16));
#endif
#ifdef _SUPPORT_HDCP_REPEATER_
    TxBstatus = *pBStatus;
#endif
    return ER_SUCCESS ;
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_hdcp_GetBKSV
// Parameter: pBKSV - pointer of 5 bytes buffer for getting BKSV
// Return: ER_SUCCESS if successfuly got BKSV from Rx.
// Remark: Get BKSV from HDCP reciever.
// Side-Effect: N/A
//////////////////////////////////////////////////////////////////////

SYS_STATUS hdmitx_hdcp_GetBKSV(u8 *pBKSV)
{
    u8 ucdata ;
    u8 TimeOut ;

    Switch_HDMITX_Bank(it6505, 0);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERDDC|B_TX_MASTERHOST);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_HEADER,DDC_HDCP_ADDRESS);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_REQOFF,0x00); // BKSV offset
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_REQCOUNT,5);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_CMD,CMD_DDC_SEQ_BURSTREAD);

    for(TimeOut = 200 ; TimeOut > 0 ; TimeOut --)
    {
        msleep(1);

        ucdata = it6161_hdmi_tx_read(it6505, REG_TX_DDC_STATUS);
        if(ucdata & B_TX_DDC_DONE)
        {
            DRM_INFO("hdmitx_hdcp_GetBCaps(): DDC Done.\n");
            break ;
        }
        if(ucdata & B_TX_DDC_ERROR)
        {
            DRM_INFO("hdmitx_hdcp_GetBCaps(): DDC No ack or arbilose,%x,maybe cable did not connected. Fail.\n",ucdata);
            return ER_FAIL ;
        }
    }
    if(TimeOut == 0)
    {
        return ER_FAIL ;
    }
    it6161_hdmi_tx_burst_read(it6505, REG_TX_BKSV,pBKSV,5);
	#ifdef _SUPPORT_HDMI_REPEATER_
	for(TimeOut=0; TimeOut<5; TimeOut++)
	{
		KSVList[TimeOut] = *(pBKSV+TimeOut);
	}
	#endif


    return ER_SUCCESS ;
}

//////////////////////////////////////////////////////////////////////
// Function:hdmitx_hdcp_Authenticate
// Parameter: N/A
// Return: ER_SUCCESS if Authenticated without error.
// Remark: do Authentication with Rx
// Side-Effect:
//  1. hdmiTxDev[0].bAuthenticated global variable will be TRUE when authenticated.
//  2. Auth_done interrupt and AUTH_FAIL interrupt will be enabled.
//////////////////////////////////////////////////////////////////////
static u8 countbit(u8 b)
{
    u8 i,count ;
    for( i = 0, count = 0 ; i < 8 ; i++ )
    {
        if( b & (1<<i) )
        {
            count++ ;
        }
    }
    return count ;
}

void hdmitx_hdcp_Reset()
{
    u8 uc ;
    uc = it6161_hdmi_tx_read(it6505, REG_TX_SW_RST) | B_TX_HDCP_RST_HDMITX ;
    it6161_hdmi_tx_write(it6505, REG_TX_SW_RST,uc);
    it6161_hdmi_tx_write(it6505, REG_TX_HDCP_DESIRE,0);
    it6161_hdmi_tx_write(it6505, REG_TX_LISTCTRL,0);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERHOST);
    hdmitx_ClearDDCFIFO();
    hdmitx_AbortDDC();
}


//////////////////////////////////////////////////////////////////////
// Function: hdmitx_hdcp_VerifyIntegration
// Parameter: N/A
// Return: ER_SUCCESS if success,if AUTH_FAIL interrupt status,return fail.
// Remark: no used now.
// Side-Effect:
//////////////////////////////////////////////////////////////////////
/*
SYS_STATUS hdmitx_hdcp_VerifyIntegration()
{
    // if any interrupt issued a Auth fail,returned the Verify Integration fail.

    if(it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT1) & B_TX_INT_AUTH_FAIL)
    {
        hdmitx_hdcp_ClearAuthInterrupt();
        hdmiTxDev[0].bAuthenticated = FALSE ;
        return ER_FAIL ;
    }
    if(hdmiTxDev[0].bAuthenticated == TRUE)
    {
        return ER_SUCCESS ;
    }
    return ER_FAIL ;
}
*/
//////////////////////////////////////////////////////////////////////
// Function: hdmitx_hdcp_Authenticate_Repeater
// Parameter: BCaps and BStatus
// Return: ER_SUCCESS if success,if AUTH_FAIL interrupt status,return fail.
// Remark:
// Side-Effect: as Authentication
//////////////////////////////////////////////////////////////////////

void hdmitx_hdcp_CancelRepeaterAuthenticate()
{
    DRM_INFO("hdmitx_hdcp_CancelRepeaterAuthenticate");
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERDDC|B_TX_MASTERHOST);
    hdmitx_AbortDDC();
    it6161_hdmi_tx_write(it6505, REG_TX_LISTCTRL,B_TX_LISTFAIL|B_TX_LISTDONE);
	//pet0108
	it6161_hdmi_tx_write(it6505, REG_TX_LISTCTRL,0);
    hdmitx_hdcp_ClearAuthInterrupt();
}

void hdmitx_hdcp_ResumeRepeaterAuthenticate()
{
    it6161_hdmi_tx_write(it6505, REG_TX_LISTCTRL,B_TX_LISTDONE);
	it6161_hdmi_tx_write(it6505, REG_TX_LISTCTRL,0);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERHDCP);
}

#if 0 // def SUPPORT_SHA
// #define SHA_BUFF_COUNT 17
// u32 w[SHA_BUFF_COUNT];
//
// u32 sha[5] ;
//
// #define rol(x,y) (((x) << (y)) | (((u32)x) >> (32-y)))
//
// void SHATransform(u32 * h)
// {
//     int t,i;
//     u32 tmp ;
//
//     h[0] = 0x67452301 ;
//     h[1] = 0xefcdab89;
//     h[2] = 0x98badcfe;
//     h[3] = 0x10325476;
//     h[4] = 0xc3d2e1f0;
//     for( t = 0 ; t < 80 ; t++ )
//     {
//         if((t>=16)&&(t<80)) {
//             i=(t+SHA_BUFF_COUNT-3)%SHA_BUFF_COUNT;
//             tmp = w[i];
//             i=(t+SHA_BUFF_COUNT-8)%SHA_BUFF_COUNT;
//             tmp ^= w[i];
//             i=(t+SHA_BUFF_COUNT-14)%SHA_BUFF_COUNT;
//             tmp ^= w[i];
//             i=(t+SHA_BUFF_COUNT-16)%SHA_BUFF_COUNT;
//             tmp ^= w[i];
//             w[t%SHA_BUFF_COUNT] = rol(tmp,1);
//             //DRM_INFO("w[%2d] = %08X\n",t,w[t%SHA_BUFF_COUNT]);
//         }
//
//         if((t>=0)&&(t<20)) {
//             tmp = rol(h[0],5) + ((h[1] & h[2]) | (h[3] & ~h[1])) + h[4] + w[t%SHA_BUFF_COUNT] + 0x5a827999;
//             //DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
//
//             h[4] = h[3];
//             h[3] = h[2];
//             h[2] = rol(h[1],30);
//             h[1] = h[0];
//             h[0] = tmp;
//
//         }
//         if((t>=20)&&(t<40)) {
//             tmp = rol(h[0],5) + (h[1] ^ h[2] ^ h[3]) + h[4] + w[t%SHA_BUFF_COUNT] + 0x6ed9eba1;
//             //DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
//             h[4] = h[3];
//             h[3] = h[2];
//             h[2] = rol(h[1],30);
//             h[1] = h[0];
//             h[0] = tmp;
//         }
//         if((t>=40)&&(t<60)) {
//             tmp = rol(h[0], 5) + ((h[1] & h[2]) | (h[1] & h[3]) | (h[2] & h[3])) + h[4] + w[t%SHA_BUFF_COUNT] +
//                 0x8f1bbcdc;
//             //DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
//             h[4] = h[3];
//             h[3] = h[2];
//             h[2] = rol(h[1],30);
//             h[1] = h[0];
//             h[0] = tmp;
//         }
//         if((t>=60)&&(t<80)) {
//             tmp = rol(h[0],5) + (h[1] ^ h[2] ^ h[3]) + h[4] + w[t%SHA_BUFF_COUNT] + 0xca62c1d6;
//             //DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
//             h[4] = h[3];
//             h[3] = h[2];
//             h[2] = rol(h[1],30);
//             h[1] = h[0];
//             h[0] = tmp;
//         }
//     }
//     DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
//
//     h[0] += 0x67452301 ;
//     h[1] += 0xefcdab89;
//     h[2] += 0x98badcfe;
//     h[3] += 0x10325476;
//     h[4] += 0xc3d2e1f0;
// //    DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
// }
//
// /* ----------------------------------------------------------------------
//  * Outer SHA algorithm: take an arbitrary length byte string,
//  * convert it into 16-u32 blocks with the prescribed padding at
//  * the end,and pass those blocks to the core SHA algorithm.
//  */
//
// void SHA_Simple(void *p,u32 len,u8 *output)
// {
//     // SHA_State s;
//     int i, t ;
//     u32 c ;
//     char *pBuff = p ;
//
//     for(i=0;i < len;i+=4)
//     {
//
//         t=i/4;
//         w[t]=0;
//         *((char *)&c)= pBuff[i];
//         *((char *)&c+1)= pBuff[i+1];
//         *((char *)&c+2)= pBuff[i+2];
//         *((char *)&c+3)= pBuff[i+3];
//         w[t]=c;
//     }
//
// 	c=0x80;
//     c<<=((3-len%4)*8);
//     w[t] |= c;
//
// /*
//     for( i = 0 ; i < len ; i++ )
//     {
//         t = i/4 ;
//         if( i%4 == 0 )
//         {
//             w[t] = 0 ;
//         }
//         c = pBuff[i] ;
//         c &= 0xFF ;
//         c <<= (3-(i%4))*8 ;
//         w[t] |= c ;
// //        DRM_INFO("pBuff[%d] = %02x, c = %08X, w[%d] = %08X\n",i,pBuff[i],c,t,w[t]);
//     }
//
//     t = i/4 ;
//     if( i%4 == 0 )
//     {
//         w[t] = 0 ;
//     }
//     c = 0x80;
//     c <<= ((3-i%4)*8);
//     w[t]|= c ;
//     */
//     t++ ;
//     for( ; t < 15 ; t++ )
//     {
//         w[t] = 0 ;
//     }
//     w[15] = len*8  ;
//
//     for( t = 0 ; t< 16 ; t++ )
//     {
//         DRM_INFO("w[%2d] = %08X\n",t,w[t]);
//     }
//
//     SHATransform(sha);
//
//     for( i = 0 ; i < 5 ; i++ )
//     {
//         output[i*4] = (u8)(sha[i]&0xFF);
//         output[i*4+1] = (u8)((sha[i]>>8)&0xFF);
//         output[i*4+2] = (u8)((sha[i]>>16)&0xFF);
//         output[i*4+3]   = (u8)((sha[i]>>24)&0xFF);
//     }
// }
#endif // 0

#define WCOUNT 17
u32    VH[5];
u32    w[WCOUNT];

#define rol(x,y)(((x)<< (y))| (((u32)x)>> (32-y)))

void SHATransform(u32 * h)
{
    int t;
    u32 tmp;

    h[0]=0x67452301;
    h[1]=0xefcdab89;
    h[2]=0x98badcfe;
    h[3]=0x10325476;
    h[4]=0xc3d2e1f0;

    for (t=0; t < 20; t++){
        if(t>=16)
        {
            tmp=w[(t - 3)% WCOUNT] ^ w[(t - 8)% WCOUNT] ^ w[(t - 14)% WCOUNT] ^ w[(t - 16)% WCOUNT];
            w[(t)% WCOUNT]=rol(tmp,1);
        }
        DRM_INFO("w[%d]=%08X\n",t,w[(t)% WCOUNT]);

        tmp=rol(h[0],5)+ ((h[1] & h[2])| (h[3] & ~h[1]))+ h[4] + w[(t)% WCOUNT] + 0x5a827999;
        DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);

        h[4]=h[3];
        h[3]=h[2];
        h[2]=rol(h[1],30);
        h[1]=h[0];
        h[0]=tmp;

    }
    for (t=20; t < 40; t++){
        tmp=w[(t - 3)% WCOUNT] ^ w[(t - 8)% WCOUNT] ^ w[(t - 14)% WCOUNT] ^ w[(t - 16)% WCOUNT];
        w[(t)% WCOUNT]=rol(tmp,1);
        DRM_INFO("w[%d]=%08X\n",t,w[(t)% WCOUNT]);
        tmp=rol(h[0],5)+ (h[1] ^ h[2] ^ h[3])+ h[4] + w[(t)% WCOUNT] + 0x6ed9eba1;
        DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
        h[4]=h[3];
        h[3]=h[2];
        h[2]=rol(h[1],30);
        h[1]=h[0];
        h[0]=tmp;
    }
    for (t=40; t < 60; t++){
        tmp=w[(t - 3)% WCOUNT] ^ w[(t - 8)% WCOUNT] ^ w[(t - 14)% WCOUNT] ^ w[(t - 16)% WCOUNT];
        w[(t)% WCOUNT]=rol(tmp,1);
        DRM_INFO("w[%d]=%08X\n",t,w[(t)% WCOUNT]);
        tmp=rol(h[0],5)+ ((h[1] & h[2])| (h[1] & h[3])| (h[2] & h[3]))+ h[4] + w[(t)% WCOUNT] + 0x8f1bbcdc;
        DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
        h[4]=h[3];
        h[3]=h[2];
        h[2]=rol(h[1],30);
        h[1]=h[0];
        h[0]=tmp;
    }
    for (t=60; t < 80; t++)
    {
        tmp=w[(t - 3)% WCOUNT] ^ w[(t - 8)% WCOUNT] ^ w[(t - 14)% WCOUNT] ^ w[(t - 16)% WCOUNT];
        w[(t)% WCOUNT]=rol(tmp,1);
        DRM_INFO("w[%d]=%08X\n",t,w[(t)% WCOUNT]);
        tmp=rol(h[0],5)+ (h[1] ^ h[2] ^ h[3])+ h[4] + w[(t)% WCOUNT] + 0xca62c1d6;
        DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
        h[4]=h[3];
        h[3]=h[2];
        h[2]=rol(h[1],30);
        h[1]=h[0];
        h[0]=tmp;
    }
    DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
    h[0] +=0x67452301;
    h[1] +=0xefcdab89;
    h[2] +=0x98badcfe;
    h[3] +=0x10325476;
    h[4] +=0xc3d2e1f0;

    DRM_INFO("%08X %08X %08X %08X %08X\n",h[0],h[1],h[2],h[3],h[4]);
}

void SHA_Simple(void *p,u32 len,u8 *output)
{
    // SHA_State s;
    u32 i,t;
    u32 c;
    u8 *pBuff=p;

    for(i=0;i < len;i++)
    {
        t=i/4;
        if(i%4==0)
        {
            w[t]=0;
        }
        c=pBuff[i];
        c <<=(3-(i%4))*8;
        w[t] |=c;
        DRM_INFO("pBuff[%d]=%02X,c=%08X,w[%d]=%08X\n",(int)i,(int)pBuff[i],c,(int)t,w[t]);
    }
    t=i/4;
    if(i%4==0)
    {
        w[t]=0;
    }
    //c=0x80 << ((3-i%4)*24);
    c=0x80;
    c <<=((3-i%4)*8);
    w[t]|=c;t++;
    for(; t < 15;t++)
    {
        w[t]=0;
    }
    w[15]=len*8;

    for(i = 0; i < 16; i++)
    {
        DRM_INFO("w[%d] = %08X\n",i,w[i]);
    }
    SHATransform(VH);

    for(i=0;i < 5;i++)
    {
        output[i*4+3]=(u8)((VH[i]>>24)&0xFF);
        output[i*4+2]=(u8)((VH[i]>>16)&0xFF);
        output[i*4+1]=(u8)((VH[i]>>8)&0xFF);
        output[i*4+0]=(u8)(VH[i]&0xFF);
    }
}

#ifdef SUPPORT_SHA

SYS_STATUS hdmitx_hdcp_CheckSHA(u8 pM0[],u16 BStatus,u8 pKSVList[],int cDownStream,u8 Vr[])
{
    int i,n ;

    for(i = 0 ; i < cDownStream*5 ; i++)
    {
        SHABuff[i] = pKSVList[i] ;
    }
    SHABuff[i++] = BStatus & 0xFF ;
    SHABuff[i++] = (BStatus>>8) & 0xFF ;
    for(n = 0 ; n < 8 ; n++,i++)
    {
        SHABuff[i] = pM0[n] ;
    }
    n = i ;
    // SHABuff[i++] = 0x80 ; // end mask
    for(; i < 64 ; i++)
    {
        SHABuff[i] = 0 ;
    }
    // n = cDownStream * 5 + 2 /* for BStatus */ + 8 /* for M0 */ ;
    // n *= 8 ;
    // SHABuff[62] = (n>>8) & 0xff ;
    // SHABuff[63] = (n>>8) & 0xff ;
/*
    for(i = 0 ; i < 64 ; i++)
    {
        if(i % 16 == 0)
        {
            DRM_INFO("SHA[]: ");
        }
        DRM_INFO(" %02X",SHABuff[i]);
        if((i%16)==15)
        {
            DRM_INFO("\n");
        }
    }
    */
    SHA_Simple(SHABuff,n,V);
    for(i = 0 ; i < 20 ; i++)
    {
        if(V[i] != Vr[i])
        {
            DRM_INFO("V[] =");
            for(i = 0 ; i < 20 ; i++)
            {
                DRM_INFO(" %02X",(int)V[i]);
            }
            DRM_INFO("\nVr[] =");
            for(i = 0 ; i < 20 ; i++)
            {
                DRM_INFO(" %02X",(int)Vr[i]);
            }
            return ER_FAIL ;
        }
    }
    return ER_SUCCESS ;
}

#endif // SUPPORT_SHA

SYS_STATUS hdmitx_hdcp_GetKSVList(u8 *pKSVList,u8 cDownStream)
{
    u8 TimeOut = 100 ;
    u8 ucdata ;

    if( cDownStream == 0 )
    {
        return ER_SUCCESS ;
    }
    if( /* cDownStream == 0 || */ pKSVList == NULL)
    {
        return ER_FAIL ;
    }
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERHOST);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_HEADER,0x74);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_REQOFF,0x43);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_REQCOUNT,cDownStream * 5);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_CMD,CMD_DDC_SEQ_BURSTREAD);

    for(TimeOut = 200 ; TimeOut > 0 ; TimeOut --)
    {

        ucdata = it6161_hdmi_tx_read(it6505, REG_TX_DDC_STATUS);
        if(ucdata & B_TX_DDC_DONE)
        {
            DRM_INFO("hdmitx_hdcp_GetKSVList(): DDC Done.\n");
            break ;
        }
        if(ucdata & B_TX_DDC_ERROR)
        {
            DRM_INFO("hdmitx_hdcp_GetKSVList(): DDC Fail by REG_TX_DDC_STATUS = %x.\n",ucdata);
            return ER_FAIL ;
        }
        msleep(5);
    }
    if(TimeOut == 0)
    {
        return ER_FAIL ;
    }
    DRM_INFO("hdmitx_hdcp_GetKSVList(): KSV");
    for(TimeOut = 0 ; TimeOut < cDownStream * 5 ; TimeOut++)
    {
        pKSVList[TimeOut] = it6161_hdmi_tx_read(it6505, REG_TX_DDC_READFIFO);
		#ifdef _SUPPORT_HDCP_REPEATER_
		KSVList[TimeOut] = pKSVList[TimeOut];
        DRM_INFO(" %x",(int)pKSVList[TimeOut]);
        DRM_INFO(" %02X",(int)pKSVList[TimeOut]);
		#endif
    }
    DRM_INFO("\n");
    return ER_SUCCESS ;
}

SYS_STATUS hdmitx_hdcp_GetVr(u8 *pVr)
{
    u8 TimeOut  ;
    u8 ucdata ;

    if(pVr == NULL)
    {
        return ER_FAIL ;
    }
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_MASTER_CTRL,B_TX_MASTERHOST);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_HEADER,0x74);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_REQOFF,0x20);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_REQCOUNT,20);
    it6161_hdmi_tx_write(it6505, REG_TX_DDC_CMD,CMD_DDC_SEQ_BURSTREAD);

    for(TimeOut = 200 ; TimeOut > 0 ; TimeOut --)
    {
        ucdata = it6161_hdmi_tx_read(it6505, REG_TX_DDC_STATUS);
        if(ucdata & B_TX_DDC_DONE)
        {
            DRM_INFO("hdmitx_hdcp_GetVr(): DDC Done.\n");
            break ;
        }
        if(ucdata & B_TX_DDC_ERROR)
        {
            DRM_INFO("hdmitx_hdcp_GetVr(): DDC fail by REG_TX_DDC_STATUS = %x.\n",(int)ucdata);
            return ER_FAIL ;
        }
        msleep(5);
    }
    if(TimeOut == 0)
    {
        DRM_INFO("hdmitx_hdcp_GetVr(): DDC fail by timeout.\n");
        return ER_FAIL ;
    }
    Switch_HDMITX_Bank(it6505, 0);

    for(TimeOut = 0 ; TimeOut < 5 ; TimeOut++)
    {
        it6161_hdmi_tx_write(it6505, REG_TX_SHA_SEL ,TimeOut);
        pVr[TimeOut*4]  = (u32)it6161_hdmi_tx_read(it6505, REG_TX_SHA_RD_BYTE1);
        pVr[TimeOut*4+1] = (u32)it6161_hdmi_tx_read(it6505, REG_TX_SHA_RD_BYTE2);
        pVr[TimeOut*4+2] = (u32)it6161_hdmi_tx_read(it6505, REG_TX_SHA_RD_BYTE3);
        pVr[TimeOut*4+3] = (u32)it6161_hdmi_tx_read(it6505, REG_TX_SHA_RD_BYTE4);
//        DRM_INFO("V' = %02X %02X %02X %02X\n",(int)pVr[TimeOut*4],(int)pVr[TimeOut*4+1],(int)pVr[TimeOut*4+2],(int)pVr[TimeOut*4+3]);
    }
    return ER_SUCCESS ;
}

SYS_STATUS hdmitx_hdcp_GetM0(u8 *pM0)
{
    int i ;

    if(!pM0)
    {
        return ER_FAIL ;
    }
    it6161_hdmi_tx_write(it6505, REG_TX_SHA_SEL,5); // read m0[31:0] from reg51~reg54
    pM0[0] = it6161_hdmi_tx_read(it6505, REG_TX_SHA_RD_BYTE1);
    pM0[1] = it6161_hdmi_tx_read(it6505, REG_TX_SHA_RD_BYTE2);
    pM0[2] = it6161_hdmi_tx_read(it6505, REG_TX_SHA_RD_BYTE3);
    pM0[3] = it6161_hdmi_tx_read(it6505, REG_TX_SHA_RD_BYTE4);
    it6161_hdmi_tx_write(it6505, REG_TX_SHA_SEL,0); // read m0[39:32] from reg55
    pM0[4] = it6161_hdmi_tx_read(it6505, REG_TX_AKSV_RD_BYTE5);
    it6161_hdmi_tx_write(it6505, REG_TX_SHA_SEL,1); // read m0[47:40] from reg55
    pM0[5] = it6161_hdmi_tx_read(it6505, REG_TX_AKSV_RD_BYTE5);
    it6161_hdmi_tx_write(it6505, REG_TX_SHA_SEL,2); // read m0[55:48] from reg55
    pM0[6] = it6161_hdmi_tx_read(it6505, REG_TX_AKSV_RD_BYTE5);
    it6161_hdmi_tx_write(it6505, REG_TX_SHA_SEL,3); // read m0[63:56] from reg55
    pM0[7] = it6161_hdmi_tx_read(it6505, REG_TX_AKSV_RD_BYTE5);

    DRM_INFO("M[] =");
    for(i = 0 ; i < 8 ; i++)
    {
        DRM_INFO("0x%02x,",(int)pM0[i]);
    }
    DRM_INFO("\n");
    return ER_SUCCESS ;
}


//////////////////////////////////////////////////////////////////////
// Function: hdmitx_hdcp_ResumeAuthentication
// Parameter: N/A
// Return: N/A
// Remark: called by interrupt handler to restart Authentication and Encryption.
// Side-Effect: as Authentication and Encryption.
//////////////////////////////////////////////////////////////////////

void hdmitx_hdcp_ResumeAuthentication()
{
    setHDMITX_AVMute(TRUE);
    if(hdmitx_hdcp_Authenticate() == ER_SUCCESS)
    {
    }
    setHDMITX_AVMute(FALSE);
}


#ifdef _SUPPORT_HDCP_REPEATER_

void TxHDCP_chg(HDMITX_HDCP_State state)
{
    if( state == hdmiTxDev[0].TxHDCP_State )
    {
        return ;
    }
    DRM_INFO("TxHDCP %d -> %d\n",hdmiTxDev[0].TxHDCP_State,state);
    hdmiTxDev[0].TxHDCP_State = state ;

    switch(state)
    {
    case TxHDCP_Off:
        hdmiTxDev[0].bAuthenticated=FALSE;
        hdmiTxDev[0].usHDCPTimeOut = 0 ;
        hdmitx_hdcp_Reset();
        break;

    case TxHDCP_AuthRestart:
        hdmiTxDev[0].bAuthenticated = FALSE ;
        hdmitx_hdcp_ResetAuth();
        hdmiTxDev[0].usHDCPTimeOut = 5 ;
        break;

    case TxHDCP_AuthStart:
        hdmitx_hdcp_Reset();
        hdmiTxDev[0].bAuthenticated = FALSE ;
        hdmiTxDev[0].usHDCPTimeOut = 80 ;
        break;

    case TxHDCP_Receiver:
        hdmiTxDev[0].usHDCPTimeOut = 250 ; // set the count as the 5000ms/interval
        break;

    case TxHDCP_Repeater:
        hdmiTxDev[0].usHDCPTimeOut = 250 ; // set the count as the 5000ms/interval
        break;

    case TxHDCP_CheckFIFORDY:

        hdmiTxDev[0].usHDCPTimeOut = 300 ; // set the count as the 6000ms/interval
        break;

    case TxHDCP_VerifyRevocationList:
        break;


    case TxHDCP_AuthFail:
        hdmitx_hdcp_Reset();
        hdmiTxDev[0].bAuthenticated = FALSE ;
        break;

    case TxHDCP_RepeaterFail:
        hdmitx_hdcp_CancelRepeaterAuthenticate();
        hdmitx_hdcp_Reset();
        hdmiTxDev[0].bAuthenticated = FALSE ;
        break;

    case TxHDCP_RepeaterSuccess:
        hdmitx_hdcp_ResumeRepeaterAuthenticate();
    case TxHDCP_Authenticated:
        setHDMITX_AVMute(FALSE) ;
        hdmiTxDev[0].bAuthenticated = TRUE ;
        break;

    }
}

void TxHDCP_fsm()
{
    u8 ucdata ;
    int i ;

    static u8 BCaps ;
    static u16 BStatus ;
    static u8 cDownStream ;// this value will be use in the function....
    static u8 BKSV[5] ;


    switch(hdmiTxDev[0].TxHDCP_State)
    {
    case TxHDCP_Off:
        break;

    case TxHDCP_AuthRestart:
        if(hdmiTxDev[0].usHDCPTimeOut>0)
        {
            hdmiTxDev[0].usHDCPTimeOut -- ;
        }
        if( hdmiTxDev[0].usHDCPTimeOut == 0 )
        {
            TxHDCP_chg(TxHDCP_AuthStart) ;
        }
        break;

    case TxHDCP_AuthStart:
        cDownStream = 0 ;
        Switch_HDMITX_Bank(it6505, 0);
        if(hdmiTxDev[0].usHDCPTimeOut>0)
        {
            hdmiTxDev[0].usHDCPTimeOut -- ;
            ucdata = it6161_hdmi_tx_read(it6505, REG_TX_SYS_STATUS)& (B_TX_HPDETECT|B_TX_RXSENDETECT);

        	if(ucdata != (B_TX_HPDETECT|B_TX_RXSENDETECT))
        	{
        	    // if no Rx sense, do not start authentication.
        	    // Eventhough start it, cannot work.
        	    return ;
        	}

            if(hdmitx_hdcp_GetBCaps(&BCaps,&BStatus) != ER_SUCCESS)
            {
                DRM_INFO("hdmitx_hdcp_GetBCaps fail.\n");
                return;
            }
            // wait for HDMI State

            if(B_TX_HDMI_MODE == (it6161_hdmi_tx_read(it6505, REG_TX_HDMI_MODE) & B_TX_HDMI_MODE ))
            {
                if((BStatus & B_TX_CAP_HDMI_MODE)!=B_TX_CAP_HDMI_MODE)
                {
                    return;
                }
            }
            else
            {
                if((BStatus & B_TX_CAP_HDMI_MODE)==B_TX_CAP_HDMI_MODE)
                {
                    return ;
                }
            }

        }
        else
        {
            TxHDCP_chg(TxHDCP_AuthRestart) ;
        }

    	DRM_INFO("BCAPS = %x BSTATUS = %X\n", (int)BCaps, BStatus);
        hdmitx_hdcp_GetBKSV(BKSV);
        DRM_INFO("BKSV %X %X %X %X %X\n",(int)BKSV[0],(int)BKSV[1],(int)BKSV[2],(int)BKSV[3],(int)BKSV[4]);

        for(i = 0, ucdata = 0 ; i < 5 ; i ++)
        {
            ucdata += countbit(BKSV[i]);
        }
        if( ucdata != 20 )
        {
            DRM_INFO("countbit error\n");
            TxHDCP_chg(TxHDCP_AuthFail) ;
            return ;

        }

        Switch_HDMITX_Bank(it6505, 0); // switch bank action should start on direct register writting of each function.

        HDMITX_AndReg_Byte(it6505, REG_TX_SW_RST,~(B_TX_HDCP_RST_HDMITX));

        it6161_hdmi_tx_write(it6505, REG_TX_HDCP_DESIRE,8|B_TX_CPDESIRE);
        hdmitx_hdcp_ClearAuthInterrupt();

        hdmitx_hdcp_GenerateAn();
        it6161_hdmi_tx_write(it6505, REG_TX_LISTCTRL,0);
        hdmiTxDev[0].bAuthenticated = FALSE ;

        hdmitx_ClearDDCFIFO();
        hdmitx_hdcp_Auth_Fire();
        hdmiTxDev[0].Tx_BStatus = BStatus ;
        if(BCaps & B_TX_CAP_HDMI_REPEATER)
        {
            TxHDCP_chg(TxHDCP_Repeater) ;
        }
        else
        {

            for(i = 0; i < 5 ; i ++)
            {
                KSVList[i] = BKSV[i] ;
            }
            TxHDCP_chg(TxHDCP_Receiver) ;
        }
        break;

    case TxHDCP_Receiver:

        if(hdmiTxDev[0].usHDCPTimeOut >0)
        {
            hdmiTxDev[0].usHDCPTimeOut -- ;
        }

        if(hdmiTxDev[0].usHDCPTimeOut==0)
        {
            TxHDCP_chg(TxHDCP_AuthFail) ;
            return ;
        }
        else
        {
            DRM_INFO("[Fsm] Receiver: usHDCPTimeOut = %d\n",hdmiTxDev[0].usHDCPTimeOut);
            ucdata = it6161_hdmi_tx_read(it6505, REG_TX_AUTH_STAT);
            DRM_INFO("[Fsm] Receiver: ucdata = %X, BStatus = %X\n",ucdata,BStatus);

            if(ucdata & B_TX_AUTH_DONE)
            {
                //BStatus += 0x101 ;
            	IT680X_DownStream_AuthDoneCallback(BKSV, BStatus);
                TxHDCP_chg(TxHDCP_Authenticated) ;
                break ;
            }
        }
        break;

    case TxHDCP_Repeater:
        if(hdmiTxDev[0].usHDCPTimeOut >0)
        {
            hdmiTxDev[0].usHDCPTimeOut -- ;
        }

        if(hdmiTxDev[0].usHDCPTimeOut==0)
        {
            TxHDCP_chg(TxHDCP_AuthFail) ;
            return ;
        }
        break;

    case TxHDCP_CheckFIFORDY:
        if(hdmiTxDev[0].usHDCPTimeOut >0)
        {
            hdmiTxDev[0].usHDCPTimeOut -- ;
        }

        if(hdmiTxDev[0].usHDCPTimeOut==0)
        {
            TxHDCP_chg(TxHDCP_RepeaterFail) ;
            return ;
        }

        if(hdmitx_hdcp_GetBCaps(&BCaps,&BStatus) == ER_FAIL)
        {
            DRM_INFO("Get BCaps fail\n");
            break ;  // get fail, again.
        }


        if(BCaps & B_TX_CAP_KSV_FIFO_RDY)
        {
            DRM_INFO("FIFO Ready\n");


            hdmitx_ClearDDCFIFO();
            hdmitx_GenerateDDCSCLK();
            hdmiTxDev[0].Tx_BStatus = BStatus ;
            cDownStream=(BStatus & M_TX_DOWNSTREAM_COUNT);
            //+++++++++++++++++++++++++++++++++++++
            DRM_INFO("Downstream=%X \n",cDownStream);

            if( cDownStream > (MAX_REPEATER_DOWNSTREAM_COUNT-1))
            {
                hdmiTxDev[0].Tx_BStatus |= B_TX_DOWNSTREAM_OVER ;
            }
            if( cDownStream > (MAX_REPEATER_DOWNSTREAM_COUNT-1) ||
                BStatus & (B_TX_MAX_CASCADE_EXCEEDED|B_TX_DOWNSTREAM_OVER))
            {
                DRM_INFO("Invalid Down stream count,fail\n");

                // RxAuthSetBStatus(B_DOWNSTREAM_OVER|B_MAX_CASCADE_EXCEEDED);    //for ALLION HDCP 3C-2-06
                // ForceKSVFIFOReady(B_DOWNSTREAM_OVER|B_MAX_CASCADE_EXCEEDED) ;
                IT680X_DownStream_AuthDoneCallback(KSVList, 0xFFF);
                TxHDCP_chg(TxHDCP_RepeaterFail);
                break;
            }

             TxHDCP_chg(TxHDCP_VerifyRevocationList) ;
             break ;
        }

        break;

    case TxHDCP_VerifyRevocationList:

    #ifdef SUPPORT_SHA
        DRM_INFO("TxHDCP_VerifyRevocationList: cDownStream = %d",cDownStream);
        if(hdmitx_hdcp_GetKSVList(KSVList,cDownStream) == ER_FAIL)
        {
        	DRM_INFO("hdmitx_hdcp_Repeater_Fail 2\n");
            TxHDCP_chg(TxHDCP_RepeaterFail);
            break;
        }

        if(hdmitx_hdcp_GetVr(Vr) == ER_FAIL)
        {
        	DRM_INFO("hdmitx_hdcp_Repeater_Fail 3\n");
            TxHDCP_chg(TxHDCP_RepeaterFail);
            break;
        }
        if(hdmitx_hdcp_GetM0(M0) == ER_FAIL)
        {
        	DRM_INFO("hdmitx_hdcp_Repeater_Fail 4\n");
            TxHDCP_chg(TxHDCP_RepeaterFail);
            break;
        }
        // do check SHA
        if(hdmitx_hdcp_CheckSHA(M0,BStatus,KSVList,cDownStream,Vr) == ER_FAIL)
        {
        	DRM_INFO("hdmitx_hdcp_Repeater_Fail 5\n");
            TxHDCP_chg(TxHDCP_RepeaterFail);
            break;
        }
    #endif // SUPPORT_SHA
        // checkSHA success, append the BKSV to KSV List
        for(i = 0; i < 5 ; i ++)
        {
            KSVList[cDownStream*5+i] = BKSV[i] ;
        }

        for( i = 0 ; i < ((cDownStream+1)*5) ; i ++ )
        {
            DRM_INFO("KSVLIST[%d] = %X\n",i,KSVList[i]);
        }

        //BStatus += 0x101 ;
    	IT680X_DownStream_AuthDoneCallback(KSVList, BStatus);

        TxHDCP_chg(TxHDCP_RepeaterSuccess) ;
        break;


    case TxHDCP_Authenticated:
        break;

    case TxHDCP_AuthFail:
        // force revoke the KSVList
        // IT680X_DownStream_AuthDoneCallback(KSVList, 0xFFF);
        TxHDCP_chg(TxHDCP_AuthRestart);
        break;

    case TxHDCP_RepeaterFail:
        TxHDCP_chg(TxHDCP_AuthFail);
        break;

    case TxHDCP_RepeaterSuccess:
        TxHDCP_chg(TxHDCP_Authenticated);
        break;

    }
}

#else

SYS_STATUS hdmitx_hdcp_Authenticate()
{
    u8 ucdata ;
    u8 BCaps ;
    u16 BStatus ;
    u16 TimeOut ;

    u8 revoked = FALSE ;
    u8 BKSV[5] ;

    hdmiTxDev[0].bAuthenticated = FALSE ;
    if(0==(B_TXVIDSTABLE&it6161_hdmi_tx_read(it6505, REG_TX_SYS_STATUS)))
    {
        return ER_FAIL;
    }
    // Authenticate should be called after AFE setup up.

    DRM_INFO("hdmitx_hdcp_Authenticate():\n");
    hdmitx_hdcp_Reset();

    Switch_HDMITX_Bank(it6505, 0);

    for( TimeOut = 0 ; TimeOut < 80 ; TimeOut++ )
    {
        msleep(15);

        if(hdmitx_hdcp_GetBCaps(&BCaps,&BStatus) != ER_SUCCESS)
        {
            DRM_INFO("hdmitx_hdcp_GetBCaps fail.\n");
            return ER_FAIL ;
        }
        // DRM_INFO("(%d)Reg16 = %02X\n",idx++,(int)it6161_hdmi_tx_read(it6505, 0x16));

        if(B_TX_HDMI_MODE == (it6161_hdmi_tx_read(it6505, REG_TX_HDMI_MODE) & B_TX_HDMI_MODE ))
        {
            if((BStatus & B_TX_CAP_HDMI_MODE)==B_TX_CAP_HDMI_MODE)
            {
                break;
            }
        }
        else
        {
            if((BStatus & B_TX_CAP_HDMI_MODE)!=B_TX_CAP_HDMI_MODE)
            {
                break;
            }
        }
    }
    /*
    if((BStatus & M_TX_DOWNSTREAM_COUNT)> 6)
    {
        DRM_INFO("Down Stream Count %d is over maximum supported number 6,fail.\n",(int)(BStatus & M_TX_DOWNSTREAM_COUNT));
        return ER_FAIL ;
    }
    */
	DRM_INFO("BCAPS = %02X BSTATUS = %04X\n", (int)BCaps, BStatus);
    hdmitx_hdcp_GetBKSV(BKSV);
    DRM_INFO("BKSV %02X %02X %02X %02X %02X\n",(int)BKSV[0],(int)BKSV[1],(int)BKSV[2],(int)BKSV[3],(int)BKSV[4]);

    for(TimeOut = 0, ucdata = 0 ; TimeOut < 5 ; TimeOut ++)
    {
        ucdata += countbit(BKSV[TimeOut]);
    }
    if( ucdata != 20 )
    {
        DRM_INFO("countbit error\n");
        return ER_FAIL ;

    }

    // 2014/11/04 added by Jau-Chih.tseng@ite.com.tw
    if( (BKSV[4] == 0x93) &&
        (BKSV[3] == 0x43) &&
        (BKSV[2] == 0x5C) &&
        (BKSV[1] == 0xDE) &&
        (BKSV[0] == 0x23))
    {
        DRM_INFO("Revoked BKSV.\n");
        return ER_FAIL ;
    }
    //~2014/11/04 added by Jau-Chih.tseng@ite.com.tw
    Switch_HDMITX_Bank(it6505, 0); // switch bank action should start on direct register writting of each function.

    HDMITX_AndReg_Byte(it6505, REG_TX_SW_RST,~(B_TX_HDCP_RST_HDMITX));

    it6161_hdmi_tx_write(it6505, REG_TX_HDCP_DESIRE,8|B_TX_CPDESIRE);
    hdmitx_hdcp_ClearAuthInterrupt();

    hdmitx_hdcp_GenerateAn();
    it6161_hdmi_tx_write(it6505, REG_TX_LISTCTRL,0);
    hdmiTxDev[0].bAuthenticated = FALSE ;

    hdmitx_ClearDDCFIFO();

    if((BCaps & B_TX_CAP_HDMI_REPEATER) == 0)
    {
        hdmitx_hdcp_Auth_Fire();
        // wait for status ;

        for(TimeOut = 250 ; TimeOut > 0 ; TimeOut --)
        {
            msleep(5); // delay 1ms
            ucdata = it6161_hdmi_tx_read(it6505, REG_TX_AUTH_STAT);
            // DRM_INFO("reg46 = %02x reg16 = %02x\n",(int)ucdata,(int)it6161_hdmi_tx_read(it6505, 0x16));

            if(ucdata & B_TX_AUTH_DONE)
            {
                hdmiTxDev[0].bAuthenticated = TRUE ;
                break ;
            }
            ucdata = it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT2);
            if(ucdata & B_TX_INT_AUTH_FAIL)
            {

                it6161_hdmi_tx_write(it6505, REG_TX_INT_CLR0,B_TX_CLR_AUTH_FAIL);
                it6161_hdmi_tx_write(it6505, REG_TX_INT_CLR1,0);
                it6161_hdmi_tx_write(it6505, REG_TX_SYS_STATUS,B_TX_INTACTDONE);
                it6161_hdmi_tx_write(it6505, REG_TX_SYS_STATUS,0);

                DRM_INFO("hdmitx_hdcp_Authenticate()-receiver: Authenticate fail\n");
                hdmiTxDev[0].bAuthenticated = FALSE ;
                return ER_FAIL ;
            }
        }
        if(TimeOut == 0)
        {
             DRM_INFO("hdmitx_hdcp_Authenticate()-receiver: Time out. return fail\n");
             hdmiTxDev[0].bAuthenticated = FALSE ;
             return ER_FAIL ;
        }
        return ER_SUCCESS ;
    }
    return hdmitx_hdcp_Authenticate_Repeater();
}

SYS_STATUS hdmitx_hdcp_Authenticate_Repeater()
{
    u8 uc ,ii;
    // u8 revoked ;
    // int i ;
    u8 cDownStream ;

    u8 BCaps;
    u16 BStatus ;
    u16 TimeOut ;

    DRM_INFO("Authentication for repeater\n");
    // emily add for test,abort HDCP
    // 2007/10/01 marked by jj_tseng@chipadvanced.com
    // it6161_hdmi_tx_write(it6505, 0x20,0x00);
    // it6161_hdmi_tx_write(it6505, 0x04,0x01);
    // it6161_hdmi_tx_write(it6505, 0x10,0x01);
    // it6161_hdmi_tx_write(it6505, 0x15,0x0F);
    // msleep(100);
    // it6161_hdmi_tx_write(it6505, 0x04,0x00);
    // it6161_hdmi_tx_write(it6505, 0x10,0x00);
    // it6161_hdmi_tx_write(it6505, 0x20,0x01);
    // msleep(100);
    // test07 = it6161_hdmi_tx_read(it6505, 0x7);
    // test06 = it6161_hdmi_tx_read(it6505, 0x6);
    // test08 = it6161_hdmi_tx_read(it6505, 0x8);
    //~jj_tseng@chipadvanced.com
    // end emily add for test
    //////////////////////////////////////
    // Authenticate Fired
    //////////////////////////////////////

    hdmitx_hdcp_GetBCaps(&BCaps,&BStatus);
    msleep(2);
    if((B_TX_INT_HPD_PLUG|B_TX_INT_RX_SENSE)&it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT1))
    {
        DRM_INFO("HPD Before Fire Auth\n");
        goto hdmitx_hdcp_Repeater_Fail ;
    }
    hdmitx_hdcp_Auth_Fire();
    //msleep(550); // emily add for test
    for(ii=0;ii<55;ii++)    //msleep(550); // emily add for test
    {
        if((B_TX_INT_HPD_PLUG|B_TX_INT_RX_SENSE)&it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT1))
        {
            goto hdmitx_hdcp_Repeater_Fail ;
        }
        msleep(10);
    }
    for(TimeOut = /*250*6*/10 ; TimeOut > 0 ; TimeOut --)
    {
        DRM_INFO("TimeOut = %d wait part 1\n",TimeOut);
        if((B_TX_INT_HPD_PLUG|B_TX_INT_RX_SENSE)&it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT1))
        {
            DRM_INFO("HPD at wait part 1\n");
            goto hdmitx_hdcp_Repeater_Fail ;
        }
        uc = it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT1);
        if(uc & B_TX_INT_DDC_BUS_HANG)
        {
            DRM_INFO("DDC Bus hang\n");
            goto hdmitx_hdcp_Repeater_Fail ;
        }
        uc = it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT2);

        if(uc & B_TX_INT_AUTH_FAIL)
        {
            /*
            it6161_hdmi_tx_write(it6505, REG_TX_INT_CLR0,B_TX_CLR_AUTH_FAIL);
            it6161_hdmi_tx_write(it6505, REG_TX_INT_CLR1,0);
            it6161_hdmi_tx_write(it6505, REG_TX_SYS_STATUS,B_TX_INTACTDONE);
            it6161_hdmi_tx_write(it6505, REG_TX_SYS_STATUS,0);
            */
            DRM_INFO("hdmitx_hdcp_Authenticate_Repeater(): B_TX_INT_AUTH_FAIL.\n");
            goto hdmitx_hdcp_Repeater_Fail ;
        }
        // emily add for test
        // test =(it6161_hdmi_tx_read(it6505, 0x7)&0x4)>>2 ;
        if(uc & B_TX_INT_KSVLIST_CHK)
        {
            it6161_hdmi_tx_write(it6505, REG_TX_INT_CLR0,B_TX_CLR_KSVLISTCHK);
            it6161_hdmi_tx_write(it6505, REG_TX_INT_CLR1,0);
            it6161_hdmi_tx_write(it6505, REG_TX_SYS_STATUS,B_TX_INTACTDONE);
            it6161_hdmi_tx_write(it6505, REG_TX_SYS_STATUS,0);
            DRM_INFO("B_TX_INT_KSVLIST_CHK\n");
            break ;
        }
        msleep(5);
    }
    if(TimeOut == 0)
    {
        DRM_INFO("Time out for wait KSV List checking interrupt\n");
        goto hdmitx_hdcp_Repeater_Fail ;
    }
    ///////////////////////////////////////
    // clear KSVList check interrupt.
    ///////////////////////////////////////

    for(TimeOut = 500 ; TimeOut > 0 ; TimeOut --)
    {
        DRM_INFO("TimeOut=%d at wait FIFO ready\n",TimeOut);
        if((B_TX_INT_HPD_PLUG|B_TX_INT_RX_SENSE)&it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT1))
        {
            DRM_INFO("HPD at wait FIFO ready\n");
            goto hdmitx_hdcp_Repeater_Fail ;
        }
        if(hdmitx_hdcp_GetBCaps(&BCaps,&BStatus) == ER_FAIL)
        {
            DRM_INFO("Get BCaps fail\n");
            goto hdmitx_hdcp_Repeater_Fail ;
        }
        if(BCaps & B_TX_CAP_KSV_FIFO_RDY)
        {
             DRM_INFO("FIFO Ready\n");
             break ;
        }
        msleep(5);

    }
    if(TimeOut == 0)
    {
        DRM_INFO("Get KSV FIFO ready TimeOut\n");
        goto hdmitx_hdcp_Repeater_Fail ;
    }
    DRM_INFO("Wait timeout = %d\n",TimeOut);

    hdmitx_ClearDDCFIFO();
    hdmitx_GenerateDDCSCLK();
    cDownStream =  (BStatus & M_TX_DOWNSTREAM_COUNT);

    if(/*cDownStream == 0 ||*/ cDownStream > 6 || BStatus & (B_TX_MAX_CASCADE_EXCEEDED|B_TX_DOWNSTREAM_OVER))
    {
        DRM_INFO("Invalid Down stream count,fail\n");
        goto hdmitx_hdcp_Repeater_Fail ;
    }
#ifdef SUPPORT_SHA
    if(hdmitx_hdcp_GetKSVList(KSVList,cDownStream) == ER_FAIL)
    {
        goto hdmitx_hdcp_Repeater_Fail ;
    }
#if 0
    for(i = 0 ; i < cDownStream ; i++)
    {
        revoked=FALSE ; uc = 0 ;
        for( TimeOut = 0 ; TimeOut < 5 ; TimeOut++ )
        {
            // check bit count
            uc += countbit(KSVList[i*5+TimeOut]);
        }
        if( uc != 20 ) revoked = TRUE ;

        if(revoked)
        {
//            DRM_INFO("KSVFIFO[%d] = %02X %02X %02X %02X %02X is revoked\n",i,(int)KSVList[i*5],(int)KSVList[i*5+1],(int)KSVList[i*5+2],(int)KSVList[i*5+3],(int)KSVList[i*5+4]);
             goto hdmitx_hdcp_Repeater_Fail ;
        }
    }
#endif

    if(hdmitx_hdcp_GetVr(Vr) == ER_FAIL)
    {
        goto hdmitx_hdcp_Repeater_Fail ;
    }
    if(hdmitx_hdcp_GetM0(M0) == ER_FAIL)
    {
        goto hdmitx_hdcp_Repeater_Fail ;
    }
    // do check SHA
    if(hdmitx_hdcp_CheckSHA(M0,BStatus,KSVList,cDownStream,Vr) == ER_FAIL)
    {
        goto hdmitx_hdcp_Repeater_Fail ;
    }
    if((B_TX_INT_HPD_PLUG|B_TX_INT_RX_SENSE)&it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT1))
    {
        DRM_INFO("HPD at Final\n");
        goto hdmitx_hdcp_Repeater_Fail ;
    }
#endif // SUPPORT_SHA

    hdmitx_hdcp_ResumeRepeaterAuthenticate();
    hdmiTxDev[0].bAuthenticated = TRUE ;
    return ER_SUCCESS ;

hdmitx_hdcp_Repeater_Fail:
    hdmitx_hdcp_CancelRepeaterAuthenticate();
    return ER_FAIL ;
}
#endif
#endif // SUPPORT_HDCP

void HDMITX_InitTxDev(const HDMITXDEV *pInstance)
{
    if(pInstance && 0 < HDMITX_MAX_DEV_COUNT)
    {
        hdmiTxDev[0] = *pInstance ;
    }
}

void InitHDMITX_Variable()
{
    HDMITX_InitTxDev(&InstanceData);
	HPDStatus = FALSE;
	HPDChangeStatus = FALSE;
}

void InitHDMITX()
{
    DRM_INFO(
        "\r\n-----------------------------------------------------\r\n"
        "Init HDMITX\r\n"
        "-----------------------------------------------------\r\n");

    hdmitx_LoadRegSetting(HDMITX_Init_Table);
    it6161_hdmi_tx_int_mask_disable(it6505);//allen
    //it6161_hdmi_tx_write(it6505, REG_TX_INT_CTRL,hdmiTxDev[0].bIntType);
    hdmiTxDev[0].bIntPOL = (hdmiTxDev[0].bIntType&B_TX_INTPOL_ACTH)?TRUE:FALSE ;

    // Avoid power loading in un play status.
	//////////////////////////////////////////////////////////////////
	// Setup HDCP ROM
	//////////////////////////////////////////////////////////////////
#ifdef HDMITX_INPUT_INFO
    hdmiTxDev[0].RCLK = CalcRCLK();
#endif
    hdmitx_LoadRegSetting(HDMITX_DefaultVideo_Table);
    hdmitx_LoadRegSetting(HDMITX_SetHDMI_Table);
    hdmitx_LoadRegSetting(HDMITX_DefaultAVIInfo_Table);
    hdmitx_LoadRegSetting(HDMITX_DeaultAudioInfo_Table);
    hdmitx_LoadRegSetting(HDMITX_Aud_CHStatus_LPCM_20bit_48Khz);
    hdmitx_LoadRegSetting(HDMITX_AUD_SPDIF_2ch_24bit);

#ifdef SUPPORT_CEC
    Switch_HDMITX_Bank(it6505, 0);
    it6161_hdmi_tx_set_bits(it6505, 0x8D, 0x01, 0x01);//it6161_hdmi_tx_write(it6505,  0xf, 0 ); //pet

    Initial_Ext_Int1();
    HDMITX_CEC_Init();
#endif // SUPPORT_CEC

    //DumpHDMITXReg();
}

bool getHDMITX_LinkStatus()
{
    if(B_TX_RXSENDETECT & it6161_hdmi_tx_read(it6505, REG_TX_SYS_STATUS))
    {
        if(0==it6161_hdmi_tx_read(it6505, REG_TX_AFE_DRV_CTRL))
        {
            //DRM_INFO("getHDMITX_LinkStatus()!!\n");
            return TRUE;
        }
    }
    //DRM_INFO("GetTMDS not Ready()!!\n");

    return FALSE;
}

u8 CheckHDMITX(u8 *pHPD,u8 *pHPDChange)
{
    u8 intdata1,intdata2,intdata3,sysstat;
    u8  intclr3 = 0 ;
    u8 PrevHPD = hdmiTxDev[0].bHPD ;
    u8 HPD ;
    sysstat = it6161_hdmi_tx_read(it6505, REG_TX_SYS_STATUS);
	 DRM_INFO("allen reg06:0x%02x reg07:0x%02x reg08:0x%02x reg0E:0x%02x HPD=%d HPDCHG:%d", it6161_hdmi_tx_read(it6505, 0x06), it6161_hdmi_tx_read(it6505, 0x07), it6161_hdmi_tx_read(it6505, 0x08), sysstat, *pHPD, *pHPDChange);//allen

	if((sysstat & (B_TX_HPDETECT/*|B_TX_RXSENDETECT*/)) == (B_TX_HPDETECT/*|B_TX_RXSENDETECT*/))
	{
    	HPD = TRUE;
    }
	else
	{
	    HPD = FALSE;
	}
    // CheckClockStable(sysstat);
    // 2007/06/20 added by jj_tseng@chipadvanced.com

    // if(pHPDChange)
    // {
    // 	*pHPDChange = (HPD!=PrevHPD)?TRUE:FALSE ; // default give pHPDChange value compared to previous HPD value.

    // } //remove for interrupt allen
    //~jj_tseng@chipadvanced.com 2007/06/20

    if(HPD==FALSE)
    {
        hdmiTxDev[0].bAuthenticated = FALSE ;
    }
    if(sysstat & B_TX_INT_ACTIVE)
    {
		DRM_INFO("REG_TX_SYS_STATUS = 0x%02X \n",(int)sysstat);

        intdata1 = it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT1);
        DRM_INFO("INT_Handler: reg%X = %X\n",(int)REG_TX_INT_STAT1,(int)intdata1);
        if(intdata1 & B_TX_INT_AUD_OVERFLOW)
        {
            DRM_INFO("B_TX_INT_AUD_OVERFLOW.\n");
            HDMITX_OrReg_Byte(it6505, REG_TX_SW_RST,(B_HDMITX_AUD_RST|B_TX_AREF_RST));
            HDMITX_AndReg_Byte(it6505, REG_TX_SW_RST,~(B_HDMITX_AUD_RST|B_TX_AREF_RST));
            //AudioDelayCnt=AudioOutDelayCnt;
            //LastRefaudfreqnum=0;
        }
		if(intdata1 & B_TX_INT_DDCFIFO_ERR)
		{
		    DRM_INFO("DDC FIFO Error.\n");
		    hdmitx_ClearDDCFIFO();
		    hdmiTxDev[0].bAuthenticated= FALSE ;
		}
		if(intdata1 & B_TX_INT_DDC_BUS_HANG)
		{
		    DRM_INFO("DDC BUS HANG.\n");
            hdmitx_AbortDDC();

            if(hdmiTxDev[0].bAuthenticated)
            {
                DRM_INFO("when DDC hang,and aborted DDC,the HDCP authentication need to restart.\n");
				#ifndef _SUPPORT_HDCP_REPEATER_
                    #ifdef SUPPORT_HDCP
                        hdmitx_hdcp_ResumeAuthentication();
                    #endif
				#else
    				TxHDCP_chg(TxHDCP_AuthFail);
				#endif
            }
		}
		if(intdata1 & (B_TX_INT_HPD_PLUG/*|B_TX_INT_RX_SENSE*/))
		{

            if(pHPDChange)
            {
				*pHPDChange = TRUE ;
			}
            if(HPD == FALSE)
            {
                /*
                it6161_hdmi_tx_write(it6505, REG_TX_SW_RST,B_TX_AREF_RST|B_HDMITX_VID_RST|B_HDMITX_AUD_RST|B_TX_HDCP_RST_HDMITX);
                msleep(1);
                it6161_hdmi_tx_write(it6505, REG_TX_AFE_DRV_CTRL,B_TX_AFE_DRV_RST|B_TX_AFE_DRV_PWD);
                */
                //DRM_INFO("Unplug,%x %x\n",(int)it6161_hdmi_tx_read(it6505, REG_TX_SW_RST),(int)it6161_hdmi_tx_read(it6505, REG_TX_AFE_DRV_CTRL));
            }
		}
		if(intdata1 & (B_TX_INT_RX_SENSE))
		{
            hdmiTxDev[0].bAuthenticated = FALSE;
		}
        intdata2 = it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT2);
        DRM_INFO("INT_Handler: reg%X = %X\n",(int)REG_TX_INT_STAT2,(int)intdata2);

		#ifdef SUPPORT_HDCP
		if(intdata2 & B_TX_INT_AUTH_DONE)
		{
            DRM_INFO("interrupt Authenticate Done.\n");
            HDMITX_OrReg_Byte(it6505, REG_TX_INT_MASK2,(u8)B_TX_AUTH_DONE_MASK);
            //hdmiTxDev[0].bAuthenticated = TRUE ;
            //setHDMITX_AVMute(FALSE);
		}
		if(intdata2 & B_TX_INT_AUTH_FAIL)
		{
		    hdmiTxDev[0].bAuthenticated = FALSE;
			DRM_INFO("interrupt Authenticate Fail %X pet.\n",(int)it6161_hdmi_tx_read(it6505, 0x46));
            //DRM_INFO("interrupt Authenticate Fail.\n");
			hdmitx_AbortDDC();   // @emily add
            #ifdef _SUPPORT_HDCP_REPEATER_
    			TxHDCP_chg(TxHDCP_AuthFail) ;
			#endif
            //hdmitx_hdcp_ResumeAuthentication();
        }
        #ifdef _SUPPORT_HDCP_REPEATER_
            if(intdata2 & B_TX_INT_KSVLIST_CHK )
            {
    			TxHDCP_chg(TxHDCP_CheckFIFORDY) ;// check FIFO ready
            }
		#endif // _SUPPORT_HDCP_REPEATER_
        #endif // SUPPORT_HDCP

		/*
		intdata3 = it6161_hdmi_tx_read(it6505, REG_TX_INT_STAT3);
		if(intdata3 & B_TX_INT_VIDSTABLE)
		{
			sysstat = it6161_hdmi_tx_read(it6505, REG_TX_SYS_STATUS);
			if(sysstat & B_TXVIDSTABLE)
			{
				hdmitx_FireAFE();
			}
		}
		*/
        intdata3= it6161_hdmi_tx_read(it6505, 0xEE);
        if( intdata3 )
        {
            it6161_hdmi_tx_write(it6505, 0xEE,intdata3); // clear ext interrupt ;
            DRM_INFO("%s%s%s%s%s%s%s\n",
                (intdata3&0x40)?"video parameter change ":"",
                (intdata3&0x20)?"HDCP Pj check done ":"",
                (intdata3&0x10)?"HDCP Ri check done ":"",
                (intdata3&0x8)? "DDC bus hang ":"",
                (intdata3&0x4)? "Video input FIFO auto reset ":"",
                (intdata3&0x2)? "No audio input interrupt  ":"",
                (intdata3&0x1)? "Audio decode error interrupt ":"");
        }
        it6161_hdmi_tx_write(it6505, REG_TX_INT_CLR0,0xFF);
        it6161_hdmi_tx_write(it6505, REG_TX_INT_CLR1,0xFF);
        intclr3 = (it6161_hdmi_tx_read(it6505, REG_TX_SYS_STATUS))|B_TX_CLR_AUD_CTS | B_TX_INTACTDONE ;
        it6161_hdmi_tx_write(it6505, REG_TX_SYS_STATUS,intclr3); // clear interrupt.
        intclr3 &= ~(B_TX_INTACTDONE);
        it6161_hdmi_tx_write(it6505, REG_TX_SYS_STATUS,intclr3); // INTACTDONE reset to zero.
    }
    //
    // else
    // {
    //     if(pHPDChange)
    //     {
    // 	    if(HPD != PrevHPD)
    // 	    {
    //             *pHPDChange = TRUE;
    //         }
    //         else
    //         {
    //            *pHPDChange = FALSE;
    //         }
    //     }
    // }
    if(pHPDChange)
    {
        if((*pHPDChange==TRUE) &&(HPD==FALSE))
        {
            it6161_hdmi_tx_write(it6505, REG_TX_AFE_DRV_CTRL,B_TX_AFE_DRV_RST|B_TX_AFE_DRV_PWD);
        }
    }
    if(pHPD)
    {
         *pHPD = HPD    ;
    }
    hdmiTxDev[0].bHPD = HPD ;
    return HPD ;
}

void HDMITX_PowerOn()
{
    hdmitx_LoadRegSetting(HDMITX_PwrOn_Table);
}

void HDMITX_PowerDown()
{
    hdmitx_LoadRegSetting(HDMITX_PwrDown_Table);
}

void setHDMITX_AVMute(u8 bEnable)
{
    Switch_HDMITX_Bank(it6505, 0);
    it6161_hdmi_tx_set_bits(it6505, REG_TX_GCP,B_TX_SETAVMUTE, bEnable?B_TX_SETAVMUTE:0 );
    it6161_hdmi_tx_write(it6505, REG_TX_PKT_GENERAL_CTRL,B_TX_ENABLE_PKT|B_TX_REPEAT_PKT);

	show_vid_info();
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_LoadRegSetting()
// Input: RegSetEntry SettingTable[] ;
// Return: N/A
// Remark: if an entry {0, 0, 0} will be terminated.
//////////////////////////////////////////////////////////////////////

void hdmitx_LoadRegSetting(const RegSetEntry table[])
{
    int i ;

    for( i = 0 ;  ; i++ )
    {
        if( table[i].offset == 0 && table[i].invAndMask == 0 && table[i].OrMask == 0 )
        {
            return ;
        }
        else if( table[i].invAndMask == 0 && table[i].OrMask == 0 )
        {
            DRM_INFO("delay(%d)\n",(int)table[i].offset);
            msleep(table[i].offset);
        }
        else if( table[i].invAndMask == 0xFF )
        {
            DRM_INFO("it6161_hdmi_tx_write(it6505, %02x,%02x)\n",(int)table[i].offset,(int)table[i].OrMask);
            it6161_hdmi_tx_write(it6505, table[i].offset,table[i].OrMask);
        }
        else
        {
            DRM_INFO("it6161_hdmi_tx_set_bits(it6505, %02x,%02x,%02x)\n",(int)table[i].offset,(int)table[i].invAndMask,(int)table[i].OrMask);
            it6161_hdmi_tx_set_bits(it6505, table[i].offset,table[i].invAndMask,table[i].OrMask);
        }
    }
}

///*****************************************
//   @file   <hdmitx_ddc.c>
//******************************************/

/////////////////////////////
// DDC Function.
//////////////////////////////////////////////////////////////////////

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_ClearDDCFIFO
// Parameter: N/A
// Return: N/A
// Remark: clear the DDC FIFO.
// Side-Effect: DDC master will set to be HOST.
//////////////////////////////////////////////////////////////////////

///*****************************************
//   @file   <hdmitx_vid.c>
//******************************************/


static void hdmitx_SetInputMode(u8 InputMode,u8 bInputSignalType);
static void hdmitx_SetCSCScale(u8 bInputMode,u8 bOutputMode);
static void hdmitx_SetupAFE(VIDEOPCLKLEVEL PCLKLevel);
static void hdmitx_FireAFE(void);

//////////////////////////////////////////////////////////////////////
// utility function for main..
//////////////////////////////////////////////////////////////////////

// #ifndef DISABLE_HDMITX_CSC
//     #if (defined (SUPPORT_OUTPUTYUV)) && (defined (SUPPORT_INPUTRGB))
//         extern const u8 bCSCMtx_RGB2YUV_ITU601_16_235[] ;
//         extern const u8 bCSCMtx_RGB2YUV_ITU601_0_255[] ;
//         extern const u8 bCSCMtx_RGB2YUV_ITU709_16_235[] ;
//         extern const u8 bCSCMtx_RGB2YUV_ITU709_0_255[] ;
//     #endif

//     #if (defined (SUPPORT_OUTPUTRGB)) && (defined (SUPPORT_INPUTYUV))
//         extern const u8 bCSCMtx_YUV2RGB_ITU601_16_235[] ;
//         extern const u8 bCSCMtx_YUV2RGB_ITU601_0_255[] ;
//         extern const u8 bCSCMtx_YUV2RGB_ITU709_16_235[] ;
//         extern const u8 bCSCMtx_YUV2RGB_ITU709_0_255[] ;

//     #endif
// #endif// DISABLE_HDMITX_CSC

//////////////////////////////////////////////////////////////////////
// Function Body.
//////////////////////////////////////////////////////////////////////

void HDMITX_DisableVideoOutput()
{
    u8 uc = it6161_hdmi_tx_read(it6505, REG_TX_SW_RST) | B_HDMITX_VID_RST ;
    it6161_hdmi_tx_write(it6505, REG_TX_SW_RST,uc);
    it6161_hdmi_tx_write(it6505, REG_TX_AFE_DRV_CTRL,B_TX_AFE_DRV_RST|B_TX_AFE_DRV_PWD);
    it6161_hdmi_tx_set_bits(it6505, 0x62, 0x90, 0x00);
    it6161_hdmi_tx_set_bits(it6505, 0x64, 0x89, 0x00);
}

bool HDMITX_EnableVideoOutput(VIDEOPCLKLEVEL level,u8 inputColorMode,u8 outputColorMode,u8 bHDMI)
{
#ifdef INVERT_VID_LATCHEDGE
    u8 uc = 0 ;
#endif // INVERT_VID_LATCHEDGE

    // bInputVideoMode,bOutputVideoMode,hdmiTxDev[0].bInputVideoSignalType,bAudioInputType,should be configured by upper F/W or loaded from EEPROM.
    // should be configured by initsys.c
    // VIDEOPCLKLEVEL level ;

    it6161_hdmi_tx_write(it6505, REG_TX_SW_RST,B_HDMITX_VID_RST|B_HDMITX_AUD_RST|B_TX_AREF_RST|B_TX_HDCP_RST_HDMITX);

    hdmiTxDev[0].bHDMIMode = (u8)bHDMI ;
    // 2009/12/09 added by jau-chih.tseng@ite.com.tw
    Switch_HDMITX_Bank(it6505, 1);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB1,0x00);
    Switch_HDMITX_Bank(it6505, 0);
    //~jau-chih.tseng@ite.com.tw

    if(hdmiTxDev[0].bHDMIMode)
    {
        setHDMITX_AVMute(TRUE);
    }
    hdmitx_SetInputMode(inputColorMode,hdmiTxDev[0].bInputVideoSignalType);

    hdmitx_SetCSCScale(inputColorMode,outputColorMode);

    if(hdmiTxDev[0].bHDMIMode)
    {
        it6161_hdmi_tx_write(it6505, REG_TX_HDMI_MODE,B_TX_HDMI_MODE);
    }
    else
    {
        it6161_hdmi_tx_write(it6505, REG_TX_HDMI_MODE,B_TX_DVI_MODE);
    }
#ifdef INVERT_VID_LATCHEDGE
    uc = it6161_hdmi_tx_read(it6505, REG_TX_CLK_CTRL1);
    uc |= B_TX_VDO_LATCH_EDGE ;
    it6161_hdmi_tx_write(it6505, REG_TX_CLK_CTRL1, uc);
#endif

    hdmitx_SetupAFE(level); // pass if High Freq request
    it6161_hdmi_tx_write(it6505, REG_TX_SW_RST,          B_HDMITX_AUD_RST|B_TX_AREF_RST|B_TX_HDCP_RST_HDMITX);

    hdmitx_FireAFE();
	return TRUE ;
}

//////////////////////////////////////////////////////////////////////
// export this for dynamic change input signal
//////////////////////////////////////////////////////////////////////
bool setHDMITX_VideoSignalType(u8 inputSignalType)
{
	hdmiTxDev[0].bInputVideoSignalType = inputSignalType ;
    // hdmitx_SetInputMode(inputColorMode,hdmiTxDev[0].bInputVideoSignalType);
    return TRUE ;
}


#ifdef IT6615
void setHDMITX_ColorDepthPhase(u8 ColorDepth,u8 bPhase)
{

    u8 uc ;
    u8 bColorDepth ;

    if(ColorDepth == 30)
    {
        bColorDepth = B_TX_CD_30 ;
        DRM_INFO("bColorDepth = B_TX_CD_30\n");
    }
    else if (ColorDepth == 36)
    {
        bColorDepth = B_TX_CD_36 ;
        DRM_INFO("bColorDepth = B_TX_CD_36\n");
    }
    /*
    else if (ColorDepth == 24)
    {
        bColorDepth = B_TX_CD_24 ;
        //bColorDepth = 0 ;//modify JJ by mail 20100423 1800 // not indicated
    }
    */
    else
    {
        bColorDepth = 0 ; // not indicated
    }
    Switch_HDMITX_Bank(it6505, 0);
    it6161_hdmi_tx_set_bits(it6505, REG_TX_GCP,B_TX_COLOR_DEPTH_MASK ,bColorDepth);
	DRM_INFO("setHDMITX_ColorDepthPhase(%02X), regC1 = %02X\n",(int)bColorDepth,(int)it6161_hdmi_tx_read(it6505, REG_TX_GCP));

}
#endif//#ifdef IT6615
#ifdef SUPPORT_SYNCEMBEDDED

struct CRT_TimingSetting {
	u8 fmt;
    u32 HActive;
    u32 VActive;
    u32 HTotal;
    u32 VTotal;
    u32 H_FBH;
    u32 H_SyncW;
    u32 H_BBH;
    u32 V_FBH;
    u32 V_SyncW;
    u32 V_BBH;
    u8 Scan:1;
    u8 VPolarity:1;
    u8 HPolarity:1;
};

//   VDEE_L,   VDEE_H, VRS2S_L, VRS2S_H, VRS2E_L, VRS2E_H, HalfL_L, HalfL_H, VDE2S_L, VDE2S_H, HVP&Progress
const struct CRT_TimingSetting TimingTable[] =
{
    //  VIC   H     V    HTotal VTotal  HFT   HSW     HBP VF VSW   VB
    {  1,  640,  480,    800,  525,   16,    96,    48, 10, 2,  33,      PROG, Vneg, Hneg},// 640x480@60Hz         - CEA Mode [ 1]
    {  2,  720,  480,    858,  525,   16,    62,    60,  9, 6,  30,      PROG, Vneg, Hneg},// 720x480@60Hz         - CEA Mode [ 2]
    {  3,  720,  480,    858,  525,   16,    62,    60,  9, 6,  30,      PROG, Vneg, Hneg},// 720x480@60Hz         - CEA Mode [ 3]
    {  4, 1280,  720,   1650,  750,  110,    40,   220,  5, 5,  20,      PROG, Vpos, Hpos},// 1280x720@60Hz        - CEA Mode [ 4]
    {  5, 1920,  540,   2200,  562,   88,    44,   148,  2, 5,  15, INTERLACE, Vpos, Hpos},// 1920x1080(I)@60Hz    - CEA Mode [ 5]
    {  6,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15, INTERLACE, Vneg, Hneg},// 720x480(I)@60Hz      - CEA Mode [ 6]
    {  7,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15, INTERLACE, Vneg, Hneg},// 720x480(I)@60Hz      - CEA Mode [ 7]
    // {  8,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15,      PROG, Vneg, Hneg},// 720x480(I)@60Hz      - CEA Mode [ 8]
    // {  9,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15,      PROG, Vneg, Hneg},// 720x480(I)@60Hz      - CEA Mode [ 9]
    // { 10,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15, INTERLACE, Vneg, Hneg},// 720x480(I)@60Hz      - CEA Mode [10]
    // { 11,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15, INTERLACE, Vneg, Hneg},// 720x480(I)@60Hz      - CEA Mode [11]
    // { 12,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15,      PROG, Vneg, Hneg},// 720x480(I)@60Hz      - CEA Mode [12]
    // { 13,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15,      PROG, Vneg, Hneg},// 720x480(I)@60Hz      - CEA Mode [13]
    // { 14, 1440,  480,   1716,  525,   32,   124,   120,  9, 6,  30,      PROG, Vneg, Hneg},// 1440x480@60Hz        - CEA Mode [14]
    // { 15, 1440,  480,   1716,  525,   32,   124,   120,  9, 6,  30,      PROG, Vneg, Hneg},// 1440x480@60Hz        - CEA Mode [15]
    { 16, 1920, 1080,   2200, 1125,   88,    44,   148,  4, 5,  36,      PROG, Vpos, Hpos},// 1920x1080@60Hz       - CEA Mode [16]
    { 17,  720,  576,    864,  625,   12,    64,    68,  5, 5,  39,      PROG, Vneg, Hneg},// 720x576@50Hz         - CEA Mode [17]
    { 18,  720,  576,    864,  625,   12,    64,    68,  5, 5,  39,      PROG, Vneg, Hneg},// 720x576@50Hz         - CEA Mode [18]
    { 19, 1280,  720,   1980,  750,  440,    40,   220,  5, 5,  20,      PROG, Vpos, Hpos},// 1280x720@50Hz        - CEA Mode [19]
    { 20, 1920,  540,   2640,  562,  528,    44,   148,  2, 5,  15, INTERLACE, Vpos, Hpos},// 1920x1080(I)@50Hz    - CEA Mode [20]
    { 21,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19, INTERLACE, Vneg, Hneg},// 1440x576(I)@50Hz     - CEA Mode [21]
    { 22,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19, INTERLACE, Vneg, Hneg},// 1440x576(I)@50Hz     - CEA Mode [22]
    // { 23,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19,      PROG, Vneg, Hneg},// 1440x288@50Hz        - CEA Mode [23]
    // { 24,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19,      PROG, Vneg, Hneg},// 1440x288@50Hz        - CEA Mode [24]
    // { 25,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19, INTERLACE, Vneg, Hneg},// 1440x576(I)@50Hz     - CEA Mode [25]
    // { 26,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19, INTERLACE, Vneg, Hneg},// 1440x576(I)@50Hz     - CEA Mode [26]
    // { 27,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19,      PROG, Vneg, Hneg},// 1440x288@50Hz        - CEA Mode [27]
    // { 28,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19,      PROG, Vneg, Hneg},// 1440x288@50Hz        - CEA Mode [28]
    // { 29, 1440,  576,   1728,  625,   24,   128,   136,  5, 5,  39,      PROG, Vpos, Hneg},// 1440x576@50Hz        - CEA Mode [29]
    // { 30, 1440,  576,   1728,  625,   24,   128,   136,  5, 5,  39,      PROG, Vpos, Hneg},// 1440x576@50Hz        - CEA Mode [30]
    { 31, 1920, 1080,   2640, 1125,  528,    44,   148,  4, 5,  36,      PROG, Vpos, Hpos},// 1920x1080@50Hz       - CEA Mode [31]
    { 32, 1920, 1080,   2750, 1125,  638,    44,   148,  4, 5,  36,      PROG, Vpos, Hpos},// 1920x1080@24Hz       - CEA Mode [32]
    { 33, 1920, 1080,   2640, 1125,  528,    44,   148,  4, 5,  36,      PROG, Vpos, Hpos},// 1920x1080@25Hz       - CEA Mode [33]
    { 34, 1920, 1080,   2200, 1125,   88,    44,   148,  4, 5,  36,      PROG, Vpos, Hpos},// 1920x1080@30Hz       - CEA Mode [34]
    // { 35, 2880,  480, 1716*2,  525, 32*2, 124*2, 120*2,  9, 6,  30,      PROG, Vneg, Hneg},// 2880x480@60Hz        - CEA Mode [35]
    // { 36, 2880,  480, 1716*2,  525, 32*2, 124*2, 120*2,  9, 6,  30,      PROG, Vneg, Hneg},// 2880x480@60Hz        - CEA Mode [36]
    // { 37, 2880,  576,   3456,  625, 24*2, 128*2, 136*2,  5, 5,  39,      PROG, Vneg, Hneg},// 2880x576@50Hz        - CEA Mode [37]
    // { 38, 2880,  576,   3456,  625, 24*2, 128*2, 136*2,  5, 5,  39,      PROG, Vneg, Hneg},// 2880x576@50Hz        - CEA Mode [38]
    // { 39, 1920,  540,   2304,  625,   32,   168,   184, 23, 5,  57, INTERLACE, Vneg, Hpos},// 1920x1080@50Hz       - CEA Mode [39]
    // { 40, 1920,  540,   2640,  562,  528,    44,   148,  2, 5,  15, INTERLACE, Vpos, Hpos},// 1920x1080(I)@100Hz   - CEA Mode [40]
    // { 41, 1280,  720,   1980,  750,  440,    40,   220,  5, 5,  20,      PROG, Vpos, Hpos},// 1280x720@100Hz       - CEA Mode [41]
    // { 42,  720,  576,    864,  625,   12,    64,    68,  5, 5,  39,      PROG, Vneg, Hneg},// 720x576@100Hz        - CEA Mode [42]
    // { 43,  720,  576,    864,  625,   12,    64,    68,  5, 5,  39,      PROG, Vneg, Hneg},// 720x576@100Hz        - CEA Mode [43]
    // { 44,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19, INTERLACE, Vneg, Hneg},// 1440x576(I)@100Hz    - CEA Mode [44]
    // { 45,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19, INTERLACE, Vneg, Hneg},// 1440x576(I)@100Hz    - CEA Mode [45]
    // { 46, 1920,  540,   2200,  562,   88,    44,   148,  2, 5,  15, INTERLACE, Vpos, Hpos},// 1920x1080(I)@120Hz   - CEA Mode [46]
    // { 47, 1280,  720,   1650,  750,  110,    40,   220,  5, 5,  20,      PROG, Vpos, Hpos},// 1280x720@120Hz       - CEA Mode [47]
    // { 48,  720,  480,    858,  525,   16,    62,    60,  9, 6,  30,      PROG, Vneg, Hneg},// 720x480@120Hz        - CEA Mode [48]
    // { 49,  720,  480,    858,  525,   16,    62,    60,  9, 6,  30,      PROG, Vneg, Hneg},// 720x480@120Hz        - CEA Mode [49]
    // { 50,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15, INTERLACE, Vneg, Hneg},// 720x480(I)@120Hz     - CEA Mode [50]
    // { 51,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15, INTERLACE, Vneg, Hneg},// 720x480(I)@120Hz     - CEA Mode [51]
    // { 52,  720,  576,    864,  625,   12,    64,    68,  5, 5,  39,      PROG, Vneg, Hneg},// 720x576@200Hz        - CEA Mode [52]
    // { 53,  720,  576,    864,  625,   12,    64,    68,  5, 5,  39,      PROG, Vneg, Hneg},// 720x576@200Hz        - CEA Mode [53]
    // { 54,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19, INTERLACE, Vneg, Hneg},// 1440x576(I)@200Hz    - CEA Mode [54]
    // { 55,  720,  288,    864,  312,   12,    63,    69,  2, 3,  19, INTERLACE, Vneg, Hneg},// 1440x576(I)@200Hz    - CEA Mode [55]
    // { 56,  720,  480,    858,  525,   16,    62,    60,  9, 6,  30,      PROG, Vneg, Hneg},// 720x480@120Hz        - CEA Mode [56]
    // { 57,  720,  480,    858,  525,   16,    62,    60,  9, 6,  30,      PROG, Vneg, Hneg},// 720x480@120Hz        - CEA Mode [57]
    // { 58,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15, INTERLACE, Vneg, Hneg},// 720x480(I)@120Hz     - CEA Mode [58]
    // { 59,  720,  240,    858,  262,   19,    62,    57,  4, 3,  15, INTERLACE, Vneg, Hneg},// 720x480(I)@120Hz     - CEA Mode [59]
    { 60, 1280,  720,   3300,  750, 1760,    40,   220,  5, 5,  20,      PROG, Vpos, Hpos},// 1280x720@24Hz        - CEA Mode [60]
    { 61, 1280,  720,   3960,  750, 2420,    40,   220,  5, 5,  20,      PROG, Vpos, Hpos},// 1280x720@25Hz        - CEA Mode [61]
    { 62, 1280,  720,   3300,  750, 1760,    40,   220,  5, 5,  20,      PROG, Vpos, Hpos},// 1280x720@30Hz        - CEA Mode [62]
    // { 63, 1920, 1080,   2200, 1125,   88,    44,   148,  4, 5,  36,      PROG, Vpos, Hpos},// 1920x1080@120Hz      - CEA Mode [63]
    // { 64, 1920, 1080,   2640, 1125,  528,    44,   148,  4, 5,  36,      PROG, Vpos, Hpos},// 1920x1080@100Hz      - CEA Mode [64]
};

#define MaxIndex (sizeof(TimingTable)/sizeof(struct CRT_TimingSetting))
bool setHDMITX_SyncEmbeddedByVIC(u8 VIC,u8 bInputType)
{
    int i ;
    u8 fmt_index=0;

    // if Embedded Video,need to generate timing with pattern register
    Switch_HDMITX_Bank(it6505, 0);

    DRM_INFO("setHDMITX_SyncEmbeddedByVIC(%d,%x)\n",(int)VIC,(int)bInputType);
    if( VIC > 0 )
    {
        for(i=0;i< MaxIndex;i ++)
        {
            if(TimingTable[i].fmt==VIC)
            {
                fmt_index=i;
                DRM_INFO("fmt_index=%02x)\n",(int)fmt_index);
                DRM_INFO("***Fine Match Table ***\n");
                break;
            }
        }
    }
    else
    {
        DRM_INFO("***No Match VIC == 0 ***\n");
        return FALSE ;
    }

    if(i>=MaxIndex)
    {
        //return FALSE;
        DRM_INFO("***No Match VIC ***\n");
        return FALSE ;
    }
    //if( bInputSignalType & T_MODE_SYNCEMB )
    {
        int HTotal, HDES, VTotal, VDES;
        int HDEW, VDEW, HFP, HSW, VFP, VSW;
        int HRS, HRE;
        int VRS, VRE;
        int H2ndVRRise;
        int VRS2nd, VRE2nd;
        u8 Pol;

        HTotal  =TimingTable[fmt_index].HTotal;
        HDEW    =TimingTable[fmt_index].HActive;
        HFP     =TimingTable[fmt_index].H_FBH;
        HSW     =TimingTable[fmt_index].H_SyncW;
        HDES    =HSW+TimingTable[fmt_index].H_BBH;
        VTotal  =TimingTable[fmt_index].VTotal;
        VDEW    =TimingTable[fmt_index].VActive;
        VFP     =TimingTable[fmt_index].V_FBH;
        VSW     =TimingTable[fmt_index].V_SyncW;
        VDES    =VSW+TimingTable[fmt_index].V_BBH;

        Pol = (TimingTable[fmt_index].HPolarity==Hpos)?(1<<1):0 ;
        Pol |= (TimingTable[fmt_index].VPolarity==Vpos)?(1<<2):0 ;

        // SyncEmb case=====
        if( bInputType & T_MODE_CCIR656)
        {
            HRS = HFP - 1;
        }
        else
        {
            HRS = HFP - 2;
            /*
            if(VIC==HDMI_1080p60 ||
               VIC==HDMI_1080p50 )
            {
                HDMITX_OrReg_Byte(it6505, 0x59, (1<<3));
            }
            else
            {
                HDMITX_AndReg_Byte(it6505, 0x59, ~(1<<3));
            }
            */
        }
        HRE = HRS + HSW;
        H2ndVRRise = HRS+ HTotal/2;

        VRS = VFP;
        VRE = VRS + VSW;

        // VTotal>>=1;

        if(PROG == TimingTable[fmt_index].Scan)
        { // progressive mode
            VRS2nd = 0xFFF;
            VRE2nd = 0x3F;
        }
        else
        { // interlaced mode
            if(39 == TimingTable[fmt_index].fmt)
            {
                VRS2nd = VRS + VTotal - 1;
                VRE2nd = VRS2nd + VSW;
            }
            else
            {
                VRS2nd = VRS + VTotal;
                VRE2nd = VRS2nd + VSW;
            }
        }
        #ifdef DETECT_VSYNC_CHG_IN_SAV
        if( EnSavVSync )
        {
            VRS -= 1;
            VRE -= 1;
            if( !pSetVTiming->ScanMode ) // interlaced mode
            {
                VRS2nd -= 1;
                VRE2nd -= 1;
            }
        }
        #endif // DETECT_VSYNC_CHG_IN_SAV
        it6161_hdmi_tx_set_bits(it6505, 0x90, 0x06, Pol);
        // write H2ndVRRise
        it6161_hdmi_tx_set_bits(it6505, 0x90, 0xF0, (H2ndVRRise&0x0F)<<4);
        it6161_hdmi_tx_write(it6505, 0x91, (H2ndVRRise&0x0FF0)>>4);
        // write HRS/HRE
        it6161_hdmi_tx_write(it6505, 0x95, HRS&0xFF);
        it6161_hdmi_tx_write(it6505, 0x96, HRE&0xFF);
        it6161_hdmi_tx_write(it6505, 0x97, ((HRE&0x0F00)>>4)+((HRS&0x0F00)>>8));
        // write VRS/VRE
        it6161_hdmi_tx_write(it6505, 0xa0, VRS&0xFF);
        it6161_hdmi_tx_write(it6505, 0xa1, ((VRE&0x0F)<<4)+((VRS&0x0F00)>>8));
        it6161_hdmi_tx_write(it6505, 0xa2, VRS2nd&0xFF);
        it6161_hdmi_tx_write(it6505, 0xa6, (VRE2nd&0xF0)+((VRE&0xF0)>>4));
        it6161_hdmi_tx_write(it6505, 0xa3, ((VRE2nd&0x0F)<<4)+((VRS2nd&0xF00)>>8));
        it6161_hdmi_tx_write(it6505, 0xa4, H2ndVRRise&0xFF);
        it6161_hdmi_tx_write(it6505, 0xa5, (/*EnDEOnly*/0<<5)+((TimingTable[fmt_index].Scan==INTERLACE)?(1<<4):0)+((H2ndVRRise&0xF00)>>8));
        it6161_hdmi_tx_set_bits(it6505, 0xb1, 0x51, ((HRE&0x1000)>>6)+((HRS&0x1000)>>8)+((HDES&0x1000)>>12));
        it6161_hdmi_tx_set_bits(it6505, 0xb2, 0x05, ((H2ndVRRise&0x1000)>>10)+((H2ndVRRise&0x1000)>>12));
    }
    return TRUE ;
}

#endif // SUPPORT_SYNCEMBEDDED

//~jj_tseng@chipadvanced.com 2007/01/02

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_SetInputMode
// Parameter: InputMode,bInputSignalType
//      InputMode - use [1:0] to identify the color space for reg70[7:6],
//                  definition:
//                     #define F_MODE_RGB444  0
//                     #define F_MODE_YUV422 1
//                     #define F_MODE_YUV444 2
//                     #define F_MODE_CLRMOD_MASK 3
//      bInputSignalType - defined the CCIR656 D[0],SYNC Embedded D[1],and
//                     DDR input in D[2].
// Return: N/A
// Remark: program Reg70 with the input value.
// Side-Effect: Reg70.
//////////////////////////////////////////////////////////////////////
#define INPUT_CLOCK_DELAY  0x01
void hdmitx_SetInputMode(u8 InputColorMode,u8 bInputSignalType)
{
    u8 ucData ;

    ucData = it6161_hdmi_tx_read(it6505, REG_TX_INPUT_MODE);
    ucData &= ~(M_TX_INCOLMOD|B_TX_2X656CLK|B_TX_SYNCEMB|B_TX_INDDR|B_TX_PCLKDIV2);
    ucData |= INPUT_CLOCK_DELAY ;//input clock delay 1 for 1080P DDR

    switch(InputColorMode & F_MODE_CLRMOD_MASK)
    {
    case F_MODE_YUV422:
        ucData |= B_TX_IN_YUV422 ;
        break ;
    case F_MODE_YUV444:
        ucData |= B_TX_IN_YUV444 ;
        break ;
    case F_MODE_RGB444:
    default:
        ucData |= B_TX_IN_RGB ;
        break ;
    }
    if(bInputSignalType & T_MODE_PCLKDIV2)
    {
        ucData |= B_TX_PCLKDIV2 ; DRM_INFO("PCLK Divided by 2 mode\n");
    }
    if(bInputSignalType & T_MODE_CCIR656)
    {
        ucData |= B_TX_2X656CLK ; DRM_INFO("CCIR656 mode\n");
    }
    if(bInputSignalType & T_MODE_SYNCEMB)
    {
        ucData |= B_TX_SYNCEMB ; DRM_INFO("Sync Embedded mode\n");
    }
    if(bInputSignalType & T_MODE_INDDR)
    {
        ucData |= B_TX_INDDR ; DRM_INFO("Input DDR mode\n");
    }
    it6161_hdmi_tx_write(it6505, REG_TX_INPUT_MODE,ucData);
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_SetCSCScale
// Parameter: bInputMode -
//             D[1:0] - Color Mode
//             D[4] - Colorimetry 0: ITU_BT601 1: ITU_BT709
//             D[5] - Quantization 0: 0_255 1: 16_235
//             D[6] - Up/Dn Filter 'Required'
//                    0: no up/down filter
//                    1: enable up/down filter when csc need.
//             D[7] - Dither Filter 'Required'
//                    0: no dither enabled.
//                    1: enable dither and dither free go "when required".
//            bOutputMode -
//             D[1:0] - Color mode.
// Return: N/A
// Remark: reg72~reg8D will be programmed depended the input with table.
// Side-Effect:
//////////////////////////////////////////////////////////////////////

void hdmitx_SetCSCScale(u8 bInputMode,u8 bOutputMode)
{
    u8 ucData,csc ;
    u8 i ;
    u8 filter = 0 ; // filter is for Video CTRL DN_FREE_GO,EN_DITHER,and ENUDFILT

    // (1) YUV422 in,RGB/YUV444 output (Output is 8-bit,input is 12-bit)
    // (2) YUV444/422  in,RGB output (CSC enable,and output is not YUV422)
    // (3) RGB in,YUV444 output   (CSC enable,and output is not YUV422)
    //
    // YUV444/RGB24 <-> YUV422 need set up/down filter.
    DRM_INFO("hdmitx_SetCSCScale(u8 bInputMode = %x,u8 bOutputMode = %x)\n", (int)bInputMode, (int)bOutputMode);
    switch(bInputMode&F_MODE_CLRMOD_MASK)
    {
    #ifdef SUPPORT_INPUTYUV444
    case F_MODE_YUV444:
        DRM_INFO("Input mode is YUV444 ");
        switch(bOutputMode&F_MODE_CLRMOD_MASK)
        {
        case F_MODE_YUV444:
            DRM_INFO("Output mode is YUV444\n");
            csc = B_HDMITX_CSC_BYPASS ;
            break ;

        case F_MODE_YUV422:
            DRM_INFO("Output mode is YUV422\n");
            if(bInputMode & F_VIDMODE_EN_UDFILT) // YUV444 to YUV422 need up/down filter for processing.
            {
                filter |= B_TX_EN_UDFILTER ;
            }
            csc = B_HDMITX_CSC_BYPASS ;
            break ;
        case F_MODE_RGB444:
            DRM_INFO("Output mode is RGB24\n");
            csc = B_HDMITX_CSC_YUV2RGB ;
            if(bInputMode & F_VIDMODE_EN_DITHER) // YUV444 to RGB24 need dither
            {
                filter |= B_TX_EN_DITHER | B_TX_DNFREE_GO ;
            }
            break ;
        }
        break ;
    #endif

    #ifdef SUPPORT_INPUTYUV422
    case F_MODE_YUV422:
        DRM_INFO("Input mode is YUV422\n");
        switch(bOutputMode&F_MODE_CLRMOD_MASK)
        {
        case F_MODE_YUV444:
            DRM_INFO("Output mode is YUV444\n");
            csc = B_HDMITX_CSC_BYPASS ;
            if(bInputMode & F_VIDMODE_EN_UDFILT) // YUV422 to YUV444 need up filter
            {
                filter |= B_TX_EN_UDFILTER ;
            }
            if(bInputMode & F_VIDMODE_EN_DITHER) // YUV422 to YUV444 need dither
            {
                filter |= B_TX_EN_DITHER | B_TX_DNFREE_GO ;
            }
            break ;
        case F_MODE_YUV422:
            DRM_INFO("Output mode is YUV422\n");
            csc = B_HDMITX_CSC_BYPASS ;

            break ;

        case F_MODE_RGB444:
            DRM_INFO("Output mode is RGB24\n");
            csc = B_HDMITX_CSC_YUV2RGB ;
            if(bInputMode & F_VIDMODE_EN_UDFILT) // YUV422 to RGB24 need up/dn filter.
            {
                filter |= B_TX_EN_UDFILTER ;
            }
            if(bInputMode & F_VIDMODE_EN_DITHER) // YUV422 to RGB24 need dither
            {
                filter |= B_TX_EN_DITHER | B_TX_DNFREE_GO ;
            }
            break ;
        }
        break ;
    #endif

    #ifdef SUPPORT_INPUTRGB
    case F_MODE_RGB444:
        DRM_INFO("Input mode is RGB24\n");
        switch(bOutputMode&F_MODE_CLRMOD_MASK)
        {
        case F_MODE_YUV444:
            DRM_INFO("Output mode is YUV444\n");
            csc = B_HDMITX_CSC_RGB2YUV ;

            if(bInputMode & F_VIDMODE_EN_DITHER) // RGB24 to YUV444 need dither
            {
                filter |= B_TX_EN_DITHER | B_TX_DNFREE_GO ;
            }
            break ;

        case F_MODE_YUV422:
            DRM_INFO("Output mode is YUV422\n");
            if(bInputMode & F_VIDMODE_EN_UDFILT) // RGB24 to YUV422 need down filter.
            {
                filter |= B_TX_EN_UDFILTER ;
            }
            if(bInputMode & F_VIDMODE_EN_DITHER) // RGB24 to YUV422 need dither
            {
                filter |= B_TX_EN_DITHER | B_TX_DNFREE_GO ;
            }
            csc = B_HDMITX_CSC_RGB2YUV ;
            break ;

        case F_MODE_RGB444:
            DRM_INFO("Output mode is RGB24\n");
            csc = B_HDMITX_CSC_BYPASS ;
            break ;
        }
        break ;
    #endif
    }
#ifndef DISABLE_HDMITX_CSC

    #ifdef SUPPORT_INPUTRGB
    // set the CSC metrix registers by colorimetry and quantization
    if(csc == B_HDMITX_CSC_RGB2YUV)
    {
        DRM_INFO("CSC = RGB2YUV %x ",csc);
        switch(bInputMode&(F_VIDMODE_ITU709|F_VIDMODE_16_235))
        {
        case F_VIDMODE_ITU709|F_VIDMODE_16_235:
            DRM_INFO("ITU709 16-235 ");
            for( i = 0 ; i < SIZEOF_CSCMTX ; i++ ){ it6161_hdmi_tx_write(it6505, REG_TX_CSC_YOFF+i,bCSCMtx_RGB2YUV_ITU709_16_235[i]) ; DRM_INFO("reg%02X <- %02X\n",(int)(i+REG_TX_CSC_YOFF),(int)bCSCMtx_RGB2YUV_ITU709_16_235[i]);}
            break ;
        case F_VIDMODE_ITU709|F_VIDMODE_0_255:
            DRM_INFO("ITU709 0-255 ");
            for( i = 0 ; i < SIZEOF_CSCMTX ; i++ ){ it6161_hdmi_tx_write(it6505, REG_TX_CSC_YOFF+i,bCSCMtx_RGB2YUV_ITU709_0_255[i]) ; DRM_INFO("reg%02X <- %02X\n",(int)(i+REG_TX_CSC_YOFF),(int)bCSCMtx_RGB2YUV_ITU709_0_255[i]);}
            break ;
        case F_VIDMODE_ITU601|F_VIDMODE_16_235:
            DRM_INFO("ITU601 16-235 ");
            for( i = 0 ; i < SIZEOF_CSCMTX ; i++ ){ it6161_hdmi_tx_write(it6505, REG_TX_CSC_YOFF+i,bCSCMtx_RGB2YUV_ITU601_16_235[i]) ; DRM_INFO("reg%02X <- %02X\n",(int)(i+REG_TX_CSC_YOFF),(int)bCSCMtx_RGB2YUV_ITU601_16_235[i]);}
            break ;
        case F_VIDMODE_ITU601|F_VIDMODE_0_255:
        default:
            DRM_INFO("ITU601 0-255 ");
            for( i = 0 ; i < SIZEOF_CSCMTX ; i++ ){ it6161_hdmi_tx_write(it6505, REG_TX_CSC_YOFF+i,bCSCMtx_RGB2YUV_ITU601_0_255[i]) ; DRM_INFO("reg%02X <- %02X\n",(int)(i+REG_TX_CSC_YOFF),(int)bCSCMtx_RGB2YUV_ITU601_0_255[i]);}
            break ;
        }
    }
    #endif

    #ifdef SUPPORT_INPUTYUV
    if (csc == B_HDMITX_CSC_YUV2RGB)
    {
        DRM_INFO("CSC = YUV2RGB %x ",csc);

        switch(bInputMode&(F_VIDMODE_ITU709|F_VIDMODE_16_235))
        {
        case F_VIDMODE_ITU709|F_VIDMODE_16_235:
            DRM_INFO("ITU709 16-235 ");
            for( i = 0 ; i < SIZEOF_CSCMTX ; i++ ){ it6161_hdmi_tx_write(it6505, REG_TX_CSC_YOFF+i,bCSCMtx_YUV2RGB_ITU709_16_235[i]) ; DRM_INFO("reg%02X <- %02X\n",(int)(i+REG_TX_CSC_YOFF),(int)bCSCMtx_YUV2RGB_ITU709_16_235[i]);}
            break ;
        case F_VIDMODE_ITU709|F_VIDMODE_0_255:
            DRM_INFO("ITU709 0-255 ");
            for( i = 0 ; i < SIZEOF_CSCMTX ; i++ ){ it6161_hdmi_tx_write(it6505, REG_TX_CSC_YOFF+i,bCSCMtx_YUV2RGB_ITU709_0_255[i]) ; DRM_INFO("reg%02X <- %02X\n",(int)(i+REG_TX_CSC_YOFF),(int)bCSCMtx_YUV2RGB_ITU709_0_255[i]);}
            break ;
        case F_VIDMODE_ITU601|F_VIDMODE_16_235:
            DRM_INFO("ITU601 16-235 ");
            for( i = 0 ; i < SIZEOF_CSCMTX ; i++ ){ it6161_hdmi_tx_write(it6505, REG_TX_CSC_YOFF+i,bCSCMtx_YUV2RGB_ITU601_16_235[i]) ; DRM_INFO("reg%02X <- %02X\n",(int)(i+REG_TX_CSC_YOFF),(int)bCSCMtx_YUV2RGB_ITU601_16_235[i]);}
            break ;
        case F_VIDMODE_ITU601|F_VIDMODE_0_255:
        default:
            DRM_INFO("ITU601 0-255 ");
            for( i = 0 ; i < SIZEOF_CSCMTX ; i++ ){ it6161_hdmi_tx_write(it6505, REG_TX_CSC_YOFF+i,bCSCMtx_YUV2RGB_ITU601_0_255[i]) ; DRM_INFO("reg%02X <- %02X\n",(int)(i+REG_TX_CSC_YOFF),(int)bCSCMtx_YUV2RGB_ITU601_0_255[i]);}
            break ;
        }
    }
    #endif
#else// DISABLE_HDMITX_CSC
    csc = B_HDMITX_CSC_BYPASS ;
#endif// DISABLE_HDMITX_CSC

	if( csc == B_HDMITX_CSC_BYPASS )
	{
		it6161_hdmi_tx_set_bits(it6505, 0xF, 0x10, 0x10);
	}
	else
	{
		it6161_hdmi_tx_set_bits(it6505, 0xF, 0x10, 0x00);
	}
    ucData = it6161_hdmi_tx_read(it6505, REG_TX_CSC_CTRL) & ~(M_TX_CSC_SEL|B_TX_DNFREE_GO|B_TX_EN_DITHER|B_TX_EN_UDFILTER);
    ucData |= filter|csc ;

    it6161_hdmi_tx_write(it6505, REG_TX_CSC_CTRL,ucData);

    // set output Up/Down Filter,Dither control

}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_SetupAFE
// Parameter: VIDEOPCLKLEVEL level
//            PCLK_LOW - for 13.5MHz (for mode less than 1080p)
//            PCLK MEDIUM - for 25MHz~74MHz
//            PCLK HIGH - PCLK > 80Hz (for 1080p mode or above)
// Return: N/A
// Remark: set reg62~reg65 depended on HighFreqMode
//         reg61 have to be programmed at last and after video stable input.
// Side-Effect:
//////////////////////////////////////////////////////////////////////

void hdmitx_SetupAFE(VIDEOPCLKLEVEL level)
{

    it6161_hdmi_tx_write(it6505, REG_TX_AFE_DRV_CTRL,B_TX_AFE_DRV_RST);/* 0x10 */
    switch(level)
    {
        case PCLK_HIGH:
            it6161_hdmi_tx_set_bits(it6505, 0x62, 0x90, 0x80);
            it6161_hdmi_tx_set_bits(it6505, 0x64, 0x89, 0x80);
            it6161_hdmi_tx_set_bits(it6505, 0x68, 0x10, 0x00);
			it6161_hdmi_tx_set_bits(it6505, 0x66, 0x80, 0x80);//hdmitxset(0x66, 0x80, 0x80);// mark fix 6017
            DRM_INFO("hdmitx_SetupAFE()===================HIGHT\n");
            break ;
        default:
            it6161_hdmi_tx_set_bits(it6505, 0x62, 0x90, 0x10);
            it6161_hdmi_tx_set_bits(it6505, 0x64, 0x89, 0x09);
            it6161_hdmi_tx_set_bits(it6505, 0x68, 0x10, 0x10);
            DRM_INFO("hdmitx_SetupAFE()===================LOW\n");
            break ;
    }
#ifdef REDUCE_HDMITX_SRC_JITTER
    //it6161_hdmi_tx_set_bits(it6505, 0x64, 0x01, 0x00); //pet: TODO need check
    // it6161_hdmi_tx_set_bits(it6505, 0x6A, 0xFF, 0xFF);

    // 2019/02/15 modified by jjtseng, 
    // Dr. Liu: 
	// it6161 b Solomon mipi TX (Ljitter jsource), [HU]w
	// reg[6A]=0x5D 
	// Note: Register 6A  is REG_XP_TEST[7:0], its eye and jitter CTS report please see attached file 
	// 
	// it6161 b ite mipi TX (Ljitter OKsource), keep
	// [6A]=0x00 (default setting)
    
    it6161_hdmi_tx_set_bits(it6505, 0x6A, 0xFF, 0x5D);
#endif // REDUCE_HDMITX_SRC_JITTER
    it6161_hdmi_tx_set_bits(it6505, REG_TX_SW_RST,B_TX_REF_RST_HDMITX|B_HDMITX_VID_RST,0);
    it6161_hdmi_tx_write(it6505, REG_TX_AFE_DRV_CTRL,0);
    msleep(1);
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_FireAFE
// Parameter: N/A
// Return: N/A
// Remark: write reg61 with 0x04
//         When program reg61 with 0x04,then audio and video circuit work.
// Side-Effect: N/A
//////////////////////////////////////////////////////////////////////

void hdmitx_FireAFE()
{
    Switch_HDMITX_Bank(it6505, 0);
    it6161_hdmi_tx_write(it6505, REG_TX_AFE_DRV_CTRL,0);
}

///*****************************************
//   @file   <hdmitx_aud.c>
//******************************************/

u8 AudioDelayCnt=0;
u8 LastRefaudfreqnum=0;
bool bForceCTS = FALSE;

//////////////////////////////////////////////////////////////////////
// Audio Output
//////////////////////////////////////////////////////////////////////

void setHDMITX_ChStat(u8 ucIEC60958ChStat[])
{
    u8 uc ;

    Switch_HDMITX_Bank(it6505, 1);
    uc = (ucIEC60958ChStat[0] <<1)& 0x7C ;
    it6161_hdmi_tx_write(it6505, REG_TX_AUDCHST_MODE,uc);
    it6161_hdmi_tx_write(it6505, REG_TX_AUDCHST_CAT,ucIEC60958ChStat[1]); // 192, audio CATEGORY
    it6161_hdmi_tx_write(it6505, REG_TX_AUDCHST_SRCNUM,ucIEC60958ChStat[2]&0xF);
    it6161_hdmi_tx_write(it6505, REG_TX_AUD0CHST_CHTNUM,(ucIEC60958ChStat[2]>>4)&0xF);
    it6161_hdmi_tx_write(it6505, REG_TX_AUDCHST_CA_FS,ucIEC60958ChStat[3]); // choose clock
    it6161_hdmi_tx_write(it6505, REG_TX_AUDCHST_OFS_WL,ucIEC60958ChStat[4]);
    Switch_HDMITX_Bank(it6505, 0);
}
/*
void setHDMITX_UpdateChStatFs(u32 Fs)
{
    u8 uc ;

    /////////////////////////////////////
    // Fs should be the following value.
    // #define AUDFS_22p05KHz  4
    // #define AUDFS_44p1KHz 0
    // #define AUDFS_88p2KHz 8
    // #define AUDFS_176p4KHz    12
    //
    // #define AUDFS_24KHz  6
    // #define AUDFS_48KHz  2
    // #define AUDFS_96KHz  10
    // #define AUDFS_192KHz 14
    //
    // #define AUDFS_768KHz 9
    //
    // #define AUDFS_32KHz  3
    // #define AUDFS_OTHER    1
    /////////////////////////////////////

    Switch_HDMITX_Bank(it6505, 1);
    uc = it6161_hdmi_tx_read(it6505, REG_TX_AUDCHST_CA_FS); // choose clock
    it6161_hdmi_tx_write(it6505, REG_TX_AUDCHST_CA_FS,uc); // choose clock
    uc &= 0xF0 ;
    uc |= (Fs&0xF);

    uc = it6161_hdmi_tx_read(it6505, REG_TX_AUDCHST_OFS_WL);
    uc &= 0xF ;
    uc |= ((~Fs) << 4)&0xF0 ;
    it6161_hdmi_tx_write(it6505, REG_TX_AUDCHST_OFS_WL,uc);

    Switch_HDMITX_Bank(it6505, 0);
}
*/
void setHDMITX_LPCMAudio(u8 AudioSrcNum, u8 AudSWL, u8 bAudInterface /*I2S/SPDIF/TDM*/)
{

    u8 AudioEnable, AudioFormat ;
    u8 bTDMSetting ;
    AudioEnable = 0 ;
    AudioFormat = hdmiTxDev[0].bOutputAudioMode ;

    switch(AudSWL)
    {
    case 16:
        AudioEnable |= M_TX_AUD_16BIT ;
        break ;
    case 18:
        AudioEnable |= M_TX_AUD_18BIT ;
        break ;
    case 20:
        AudioEnable |= M_TX_AUD_20BIT ;
        break ;
    case 24:
    default:
        AudioEnable |= M_TX_AUD_24BIT ;
        break ;
    }
    if( bAudInterface == SPDIF )
    {
        AudioFormat &= ~0x40 ;
        AudioEnable |= B_TX_AUD_SPDIF|B_TX_AUD_EN_I2S0 ;
    }
    else
    {
        AudioFormat |= 0x40 ;
        switch(AudioSrcNum)
        {
        case 4:
            AudioEnable |= B_TX_AUD_EN_I2S3|B_TX_AUD_EN_I2S2|B_TX_AUD_EN_I2S1|B_TX_AUD_EN_I2S0 ;
            break ;

        case 3:
            AudioEnable |= B_TX_AUD_EN_I2S2|B_TX_AUD_EN_I2S1|B_TX_AUD_EN_I2S0 ;
            break ;

        case 2:
            AudioEnable |= B_TX_AUD_EN_I2S1|B_TX_AUD_EN_I2S0 ;
            break ;

        case 1:
        default:
            AudioFormat &= ~0x40 ;
            AudioEnable |= B_TX_AUD_EN_I2S0 ;
            break ;

        }
    }
    AudioFormat|=0x01;//mingchih add
    hdmiTxDev[0].bAudioChannelEnable=AudioEnable;

    Switch_HDMITX_Bank(it6505, 0);
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0,AudioEnable&0xF0);

    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL1,AudioFormat); // regE1 bOutputAudioMode should be loaded from ROM image.
#ifdef USE_IT66120
    it6161_hdmi_tx_set_bits(it6505, 0x5A,0x02, 0x00);
    if( bAudInterface == SPDIF )
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_FIFOMAP,0xE4); // default mapping.
    }
    else
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_FIFOMAP,0xFF); // default mapping.
    }
#else
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_FIFOMAP,0xE4); // default mapping.
#endif

#ifdef USE_SPDIF_CHSTAT
    if( bAudInterface == SPDIF )
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL3,B_TX_CHSTSEL);
    }
    else
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL3,0);
    }
#else // not USE_SPDIF_CHSTAT
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL3,0);
#endif // USE_SPDIF_CHSTAT

    it6161_hdmi_tx_write(it6505, REG_TX_AUD_SRCVALID_FLAT,0x00);
    it6161_hdmi_tx_write(it6505, REG_TX_AUD_HDAUDIO,0x00); // regE5 = 0 ;

    if( bAudInterface == SPDIF )
    {
        u8 i ;
        HDMITX_OrReg_Byte(it6505, 0x5c,(1<<6));
        for( i = 0 ; i < 100 ; i++ )
        {
            if(it6161_hdmi_tx_read(it6505, REG_TX_CLK_STATUS2) & B_TX_OSF_LOCK)
            {
                break ; // stable clock.
            }
        }
    }
    else
    {
        bTDMSetting = it6161_hdmi_tx_read(it6505, REG_TX_AUD_HDAUDIO) ;
        if( bAudInterface == TDM )
        {
            bTDMSetting |= B_TX_TDM ;
            bTDMSetting &= 0x9F ;
            bTDMSetting |= (AudioSrcNum-1)<< 5;
        }
        else
        {
            bTDMSetting &= ~B_TX_TDM ;
        }
        it6161_hdmi_tx_write(it6505, REG_TX_AUD_HDAUDIO, bTDMSetting) ; // 2 channel NLPCM, no TDM mode.
    }
}

void setHDMITX_NLPCMAudio(u8 bAudInterface /*I2S/SPDIF/TDM*/) // no Source Num, no I2S.
{
    u8 AudioEnable, AudioFormat ;
    u8 i ;

    AudioFormat = 0x01 ; // NLPCM must use standard I2S mode.
    if( bAudInterface == SPDIF )
    {
        AudioEnable = M_TX_AUD_24BIT|B_TX_AUD_SPDIF;
    }
    else
    {
        AudioEnable = M_TX_AUD_24BIT;
    }

    Switch_HDMITX_Bank(it6505, 0);
    // it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, M_TX_AUD_24BIT|B_TX_AUD_SPDIF);
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, AudioEnable);
    //HDMITX_AndReg_Byte(it6505, REG_TX_SW_RST,~(B_HDMITX_AUD_RST|B_TX_AREF_RST));

    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL1,0x01); // regE1 bOutputAudioMode should be loaded from ROM image.
#ifdef USE_IT66120
    if( bAudInterface == SPDIF )
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_FIFOMAP,0xE4); // default mapping.
    }
    else
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_FIFOMAP,0xFF); // default mapping.
    }
#else
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_FIFOMAP,0xE4); // default mapping.
#endif

#ifdef USE_SPDIF_CHSTAT
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL3,B_TX_CHSTSEL);
#else // not USE_SPDIF_CHSTAT
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL3,0);
#endif // USE_SPDIF_CHSTAT

    it6161_hdmi_tx_write(it6505, REG_TX_AUD_SRCVALID_FLAT,0x00);
    it6161_hdmi_tx_write(it6505, REG_TX_AUD_HDAUDIO,0x00); // regE5 = 0 ;

    if( bAudInterface == SPDIF )
    {
        for( i = 0 ; i < 100 ; i++ )
        {
            if(it6161_hdmi_tx_read(it6505, REG_TX_CLK_STATUS2) & B_TX_OSF_LOCK)
            {
                break ; // stable clock.
            }
        }
    }
    else
    {
        i = it6161_hdmi_tx_read(it6505, REG_TX_AUD_HDAUDIO) ;
        i &= ~B_TX_TDM ;
        it6161_hdmi_tx_write(it6505, REG_TX_AUD_HDAUDIO, i) ; // 2 channel NLPCM, no TDM mode.
    }
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, AudioEnable|B_TX_AUD_EN_I2S0);
}

void setHDMITX_HBRAudio(u8 bAudInterface /*I2S/SPDIF/TDM*/)
{
    // u8 rst;
    Switch_HDMITX_Bank(it6505, 0);

    // rst = it6161_hdmi_tx_read(it6505, REG_TX_SW_RST);
	// rst &= ~(B_HDMITX_AUD_RST|B_TX_AREF_RST);

    // it6161_hdmi_tx_write(it6505, REG_TX_SW_RST, rst | B_HDMITX_AUD_RST );

    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL1,0x47); // regE1 bOutputAudioMode should be loaded from ROM image.
#ifdef USE_IT66120
    if( bAudInterface == SPDIF )
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_FIFOMAP,0xE4); // default mapping.
    }
    else
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_FIFOMAP,0xFF); // default mapping.
    }
#else
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_FIFOMAP,0xE4); // default mapping.
#endif

    if( bAudInterface == SPDIF )
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, M_TX_AUD_24BIT|B_TX_AUD_SPDIF);
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL3,B_TX_CHSTSEL);
    }
    else
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, M_TX_AUD_24BIT);
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL3,0);
    }
    it6161_hdmi_tx_write(it6505, REG_TX_AUD_SRCVALID_FLAT,0x08);
    it6161_hdmi_tx_write(it6505, REG_TX_AUD_HDAUDIO,B_TX_HBR); // regE5 = 0 ;

    //uc = it6161_hdmi_tx_read(it6505, REG_TX_CLK_CTRL1);
    //uc &= ~M_TX_AUD_DIV ;
    //it6161_hdmi_tx_write(it6505, REG_TX_CLK_CTRL1, uc);

    if( bAudInterface == SPDIF )
    {
        u8 i ;
        for( i = 0 ; i < 100 ; i++ )
        {
            if(it6161_hdmi_tx_read(it6505, REG_TX_CLK_STATUS2) & B_TX_OSF_LOCK)
            {
                break ; // stable clock.
            }
        }
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, M_TX_AUD_24BIT|B_TX_AUD_SPDIF|B_TX_AUD_EN_SPDIF);
    }
    else
    {
        it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, M_TX_AUD_24BIT|B_TX_AUD_EN_I2S3|B_TX_AUD_EN_I2S2|B_TX_AUD_EN_I2S1|B_TX_AUD_EN_I2S0);
    }
    HDMITX_AndReg_Byte(it6505, 0x5c,~(1<<6));
    hdmiTxDev[0].bAudioChannelEnable=it6161_hdmi_tx_read(it6505, REG_TX_AUDIO_CTRL0);
    // it6161_hdmi_tx_write(it6505, REG_TX_SW_RST, rst  );
}

void setHDMITX_DSDAudio()
{
    // to be continue
    // u8 rst;
    // rst = it6161_hdmi_tx_read(it6505, REG_TX_SW_RST);

    //it6161_hdmi_tx_write(it6505, REG_TX_SW_RST, rst | (B_HDMITX_AUD_RST|B_TX_AREF_RST) );

    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL1,0x41); // regE1 bOutputAudioMode should be loaded from ROM image.
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_FIFOMAP,0xE4); // default mapping.

    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, M_TX_AUD_24BIT);
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL3,0);

    it6161_hdmi_tx_write(it6505, REG_TX_AUD_SRCVALID_FLAT,0x00);
    it6161_hdmi_tx_write(it6505, REG_TX_AUD_HDAUDIO,B_TX_DSD); // regE5 = 0 ;
    //it6161_hdmi_tx_write(it6505, REG_TX_SW_RST, rst & ~(B_HDMITX_AUD_RST|B_TX_AREF_RST) );

    //uc = it6161_hdmi_tx_read(it6505, REG_TX_CLK_CTRL1);
    //uc &= ~M_TX_AUD_DIV ;
    //it6161_hdmi_tx_write(it6505, REG_TX_CLK_CTRL1, uc);

    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, M_TX_AUD_24BIT|B_TX_AUD_EN_I2S3|B_TX_AUD_EN_I2S2|B_TX_AUD_EN_I2S1|B_TX_AUD_EN_I2S0);
}

void HDMITX_DisableAudioOutput()
{
    //u8 uc = (it6161_hdmi_tx_read(it6505, REG_TX_SW_RST) | (B_HDMITX_AUD_RST | B_TX_AREF_RST));
    //it6161_hdmi_tx_write(it6505, REG_TX_SW_RST,uc);
    AudioDelayCnt=AudioOutDelayCnt;
    LastRefaudfreqnum=0;
    it6161_hdmi_tx_set_bits(it6505, REG_TX_SW_RST, (B_HDMITX_AUD_RST | B_TX_AREF_RST), (B_HDMITX_AUD_RST | B_TX_AREF_RST) );
    it6161_hdmi_tx_set_bits(it6505, 0x0F, 0x10, 0x10 );
}

void HDMITX_EnableAudioOutput(u8 AudioType, u8 bAudInterface /*I2S/SPDIF/TDM*/,  u32 SampleFreq,  u8 ChNum, u8 *pIEC60958ChStat, u32 TMDSClock)
{
    static u8 ucIEC60958ChStat[5] ;

    u8 Fs ;
    AudioDelayCnt=36;
    LastRefaudfreqnum=0;
    hdmiTxDev[0].TMDSClock=TMDSClock;
    hdmiTxDev[0].bAudioChannelEnable=0;
    hdmiTxDev[0].bAudInterface=bAudInterface;

    //DRM_INFO1(("HDMITX_EnableAudioOutput(%02X, %s, %d, %d, %p, %d);\n",
    //    AudioType, bSPDIF?"SPDIF":"I2S",SampleFreq, ChNum, pIEC60958ChStat, TMDSClock
    //    ));

    HDMITX_OrReg_Byte(it6505, REG_TX_SW_RST,(B_HDMITX_AUD_RST | B_TX_AREF_RST));
    it6161_hdmi_tx_write(it6505, REG_TX_CLK_CTRL0,B_TX_AUTO_OVER_SAMPLING_CLOCK|B_TX_EXT_256FS|0x01);

    it6161_hdmi_tx_set_bits(it6505, 0x0F, 0x10, 0x00 ); // power on the ACLK

    if(bAudInterface == SPDIF)
    {
        if(AudioType==T_AUDIO_HBR)
        {
            it6161_hdmi_tx_write(it6505, REG_TX_CLK_CTRL0,0x81);
        }
        HDMITX_OrReg_Byte(it6505, REG_TX_AUDIO_CTRL0,B_TX_AUD_SPDIF);
    }
    else
    {
        HDMITX_AndReg_Byte(it6505, REG_TX_AUDIO_CTRL0,(~B_TX_AUD_SPDIF));
    }
    if( AudioType != T_AUDIO_DSD)
    {
        // one bit audio have no channel status.
        switch(SampleFreq)
        {
        case  44100L: Fs =  AUDFS_44p1KHz ; break ;
        case  88200L: Fs =  AUDFS_88p2KHz ; break ;
        case 176400L: Fs = AUDFS_176p4KHz ; break ;
        case  32000L: Fs =    AUDFS_32KHz ; break ;
        case  48000L: Fs =    AUDFS_48KHz ; break ;
        case  96000L: Fs =    AUDFS_96KHz ; break ;
        case 192000L: Fs =   AUDFS_192KHz ; break ;
        case 768000L: Fs =   AUDFS_768KHz ; break ;
        default:
            SampleFreq = 48000L ;
            Fs =    AUDFS_48KHz ;
            break ; // default, set Fs = 48KHz.
        }
    #ifdef SUPPORT_AUDIO_MONITOR
        hdmiTxDev[0].bAudFs=Fs;// AUDFS_OTHER;
    #else
        hdmiTxDev[0].bAudFs=Fs;
    #endif
        setHDMITX_NCTS(hdmiTxDev[0].bAudFs);
        if( pIEC60958ChStat == NULL )
        {
            ucIEC60958ChStat[0] = 0 ;
            ucIEC60958ChStat[1] = 0 ;
            ucIEC60958ChStat[2] = (ChNum+1)/2 ;

            if(ucIEC60958ChStat[2]<1)
            {
                ucIEC60958ChStat[2] = 1 ;
            }
            else if( ucIEC60958ChStat[2] >4 )
            {
                ucIEC60958ChStat[2] = 4 ;
            }
            ucIEC60958ChStat[3] = Fs ;
            ucIEC60958ChStat[4] = (((~Fs)<<4) & 0xF0) | CHTSTS_SWCODE ; // Fs | 24bit u32 length
            pIEC60958ChStat = ucIEC60958ChStat ;
        }
    }
    it6161_hdmi_tx_set_bits(it6505, REG_TX_SW_RST,(B_HDMITX_AUD_RST|B_TX_AREF_RST),B_TX_AREF_RST);

    switch(AudioType)
    {
    case T_AUDIO_HBR:
        DRM_INFO("T_AUDIO_HBR\n");
        pIEC60958ChStat[0] |= 1<<1 ;
        pIEC60958ChStat[2] = 0;
        pIEC60958ChStat[3] &= 0xF0 ;
        pIEC60958ChStat[3] |= AUDFS_768KHz ;
        pIEC60958ChStat[4] |= (((~AUDFS_768KHz)<<4) & 0xF0)| 0xB ;
        setHDMITX_ChStat(pIEC60958ChStat);
        setHDMITX_HBRAudio(bAudInterface);

        break ;
    case T_AUDIO_DSD:
        DRM_INFO("T_AUDIO_DSD\n");
        setHDMITX_DSDAudio();
        break ;
    case T_AUDIO_NLPCM:
        DRM_INFO("T_AUDIO_NLPCM\n");
        pIEC60958ChStat[0] |= 1<<1 ;
        setHDMITX_ChStat(pIEC60958ChStat);
        setHDMITX_NLPCMAudio(bAudInterface);
        break ;
    case T_AUDIO_LPCM:
        DRM_INFO("T_AUDIO_LPCM\n");
        pIEC60958ChStat[0] &= ~(1<<1);

        setHDMITX_ChStat(pIEC60958ChStat);
        setHDMITX_LPCMAudio((ChNum+1)/2, SUPPORT_AUDI_AudSWL, bAudInterface);
        // can add auto adjust
        break ;
    }
    HDMITX_AndReg_Byte(it6505, REG_TX_INT_MASK1,(~B_TX_AUDIO_OVFLW_MASK));
    it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, hdmiTxDev[0].bAudioChannelEnable);

    it6161_hdmi_tx_set_bits(it6505, REG_TX_SW_RST,(B_HDMITX_AUD_RST|B_TX_AREF_RST),0);
}
#ifdef SUPPORT_AUDIO_MONITOR
void hdmitx_AutoAdjustAudio()
{
    u32 SampleFreq,cTMDSClock ;
    u32 N ;
    u32 aCTS=0;
    u8 fs, uc,LoopCnt=10;
    if(bForceCTS)
    {
        Switch_HDMITX_Bank(it6505, 0);
        it6161_hdmi_tx_write(it6505, 0xF8, 0xC3);
        it6161_hdmi_tx_write(it6505, 0xF8, 0xA5);
        HDMITX_AndReg_Byte(it6505, REG_TX_PKT_SINGLE_CTRL,~B_TX_SW_CTS); // D[1] = 0, HW auto count CTS
        it6161_hdmi_tx_write(it6505, 0xF8, 0xFF);
    }
    //msleep(50);
    Switch_HDMITX_Bank(it6505, 1);
    N = ((u32)it6161_hdmi_tx_read(it6505, REGPktAudN2)&0xF) << 16 ;
    N |= ((u32)it6161_hdmi_tx_read(it6505, REGPktAudN1)) <<8 ;
    N |= ((u32)it6161_hdmi_tx_read(it6505, REGPktAudN0));

    while(LoopCnt--)
    {   u32 TempCTS=0;
        aCTS = ((u32)it6161_hdmi_tx_read(it6505, REGPktAudCTSCnt2)) << 12 ;
        aCTS |= ((u32)it6161_hdmi_tx_read(it6505, REGPktAudCTSCnt1)) <<4 ;
        aCTS |= ((u32)it6161_hdmi_tx_read(it6505, REGPktAudCTSCnt0)&0xf0)>>4  ;
        if(aCTS==TempCTS)
        {break;}
        TempCTS=aCTS;
    }
    Switch_HDMITX_Bank(it6505, 0);
    if( aCTS == 0)
    {
        DRM_INFO("aCTS== 0");
        return;
    }
    uc = it6161_hdmi_tx_read(it6505, REG_TX_GCP);

    cTMDSClock = hdmiTxDev[0].TMDSClock ;
    //TMDSClock=GetInputPclk();
    DRM_INFO("PCLK = %u0,000\n",(u32)(cTMDSClock/10000));
    switch(uc & 0x70)
    {
    case 0x50:
        cTMDSClock *= 5 ;
        cTMDSClock /= 4 ;
        break ;
    case 0x60:
        cTMDSClock *= 3 ;
        cTMDSClock /= 2 ;
    }
    SampleFreq = cTMDSClock/aCTS ;
    SampleFreq *= N ;
    SampleFreq /= 128 ;
    //SampleFreq=48000;

    DRM_INFO("SampleFreq = %u0\n",(u32)(SampleFreq/10));
    if( SampleFreq>31000L && SampleFreq<=38050L ){fs = AUDFS_32KHz ;}
    else if (SampleFreq < 46550L )  {fs = AUDFS_44p1KHz ;}//46050
    else if (SampleFreq < 68100L )  {fs = AUDFS_48KHz ;}
    else if (SampleFreq < 92100L )  {fs = AUDFS_88p2KHz ;}
    else if (SampleFreq < 136200L ) {fs = AUDFS_96KHz ;}
    else if (SampleFreq < 184200L ) {fs = AUDFS_176p4KHz ;}
    else if (SampleFreq < 240200L ) {fs = AUDFS_192KHz ;}
    else if (SampleFreq < 800000L ) {fs = AUDFS_768KHz ;}
    else
    {
        fs = AUDFS_OTHER;
        DRM_INFO("fs = AUDFS_OTHER\n");
    }
    if(hdmiTxDev[0].bAudFs != fs)
    {
        hdmiTxDev[0].bAudFs=fs;
        setHDMITX_NCTS(hdmiTxDev[0].bAudFs); // set N, CTS by new generated clock.
        //CurrCTS=0;
        return;
    }
    return;
}

bool hdmitx_IsAudioChang()
{
    //u32 pCTS=0;
    u8 FreDiff=0,Refaudfreqnum;

    //Switch_HDMITX_Bank(it6505, 1);
    //pCTS = ((u32)it6161_hdmi_tx_read(it6505, REGPktAudCTSCnt2)) << 12 ;
    //pCTS |= ((u32)it6161_hdmi_tx_read(it6505, REGPktAudCTSCnt1)) <<4 ;
    //pCTS |= ((u32)it6161_hdmi_tx_read(it6505, REGPktAudCTSCnt0)&0xf0)>>4  ;
    //Switch_HDMITX_Bank(it6505, 0);
    Switch_HDMITX_Bank(it6505, 0);
    Refaudfreqnum=it6161_hdmi_tx_read(it6505, 0x60);
    //"Refaudfreqnum=%X    pCTS= %u",(u32)Refaudfreqnum,(u32)(pCTS/10000)));
    //if((pCTS%10000)<1000)DRM_INFO("0");
    //if((pCTS%10000)<100)DRM_INFO("0");
    //if((pCTS%10000)<10)DRM_INFO("0");
    //DRM_INFO("%u\n",(u32)(pCTS%10000));
    if((1<<4)&it6161_hdmi_tx_read(it6505, 0x5f))
    {
        //printf("=======XXXXXXXXXXX=========\n");
        return FALSE;
    }
    if(LastRefaudfreqnum>Refaudfreqnum)
        {FreDiff=LastRefaudfreqnum-Refaudfreqnum;}
    else
        {FreDiff=Refaudfreqnum-LastRefaudfreqnum;}
    LastRefaudfreqnum=Refaudfreqnum;
    if(3<FreDiff)
    {
        DRM_INFO("Aduio FreDiff=%d\n",(int)FreDiff);
        HDMITX_OrReg_Byte(it6505, REG_TX_PKT_SINGLE_CTRL,(1<<5));
        HDMITX_AndReg_Byte(it6505, REG_TX_AUDIO_CTRL0,0xF0);
        return TRUE;
    }
    else
    {
        return FALSE;
    }
}
/*
void setHDMITX_AudioChannelEnable(bool EnableAudio_b)
{
    static bool AudioOutStatus=FALSE;
    if(EnableAudio_b)
    {
        if(AudioDelayCnt==0)
        {
            //if(hdmiTxDev[0].bAuthenticated==FALSE)
            //{HDMITX_EnableHDCP(TRUE);}
        #ifdef SUPPORT_AUDIO_MONITOR
            if(hdmitx_IsAudioChang())
            {
                hdmitx_AutoAdjustAudio();
        #else
            if(AudioOutStatus==FALSE)
            {
                setHDMITX_NCTS(hdmiTxDev[0].bAudFs);
        #endif
                it6161_hdmi_tx_write(it6505, REG_TX_AUD_SRCVALID_FLAT,0);
                HDMITX_OrReg_Byte(it6505, REG_TX_PKT_SINGLE_CTRL,(1<<5));
                it6161_hdmi_tx_write(it6505, REG_TX_AUDIO_CTRL0, hdmiTxDev[0].bAudioChannelEnable);
                //HDMITX_OrReg_Byte(it6505, 0x59,(1<<2));  //for test
                HDMITX_AndReg_Byte(it6505, REG_TX_PKT_SINGLE_CTRL,(~0x3C));
                HDMITX_AndReg_Byte(it6505, REG_TX_PKT_SINGLE_CTRL,(~(1<<5)));
                printf("Audio Out Enable\n");
        #ifndef SUPPORT_AUDIO_MONITOR
                AudioOutStatus=TRUE;
        #endif
            }
        }
        else
        {
            AudioOutStatus=FALSE;
            if(0==(it6161_hdmi_tx_read(it6505, REG_TX_CLK_STATUS2)&0x10))
            {
                AudioDelayCnt--;
            }
            else
            {
                AudioDelayCnt=AudioOutDelayCnt;
            }
        }
    }
    else
    {
       // CurrCTS=0;
    }
}*/
#endif //#ifdef SUPPORT_AUDIO_MONITOR
//////////////////////////////////////////////////////////////////////
// Function: setHDMITX_NCTS
// Parameter: PCLK - video clock in Hz.
//            Fs - Encoded audio sample rate
//                          AUDFS_22p05KHz  4
//                          AUDFS_44p1KHz 0
//                          AUDFS_88p2KHz 8
//                          AUDFS_176p4KHz    12
//
//                          AUDFS_24KHz  6
//                          AUDFS_48KHz  2
//                          AUDFS_96KHz  10
//                          AUDFS_192KHz 14
//
//                          AUDFS_768KHz 9
//
//                          AUDFS_32KHz  3
//                          AUDFS_OTHER    1
// Return: ER_SUCCESS if success
// Remark: set N value,the CTS will be auto generated by HW.
// Side-Effect: register bank will reset to bank 0.
//////////////////////////////////////////////////////////////////////

void setHDMITX_NCTS(u8 Fs)
{
    u32 n;
    u8 LoopCnt=255,CTSStableCnt=0;
    u32 diff;
    u32 CTS=0,LastCTS=0;
    bool HBR_mode;
    // u8 aVIC;

    if(B_TX_HBR & it6161_hdmi_tx_read(it6505, REG_TX_AUD_HDAUDIO))
    {
        HBR_mode=TRUE;
    }
    else
    {
        HBR_mode=FALSE;
    }
    switch(Fs)
    {
    case AUDFS_32KHz: n = 4096; break;
    case AUDFS_44p1KHz: n = 6272; break;
    case AUDFS_48KHz: n = 6144; break;
    case AUDFS_88p2KHz: n = 12544; break;
    case AUDFS_96KHz: n = 12288; break;
    case AUDFS_176p4KHz: n = 25088; break;
    case AUDFS_192KHz: n = 24576; break;
    case AUDFS_768KHz: n = 24576; break ;
    default: n = 6144;
    }
    // tr_printf((" n = %d\n",n));
    Switch_HDMITX_Bank(it6505, 1);
    it6161_hdmi_tx_write(it6505, REGPktAudN0,(u8)((n)&0xFF));
    it6161_hdmi_tx_write(it6505, REGPktAudN1,(u8)((n>>8)&0xFF));
    it6161_hdmi_tx_write(it6505, REGPktAudN2,(u8)((n>>16)&0xF));

    if(bForceCTS)
    {
        u32 SumCTS=0;
        while(LoopCnt--)
        {
            msleep(30);
            CTS = ((u32)it6161_hdmi_tx_read(it6505, REGPktAudCTSCnt2)) << 12 ;
            CTS |= ((u32)it6161_hdmi_tx_read(it6505, REGPktAudCTSCnt1)) <<4 ;
            CTS |= ((u32)it6161_hdmi_tx_read(it6505, REGPktAudCTSCnt0)&0xf0)>>4  ;
            if( CTS == 0)
            {
                continue;
            }
            else
            {
                if(LastCTS>CTS )
                    {diff=LastCTS-CTS;}
                else
                    {diff=CTS-LastCTS;}
                //DRM_INFO("LastCTS= %u%u",(u32)(LastCTS/10000),(u32)(LastCTS%10000));
                //DRM_INFO("       CTS= %u%u\n",(u32)(CTS/10000),(u32)(CTS%10000));
                LastCTS=CTS;
                if(5>diff)
                {
                    CTSStableCnt++;
                    SumCTS+=CTS;
                }
                else
                {
                    CTSStableCnt=0;
                    SumCTS=0;
                    continue;
                }
                if(CTSStableCnt>=32)
                {
                    LastCTS=(SumCTS>>5);
                    break;
                }
            }
        }
    }
    it6161_hdmi_tx_write(it6505, REGPktAudCTS0,(u8)((LastCTS)&0xFF));
    it6161_hdmi_tx_write(it6505, REGPktAudCTS1,(u8)((LastCTS>>8)&0xFF));
    it6161_hdmi_tx_write(it6505, REGPktAudCTS2,(u8)((LastCTS>>16)&0xF));
    Switch_HDMITX_Bank(it6505, 0);
#ifdef Force_CTS
    bForceCTS = TRUE;
#endif
    it6161_hdmi_tx_write(it6505, 0xF8, 0xC3);
    it6161_hdmi_tx_write(it6505, 0xF8, 0xA5);
    if(bForceCTS)
    {
        HDMITX_OrReg_Byte(it6505, REG_TX_PKT_SINGLE_CTRL,B_TX_SW_CTS); // D[1] = 0, HW auto count CTS
    }
    else
    {
        HDMITX_AndReg_Byte(it6505, REG_TX_PKT_SINGLE_CTRL,~B_TX_SW_CTS); // D[1] = 0, HW auto count CTS
    }
    it6161_hdmi_tx_write(it6505, 0xF8, 0xFF);

    if(FALSE==HBR_mode) //LPCM
    {
        u8 uData;
        Switch_HDMITX_Bank(it6505, 1);
        Fs = AUDFS_768KHz ;
        it6161_hdmi_tx_write(it6505, REG_TX_AUDCHST_CA_FS,0x00|Fs);
        Fs = ~Fs ; // OFS is the one's complement of FS
        uData = (0x0f&it6161_hdmi_tx_read(it6505, REG_TX_AUDCHST_OFS_WL));
        it6161_hdmi_tx_write(it6505, REG_TX_AUDCHST_OFS_WL,(Fs<<4)|uData);
        Switch_HDMITX_Bank(it6505, 0);
    }
}

///*****************************************
//   @file   <hdmitx_pkt.c>
//******************************************/

bool HDMITX_EnableVSInfoFrame(u8 bEnable,u8 *pVSInfoFrame)
{
    if(!bEnable)
    {
        hdmitx_DISABLE_VSDB_PKT(it6505);
        return TRUE ;
    }
    if(hdmitx_SetVSIInfoFrame((VendorSpecific_InfoFrame *)pVSInfoFrame) == ER_SUCCESS)
    {
        return TRUE ;
    }
    return FALSE ;
}

bool HDMITX_EnableAVIInfoFrame(u8 bEnable,u8 *pAVIInfoFrame)
{
    if(!bEnable)
    {
        hdmitx_DISABLE_AVI_INFOFRM_PKT(it6505);
        return TRUE ;
    }
    if(hdmitx_SetAVIInfoFrame((AVI_InfoFrame *)pAVIInfoFrame) == ER_SUCCESS)
    {
        return TRUE ;
    }
    return FALSE ;
}

bool HDMITX_EnableAudioInfoFrame(u8 bEnable,u8 *pAudioInfoFrame)
{
    if(!bEnable)
    {
        hdmitx_DISABLE_AVI_INFOFRM_PKT(it6505);
        return TRUE ;
    }
    if(hdmitx_SetAudioInfoFrame((Audio_InfoFrame *)pAudioInfoFrame) == ER_SUCCESS)
    {
        return TRUE ;
    }
    return FALSE ;
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_SetAVIInfoFrame()
// Parameter: pAVIInfoFrame - the pointer to HDMI AVI Infoframe ucData
// Return: N/A
// Remark: Fill the AVI InfoFrame ucData,and count checksum,then fill into
//         AVI InfoFrame registers.
// Side-Effect: N/A
//////////////////////////////////////////////////////////////////////

SYS_STATUS hdmitx_SetAVIInfoFrame(AVI_InfoFrame *pAVIInfoFrame)
{
    int i ;
    u8 checksum ;

    if(!pAVIInfoFrame)
    {
        return ER_FAIL ;
    }
    Switch_HDMITX_Bank(it6505, 1);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB1,pAVIInfoFrame->pktbyte.AVI_DB[0]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB2,pAVIInfoFrame->pktbyte.AVI_DB[1]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB3,pAVIInfoFrame->pktbyte.AVI_DB[2]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB4,pAVIInfoFrame->pktbyte.AVI_DB[3]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB5,pAVIInfoFrame->pktbyte.AVI_DB[4]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB6,pAVIInfoFrame->pktbyte.AVI_DB[5]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB7,pAVIInfoFrame->pktbyte.AVI_DB[6]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB8,pAVIInfoFrame->pktbyte.AVI_DB[7]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB9,pAVIInfoFrame->pktbyte.AVI_DB[8]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB10,pAVIInfoFrame->pktbyte.AVI_DB[9]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB11,pAVIInfoFrame->pktbyte.AVI_DB[10]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB12,pAVIInfoFrame->pktbyte.AVI_DB[11]);
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_DB13,pAVIInfoFrame->pktbyte.AVI_DB[12]);
    for(i = 0,checksum = 0; i < 13 ; i++)
    {
        checksum -= pAVIInfoFrame->pktbyte.AVI_DB[i] ;
    }
    /*
    DRM_INFO("SetAVIInfo(): ");
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB1));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB2));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB3));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB4));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB5));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB6));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB7));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB8));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB9));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB10));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB11));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB12));
    DRM_INFO("%02X ",(int)it6161_hdmi_tx_read(it6505, REG_TX_AVIINFO_DB13));
    DRM_INFO("\n");
    */
    checksum -= AVI_INFOFRAME_VER+AVI_INFOFRAME_TYPE+AVI_INFOFRAME_LEN ;
    it6161_hdmi_tx_write(it6505, REG_TX_AVIINFO_SUM,checksum);

    Switch_HDMITX_Bank(it6505, 0);
    hdmitx_ENABLE_AVI_INFOFRM_PKT(it6505);
    return ER_SUCCESS ;
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_SetAudioInfoFrame()
// Parameter: pAudioInfoFrame - the pointer to HDMI Audio Infoframe ucData
// Return: N/A
// Remark: Fill the Audio InfoFrame ucData,and count checksum,then fill into
//         Audio InfoFrame registers.
// Side-Effect: N/A
//////////////////////////////////////////////////////////////////////

SYS_STATUS hdmitx_SetAudioInfoFrame(Audio_InfoFrame *pAudioInfoFrame)
{
    u8 checksum ;

    if(!pAudioInfoFrame)
    {
        return ER_FAIL ;
    }
    Switch_HDMITX_Bank(it6505, 1);
    checksum = 0x100-(AUDIO_INFOFRAME_VER+AUDIO_INFOFRAME_TYPE+AUDIO_INFOFRAME_LEN );
    it6161_hdmi_tx_write(it6505, REG_TX_PKT_AUDINFO_CC,pAudioInfoFrame->pktbyte.AUD_DB[0]);
    checksum -= it6161_hdmi_tx_read(it6505, REG_TX_PKT_AUDINFO_CC); checksum &= 0xFF ;
    it6161_hdmi_tx_write(it6505, REG_TX_PKT_AUDINFO_SF,pAudioInfoFrame->pktbyte.AUD_DB[1]);
    checksum -= it6161_hdmi_tx_read(it6505, REG_TX_PKT_AUDINFO_SF); checksum &= 0xFF ;
    it6161_hdmi_tx_write(it6505, REG_TX_PKT_AUDINFO_CA,pAudioInfoFrame->pktbyte.AUD_DB[3]);
    checksum -= it6161_hdmi_tx_read(it6505, REG_TX_PKT_AUDINFO_CA); checksum &= 0xFF ;
    it6161_hdmi_tx_write(it6505, REG_TX_PKT_AUDINFO_DM_LSV,pAudioInfoFrame->pktbyte.AUD_DB[4]);
    checksum -= it6161_hdmi_tx_read(it6505, REG_TX_PKT_AUDINFO_DM_LSV); checksum &= 0xFF ;

    it6161_hdmi_tx_write(it6505, REG_TX_PKT_AUDINFO_SUM,checksum);

    Switch_HDMITX_Bank(it6505, 0);
    hdmitx_ENABLE_AUD_INFOFRM_PKT(it6505);
    return ER_SUCCESS ;
}

//////////////////////////////////////////////////////////////////////
// Function: hdmitx_SetSPDInfoFrame()
// Parameter: pSPDInfoFrame - the pointer to HDMI SPD Infoframe ucData
// Return: N/A
// Remark: Fill the SPD InfoFrame ucData,and count checksum,then fill into
//         SPD InfoFrame registers.
// Side-Effect: N/A
//////////////////////////////////////////////////////////////////////
/*
SYS_STATUS hdmitx_SetSPDInfoFrame(SPD_InfoFrame *pSPDInfoFrame)
{
    int i ;
    u8 ucData ;

    if(!pSPDInfoFrame)
    {
        return ER_FAIL ;
    }
    Switch_HDMITX_Bank(it6505, 1);
    for(i = 0,ucData = 0 ; i < 25 ; i++)
    {
        ucData -= pSPDInfoFrame->pktbyte.SPD_DB[i] ;
        it6161_hdmi_tx_write(it6505, REG_TX_PKT_SPDINFO_PB1+i,pSPDInfoFrame->pktbyte.SPD_DB[i]);
    }
    ucData -= SPD_INFOFRAME_VER+SPD_INFOFRAME_TYPE+SPD_INFOFRAME_LEN ;
    it6161_hdmi_tx_write(it6505, REG_TX_PKT_SPDINFO_SUM,ucData); // checksum
    Switch_HDMITX_Bank(it6505, 0);
    hdmitx_ENABLE_SPD_INFOFRM_PKT();
    return ER_SUCCESS ;
}
*/
//////////////////////////////////////////////////////////////////////
// Function: hdmitx_SetMPEGInfoFrame()
// Parameter: pMPEGInfoFrame - the pointer to HDMI MPEG Infoframe ucData
// Return: N/A
// Remark: Fill the MPEG InfoFrame ucData,and count checksum,then fill into
//         MPEG InfoFrame registers.
// Side-Effect: N/A
//////////////////////////////////////////////////////////////////////
/*
SYS_STATUS hdmitx_SetMPEGInfoFrame(MPEG_InfoFrame *pMPGInfoFrame)
{
    int i ;
    u8 ucData ;

    if(!pMPGInfoFrame)
    {
        return ER_FAIL ;
    }
    Switch_HDMITX_Bank(it6505, 1);

    it6161_hdmi_tx_write(it6505, REG_TX_PKT_MPGINFO_FMT,pMPGInfoFrame->info.FieldRepeat|(pMPGInfoFrame->info.MpegFrame<<1));
    it6161_hdmi_tx_write(it6505, REG_TX_PKG_MPGINFO_DB0,pMPGInfoFrame->pktbyte.MPG_DB[0]);
    it6161_hdmi_tx_write(it6505, REG_TX_PKG_MPGINFO_DB1,pMPGInfoFrame->pktbyte.MPG_DB[1]);
    it6161_hdmi_tx_write(it6505, REG_TX_PKG_MPGINFO_DB2,pMPGInfoFrame->pktbyte.MPG_DB[2]);
    it6161_hdmi_tx_write(it6505, REG_TX_PKG_MPGINFO_DB3,pMPGInfoFrame->pktbyte.MPG_DB[3]);

    for(ucData = 0,i = 0 ; i < 5 ; i++)
    {
        ucData -= pMPGInfoFrame->pktbyte.MPG_DB[i] ;
    }
    ucData -= MPEG_INFOFRAME_VER+MPEG_INFOFRAME_TYPE+MPEG_INFOFRAME_LEN ;

    it6161_hdmi_tx_write(it6505, REG_TX_PKG_MPGINFO_SUM,ucData);

    Switch_HDMITX_Bank(it6505, 0);
    hdmitx_ENABLE_SPD_INFOFRM_PKT();

    return ER_SUCCESS ;
}
*/
// 2009/12/04 added by Ming-chih.lung@ite.com.tw

SYS_STATUS hdmitx_SetVSIInfoFrame(VendorSpecific_InfoFrame *pVSIInfoFrame)
{
    u8 ucData=0 ;

    if(!pVSIInfoFrame)
    {
        return ER_FAIL ;
    }

    Switch_HDMITX_Bank(it6505, 1);
    it6161_hdmi_tx_write(it6505, 0x80,pVSIInfoFrame->pktbyte.VS_DB[3]);
    it6161_hdmi_tx_write(it6505, 0x81,pVSIInfoFrame->pktbyte.VS_DB[4]);

    ucData -= pVSIInfoFrame->pktbyte.VS_DB[3] ;
    ucData -= pVSIInfoFrame->pktbyte.VS_DB[4] ;

    if(  pVSIInfoFrame->pktbyte.VS_DB[4] & (1<<7 ))
    {
        ucData -= pVSIInfoFrame->pktbyte.VS_DB[5] ;
        it6161_hdmi_tx_write(it6505, 0x82,pVSIInfoFrame->pktbyte.VS_DB[5]);
        ucData -= VENDORSPEC_INFOFRAME_TYPE + VENDORSPEC_INFOFRAME_VER + 6 + 0x0C + 0x03 ;
    }
    else
    {
        ucData -= VENDORSPEC_INFOFRAME_TYPE + VENDORSPEC_INFOFRAME_VER + 5 + 0x0C + 0x03 ;
    }

    pVSIInfoFrame->pktbyte.CheckSum=ucData;

    it6161_hdmi_tx_write(it6505, 0x83,pVSIInfoFrame->pktbyte.CheckSum);
    Switch_HDMITX_Bank(it6505, 0);
    it6161_hdmi_tx_write(it6505, REG_TX_3D_INFO_CTRL,B_TX_ENABLE_PKT|B_TX_REPEAT_PKT);
    return ER_SUCCESS ;
}
/*
SYS_STATUS hdmitx_Set_GeneralPurpose_PKT(u8 *pData)
{
    int i ;

    if( pData == NULL )
    {
        return ER_FAIL ;

    }
    Switch_HDMITX_Bank(it6505, 1);
    for( i = 0x38 ; i <= 0x56 ; i++)
    {
        it6161_hdmi_tx_write(it6505, i, pData[i-0x38] );
    }
    Switch_HDMITX_Bank(it6505, 0);
    hdmitx_ENABLE_GeneralPurpose_PKT();
    //hdmitx_ENABLE_NULL_PKT();
    return ER_SUCCESS ;
}
*/
//////////////////////////////////////////////////////////////////////
// Function: DumpHDMITXReg()
// Parameter: N/A
// Return: N/A
// Remark: Debug function,dumps the registers of CAT6611.
// Side-Effect: N/A
//////////////////////////////////////////////////////////////////////

//#if Debug_message
void DumpHDMITXReg()
{
#if (iTE_HDMITx_DUMP_REGISTER_Msg_print == 1)
    int i,j ;
    u8 ucData ;

    iTE_MsgA(("       "));
    for(j = 0 ; j < 16 ; j++)
    {
        iTE_MsgA((" %02X", j));//DRM_INFO(" %02X",(int)j);
        if((j == 3)||(j==7)||(j==11))
        {
            iTE_MsgA(("  "));
        }
    }
    iTE_MsgA(("\r\n        -----------------------------------------------------\r\n"));

    Switch_HDMITX_Bank(it6505, 0);

    for(i = 0 ; i < 0x100 ; i+=16)
    {
        iTE_MsgA(("[%3X]  ",i));
        for(j = 0 ; j < 16 ; j++)
        {
            if( (i+j)!= 0x17)
            {
                ucData = it6161_hdmi_tx_read(it6505, (u8)((i+j)&0xFF));
                iTE_MsgA((" %02X",(int)ucData));
            }
            else
            {
                iTE_MsgA((" XX",(int)ucData)); // for DDC FIFO
            }
            if((j == 3)||(j==7)||(j==11))
            {
                iTE_MsgA((" -"));
            }
        }
        iTE_MsgA(("\r\n"));
        if((i % 0x40) == 0x30)
        {
            iTE_MsgA(("        -----------------------------------------------------\r\n"));
        }
    }
    Switch_HDMITX_Bank(it6505, 1);
    for(i = 0x130; i < 0x200 ; i+=16)
    {
        iTE_MsgA(("[%3X]  ",i));
        for(j = 0 ; j < 16 ; j++)
        {
            ucData = it6161_hdmi_tx_read(it6505, (u8)((i+j)&0xFF));
            iTE_MsgA((" %02X",(int)ucData));
            if((j == 3)||(j==7)||(j==11))
            {
                iTE_MsgA((" -"));
            }
        }
        iTE_MsgA(("\r\n"));
        if((i % 0x40) == 0x20)
        {
            iTE_MsgA(("        -----------------------------------------------------\r\n"));
        }
    }
            iTE_MsgA(("        -----------------------------------------------------\r\n"));
    Switch_HDMITX_Bank(it6505, 0);
#endif //#if (iTE_HDMITx_DUMP_REGISTER_Msg_print == 1)
}

//#endif

void ConfigAVIInfoFrame(u8 VIC, u8 pixelrep)
{
    AVI_InfoFrame *AviInfo;
    AviInfo = (AVI_InfoFrame *)CommunBuff ;

    AviInfo->pktbyte.AVI_HB[0] = AVI_INFOFRAME_TYPE|0x80 ;
    AviInfo->pktbyte.AVI_HB[1] = AVI_INFOFRAME_VER ;
    AviInfo->pktbyte.AVI_HB[2] = AVI_INFOFRAME_LEN ;

    switch(bOutputColorMode)
    {
    case F_MODE_YUV444:
        // AviInfo->info.ColorMode = 2 ;
        AviInfo->pktbyte.AVI_DB[0] = (2<<5)|(1<<4);
        break ;
    case F_MODE_YUV422:
        // AviInfo->info.ColorMode = 1 ;
        AviInfo->pktbyte.AVI_DB[0] = (1<<5)|(1<<4);
        break ;
    case F_MODE_RGB444:
    default:
        // AviInfo->info.ColorMode = 0 ;
        AviInfo->pktbyte.AVI_DB[0] = (0<<5)|(1<<4);
        break ;
    }
    AviInfo->pktbyte.AVI_DB[1] = 8 ;
    AviInfo->pktbyte.AVI_DB[1] |= (aspec != HDMI_16x9)?(1<<4):(2<<4); // 4:3 or 16:9
    AviInfo->pktbyte.AVI_DB[1] |= (Colorimetry != HDMI_ITU709)?(1<<6):(2<<6); // 4:3 or 16:9
    AviInfo->pktbyte.AVI_DB[2] = 0 ;
    AviInfo->pktbyte.AVI_DB[3] = VIC ;
    AviInfo->pktbyte.AVI_DB[4] =  pixelrep & 3 ;
    AviInfo->pktbyte.AVI_DB[5] = 0 ;
    AviInfo->pktbyte.AVI_DB[6] = 0 ;
    AviInfo->pktbyte.AVI_DB[7] = 0 ;
    AviInfo->pktbyte.AVI_DB[8] = 0 ;
    AviInfo->pktbyte.AVI_DB[9] = 0 ;
    AviInfo->pktbyte.AVI_DB[10] = 0 ;
    AviInfo->pktbyte.AVI_DB[11] = 0 ;
    AviInfo->pktbyte.AVI_DB[12] = 0 ;

    HDMITX_EnableAVIInfoFrame(TRUE, (unsigned char *)AviInfo);
}

void HDMITX_SetOutput()
{
    VIDEOPCLKLEVEL level ;
    u32 TMDSClock = VideoPixelClock*(pixelrep+1);
    HDMITX_DisableAudioOutput();
	HDMITX_EnableHDCP(FALSE);

    if( TMDSClock>80000000L )
    {
        level = PCLK_HIGH ;
    }
    else if(TMDSClock>20000000L)
    {
        level = PCLK_MEDIUM ;
    }
    else
    {
        level = PCLK_LOW ;
    }
#ifdef IT6615
	DRM_INFO("OutputColorDepth = %02X\n",(int)OutputColorDepth);
    setHDMITX_ColorDepthPhase(OutputColorDepth,0);
#endif

	setHDMITX_VideoSignalType(InstanceData.bInputVideoSignalType);
    #ifdef SUPPORT_SYNCEMBEDDED
	if(InstanceData.bInputVideoSignalType & T_MODE_SYNCEMB)
	{
	    setHDMITX_SyncEmbeddedByVIC(VIC,InstanceData.bInputVideoSignalType);
	}
    #endif

    DRM_INFO("level = %d, ,bInputColorMode=%x,bOutputColorMode=%x,bHDMIMode=%x\n",(int)level,(int)bInputColorMode,(int)bOutputColorMode ,(int)bHDMIMode);
	HDMITX_EnableVideoOutput(level,bInputColorMode,bOutputColorMode ,bHDMIMode);

    if( bHDMIMode )
    {
        #ifdef OUTPUT_3D_MODE
        ConfigfHdmiVendorSpecificInfoFrame(OUTPUT_3D_MODE);
        #endif
        //HDMITX_EnableHDCP(TRUE);
        ConfigAVIInfoFrame(VIC, pixelrep);

        HDMITX_SetAudioOutput();

        // if( bAudioEnable )
        // {
        //     ConfigAudioInfoFrm();
        // #ifdef SUPPORT_HBR_AUDIO
        //     HDMITX_EnableAudioOutput(T_AUDIO_HBR, CONFIG_INPUT_AUDIO_INTERFACE, 768000L,8,NULL,TMDSClock);
        // #else
        //     // HDMITX_EnableAudioOutput(T_AUDIO_LPCM, FALSE, ulAudioSampleFS,OUTPUT_CHANNEL,NULL,TMDSClock);
        //     HDMITX_EnableAudioOutput(CNOFIG_INPUT_AUDIO_TYPE, CONFIG_INPUT_AUDIO_INTERFACE, ulAudioSampleFS,bOutputAudioChannel,NULL,TMDSClock);
        // #endif
        // }

    }
	else
	{
		HDMITX_EnableAVIInfoFrame(FALSE ,NULL);
        HDMITX_EnableVSInfoFrame(FALSE,NULL);
	}
#ifdef SUPPORT_CEC
    Switch_HDMITX_Bank(it6505, 0);
    it6161_hdmi_tx_write(it6505,  0xf, 0 );

    Initial_Ext_Int1();
    HDMITX_CEC_Init();
#endif // SUPPORT_CEC
    setHDMITX_AVMute(FALSE);
    bChangeMode = FALSE ;
    DumpHDMITXReg() ;
}

/*void HDMITX_ChangeAudioOption(u8 Option, u8 channelNum, u8 AudioFs)
{

    switch(Option )
    {
    case T_AUDIO_HBR :
        bOutputAudioType = T_AUDIO_HBR ;
        ulAudioSampleFS = 768000L ;
        bOutputAudioChannel = 8 ;
        return ;
    case T_AUDIO_NLPCM :
        bOutputAudioType = T_AUDIO_NLPCM ;
        bOutputAudioChannel = 2 ;
        break ;
    default:
        bOutputAudioType = T_AUDIO_LPCM ;
        if( channelNum < 1 )
        {
            bOutputAudioChannel = 1 ;
        }
        else if( channelNum > 8 )
        {
            bOutputAudioChannel = 8 ;
        }
        else
        {
            bOutputAudioChannel = channelNum ;
        }
        break ;
    }

    switch(AudioFs)
    {
    case AUDFS_44p1KHz:
        ulAudioSampleFS =  44100L ;
        break ;
    case AUDFS_88p2KHz:
        ulAudioSampleFS =  88200L ;
        break ;
    case AUDFS_176p4KHz:
        ulAudioSampleFS = 176400L ;
        break ;

    case AUDFS_48KHz:
        ulAudioSampleFS =  48000L ;
        break ;
    case AUDFS_96KHz:
        ulAudioSampleFS =  96000L ;
        break ;
    case AUDFS_192KHz:
        ulAudioSampleFS = 192000L ;
        break ;

    case AUDFS_768KHz:
        ulAudioSampleFS = 768000L ;
        break ;

    case AUDFS_32KHz:
        ulAudioSampleFS =  32000L ;
        break ;
    default:
        ulAudioSampleFS =  48000L ;
        break ;
    }
    DRM_INFO("HDMITX_ChangeAudioOption():bOutputAudioType = %02X, ulAudioSampleFS = %8ld, bOutputAudioChannel = %d\n",(int)bOutputAudioType,ulAudioSampleFS,(int)bOutputAudioChannel);
    bChangeAudio = TRUE ;
}
*/

////////////////////////////////////////////////////////////////////////////////
// Function: ConfigAudioInfoFrm
// Parameter: NumChannel, number from 1 to 8
// Return: ER_SUCCESS for successfull.
// Remark: Evaluate. The speakerplacement is only for reference.
//         For production, the caller of hdmitx_SetAudioInfoFrame should program
//         Speaker placement by actual status.
// Side-Effect:
////////////////////////////////////////////////////////////////////////////////

void ConfigAudioInfoFrm(void)
{
    int i ;

    Audio_InfoFrame *AudioInfo ;
    AudioInfo = (Audio_InfoFrame *)CommunBuff ;

    DRM_INFO("ConfigAudioInfoFrm(%d)\n",2);

    AudioInfo->pktbyte.AUD_HB[0] = AUDIO_INFOFRAME_TYPE ;
    AudioInfo->pktbyte.AUD_HB[1] = 1 ;
    AudioInfo->pktbyte.AUD_HB[2] = AUDIO_INFOFRAME_LEN ;
    AudioInfo->pktbyte.AUD_DB[0] = 1 ;
    for( i = 1 ;i < AUDIO_INFOFRAME_LEN ; i++ )
    {
        AudioInfo->pktbyte.AUD_DB[i] = 0 ;
    }
    HDMITX_EnableAudioInfoFrame(TRUE, (unsigned char *)AudioInfo);
}

void HDMITX_SetAudioOutput(void)
{
	if( bAudioEnable )
	{
        ConfigAudioInfoFrm();
        // HDMITX_EnableAudioOutput(T_AUDIO_LPCM, FALSE, ulAudioSampleFS,OUTPUT_CHANNEL,NULL,TMDSClock);
        HDMITX_EnableAudioOutput(
            //CNOFIG_INPUT_AUDIO_TYPE,
            bOutputAudioType,
            CONFIG_INPUT_AUDIO_INTERFACE,
            ulAudioSampleFS,
            bOutputAudioChannel,
            NULL, // pointer to cahnnel status.
            VideoPixelClock*(pixelrep+1));
        // if you have channel status , set here.
        // setHDMITX_ChStat(u8 ucIEC60958ChStat[]);
        bChangeAudio = FALSE ;
	}
}

void HDMITX_DevLoopProc()
{
    static u8 DevLoopCount = 0 ;
    CheckHDMITX(&HPDStatus,&HPDChangeStatus);
#ifdef SUPPORT_CEC
    CECManager();
#endif
    if( HPDChangeStatus )
    {
    #ifdef _SUPPORT_HDMI_REPEATER_
	    IT680X_SetUpstream_HPD(FALSE);  //JJ, for 3C-I-02 deassert fail.
    #endif
        if( HPDStatus )
        {DRM_INFO("%s it6505->connector.dev:%p", __func__, it6505->connector.dev);
		drm_kms_helper_hotplug_event(it6505->connector.dev);//allen
            HDMITX_PowerOn();
            ParseEDID();
            bOutputColorMode = F_MODE_RGB444;

			if( RxCapability.ValidHDMI )
			{
				bHDMIMode = TRUE ;

				if(RxCapability.VideoMode & (1<<6))
				{
					bAudioEnable = TRUE ;
				}
				if( RxCapability.VideoMode & (1<<5))
				{
					bOutputColorMode &= ~F_MODE_CLRMOD_MASK ;
					bOutputColorMode |= F_MODE_YUV444;
				}
				else if (RxCapability.VideoMode & (1<<4))
				{
					bOutputColorMode &= ~F_MODE_CLRMOD_MASK ;
					bOutputColorMode |= F_MODE_YUV422 ;
				}

            #ifdef IT6615
                if(RxCapability.dc.uc & (HDMI_DC_SUPPORT_36|HDMI_DC_SUPPORT_30))
                {
            	    setHDMITX_ColorDepthPhase(OutputColorDepth,0);
                }
                else
                {
                    OutputColorDepth = B_TX_CD_NODEF;
                }
            #else
                OutputColorDepth = B_TX_CD_NODEF;
            #endif
			}
			else
			{
				bHDMIMode = FALSE ;
				bAudioEnable = FALSE ;
				OutputColorDepth = B_TX_CD_NODEF;
                // HDMITX_DisableAudioOutput();
                // HDMITX_DisableVideoOutput();
            #ifdef SUPPORT_HDCP
                HDMITX_EnableHDCP(FALSE);
            #endif
			}
    		DRM_INFO("HPD change HDMITX_SetOutput();\n");
            HDMITX_SetOutput();//allen remove mark for interrupt mode
            bChangeMode=TRUE;
            bChangeAudio = TRUE ;
            // JJ:
            // 1. not only HDMI but DVI need the set the upstream HPD
            // 2. Before set upstream HPD , the EDID must be ready.
			#ifdef _SUPPORT_HDMI_REPEATER_
			HDMITX_EDID_Copy(EDID_Copy);
			EDIDRAMInitial((uint8_t *)&EDID_Copy);

			ChecksumBlock0 = 0;
			ChecksumBlock1 = 0;
            #ifdef _SUPPORT_HDCP_REPEATER_
            TxHDCP_chg(TxHDCP_Off);
            #endif

			IT680X_SetUpstream_HPD(TRUE);  //[dkkim-hpd control]
			#endif
HPDChangeStatus = FALSE;//allen add
        }
        else
        {
            // unplug mode, ...
    		DRM_INFO("HPD OFF HDMITX_DisableVideoOutput()\n");

            #ifdef _SUPPORT_HDCP_REPEATER_
            TxHDCP_chg(TxHDCP_Off);
            #endif

            HDMITX_DisableVideoOutput();
            //HDMITX_PowerDown(); //allen add mark for interrupt mode
            bChangeAudio = FALSE ;
			#ifdef _SUPPORT_HDMI_REPEATER_
			/*
    			HDMITX_EDID_Copy(EDID_Copy);
    			EDIDRAMInitial((uint8_t *)&EDID_Copy);

    			ChecksumBlock0 = 0;
    			ChecksumBlock1 = 0;
    			*/
			#endif
        }
    }
    else // no stable but need to process mode change procedure
    {
        if( DevLoopCount >= 20 )
        {
            DevLoopCount = 0 ;
        }

        #ifdef HDMITX_AUTO_MONITOR_INPUT
        if( DevLoopCount == 0 )
        {
            HDMITX_MonitorInputVideoChange();
            HDMITX_MonitorInputAudioChange();
        }
        #endif

        if(HPDStatus)
        {
            #ifdef HDMITX_AUTO_MONITOR_INPUT
            // if( bChangeMode && ( VIC > 0 ) )
            if( bChangeMode )
            #else
            if( bChangeMode )
            #endif
            {
        		DRM_INFO("Mode change HDMITX_SetOutput();\n");
                HDMITX_SetOutput();
                // HDMITX_EnableHDCP(TRUE);

                bChangeMode = FALSE ;
            }
            if(getHDMITX_LinkStatus())
            {
                // AudioModeDetect();
                #ifdef SUPPORT_HDCP
                if(getHDMITX_AuthenticationDone() ==FALSE)
                {
                    DRM_INFO("getHDMITX_AuthenticationDone() ==FALSE\n");
                    if( TRUE == HDMITX_EnableHDCP(TRUE))
                    {
                        setHDMITX_AVMute(FALSE);
                    }
                }
                #else
                    setHDMITX_AVMute(FALSE);
                #endif
            }

            if(bChangeAudio)
            {
                HDMITX_SetAudioOutput() ;
            }
        }
    }

    DevLoopCount ++ ;
}

#ifdef HDMITX_AUTO_MONITOR_INPUT

void HDMITX_MonitorInputAudioChange()
{
    static u32 prevAudioSampleFS = 0 ;
    u32 AudioFS ;

    if( !bAudioEnable )
    {
        prevAudioSampleFS = 0 ;
    }
    else
    {
        AudioFS = CalcAudFS() ;
        DRM_INFO1(("Audio Chagne, Audio clock = %dHz\n",AudioFS)) ;
        if( AudioFS > 188000L ) // 192KHz
        {
            ulAudioSampleFS = 192000L ;
        }
        else if( AudioFS > 144000L ) // 176.4KHz
        {
            ulAudioSampleFS = 176400L ;
        }
        else if( AudioFS >  93000L ) // 96KHz
        {
            ulAudioSampleFS = 96000L ;
        }
        else if( AudioFS >  80000L ) // 88.2KHz
        {
            ulAudioSampleFS = 88200L ;
        }
        else if( AudioFS >  45000L ) // 48 KHz
        {
            ulAudioSampleFS = 48000L ;
        }
        else if( AudioFS >  36000L ) // 44.1KHz
        {
            ulAudioSampleFS = 44100L ;
        }
        else                         // 32KHz
        {
            ulAudioSampleFS = 32000L ;
        }

        if(!bChangeMode)
        {
            if( ulAudioSampleFS != prevAudioSampleFS )
            {
                DRM_INFO("ulAudioSampleFS = %dHz -> %dHz\n",ulAudioSampleFS,ulAudioSampleFS);
                ConfigAudioInfoFrm();
                HDMITX_EnableAudioOutput(CNOFIG_INPUT_AUDIO_TYPE, CONFIG_INPUT_AUDIO_INTERFACE, ulAudioSampleFS,OUTPUT_CHANNEL,NULL,0);
                // HDMITX_EnableAudioOutput(T_AUDIO_LPCM, FALSE, ulAudioSampleFS,OUTPUT_CHANNEL,NULL,0);

            }
        }

        prevAudioSampleFS = ulAudioSampleFS ;

    }
}

int HDMITX_SearchVICIndex( u32 PCLK, u16 HTotal, u16 VTotal, u8 ScanMode )
{
    #define SEARCH_COUNT 4
    u32  pclkDiff;
    int i;
    u8 hit;
    int iMax[SEARCH_COUNT]={0};
    u8 hitMax[SEARCH_COUNT]={0};
    u8 i2;

    for( i = 0 ; i < SizeofVMTable; i++ )
    {
        if( s_VMTable[i].VIC == 0 ) break ;

        hit=0;

        if( ScanMode == s_VMTable[i].ScanMode )
        {
            hit++;

            if( ScanMode == INTERLACE )
            {
                if( DIFF(VTotal/2, s_VMTable[i].VTotal) < 10 )
                {
                    hit++;
                }
            }
            else
            {
                if( DIFF(VTotal, s_VMTable[i].VTotal) < 10 )
                {
                    hit++;
                }
            }

            if( hit == 2 ) // match scan mode and v-total
            {
                if( DIFF(HTotal, s_VMTable[i].HTotal) < 40 )
                {
                    hit++;

                    pclkDiff = DIFF(PCLK, s_VMTable[i].PCLK);
                    pclkDiff = (pclkDiff * 100) / s_VMTable[i].PCLK;

                    if( pclkDiff < 100 )
                    {
                        hit += ( 100 - pclkDiff );
                    }
                }
            }
        }

        DRM_INFO("i = %d, hit = %d\n",i,(int)hit);

        if( hit )
        {
            for( i2=0 ; i2<SEARCH_COUNT ; i2++ )
            {
                if( hitMax[i2] < hit )
                {
                    DRM_INFO("replace iMax[%d] = %d => %d\n",(int)i2, iMax[i2], i );
                    hitMax[i2] = hit;
                    iMax[i2]=i;
                    break;
                }
            }
        }
    }

    i=-1;
    hit=0;
    for( i2=0 ; i2<SEARCH_COUNT ; i2++ )
    {
        DRM_INFO("[%d] i = %d, hit = %d\n",(int)i2, iMax[i2],(int)hitMax[i2]);
        if( hitMax[i2] > hit )
        {
            hit = hitMax[i2];
            i = iMax[i2];
        }
    }

    if( hit > 2 )
    {
        DRM_INFO("i = %d, hit = %d\n",i,(int)hit);
        DRM_INFO(">> mode : %d %u x %u @%lu (%s)\n", (int)s_VMTable[i].VIC, s_VMTable[i].HActive, s_VMTable[i].VActive, s_VMTable[i].PCLK, (s_VMTable[i].ScanMode==0)?"i":"p");
    }
    else
    {
        i=-1;
        DRM_INFO("no matched\n");
    }

    return i;
}

void HDMITX_MonitorInputVideoChange(void)
{
    static u32 prevPCLK = 0 ;
    static u16 prevHTotal = 0 ;
    static u16 prevVTotal = 0 ;
    static u8 prevScanMode ;
    u32 currPCLK ;
    u32 diff ;
    u16 currHTotal, currVTotal ;
    u8 currScanMode ;
	int i ;

    currPCLK = CalcPCLK() ;
    if(InstanceData.bInputVideoSignalType & T_MODE_CCIR656) currPCLK >>= 1 ;
    if(InstanceData.bInputVideoSignalType & T_MODE_PCLKDIV2) currPCLK <<= 1 ;

    currHTotal = hdmitx_getInputHTotal() ;
    currVTotal = hdmitx_getInputVTotal() ;
    currScanMode = hdmitx_isInputInterlace() ? INTERLACE:PROG ;
    diff = DIFF(currPCLK,prevPCLK);

    DRM_INFO("HDMITX_MonitorInputVideoChange : pclk=%lu, ht=%u, vt=%u, dif=%lu\n", currPCLK, currHTotal, currVTotal, diff);

    if( currHTotal == 0 || currVTotal == 0 || currPCLK == 0 )
    {
        bChangeMode = FALSE;
		return ;
    }

    if( diff > currPCLK/20) // 5% torrenlance
    {
        bChangeMode = TRUE ;
    }
    else
    {
        diff = DIFF(currHTotal, prevHTotal) ;
        if( diff > 20 )
        {
            bChangeMode = TRUE ;
        }
        diff = DIFF(currVTotal, prevVTotal) ;
        if( diff > 20 )
        {
            bChangeMode = TRUE ;
        }
    }

    if( bChangeMode )
    {
        DRM_INFO("PCLK = %d -> %d\n",prevPCLK, currPCLK);
        DRM_INFO("HTotal = %d -> %d\n",prevHTotal, currHTotal);
        DRM_INFO("VTotal = %d -> %d\n",prevVTotal, currVTotal);
        DRM_INFO("ScanMode = %s -> %s\n",prevScanMode?"P":"I", currScanMode?"P":"I");

        DRM_INFO("PCLK = %d,(%dx%d) %s %s\n",currPCLK, currHTotal,currVTotal, (currScanMode==INTERLACE)?"INTERLACED":"PROGRESS",bChangeMode?"CHANGE MODE":"NO CHANGE MODE");

        setHDMITX_AVMute(TRUE);

        #if 0
        for( i = 0 ; (i < SizeofVMTable) && ( s_VMTable[i].VIC != 0 ); i++ )
        {
            if( s_VMTable[i].VIC == 0 ) break ;
            if( DIFF(currPCLK, s_VMTable[i].PCLK) > (s_VMTable[i].PCLK/20))
            {
                continue ;
            }
            if( DIFF(currHTotal, s_VMTable[i].HTotal) > 40 )
            {
                continue ;
            }
            if( currScanMode != s_VMTable[i].ScanMode )
            {
                continue ;
            }
            if( currScanMode == INTERLACE )
            {
                if( DIFF(currVTotal/2, s_VMTable[i].VTotal) > 10 )
                {
                    continue ;
                }
            }
            else
            {
                if( DIFF(currVTotal, s_VMTable[i].VTotal) > 10 )
                {
                    continue ;
                }
            }
            printf("i = %d, VIC = %d\n",i,(int)s_VMTable[i].VIC) ;

            break ;
        }
        #else
        i = HDMITX_SearchVICIndex( currPCLK, currHTotal, currVTotal, currScanMode );
        #endif

        if( i >= 0 )
        {
            VIC = s_VMTable[i].VIC;
            pixelrep = s_VMTable[i].PixelRep ;
            VideoPixelClock = currPCLK ;
        }
        else
        {
            VIC = 0;
            pixelrep = 0;
            VideoPixelClock = 0 ;
        }
    }

    prevPCLK = currPCLK ;
    prevHTotal = currHTotal ;
    prevVTotal = currVTotal ;
    prevScanMode = currScanMode ;

}
#endif // HDMITX_AUTO_MONITOR_INPUT

void HDMITX_ChangeDisplayOption(HDMI_Video_Type OutputVideoTiming, HDMI_OutputColorMode OutputColorMode)
{
   //HDMI_Video_Type  t=HDMI_480i60_16x9;
    if((F_MODE_RGB444)==(bOutputColorMode&F_MODE_CLRMOD_MASK))//Force output RGB in RGB only case
    {
        OutputColorMode=F_MODE_RGB444;
    }
    else if ((F_MODE_YUV422)==(bOutputColorMode&F_MODE_CLRMOD_MASK))//YUV422 only
    {
        if(OutputColorMode==HDMI_YUV444){OutputColorMode=F_MODE_YUV422;}
    }
    else if ((F_MODE_YUV444)==(bOutputColorMode&F_MODE_CLRMOD_MASK))//YUV444 only
    {
        if(OutputColorMode==HDMI_YUV422){OutputColorMode=F_MODE_YUV444;}
    }
    switch(OutputVideoTiming)
	{
    case HDMI_640x480p60:
        VIC = 1 ;
        VideoPixelClock = 25000000 ;
        pixelrep = 0 ;
        aspec = HDMI_4x3 ;
        Colorimetry = HDMI_ITU601 ;
        break ;
    case HDMI_480p60:
        VIC = 2 ;
        VideoPixelClock = 27000000 ;
        pixelrep = 0 ;
        aspec = HDMI_4x3 ;
        Colorimetry = HDMI_ITU601 ;
        break ;
    case HDMI_480p60_16x9:
        VIC = 3 ;
        VideoPixelClock = 27000000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU601 ;
        break ;
    case HDMI_720p60:
        VIC = 4 ;
        VideoPixelClock = 74250000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU709 ;
        break ;
    case HDMI_1080i60:
        VIC = 5 ;
        VideoPixelClock = 74250000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU709 ;
        break ;
    case HDMI_480i60:
        VIC = 6 ;
        VideoPixelClock = 13500000 ;
        pixelrep = 1 ;
        aspec = HDMI_4x3 ;
        Colorimetry = HDMI_ITU601 ;
        break ;
    case HDMI_480i60_16x9:
        VIC = 7 ;
        VideoPixelClock = 13500000 ;
        pixelrep = 1 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU601 ;
        break ;
    case HDMI_1080p60:
        VIC = 16 ;
        VideoPixelClock = 148500000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU709 ;
        break ;
    case HDMI_576p50:
        VIC = 17 ;
        VideoPixelClock = 27000000 ;
        pixelrep = 0 ;
        aspec = HDMI_4x3 ;
        Colorimetry = HDMI_ITU601 ;
        break ;
    case HDMI_576p50_16x9:
        VIC = 18 ;
        VideoPixelClock = 27000000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU601 ;
        break ;
    case HDMI_720p50:
        VIC = 19 ;
        VideoPixelClock = 74250000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU709 ;
        break ;
    case HDMI_1080i50:
        VIC = 20 ;
        VideoPixelClock = 74250000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU709 ;
        break ;
    case HDMI_576i50:
        VIC = 21 ;
        VideoPixelClock = 13500000 ;
        pixelrep = 1 ;
        aspec = HDMI_4x3 ;
        Colorimetry = HDMI_ITU601 ;
        break ;
    case HDMI_576i50_16x9:
        VIC = 22 ;
        VideoPixelClock = 13500000 ;
        pixelrep = 1 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU601 ;
        break ;
    case HDMI_1080p50:
        VIC = 31 ;
        VideoPixelClock = 148500000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU709 ;
        break ;
    case HDMI_1080p24:
        VIC = 32 ;
        VideoPixelClock = 74250000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU709 ;
        break ;
    case HDMI_1080p25:
        VIC = 33 ;
        VideoPixelClock = 74250000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU709 ;
        break ;
    case HDMI_1080p30:
        VIC = 34 ;
        VideoPixelClock = 74250000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU709 ;
        break ;

    case HDMI_720p30:
        VIC = 0 ;
        VideoPixelClock = 74250000 ;
        pixelrep = 0 ;
        aspec = HDMI_16x9 ;
        Colorimetry = HDMI_ITU709 ;

    #ifdef SUPPORT_SYNCEMBEDDED
    /*
        VTiming.HActive=1280 ;
        VTiming.VActive=720 ;
        VTiming.HTotal=3300 ;
        VTiming.VTotal=750 ;
        VTiming.PCLK=VideoPixelClock ;
        VTiming.xCnt=0x2E ;
        VTiming.HFrontPorch= 1760;
        VTiming.HSyncWidth= 40 ;
        VTiming.HBackPorch= 220 ;
        VTiming.VFrontPorch= 5;
        VTiming.VSyncWidth= 5 ;
        VTiming.VBackPorch= 20 ;
        VTiming.ScanMode=PROG ;
        VTiming.VPolarity=Vneg ;
        VTiming.HPolarity=Hneg ;
    */
    #endif
        break ;
    default:
        bChangeMode = FALSE ;
        return ;
    }
    switch(OutputColorMode)
    {
    case HDMI_YUV444:
        bOutputColorMode = F_MODE_YUV444 ;
        break ;
    case HDMI_YUV422:
        bOutputColorMode = F_MODE_YUV422 ;
        break ;
    case HDMI_RGB444:
    default:
        bOutputColorMode = F_MODE_RGB444 ;
        break ;
    }
    if( Colorimetry == HDMI_ITU709 )
    {
        bInputColorMode |= F_VIDMODE_ITU709 ;
    }
    else
    {
        bInputColorMode &= ~F_VIDMODE_ITU709 ;
    }
    // if( Colorimetry != HDMI_640x480p60)
    if( OutputVideoTiming != HDMI_640x480p60)
    {
        bInputColorMode |= F_VIDMODE_16_235 ;
    }
    else
    {
        bInputColorMode &= ~F_VIDMODE_16_235 ;
    }
    bChangeMode = TRUE ;
}

#ifdef OUTPUT_3D_MODE
void ConfigfHdmiVendorSpecificInfoFrame(u8 _3D_Stru)
{
    VendorSpecific_InfoFrame *VS_Info;

    VS_Info=(VendorSpecific_InfoFrame *)CommunBuff ;

    VS_Info->pktbyte.VS_HB[0] = VENDORSPEC_INFOFRAME_TYPE|0x80;
    VS_Info->pktbyte.VS_HB[1] = VENDORSPEC_INFOFRAME_VER;
    VS_Info->pktbyte.VS_HB[2] = (_3D_Stru == Side_by_Side)?6:5;
    VS_Info->pktbyte.VS_DB[0] = 0x03;
    VS_Info->pktbyte.VS_DB[1] = 0x0C;
    VS_Info->pktbyte.VS_DB[2] = 0x00;
    VS_Info->pktbyte.VS_DB[3] = 0x40;
    switch(_3D_Stru)
    {
    case Side_by_Side:
    case Frame_Pcaking:
    case Top_and_Botton:
        VS_Info->pktbyte.VS_DB[4] = (_3D_Stru<<4);
        break;
    default:
        VS_Info->pktbyte.VS_DB[4] = (Frame_Pcaking<<4);
        break ;
    }
    VS_Info->pktbyte.VS_DB[5] = 0x00;
    HDMITX_EnableVSInfoFrame(TRUE,(u8 *)VS_Info);
}
#endif //#ifdef OUTPUT_3D_MODE

void MIPIRX_Reset()
{
	//20200211 D0
	it6161_mipi_rx_set_bits(it6505, 0x10, 0x0F, 0x0F);
	msleep(1);//idle(100);
	it6161_mipi_rx_set_bits(it6505, 0x10, 0x0F, 0x00);

	// MPRX Software Reset
	// it6161_mipi_rx_set_bits(it6505, 0x05, 0x07, 0x07);
	// msleep(1);
	// it6161_mipi_rx_set_bits(it6505, 0x05, 0x08, 0x08);
	it6161_mipi_rx_set_bits(it6505, 0x05, 0x07, 0x07);
	msleep(1);
	it6161_mipi_rx_set_bits(it6505, 0x05, 0x07, 0x00);

	// Enable MPRX interrupt //allen
	// it6161_mipi_rx_write(it6505, 0x09, 0xFF);
	// it6161_mipi_rx_write(it6505, 0x0A, 0xFF);
	// it6161_mipi_rx_write(it6505, 0x0B, 0x3F);
    it6161_mipi_rx_int_mask_disable(it6505); //allen

	// Setup INT Pin: Active Low
	it6161_mipi_rx_set_bits(it6505, 0x0d, 0x02, 0x00);

	it6161_mipi_rx_set_bits(it6505, 0x0C, 0x0F, (MPLaneSwap<<3)+(MPPNSwap<<2)+MPLaneNum);

	it6161_mipi_rx_set_bits(it6505, 0x11, 0x3F, (EnIOIDDQ<<5)+(EnStb2Rst<<4)+(EnExtStdby<<3)+(EnStandby<<2)+(InvPCLK<<1)+InvMCLK);
	it6161_mipi_rx_set_bits(it6505, 0x12, 0x03, (PDREFCNT<<1)+PDREFCLK);

	it6161_mipi_rx_set_bits(it6505, 0x18, 0xf7, (RegEnSyncErr<<7)+(SkipStg<<4)+HSSetNum);
	it6161_mipi_rx_set_bits(it6505, 0x19, 0xf3, (PPIDbgSel<<4)+(EnContCK<<1)+EnDeSkew);
	it6161_mipi_rx_set_bits(it6505, 0x20, 0xf7, (EOTPSel<<4)+(RegEnDummyECC<<2)+(RegIgnrBlk<<1)+RegIgnrNull);
	it6161_mipi_rx_set_bits(it6505, 0x21, 0x07, LMDbgSel);

	// it6161_mipi_rx_set_bits(it6505, 0x44, 0x38, (MREC_Update<<5)+(PREC_Update<<4)+(REGSELDEF<<3));
	it6161_mipi_rx_set_bits(it6505, 0x44, 0x3a, (MREC_Update<<5)+(PREC_Update<<4)+(REGSELDEF<<3)+(RegAutoSync<<1));//D0 20200211
	it6161_mipi_rx_set_bits(it6505, 0x4B, 0x1f, (EnFReSync<<4)+(EnVREnh<<3)+EnVREnhSel);
	it6161_mipi_rx_write(it6505, 0x4C, PPSFFRdStg);
	it6161_mipi_rx_set_bits(it6505, 0x4D, 0x01, (PPSFFRdStg>>8)&0x01);
	it6161_mipi_rx_set_bits(it6505, 0x4E, 0x0C, (EnVReSync<<3)+(EnHReSync<<2));
	it6161_mipi_rx_set_bits(it6505, 0x4F, 0x03, EnFFAutoRst);

	it6161_mipi_rx_write(it6505, 0x27, MPVidType);
	it6161_mipi_rx_set_bits(it6505, 0x70, 0x01, EnMAvg);
	it6161_mipi_rx_write(it6505, 0x72, MShift);
	it6161_mipi_rx_write(it6505, 0x73, PShift);
	it6161_mipi_rx_set_bits(it6505, 0x80, 0x40, (EnMPExtPCLK<<6));
	it6161_mipi_rx_write(it6505, 0x21, 0x00); //debug sel
	//	 it6161_mipi_rx_set_bits(it6505, 0x84, 0x70, 0x70);	// max swing
	// 	 it6161_mipi_rx_set_bits(it6505, 0x84, 0x70, 0x40);	// def swing
	it6161_mipi_rx_set_bits(it6505, 0x84, 0x70, 0x00);	// min swing

	it6161_mipi_rx_set_bits(it6505, 0xA0, 0x01, EnMBPM);



	// if( REGSELDEF == TRUE )
	// {
		// DRM_INFO("REGSELDEF MODE !!! ...\n");
		// PHFP = 0x10;
		// PHSW = 0x3e;
		// PHBP = 0x3c;
		// it6161_mipi_rx_write(it6505, 0x30, PHFP);					// HFP
		// it6161_mipi_rx_write(it6505, 0x31, 0x80+((PHFP&0x3F00)>>8));
		// it6161_mipi_rx_write(it6505, 0x32, PHSW);					// HBP
		// it6161_mipi_rx_write(it6505, 0x33, 0x80+((PHSW&0x3F00)>>8));
		// it6161_mipi_rx_write(it6505, 0x34, PHBP);					// HBP
		// it6161_mipi_rx_write(it6505, 0x35, 0x80+((PHFP&0x3F00)>>8));
	// }
	if( MPVidType==RGB_18b )
	{
		if( MPLaneNum==3 )
		{
			// if( EnMPx1PCLK )
				it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x02); // MPPCLKSel = 1; // 4-lane : MCLK = 1/1 PCLK
			// else
			// {
				// it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x02); // MPPCLKSel = 1; // 4-lane : MCLK = 1/1 PCLK
				DRM_INFO("Solomon is impossible TXPLL= 9/2 PCLK !!! \n");
				DRM_INFO("MCLK=3/4PCLK Change to MCLK=PCLK ...\n");
			// }
		}
		else if( MPLaneNum==1 )
		{
			// if( EnMPx1PCLK )
				it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x05); // MPPCLKSel = 6; // 2-lane : MCLK = 1/1 PCLK
			// else
			// {
				// it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x05); // MPPCLKSel = 6; // 2-lane : MCLK = 1/1 PCLK
				DRM_INFO("IT6121 is impossible RXPLL= 2/9 PCLK !!! \n");
				DRM_INFO("MCLK=3/4PCLK Change to MCLK=PCLK ...\n");
			// }
		} else if( MPLaneNum==0 )
		{
			// if( EnMPx1PCLK )
				// it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x0b);// MPPCLKSel = 7; // 1-lane : MCLK = 1/1 PCLK
			// else
				it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x08); // MPPCLKSel = 8; // 1-lane : MCLK = 3/4 PCLK
		}
	}
	else{
	if( MPLaneNum==3 )
		{
		// if( EnMPx1PCLK )
			// it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x03);// MPPCLKSel = 0; // 4-lane : MCLK = 1/1 PCLK
		// else
			it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x02);// MPPCLKSel = 1; // 4-lane : MCLK = 3/4 PCLK
		}
		else if( MPLaneNum==1 )
		{
			// if( EnMPx1PCLK )
				// it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x07); // MPPCLKSel = 2; // 2-lane : MCLK = 1/1 PCLK
			// else
				it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x05); // MPPCLKSel = 3; // 2-lane : MCLK = 3/4 PCLK
		} else if( MPLaneNum==0 ) {
			// if( EnMPx1PCLK )
				// it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x0f);// MPPCLKSel = 4; // 1-lane : MCLK = 1/1 PCLK
			// else
				it6161_mipi_rx_set_bits(it6505, 0x80, 0x1F, 0x0b); // MPPCLKSel = 5; // 1-lane : MCLK = 3/4 PCLK
		}
	}

	it6161_mipi_rx_set_bits(it6505, 0x70, 0x01, EnMAvg);

	it6161_mipi_rx_set_bits(it6505, 0x05, 0x02, 0x02);  // Video Clock Domain Reset

	if( EnMBPM ) {
		//HSW = pSetVTiming->HSyncWidth;
		//VSW = pSetVTiming->VSyncWidth;

		it6161_mipi_rx_write(it6505, 0xA1, 0x00);	// HRS offset
		it6161_mipi_rx_write(it6505, 0xA2, 0x00);	// VRS offset

		// it6161_mipi_rx_write(it6505, 0xA3, 44);//HSW);	// HSW
		// it6161_mipi_rx_write(it6505, 0xA5, 5);//VSW);	// VSW
			it6161_mipi_rx_write(it6505, 0xA3, 0x08);//0x10);	// HSW
			it6161_mipi_rx_write(it6505, 0xA5, 0x04);	// VSw

		// it6161_hdmi_tx_set_bits(it6505, 0xa9, 0xc0, (EnTBPM<<7)/* + (EnTxPatMux<<6)*/);
		// it6161_hdmi_tx_set_bits(it6505, 0xbf, 0x80, (NRTXRCLK<<7));
	}
	if( MPForceStb==TRUE ){
		// mprxwr(0x30, HFP);					// HSP
		// mprxwr(0x31, 0x80+((HFP&0x3F00)>>8));
		// mprxwr(0x32, HSW);					// HSW
		// mprxwr(0x33, 0x80+((HSW&0x3F00)>>8));
		// mprxwr(0x34, HBP&0xFF);				// HBP
		// mprxwr(0x35, 0x80+((HBP&0x3F00)>>8));
		// mprxwr(0x36, HDEW&0xFF);				// HDEW
		// mprxwr(0x37, 0x80+((HDEW&0x3F00)>>8));
		// mprxwr(0x38, HVR2nd&0xFF);			// HVR2nd
		// mprxwr(0x39, 0x80+((HVR2nd&0x3F00)>>8));

		// mprxwr(0x3A, VFP);					// VSP
		// mprxwr(0x3B, 0x80+((VFP&0x3F00)>>8));
		// mprxwr(0x3C, VSW);					// VSW
		// mprxwr(0x3D, 0x80+((VSW&0x3F00)>>8));
		// mprxwr(0x3E, VBP&0xFF);				// VBP
		// mprxwr(0x3F, 0x80+((VBP&0x3F00)>>8));
		// mprxwr(0x40, VDEW&0xFF);				// VDEW
		// mprxwr(0x41, 0x80+((VDEW&0x3F00)>>8));
		// mprxwr(0x42, VFP2nd&0xFF);			// VFP2nd
		// mprxwr(0x43, 0x80+((VFP2nd&0x3F00)>>8));

		// mprxset(0x4e, 0x03, 0xC0+(VPol<<1)+HPol);
	}
	else
	{
		if( REGSELDEF == FALSE ) {
			it6161_mipi_rx_set_bits(it6505, 0x31, 0x80, 0x00);
			it6161_mipi_rx_set_bits(it6505, 0x33, 0x80, 0x00);
			it6161_mipi_rx_set_bits(it6505, 0x35, 0x80, 0x00);
			it6161_mipi_rx_set_bits(it6505, 0x37, 0x80, 0x00);
			it6161_mipi_rx_set_bits(it6505, 0x39, 0x80, 0x00);
			it6161_mipi_rx_set_bits(it6505, 0x3A, 0x80, 0x00);
			it6161_mipi_rx_set_bits(it6505, 0x3C, 0x80, 0x00);
			it6161_mipi_rx_set_bits(it6505, 0x3E, 0x80, 0x00);
			it6161_mipi_rx_set_bits(it6505, 0x41, 0x80, 0x00);
			it6161_mipi_rx_set_bits(it6505, 0x43, 0x80, 0x00);
		}

		// mprxset(0x4e, 0x03, 0x00+(VPol<<1)+HPol);
	}
}
u32 RxRCLK;
void cal_rclk()
{

	u8 i;
	int t10usint;
	u32 sum/*, RxRCLK*/;

	//it6161_hdmi_tx_write(it6505, 0x8D, (CEC_I2C_SLAVE_ADDR|0x01));// Enable CRCLK

	sum = 0;
	// sum2 = 0;
	for(i=0; i<5; i++)
	{
		it6161_mipi_rx_set_bits(it6505, 0x94, 0x80, 0x80); // Enable RCLK 100ms count
		msleep(100);
		it6161_mipi_rx_set_bits(it6505, 0x94, 0x80, 0x00); // Disable RCLK 100ms count

		RxRCLK = it6161_mipi_rx_read(it6505, 0x97);
		RxRCLK <<= 8;
		RxRCLK += it6161_mipi_rx_read(it6505, 0x96);
		RxRCLK <<=8;
		RxRCLK += it6161_mipi_rx_read(it6505, 0x95);
		sum += RxRCLK;

	}
	sum /= 5;
	DRM_INFO("\n");

	///////////////////////////////////mprx begin
	RxRCLK = sum/100;
	t10usint = RxRCLK/100;
	DRM_INFO("RxRCLK = %d,%03d,%03d\n",(sum*10)/1000000,((sum*10)%1000000)/1000,((sum*10)%100));//printf("RxRCLK=%3.3fMHz\n", RxRCLK/1000);
	DRM_INFO("T10usInt=0x%03X\n", (int)t10usint);
	it6161_mipi_rx_write(it6505, 0x91, t10usint&0xFF);
	DRM_INFO("\n");

	////////////////////////////////////mprx end

}

void InitMIPIRX()
{	
	//DumpMIPIRXReg();
    DRM_INFO(
        "-----------------------------------------------------\r\n"
        "Init MIPIRX\n"
        "-----------------------------------------------------\r\n");
	MIPIRX_Reset();
	cal_rclk();
	//pet clear int status
	it6161_mipi_rx_write(it6505, 0x06, 0xFF);
	it6161_mipi_rx_write(it6505, 0x06, 0xFF);
	it6161_mipi_rx_write(it6505, 0x06, 0x7F);

	it6161_mipi_rx_set_bits(it6505, 0x05, 0x03, 0x00);	// Enable MPRX clock domain
	// it6161_mipi_rx_set_bits(it6505, 0x06, 0x01, 0x01);  // Clear MPRX Stable Interrupt
	it6161_mipi_rx_set_bits(it6505, 0x08, 0x10, 0x10);//clear mclk off interrupt
	it6161_mipi_rx_set_bits(it6505, 0x09, 0x01, 0x01);  // Enable MPRX Stable Interrupt
}

void cal_mclk( void )
{
	u32 i, rddata;
	u32 sum, MCLK;

     sum = 0;
     for(i=0; i<10; i++) {
         it6161_mipi_rx_set_bits(it6505, 0x9B, 0x80, 0x80);
         msleep(5);
         it6161_mipi_rx_set_bits(it6505, 0x9B, 0x80, 0x00);

         rddata = it6161_mipi_rx_read(it6505, 0x9B) & 0x0F;
		 rddata <<= 8;
		 rddata += it6161_mipi_rx_read(it6505, 0x9A);

         sum += rddata;
     }

     sum /= 10;

     //MCLK = 13500*2048/sum;
	 //MCLK = 27000*2048/sum;
	 MCLK = RxRCLK*2048/sum;
     // DRM_INFO("MCLK = %3.3fMHz\n", MCLK/1000);
	 DRM_INFO("MCLK = %d.%03dMHz\n",(MCLK/1000),(MCLK%1000));
	 // DRM_INFO("MCLK = %d\n",MCLK);

}

void cal_pclk( void )
{
	u8 i;
	u32 rddata;
	u32 sum, RxPCLK;

     sum = 0;
     for(i=0; i<10; i++) {
         it6161_mipi_rx_set_bits(it6505, 0x99, 0x80, 0x00);
         msleep(5);
         it6161_mipi_rx_set_bits(it6505, 0x99, 0x80, 0x80);

         rddata = it6161_mipi_rx_read(it6505, 0x99) & 0x0F;
		 rddata <<= 8;
		 rddata += it6161_mipi_rx_read(it6505, 0x98);
         sum += rddata;
     }

     sum /= 10;

     //PCLK = 13500*2048/sum;
	 //PCLK = 27000*2048/sum;
	 RxPCLK = (RxRCLK*2048)/sum;
	  DRM_INFO("RxPCLK = %d.%03dMHz\n",(RxPCLK/1000),(RxPCLK%1000));
     // DRM_INFO("RxPCLK = %3.3fMHz\n", RxPCLK/1000);
     // DRM_INFO("RxPCLK = %d\n",RxPCLK);
}

void show_mrec( void )
{
	int MHFP, MHSW, MHBP, MHDEW, MHVR2nd, MHBlank;
	int MVFP, MVSW, MVBP, MVDEW, MVFP2nd, MVTotal;
	MHSW  = it6161_mipi_rx_read(it6505, 0x52);
	MHSW += (it6161_mipi_rx_read(it6505, 0x53)&0x3F)<<8;

	MHFP  = it6161_mipi_rx_read(it6505, 0x50);
	MHFP += (it6161_mipi_rx_read(it6505, 0x51)&0x3F)<<8;


	MHBP  = it6161_mipi_rx_read(it6505, 0x54);
	MHBP += (it6161_mipi_rx_read(it6505, 0x55)&0x3F)<<8;

	MHDEW  = it6161_mipi_rx_read(it6505, 0x56);
	MHDEW += (it6161_mipi_rx_read(it6505, 0x57)&0x3F)<<8;

	MHVR2nd  = it6161_mipi_rx_read(it6505, 0x58);
	MHVR2nd += (it6161_mipi_rx_read(it6505, 0x59)&0x3F)<<8;

	MHBlank = MHFP + MHSW + MHBP;

	MVSW  = it6161_mipi_rx_read(it6505, 0x5C);
	MVSW += (it6161_mipi_rx_read(it6505, 0x5D)&0x3F)<<8;

	MVFP  = it6161_mipi_rx_read(it6505, 0x5A);
	MVFP += (it6161_mipi_rx_read(it6505, 0x5B)&0x3F)<<8;


	MVBP  = it6161_mipi_rx_read(it6505, 0x5E);
	MVBP += (it6161_mipi_rx_read(it6505, 0x5F)&0x3F)<<8;

	MVDEW  = it6161_mipi_rx_read(it6505, 0x60);
	MVDEW += (it6161_mipi_rx_read(it6505, 0x61)&0x3F)<<8;

	MVFP2nd  = it6161_mipi_rx_read(it6505, 0x62);
	MVFP2nd += (it6161_mipi_rx_read(it6505, 0x63)&0x3F)<<8;

	MVTotal = MVFP + MVSW + MVBP + MVDEW ;

	DRM_INFO("MHFP    = %d\n", MHFP);
	DRM_INFO("MHSW    = %d\n", MHSW);
	DRM_INFO("MHBP    = %d\n", MHBP);
	DRM_INFO("MHDEW   = %d\n", MHDEW);
	DRM_INFO("MHVR2nd = %d\n", MHVR2nd);
	DRM_INFO("MHBlank  = %d\n", MHBlank);

	DRM_INFO("MVFP    = %d\n", MVFP);
	DRM_INFO("MVSW    = %d\n", MVSW);
	DRM_INFO("MVBP   = %d\n", MVBP);
	DRM_INFO("MVDEW   = %d\n", MVDEW);
	DRM_INFO("MVFP2nd   = %d\n", MVFP2nd);
	DRM_INFO("MVTotal = %d\n", MVTotal);


     DRM_INFO("\r\n");
}

void show_prec( void )
{
//int PRec_FIFOStg;
	int PHFP, PHSW, PHBP, PHDEW, PHVR2nd, PHTotal;
	int PVFP, PVSW, PVBP, PVDEW, PVFP2nd, PVTotal;
	PHFP  = it6161_mipi_rx_read(it6505, 0x30);
	PHFP += (it6161_mipi_rx_read(it6505, 0x31)&0x3F)<<8;

	PHSW  = it6161_mipi_rx_read(it6505, 0x32);
	PHSW += (it6161_mipi_rx_read(it6505, 0x33)&0x3F)<<8;

	PHBP  = it6161_mipi_rx_read(it6505, 0x34);
	PHBP += (it6161_mipi_rx_read(it6505, 0x35)&0x3F)<<8;

	PHDEW  = it6161_mipi_rx_read(it6505, 0x36);
	PHDEW += (it6161_mipi_rx_read(it6505, 0x37)&0x3F)<<8;


	PHVR2nd  = it6161_mipi_rx_read(it6505, 0x38);
	PHVR2nd += (it6161_mipi_rx_read(it6505, 0x39)&0x3F)<<8;

	PHTotal = PHFP + PHSW + PHBP + PHDEW ;

	PVFP  = it6161_mipi_rx_read(it6505, 0x3A);
	PVFP += (it6161_mipi_rx_read(it6505, 0x3B)&0x3F)<<8;

	PVSW  = it6161_mipi_rx_read(it6505, 0x3C);
	PVSW += (it6161_mipi_rx_read(it6505, 0x3D)&0x3F)<<8;

	PVBP  = it6161_mipi_rx_read(it6505, 0x3E);
	PVBP += (it6161_mipi_rx_read(it6505, 0x3F)&0x3F)<<8;

	PVDEW  = it6161_mipi_rx_read(it6505, 0x40);
	PVDEW += (it6161_mipi_rx_read(it6505, 0x41)&0x3F)<<8;

	PVFP2nd  = it6161_mipi_rx_read(it6505, 0x42);
	PVFP2nd += (it6161_mipi_rx_read(it6505, 0x43)&0x3F)<<8;

	PVTotal = PVFP + PVSW + PVBP + PVDEW ;

     DRM_INFO("PHFP    = %d\r\n", PHFP);
     DRM_INFO("PHSW    = %d\r\n", PHSW);
     DRM_INFO("PHBP   = %d\r\n", PHBP);
     DRM_INFO("PHDEW   = %d\r\n", PHDEW);
     DRM_INFO("PHVR2nd   = %d\r\n", PHVR2nd);
     DRM_INFO("PHTotal = %d\r\n", PHTotal);

     DRM_INFO("PVFP    = %d\r\n", PVFP);
     DRM_INFO("PVSW    = %d\r\n", PVSW);
     DRM_INFO("PVBP   = %d\r\n", PVBP);
     DRM_INFO("PVDEW   = %d\r\n", PVDEW);
     DRM_INFO("PVFP2nd   = %d\r\n", PVFP2nd);
     DRM_INFO("PVTotal = %d\r\n", PVTotal);


	DRM_INFO("\n");
}

void set_ppara()
{
	u8 i;
	//int PHTotal;
	//float PHBlankTmp;
	it6161_mipi_rx_set_bits(it6505, 0x05, 0x04, 0x04);  // Video Clock Domain Reset

	// it6161_mipi_rx_set_bits(it6505, 0x06, 0x10, 0x10);  // Clear PVid Stable Interrupt
	// it6161_mipi_rx_set_bits(it6505, 0x09, 0x10, 0x00);  // Disable PVid Stable Interrupt



	it6161_mipi_rx_set_bits(it6505, 0x05, 0x04, 0x00);  // Release Video Clock Domain Reset
	it6161_mipi_rx_set_bits(it6505, 0x09, 0x10, 0x10);  // Enable PVid Stable Interrupt

	i = 0;

	while((it6161_mipi_rx_read(it6505, 0x06)&0x10) == 0x00)
	{
		if(i%10==9)
		{
			DRM_INFO("Waiting for PVidStb interrupt ...\n");
			//DRM_INFO("Current RFIFOOvRdInt=%d, RFIFOOvWrInt=%d\n", (mprxrd(0x07)&0x40)>>6, (mprxrd(0x07)&0x80)>>7);
		}
		i++;
		msleep(1);
	}

	// it6161_mipi_rx_set_bits(it6505, 0x06, 0x10, 0x10);  // Clear PVid Stable Interrupt
	//P1_6=0;
	DRM_INFO("setP1_6 low mipi Stable\n");

	//show_mrec();
	cal_pclk();
	show_prec();
}

void MIPIRX_DevLoopProc()
{
	u8 Reg06, Reg07, Reg08;
	// u8 Reg0D;
	u32 rddata;

	// Reg0D = it6161_mipi_rx_read(it6505, 0x0D);
	// if ((Reg0D & 0x01) == 0)
	// {
		// return; //MIRIRX no interrupt event
	// }

	Reg06 = it6161_mipi_rx_read(it6505, 0x06);
	Reg07 = it6161_mipi_rx_read(it6505, 0x07);
	Reg08 = it6161_mipi_rx_read(it6505, 0x08);

	DRM_INFO("%s: rx reg06: 0x%02x", __func__, Reg06);
	DRM_INFO("%s: rx reg07: 0x%02x", __func__, Reg07);
	DRM_INFO("%s: rx reg08: 0x%02x", __func__, Reg08);

	if(Reg06 == 0x00 && Reg07 == 0x00 && Reg08 == 0x00)
	{
		return;
	}
	// DRM_INFO("Reg06 %02x Reg07 %02x Reg08 %02x\n", (int)Reg06, (int)Reg07, (int)Reg08);
	// Interrupt Reg06
	if(Reg06 & 0x01)
	{
		it6161_mipi_rx_write(it6505, 0x06, 0x01);
		DRM_INFO("PPS MVidStb Change Interrupt ...\n");

		if(it6161_mipi_rx_read(it6505, 0x0D) & 0x10)
		{
			DRM_INFO("MVidStb Change to HIGH, \n");
			cal_mclk();
			show_mrec();
			set_ppara();
		} else
		{
			DRM_INFO("MVidStb Change to LOW ...\n");
			//DRM_INFO("setP1_6 High Mipi not Stable\n");
			//P1_6=1;
		}
	}

	if(Reg06 & 0x02)
	{
		it6161_mipi_rx_write(it6505, 0x06, 0x02);
	}

	if(/*(EnMBPM == FALSE) && */(Reg06 & 0x04))
	{
		it6161_mipi_rx_write(it6505, 0x06, 0x04);
		DRM_INFO("PPS MHDE Error Interrupt !!!\n");
	}

	if(Reg06 & 0x08)
	{
		it6161_mipi_rx_write(it6505, 0x06, 0x08);
		DRM_INFO("PPS MVSync Error Interrupt !!!\n");
	}

	if(Reg06 & 0x10)
	{
		it6161_mipi_rx_write(it6505, 0x06, 0x10);
		DRM_INFO("PPS PVidStb Change Interrupt ...\n");
		if(it6161_mipi_rx_read(it6505, 0x0D) & 0x30)
		{
			DRM_INFO("PVidStb Change to HIGH, ");
			cal_pclk();
			show_prec();
			it6161_mipi_rx_write(it6505, 0xC0,(EnTxCRC<<7) +TxCRCnum);
			// setup 1 sec timer interrupt
			it6161_mipi_rx_set_bits(it6505, 0x0b,0x40, 0x40);
		}
		else
		{
			DRM_INFO("PVidStb Change to LOW ...\n");
		}
	}

	if((EnMBPM == FALSE) && (Reg06 & 0x20))
	{
		it6161_mipi_rx_write(it6505, 0x06, 0x20);
		if(DisPHSyncErr == FALSE)
		{
			DRM_INFO("PPS PHSync Error Interrupt !!!\n");
		}
	}

	if((EnMBPM == FALSE) && (Reg06 & 0x40))
	{
		it6161_mipi_rx_write(it6505, 0x06, 0x40);
		DRM_INFO("PPS PHDE Error Interrupt !!!\n");
	}

	if((EnMBPM == FALSE) && (Reg06 & 0x80))
	{
		it6161_mipi_rx_write(it6505, 0x06, 0x80);
		DRM_INFO("PPS MVDE Error Interrupt !!!\n");
	}

	// Interrupt Reg07
	if(Reg07 & 0x01)
	{
		it6161_mipi_rx_write(it6505, 0x07, 0x01);
		DRM_INFO("PatGen PPGVidStb change interrupt !!!\n");
	}

	if(Reg07 & 0x02)
	{
		it6161_mipi_rx_write(it6505, 0x07, 0x02);
		DRM_INFO("PPS Data Byte Error Interrupt !!!\n");
	}

	if(Reg07 & 0x04)
	{
		it6161_mipi_rx_write(it6505, 0x07, 0x04);
		DRM_INFO("PPS CMOff Interrupt !!!\n");
	}

	if(Reg07 & 0x08)
	{
		it6161_mipi_rx_write(it6505, 0x07, 0x08);
		DRM_INFO("PPS CMOn Interrupt !!!\n");
	}

	if(Reg07 & 0x10)
	{
		it6161_mipi_rx_write(it6505, 0x07, 0x10);
		DRM_INFO("PPS ShutDone cmd Interrupt !!! \n");
	}

	if(Reg07 & 0x20)
	{
		it6161_mipi_rx_write(it6505, 0x07, 0x20);
		DRM_INFO("PPS TurnOn Interrupt !!!\n");
	}

	if((Reg07 & 0x40) || (Reg07 & 0x80))
	{
		// #if (IC_VERSION == 0xD0)//support at D0
         if( Reg07&0x40 ) {
             DRM_INFO("PPS FIFO over read Interrupt !!!\n");
             it6161_mipi_rx_set_bits(it6505, 0x07, 0x40, 0x40);
         }
         if( Reg07&0x80 ) {
			 DRM_INFO("PPS FIFO over write Interrupt !!!\n");
             it6161_mipi_rx_set_bits(it6505, 0x07, 0x80, 0x80);
         }
		// #else

		// if(Reg07 & 0x40)
		// {
			// DRM_INFO("PPS FIFO over read Interrupt !!!\n");
			// it6161_mipi_rx_set_bits(it6505, 0x0a, 0x40, 0x40);
		// }
		// if( Reg07&0x80 )
		// {
			// DRM_INFO("PPS FIFO over write Interrupt !!!\n");
			// it6161_mipi_rx_set_bits(it6505, 0x0a, 0x80, 0x80);
		// }
	    // #endif //#if (IC_VERSION == 0xD0)
		DRM_INFO("----------------------------------------------------\n");
	}

	// Interrupt Reg08
	if(Reg08 & 0x01)
	{
		it6161_mipi_rx_write(it6505, 0x08, 0x01);
		if(DisECCErr == FALSE)
		{
			DRM_INFO("ECC 1-bit Error Interrupt !!!\n");
		}
	}

	if(Reg08 & 0x02)
	{
		it6161_mipi_rx_write(it6505, 0x08, 0x02);

		if(DisECCErr == FALSE)
		{
			DRM_INFO("ECC 2-bit Error Interrupt !!!\n");
		}
	}

	if(Reg08 & 0x04)
	{
		it6161_mipi_rx_write(it6505, 0x08, 0x04);
		DRM_INFO("LM FIFO Error Interrupt !!!\n");
	}

	if(Reg08 & 0x08)
	{
		it6161_mipi_rx_write(it6505, 0x08, 0x08);
		DRM_INFO("CRC Error Interrupt !!!\n");
	}

	if(Reg08 & 0x10)
	{
		it6161_mipi_rx_write(it6505, 0x08, 0x10);
		DRM_INFO("MCLK Off Interrupt !!!\n");
		//DRM_INFO("setP1_6 High Mipi not Stable\n");
		//P1_6=1;
	}

	if(Reg08 & 0x20)
	{
		it6161_mipi_rx_write(it6505, 0x08, 0x20);
		DRM_INFO("PPI FIFO OverWrite Interrupt !!!\n");
	}

	if(Reg08 & 0x40)
	{
		it6161_mipi_rx_write(it6505, 0x08, 0x40);

		DRM_INFO("FW Timer Interrupt !!!\n");
		it6161_mipi_rx_set_bits(it6505, 0x0b, 0x40, 0x00);

		if((it6161_mipi_rx_read(it6505, 0xC1)&0x03) == 0x03)
		{
			DRM_INFO("CRC Fail !!!\n");
		}
		if((it6161_mipi_rx_read(it6505, 0xC1)&0x05) == 0x05)
		{
			DRM_INFO("CRC Pass !!!\n");
			rddata = it6161_mipi_rx_read(it6505, 0xC2) + (it6161_mipi_rx_read(it6505, 0xC3) <<8);
			DRM_INFO("CRCR = 0x%0X !!!\n" ,rddata);
			rddata = it6161_mipi_rx_read(it6505, 0xC4) + (it6161_mipi_rx_read(it6505, 0xC5) <<8);
			DRM_INFO("CRCG = 0x%02X !!!\n" ,rddata);
			rddata = it6161_mipi_rx_read(it6505, 0xC6) + (it6161_mipi_rx_read(it6505, 0xC7) <<8);
			DRM_INFO("CRCB = 0x%02X !!!\n" ,rddata);
		}
	}
}

static irqreturn_t it6161_intp_threaded_handler(int unused, void *data)
{
	struct it6505 *it6505 = data;
	//struct device *dev = &it6505->i2c_mipi_rx->dev;

DRM_INFO("intp");
DRM_INFO("rx reg06: 0x%02x", it6161_mipi_rx_read(it6505, 0x06));
DRM_INFO("rx reg07: 0x%02x", it6161_mipi_rx_read(it6505, 0x07));
DRM_INFO("rx reg08: 0x%02x", it6161_mipi_rx_read(it6505, 0x08));
DRM_INFO("rx reg09: 0x%02x", it6161_mipi_rx_read(it6505, 0x09));
DRM_INFO("rx reg0a: 0x%02x", it6161_mipi_rx_read(it6505, 0x0a));
DRM_INFO("rx reg0b: 0x%02x", it6161_mipi_rx_read(it6505, 0x0b));
DRM_INFO("tx reg06: 0x%02x", it6161_hdmi_tx_read(it6505, 0x06));
DRM_INFO("tx reg07: 0x%02x", it6161_hdmi_tx_read(it6505, 0x07));
DRM_INFO("tx reg08: 0x%02x", it6161_hdmi_tx_read(it6505, 0x08));
DRM_INFO("tx reg09: 0x%02x", it6161_hdmi_tx_read(it6505, 0x09));
DRM_INFO("tx reg0a: 0x%02x", it6161_hdmi_tx_read(it6505, 0x0a));
DRM_INFO("tx reg0b: 0x%02x", it6161_hdmi_tx_read(it6505, 0x0b));
DRM_INFO("it6505->connector.dev: %p", it6505->connector.dev);
	MIPIRX_DevLoopProc();
	HDMITX_DevLoopProc();
	// msleep(150);
	// mutex_lock(&it6505->lock);

	// if (it6505->enable_drv_hold == 0 && it6505->powered) {
	// 	DRM_DEV_DEBUG_DRIVER(dev, "into it6505_dptx_irq");
	// 	it6505_dptx_irq(it6505);
	// }

	// mutex_unlock(&it6505->lock);
	return IRQ_HANDLED;
}

// static int it6505_init_pdata(struct it6505 *it6505)
// {
// 	struct it6505_platform_data *pdata = &it6505->pdata;
// 	struct device *dev = &it6505->i2c_mipi_rx->dev;

// 	/* 1.0V digital core power regulator  */
// 	pdata->pwr18 = devm_regulator_get(dev, "pwr18");
// 	if (IS_ERR(pdata->pwr18)) {
// 		DRM_DEV_ERROR(dev, "pwr18 regulator not found");
// 		return PTR_ERR(pdata->pwr18);
// 	}

// 	pdata->ovdd = devm_regulator_get(dev, "ovdd");
// 	if (IS_ERR(pdata->ovdd)) {
// 		DRM_DEV_ERROR(dev, "ovdd regulator not found");
// 		return PTR_ERR(pdata->ovdd);
// 	}

// 	/* GPIO for HPD */
// 	pdata->gpiod_hpd = devm_gpiod_get(dev, "hpd", GPIOD_IN);
// 	if (IS_ERR(pdata->gpiod_hpd))
// 		return PTR_ERR(pdata->gpiod_hpd);

// 	/* GPIO for chip reset */
// 	pdata->gpiod_reset = devm_gpiod_get(dev, "reset", GPIOD_OUT_HIGH);

// 	return PTR_ERR_OR_ZERO(pdata->gpiod_reset);
// }

// static int it6505_bridge_resume(struct device *dev)
// {
// 	struct it6505 *it6505 = dev_get_drvdata(dev);

// 	return it6505_poweron(it6505);
// }

// static int it6505_bridge_suspend(struct device *dev)
// {
// 	struct it6505 *it6505 = dev_get_drvdata(dev);

// 	return it6505_poweroff(it6505);
// }

// static SIMPLE_DEV_PM_OPS(it6505_bridge_pm_ops, it6505_bridge_suspend,
// 			 it6505_bridge_resume);

// static ssize_t enable_drv_hold_show(struct device *dev,
// 				    struct device_attribute *attr, char *buf)
// {
// 	struct it6505 *it6505 = dev_get_drvdata(dev);

// 	return scnprintf(buf, PAGE_SIZE, "%d\n", it6505->enable_drv_hold);
// }

// static ssize_t enable_drv_hold_store(struct device *dev,
// 				     struct device_attribute *attr,
// 				     const char *buf, size_t count)
// {
// 	struct it6505 *it6505 = dev_get_drvdata(dev);
// 	unsigned int drv_hold;

// 	if (kstrtoint(buf, 10, &drv_hold) < 0)
// 		return -EINVAL;

// 	it6505->enable_drv_hold = drv_hold ? TRUE : FALSE;

// 	if (it6505->enable_drv_hold) {
// 		it6505_int_mask_off(it6505);
// 	} else {
// 		it6505_clear_int(it6505);
// 		it6505_int_mask_on(it6505);
// 	}
// 	return count;
// }

// static ssize_t print_timing_show(struct device *dev,
// 				 struct device_attribute *attr, char *buf)
// {
// 	struct it6505 *it6505 = dev_get_drvdata(dev);
// 	struct drm_display_mode *vid = &it6505->video_info;
// 	char *str = buf, *end = buf + PAGE_SIZE;

// 	str += scnprintf(str, end - str, "---video timing---\n");
// 	str += scnprintf(str, end - str, "PCLK:%d.%03dMHz\n", vid->clock / 1000,
// 			 vid->clock % 1000);
// 	str += scnprintf(str, end - str, "HTotal:%d\n", vid->htotal);
// 	str += scnprintf(str, end - str, "HActive:%d\n", vid->hdisplay);
// 	str += scnprintf(str, end - str, "HFrontPorch:%d\n",
// 			 vid->hsync_start - vid->hdisplay);
// 	str += scnprintf(str, end - str, "HSyncWidth:%d\n",
// 			 vid->hsync_end - vid->hsync_start);
// 	str += scnprintf(str, end - str, "HBackPorch:%d\n",
// 			 vid->htotal - vid->hsync_end);
// 	str += scnprintf(str, end - str, "VTotal:%d\n", vid->vtotal);
// 	str += scnprintf(str, end - str, "VActive:%d\n", vid->vdisplay);
// 	str += scnprintf(str, end - str, "VFrontPorch:%d\n",
// 			 vid->vsync_start - vid->vdisplay);
// 	str += scnprintf(str, end - str, "VSyncWidth:%d\n",
// 			 vid->vsync_end - vid->vsync_start);
// 	str += scnprintf(str, end - str, "VBackPorch:%d\n",
// 			 vid->vtotal - vid->vsync_end);

// 	return str - buf;
// }

// static ssize_t sha_debug_show(struct device *dev, struct device_attribute *attr,
// 			      char *buf)
// {
// 	int i = 0;
// 	char *str = buf, *end = buf + PAGE_SIZE;
// 	struct it6505 *it6505 = dev_get_drvdata(dev);

// 	str += scnprintf(str, end - str, "sha input:\n");
// 	for (i = 0; i < ARRAY_SIZE(it6505->sha1_input); i += 16)
// 		str += scnprintf(str, end - str, "%16ph\n",
// 				 it6505->sha1_input + i);

// 	str += scnprintf(str, end - str, "av:\n");
// 	for (i = 0; i < ARRAY_SIZE(it6505->av); i++)
// 		str += scnprintf(str, end - str, "%4ph\n", it6505->av[i]);

// 	str += scnprintf(str, end - str, "bv:\n");
// 	for (i = 0; i < ARRAY_SIZE(it6505->bv); i++)
// 		str += scnprintf(str, end - str, "%4ph\n", it6505->bv[i]);

// 	return end - str;
// }

// static ssize_t enable_hdcp_show(struct device *dev,
// 				struct device_attribute *attr, char *buf)
// {
// 	struct it6505 *it6505 = dev_get_drvdata(dev);

// 	return scnprintf(buf, PAGE_SIZE, "%d\n", it6505->enable_hdcp);
// }

// static ssize_t enable_hdcp_store(struct device *dev,
// 				 struct device_attribute *attr,
// 				 const char *buf, size_t count)
// {
// 	struct it6505 *it6505 = dev_get_drvdata(dev);
// 	unsigned int reg3f, hdcp;

// 	if (kstrtoint(buf, 10, &hdcp) < 0)
// 		return -EINVAL;

// 	if (!it6505->powered || it6505->state == SYS_UNPLUG) {
// 		DRM_DEV_DEBUG_DRIVER(dev,
// 				     "power down or unplug, can not fire HDCP");
// 		return -EINVAL;
// 	}
// 	it6505->enable_hdcp = hdcp ? TRUE : FALSE;

// 	if (it6505->enable_hdcp) {
// 		if (it6505->cp_capable) {
// 			dptx_sys_chg(it6505, SYS_HDCP);
// 			dptx_sys_fsm(it6505);
// 		} else {
// 			DRM_DEV_ERROR(dev, "sink not support HDCP");
// 		}
// 	} else {
// 		dptx_set_bits(it6505, 0x05, 0x10, 0x10);
// 		dptx_set_bits(it6505, 0x05, 0x10, 0x00);
// 		reg3f = dptx_read(it6505, 0x3F);
// 		hdcp = (reg3f & BIT(7)) >> 7;
// 		DRM_DEV_DEBUG_DRIVER(dev, "%s to disable hdcp",
// 				     hdcp ? "failed" : "succeeded");
// 	}
// 	return count;
// }

// static ssize_t force_pwronoff_store(struct device *dev,
// 				    struct device_attribute *attr,
// 				    const char *buf, size_t count)
// {
// 	struct it6505 *it6505 = dev_get_drvdata(dev);
// 	int pwr;

// 	if (kstrtoint(buf, 10, &pwr) < 0)
// 		return -EINVAL;
// 	if (pwr)
// 		it6505_poweron(it6505);
// 	else
// 		it6505_poweroff(it6505);
// 	return count;
// }

// static ssize_t pwr_state_show(struct device *dev,
// 			      struct device_attribute *attr, char *buf)
// {
// 	struct it6505 *it6505 = dev_get_drvdata(dev);

// 	return scnprintf(buf, PAGE_SIZE, "%d\n", it6505->powered);
// }

// static DEVICE_ATTR_RO(print_timing);
// static DEVICE_ATTR_RO(pwr_state);
// static DEVICE_ATTR_RO(sha_debug);
// static DEVICE_ATTR_WO(force_pwronoff);
// static DEVICE_ATTR_RW(enable_drv_hold);
// static DEVICE_ATTR_RW(enable_hdcp);

// static const struct attribute *it6505_attrs[] = {
// 	&dev_attr_enable_drv_hold.attr,
// 	&dev_attr_print_timing.attr,
// 	&dev_attr_sha_debug.attr,
// 	&dev_attr_enable_hdcp.attr,
// 	&dev_attr_force_pwronoff.attr,
// 	&dev_attr_pwr_state.attr,
// 	NULL,
// };

// static void it6505_shutdown(struct i2c_client *i2c_mipi_rx)
// {
// 	struct it6505 *it6505 = dev_get_drvdata(&i2c_mipi_rx->dev);

// 	dptx_sys_chg(it6505, SYS_UNPLUG);
// }

int it6161_parse_dt(struct it6505 *it6161, struct device_node *np)
{
	struct device *dev = &it6161->i2c_mipi_rx->dev;
	const char * const it6161_supply_names[] = {
		"ivdd",
		"ovdd",
		"ovdd18",
		"avcc",
		"pvcc",
		"pvcc33",
		"dvdd",
		"rdvdd",
		"tdvdd",
	};
	int i, ret;

	for (i = 0; i < IT6161_SUPPLY_NUM; i++)
		it6161->supplies[i].supply = it6161_supply_names[i];

	ret = devm_regulator_bulk_get(dev, IT6161_SUPPLY_NUM, it6161->supplies);
	if (ret) {
		if (ret == -EPROBE_DEFER)
			return -EPROBE_DEFER;
		return ret;
	}

	/* The enable GPIO is optional. */
	it6161->reset_gpio = devm_gpiod_get_optional(dev, "reset", GPIOD_OUT_LOW);
	if (IS_ERR(it6161->reset_gpio))
		DRM_DEV_INFO(dev, "No enable GPIO");

    it6161->host_node = of_graph_get_remote_node(np, 0, 0);
    if (!it6161->host_node) {
        DRM_INFO("no host node");
        return -ENODEV;
    }
DRM_INFO("%s", __func__);
    of_node_put(it6161->host_node);

    return 0;
}

static int it6505_i2c_probe(struct i2c_client *i2c_mipi_rx,
			    const struct i2c_device_id *id)
{
	struct device *dev = &i2c_mipi_rx->dev;
	int err, intp_irq;

	it6505 = devm_kzalloc(dev, sizeof(*it6505), GFP_KERNEL);
	if (!it6505)
		return -ENOMEM;

	it6505->i2c_mipi_rx = i2c_mipi_rx;

	mutex_init(&it6505->mode_lock);
	it6505->bridge.of_node = i2c_mipi_rx->dev.of_node;

	err = it6161_parse_dt(it6505, dev->of_node);
	if (err)
		return err;

	it6505->regmap_mipi_rx =
		devm_regmap_init_i2c(i2c_mipi_rx, &it6161_mipi_rx_bridge_regmap_config);
	if (IS_ERR(it6505->regmap_mipi_rx)) {
		DRM_DEV_ERROR(dev, "regmap_mipi_rx i2c init failed");
		return PTR_ERR(it6505->regmap_mipi_rx);
	}

	if (device_property_read_u32(dev, "it6161-addr-hdmi-tx", &it6505->it6161_addr_hdmi_tx) < 0)
		it6505->it6161_addr_hdmi_tx = 0x4C;

	it6505->i2c_hdmi_tx = i2c_new_dummy_device(i2c_mipi_rx->adapter, it6505->it6161_addr_hdmi_tx);
	it6505->regmap_hdmi_tx = devm_regmap_init_i2c(it6505->i2c_hdmi_tx, &it6161_hdmi_tx_bridge_regmap_config);
	if (IS_ERR(it6505->regmap_hdmi_tx)) {
		DRM_DEV_ERROR(dev, "regmap_hdmi_tx i2c init failed");
		return PTR_ERR(it6505->regmap_mipi_rx);
	}

	if (device_property_read_u32(dev, "it6161-addr-cec", &it6505->it6161_addr_cec) < 0)
		it6505->it6161_addr_cec = 0x4E;

	it6505->i2c_cec = i2c_new_dummy_device(i2c_mipi_rx->adapter, it6505->it6161_addr_cec);
	it6505->regmap_cec = devm_regmap_init_i2c(it6505->i2c_cec, &it6161_cec_bridge_regmap_config);
	if (IS_ERR(it6505->regmap_cec)) {
        	DRM_DEV_ERROR(dev, "regmap_cec i2c init failed");
		return PTR_ERR(it6505->regmap_cec);
	}

	intp_irq = i2c_mipi_rx->irq;
	if (!intp_irq) {
		DRM_DEV_ERROR(dev, "it6112 failed to get INTP IRQ");
		return -ENODEV;
	}

	err = devm_request_threaded_irq(&i2c_mipi_rx->dev, intp_irq, NULL,
					it6161_intp_threaded_handler,
					IRQF_TRIGGER_RISING | IRQF_ONESHOT,//IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
					"it6161-intp", it6505);
	if (err) {
		DRM_DEV_ERROR(dev, "it6112 failed to request INTP threaded IRQ: %d",
			      err);
		return err;
	}

	i2c_set_clientdata(i2c_mipi_rx, it6505);
	it6505->bridge.funcs = &it6505_bridge_funcs;
	drm_bridge_add(&it6505->bridge);

	DRM_INFO("probe it6161!");
	if (!Check_IT6161_device_ready()){
		DRM_INFO("no it6161!");
		return -EINVAL;
	}

	it6161_mipi_rx_int_mask_disable(it6505);
	it6161_hdmi_tx_int_mask_disable(it6505);
	it6161_mipi_rx_set_bits(it6505, 0x0D, 0x02, 0x02);
	it6161_hdmi_tx_set_bits(it6505, 0x05, 0xC0, 0x80);
	it6161_hdmi_tx_set_bits(it6505, 0x0E, 0x01, 0x01);
	it6161_mipi_rx_dump(it6505);
	it6161_hdmi_tx_dump(it6505);
	InitHDMITX_Variable();
	InitHDMITX();
	InitMIPIRX();
	it6161_mipi_rx_set_bits(it6505, 0x0D, 0x02, 0x02);
	it6161_hdmi_tx_set_bits(it6505, 0x05, 0xC0, 0x80);
	it6161_hdmi_tx_set_bits(it6505, 0x0E, 0x01, 0x01);
	DRM_INFO("rx reg0D 0x%02x", it6161_mipi_rx_read(it6505, 0x0D));
	DRM_INFO("tx reg05 0x%02x", it6161_hdmi_tx_read(it6505, 0x05));
	it6161_mipi_rx_dump(it6505);
	it6161_hdmi_tx_dump(it6505);
	it6505->edid = NULL;

	return 0;
}

static int it6505_remove(struct i2c_client *i2c_mipi_rx)
{
	struct it6505 *it6505 = i2c_get_clientdata(i2c_mipi_rx);

	drm_connector_unregister(&it6505->connector);
	drm_connector_cleanup(&it6505->connector);
	drm_bridge_remove(&it6505->bridge);
	// sysfs_remove_files(&i2c_mipi_rx->dev.kobj, it6505_attrs);
	// drm_dp_aux_unregister(&it6505->aux);
	// it6505_poweroff(it6505);
	return 0;
}

static const struct i2c_device_id it6505_id[] = {
	{ "it6161", 0 },
	{ }
};

MODULE_DEVICE_TABLE(i2c, it6505_id);

static const struct of_device_id it6505_of_match[] = {
	{ .compatible = "ite,it6161" },
	{ }
};

static struct i2c_driver it6505_i2c_driver = {
	.driver = {
		.name = "it6161_mipirx_hdmitx",
		.of_match_table = it6505_of_match,
		//.pm = &it6505_bridge_pm_ops,
	},
	.probe = it6505_i2c_probe,
	//.remove = it6505_remove,
	//.shutdown = it6505_shutdown,
	.id_table = it6505_id,
};

module_i2c_driver(it6505_i2c_driver);

MODULE_AUTHOR("Jitao Shi <jitao.shi@mediatek.com>");
MODULE_DESCRIPTION("IT6505 DisplayPort Transmitter driver");
MODULE_LICENSE("GPL v2");
