// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.2
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module BlackScholes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        CallPutFlag,
        S,
        X,
        T,
        r,
        b,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 3'b100;
parameter    ap_ST_pp0_stg1_fsm_1 = 3'b000;
parameter    ap_ST_pp0_stg2_fsm_2 = 3'b1;
parameter    ap_ST_pp0_stg3_fsm_3 = 3'b11;
parameter    ap_ST_pp0_stg4_fsm_4 = 3'b10;
parameter    ap_ST_pp0_stg5_fsm_5 = 3'b110;
parameter    ap_ST_pp0_stg6_fsm_6 = 3'b111;
parameter    ap_ST_pp0_stg7_fsm_7 = 3'b101;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv64_BFE0000000000000 = 64'b1011111111100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FF0000000000000 = 64'b11111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_BFFD23DD4EF278D0 = 64'b1011111111111101001000111101110101001110111100100111100011010000;
parameter    ap_const_lv64_BFF0000000000000 = 64'b1011111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FFC80EF025F5E68 = 64'b11111111111100100000001110111100000010010111110101111001101000;
parameter    ap_const_lv64_BFD6D1F0E5A8325B = 64'b1011111111010110110100011111000011100101101010000011001001011011;
parameter    ap_const_lv64_3FD470BF3A92F8EC = 64'b11111111010100011100001011111100111010100100101111100011101100;
parameter    ap_const_lv64_3CA0000000000000 = 64'b11110010100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_4000000000000000 = 64'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FE0000000000000 = 64'b11111111100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_4190000000000000 = 64'b100000110010000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FCDA6711871100E = 64'b11111111001101101001100111000100011000011100010001000000001110;
parameter    ap_const_lv64_3FD9884533D43651 = 64'b11111111011001100010000100010100110011110101000011011001010001;
parameter    ap_const_lv64_3FF548CDD6F42943 = 64'b11111111110101010010001100110111010110111101000010100101000011;
parameter    ap_const_lv64_42374876E8000000 = 64'b100001000110111010010000111011011101000000000000000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_8000000000000000 = 64'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv8_63 = 8'b1100011;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [7:0] CallPutFlag;
input  [63:0] S;
input  [63:0] X;
input  [63:0] T;
input  [63:0] r;
input  [63:0] b;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg   [2:0] ap_CS_fsm = 3'b100;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
wire   [63:0] grp_fu_227_p2;
reg   [63:0] reg_292;
reg   [0:0] tmp_49_reg_570;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it29;
wire   [63:0] grp_fu_182_p2;
reg   [63:0] reg_298;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it32;
reg   [0:0] tmp_57_i1_reg_830;
reg   [0:0] ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it41;
reg   [63:0] reg_303;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it33;
reg   [63:0] ap_reg_ppstg_reg_303_pp0_it35;
reg   [63:0] ap_reg_ppstg_reg_303_pp0_it36;
reg   [63:0] ap_reg_ppstg_reg_303_pp0_it37;
reg   [63:0] ap_reg_ppstg_reg_303_pp0_it38;
reg   [63:0] ap_reg_ppstg_reg_303_pp0_it39;
wire   [63:0] grp_fu_177_p2;
reg   [63:0] reg_309;
reg   [0:0] tmp_57_i_reg_765;
reg   [0:0] ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it38;
reg   [63:0] reg_314;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it35;
reg   [0:0] tmp_57_i3_reg_835;
reg   [0:0] ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it40;
wire   [63:0] grp_fu_239_p2;
reg   [63:0] reg_319;
reg   [63:0] b_read_reg_498;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it1;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it2;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it3;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it4;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it5;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it6;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it7;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it8;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it9;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it10;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it11;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it12;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it13;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it14;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it15;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it16;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it17;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it18;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it19;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it20;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it21;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it22;
reg   [63:0] ap_reg_ppstg_b_read_reg_498_pp0_it23;
reg   [63:0] T_read_reg_509;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it1;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it2;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it3;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it4;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it5;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it6;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it7;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it8;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it9;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it10;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it11;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it12;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it13;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it14;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it15;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it16;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it17;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it18;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it19;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it20;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it21;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it22;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it23;
reg   [63:0] ap_reg_ppstg_T_read_reg_509_pp0_it24;
reg   [63:0] X_read_reg_516;
reg   [63:0] ap_reg_ppstg_X_read_reg_516_pp0_it1;
reg   [63:0] ap_reg_ppstg_X_read_reg_516_pp0_it2;
reg   [63:0] S_read_reg_522;
reg   [63:0] ap_reg_ppstg_S_read_reg_522_pp0_it1;
reg   [63:0] ap_reg_ppstg_S_read_reg_522_pp0_it2;
reg   [63:0] ap_reg_ppstg_S_read_reg_522_pp0_it3;
reg   [63:0] ap_reg_ppstg_S_read_reg_522_pp0_it4;
reg   [63:0] ap_reg_ppstg_S_read_reg_522_pp0_it5;
reg   [63:0] ap_reg_ppstg_S_read_reg_522_pp0_it6;
reg   [63:0] ap_reg_ppstg_S_read_reg_522_pp0_it7;
reg   [63:0] ap_reg_ppstg_S_read_reg_522_pp0_it8;
wire   [63:0] tmp_77_neg_fu_329_p2;
reg   [63:0] tmp_77_neg_reg_530;
wire   [63:0] tmp_39_fu_335_p1;
reg   [58:0] k_reg_540;
reg   [57:0] l_reg_545;
wire   [63:0] tmp_9_fu_359_p1;
wire   [63:0] tmp_26_fu_363_p1;
wire   [63:0] grp_fu_163_p2;
reg   [63:0] tmp_36_reg_560;
wire   [63:0] grp_fu_207_p2;
reg   [63:0] tmp_40_reg_565;
wire   [0:0] tmp_49_fu_367_p2;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_570_pp0_it40;
wire   [63:0] grp_fu_268_p1;
reg   [63:0] tmp_s_reg_575;
reg   [63:0] tmp_27_reg_580;
reg   [63:0] tmp_37_reg_585;
wire   [63:0] grp_fu_211_p2;
reg   [63:0] tmp_25_reg_590;
reg   [63:0] tmp_28_reg_595;
wire   [63:0] grp_fu_287_p2;
reg   [63:0] tmp_41_reg_600;
reg   [63:0] U_reg_605;
reg   [63:0] tmp_38_reg_610;
reg   [63:0] t2_reg_615;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it4;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it5;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it6;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it7;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it8;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it9;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it10;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it11;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it12;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it13;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it14;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it15;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it16;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it17;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it18;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it19;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it20;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it21;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it22;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it23;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it24;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it25;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it26;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it27;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it28;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it29;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it30;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it31;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it32;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it33;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it34;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it35;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it36;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it37;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it38;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it39;
reg   [63:0] ap_reg_ppstg_t2_reg_615_pp0_it40;
wire   [63:0] grp_fu_255_p2;
reg   [63:0] tmp_42_reg_621;
wire   [63:0] grp_fu_271_p2;
reg   [63:0] tmp_48_reg_626;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it4;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it5;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it6;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it7;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it8;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it9;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it10;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it11;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it12;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it13;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it14;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it15;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it16;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it17;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it18;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it19;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it20;
reg   [63:0] ap_reg_ppstg_tmp_48_reg_626_pp0_it21;
reg   [63:0] tmp_29_reg_631;
reg   [63:0] t1_reg_636;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it4;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it5;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it6;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it7;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it8;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it9;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it10;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it11;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it12;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it13;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it14;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it15;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it16;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it17;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it18;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it19;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it20;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it21;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it22;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it23;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it24;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it25;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it26;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it27;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it28;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it29;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it30;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it31;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it32;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it33;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it34;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it35;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it36;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it37;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it38;
reg   [63:0] ap_reg_ppstg_t1_reg_636_pp0_it39;
wire   [63:0] grp_fu_169_p2;
reg   [63:0] v_4_reg_641;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it5;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it6;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it7;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it8;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it9;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it10;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it11;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it12;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it13;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it14;
reg   [63:0] ap_reg_ppstg_v_4_reg_641_pp0_it15;
wire   [0:0] grp_fu_262_p2;
reg   [0:0] tmp_30_reg_648;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_648_pp0_it20;
wire   [63:0] grp_fu_282_p2;
reg   [63:0] tmp_43_reg_652;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it7;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it8;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it9;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it10;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it11;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it12;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it13;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it14;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it15;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it16;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it17;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it18;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it19;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it20;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it21;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it22;
reg   [63:0] ap_reg_ppstg_tmp_43_reg_652_pp0_it23;
reg   [63:0] tmp_31_reg_657;
reg   [63:0] tmp_32_reg_662;
reg   [63:0] tmp_33_reg_667;
reg   [63:0] tmp_34_reg_672;
reg   [63:0] tmp_35_reg_677;
reg   [63:0] v_reg_682;
reg   [0:0] tmp_59_reg_689;
reg   [63:0] v_2_reg_693;
reg   [63:0] tmp_44_reg_698;
wire   [63:0] grp_fu_220_p2;
reg   [63:0] v2_reg_703;
reg   [63:0] ap_reg_ppstg_v2_reg_703_pp0_it23;
reg   [63:0] ap_reg_ppstg_v2_reg_703_pp0_it24;
reg   [63:0] ap_reg_ppstg_v2_reg_703_pp0_it25;
reg   [63:0] ap_reg_ppstg_v2_reg_703_pp0_it26;
reg   [63:0] ap_reg_ppstg_v2_reg_703_pp0_it27;
reg   [63:0] ap_reg_ppstg_v2_reg_703_pp0_it28;
reg   [63:0] tmp_45_reg_709;
reg   [63:0] tmp_46_reg_714;
reg   [63:0] tmp_47_reg_719;
reg   [63:0] v1_reg_724;
reg   [63:0] d1_reg_729;
wire   [63:0] ret_i_i_i_i_i_i_fu_388_p1;
wire   [63:0] p_Val2_2_fu_393_p2;
reg   [63:0] p_Val2_2_reg_743;
wire   [62:0] tmp_64_fu_399_p1;
reg   [62:0] tmp_64_reg_748;
wire   [63:0] X_assign_fu_403_p1;
wire   [63:0] ret_i_i_i_i_i_i1_fu_416_p1;
reg   [0:0] ap_reg_ppstg_tmp_57_i_reg_765_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_57_i_reg_765_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_57_i_reg_765_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_57_i_reg_765_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_57_i_reg_765_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_57_i_reg_765_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_57_i_reg_765_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_57_i_reg_765_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_57_i_reg_765_pp0_it39;
reg   [0:0] tmp_57_i2_reg_770;
reg   [0:0] ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it39;
reg   [63:0] d2_reg_775;
reg   [63:0] tmp_i_reg_783;
reg   [63:0] tmp_44_i_reg_788;
wire   [63:0] ret_i_i_i_i_i_i3_fu_436_p1;
wire   [63:0] p_Val2_3_fu_441_p2;
reg   [63:0] p_Val2_3_reg_798;
wire   [62:0] tmp_65_fu_447_p1;
reg   [62:0] tmp_65_reg_803;
reg   [63:0] tmp_i1_reg_808;
reg   [63:0] tmp_44_i1_reg_813;
wire   [63:0] X_assign_1_fu_451_p1;
reg   [63:0] X_assign_1_reg_818;
wire   [63:0] ret_i_i_i_i_i_i2_fu_463_p1;
reg   [0:0] ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it39;
reg   [63:0] tmp_43_i_reg_840;
reg   [63:0] tmp_i4_reg_845;
wire   [63:0] grp_fu_232_p2;
reg   [63:0] tmp_44_i7_reg_850;
reg   [63:0] tmp_43_i1_reg_855;
reg   [63:0] tmp_44_i2_reg_860;
reg   [63:0] tmp_45_i1_reg_865;
reg   [63:0] tmp_43_i5_reg_870;
reg   [63:0] tmp_45_i8_reg_875;
reg   [63:0] tmp_43_i2_reg_880;
reg   [63:0] tmp_45_i2_reg_885;
wire   [63:0] grp_fu_277_p2;
reg   [63:0] K_reg_890;
reg   [63:0] ap_reg_ppstg_K_reg_890_pp0_it33;
reg   [63:0] ap_reg_ppstg_K_reg_890_pp0_it34;
reg   [63:0] ap_reg_ppstg_K_reg_890_pp0_it35;
reg   [63:0] ap_reg_ppstg_K_reg_890_pp0_it36;
reg   [63:0] ap_reg_ppstg_K_reg_890_pp0_it37;
reg   [63:0] K_2_reg_897;
reg   [63:0] ap_reg_ppstg_K_2_reg_897_pp0_it33;
reg   [63:0] ap_reg_ppstg_K_2_reg_897_pp0_it34;
reg   [63:0] ap_reg_ppstg_K_2_reg_897_pp0_it35;
reg   [63:0] ap_reg_ppstg_K_2_reg_897_pp0_it36;
reg   [63:0] ap_reg_ppstg_K_2_reg_897_pp0_it37;
reg   [63:0] tmp_46_i_reg_905;
reg   [63:0] K_1_reg_910;
reg   [63:0] ap_reg_ppstg_K_1_reg_910_pp0_it33;
reg   [63:0] ap_reg_ppstg_K_1_reg_910_pp0_it34;
reg   [63:0] ap_reg_ppstg_K_1_reg_910_pp0_it35;
reg   [63:0] ap_reg_ppstg_K_1_reg_910_pp0_it36;
reg   [63:0] ap_reg_ppstg_K_1_reg_910_pp0_it37;
reg   [63:0] tmp_48_i_reg_918;
reg   [63:0] tmp_46_i1_reg_923;
reg   [63:0] K_3_reg_928;
reg   [63:0] ap_reg_ppstg_K_3_reg_928_pp0_it33;
reg   [63:0] ap_reg_ppstg_K_3_reg_928_pp0_it34;
reg   [63:0] ap_reg_ppstg_K_3_reg_928_pp0_it35;
reg   [63:0] ap_reg_ppstg_K_3_reg_928_pp0_it36;
reg   [63:0] ap_reg_ppstg_K_3_reg_928_pp0_it37;
reg   [63:0] tmp_48_i2_reg_937;
reg   [63:0] tmp_46_i9_reg_942;
reg   [63:0] tmp_47_i_reg_947;
reg   [63:0] ap_reg_ppstg_tmp_47_i_reg_947_pp0_it34;
reg   [63:0] ap_reg_ppstg_tmp_47_i_reg_947_pp0_it35;
reg   [63:0] ap_reg_ppstg_tmp_47_i_reg_947_pp0_it36;
reg   [63:0] ap_reg_ppstg_tmp_47_i_reg_947_pp0_it37;
reg   [63:0] tmp_48_i1_reg_952;
reg   [63:0] tmp_46_i2_reg_957;
reg   [63:0] tmp_47_i2_reg_962;
reg   [63:0] ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it34;
reg   [63:0] ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it35;
reg   [63:0] ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it36;
reg   [63:0] ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it37;
reg   [63:0] tmp_49_i2_reg_967;
reg   [63:0] tmp_48_i3_reg_972;
reg   [63:0] tmp_47_i1_reg_977;
reg   [63:0] ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it35;
reg   [63:0] ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it36;
reg   [63:0] ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it37;
reg   [63:0] ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it38;
reg   [63:0] tmp_49_i1_reg_982;
reg   [63:0] tmp_49_i3_reg_987;
reg   [63:0] tmp_50_i2_reg_992;
wire   [63:0] grp_fu_247_p2;
reg   [63:0] tmp_50_i1_reg_997;
reg   [63:0] tmp_51_i2_reg_1002;
reg   [63:0] tmp_50_i3_reg_1007;
wire   [63:0] grp_fu_192_p2;
reg   [63:0] tmp_51_i1_reg_1012;
reg   [63:0] tmp_52_i_reg_1017;
reg   [63:0] tmp_51_i3_reg_1022;
reg   [63:0] tmp_52_i2_reg_1027;
reg   [63:0] tmp_53_i_reg_1032;
reg   [63:0] tmp_52_i1_reg_1037;
reg   [63:0] tmp_53_i2_reg_1042;
reg   [63:0] tmp_52_i3_reg_1047;
reg   [63:0] tmp_54_i_reg_1052;
reg   [63:0] tmp_53_i3_reg_1057;
reg   [63:0] tmp_54_i2_reg_1062;
reg   [63:0] tmp_55_i_reg_1067;
reg   [63:0] tmp_54_i1_reg_1072;
reg   [63:0] tmp_55_i2_reg_1077;
reg   [63:0] tmp_54_i3_reg_1082;
reg   [63:0] tmp_55_i1_reg_1087;
reg   [63:0] tmp_56_i_reg_1092;
reg   [63:0] tmp_55_i3_reg_1097;
reg   [63:0] tmp_56_i2_reg_1102;
reg   [63:0] tmp_56_i1_reg_1107;
reg   [63:0] w_2_reg_1112;
wire   [63:0] grp_fu_251_p2;
reg   [63:0] w_1_reg_1118;
wire   [63:0] tmp_59_i_fu_468_p3;
reg   [63:0] tmp_59_i_reg_1124;
reg   [63:0] tmp_58_i2_reg_1129;
wire   [63:0] tmp_59_i2_fu_475_p3;
reg   [63:0] tmp_59_i2_reg_1134;
reg   [63:0] w_3_reg_1139;
wire   [63:0] tmp_59_i1_fu_480_p3;
reg   [63:0] tmp_59_i1_reg_1145;
reg   [63:0] vc1_reg_1150;
wire   [63:0] tmp_59_i3_fu_486_p3;
reg   [63:0] tmp_59_i3_reg_1155;
reg   [63:0] vp1_reg_1160;
reg   [63:0] vc2_reg_1165;
reg   [63:0] vp2_reg_1170;
reg   [63:0] vc_reg_1175;
reg    ap_reg_ppiten_pp0_it0_preg = 1'b0;
reg   [7:0] ap_reg_ptbuf_CallPutFlag;
reg    grp_rand_uint32_fu_147_ap_start;
wire    grp_rand_uint32_fu_147_ap_done;
wire    grp_rand_uint32_fu_147_ap_idle;
wire    grp_rand_uint32_fu_147_ap_ready;
reg    grp_rand_uint32_fu_147_ap_ce;
wire   [63:0] grp_rand_uint32_fu_147_ap_return;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it21;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it22;
wire   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it4;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it5;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it6;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it7;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it8;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it9;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it10;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it11;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it12;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it13;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it14;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it15;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it16;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it17;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it18;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it19;
reg   [63:0] ap_reg_phiprechg_v_1_reg_134pp0_it20;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_start_in_grp_rand_uint32_fu_147_ap_start;
reg   [63:0] grp_fu_163_p0;
reg   [63:0] grp_fu_163_p1;
reg   [63:0] grp_fu_169_p0;
reg   [63:0] grp_fu_169_p1;
reg   [63:0] grp_fu_177_p0;
reg   [63:0] grp_fu_177_p1;
reg   [63:0] grp_fu_182_p0;
reg   [63:0] grp_fu_182_p1;
reg   [63:0] grp_fu_192_p0;
reg   [63:0] grp_fu_192_p1;
reg   [63:0] grp_fu_207_p0;
reg   [63:0] grp_fu_207_p1;
reg   [63:0] grp_fu_211_p0;
reg   [63:0] grp_fu_211_p1;
reg   [63:0] grp_fu_220_p0;
reg   [63:0] grp_fu_220_p1;
reg   [63:0] grp_fu_227_p0;
reg   [63:0] grp_fu_227_p1;
reg   [63:0] grp_fu_232_p0;
reg   [63:0] grp_fu_232_p1;
reg   [63:0] grp_fu_239_p0;
reg   [63:0] grp_fu_239_p1;
reg   [63:0] grp_fu_247_p0;
reg   [63:0] grp_fu_247_p1;
reg   [63:0] grp_fu_251_p0;
reg   [63:0] grp_fu_251_p1;
reg   [63:0] grp_fu_255_p0;
reg   [63:0] grp_fu_255_p1;
reg   [63:0] grp_fu_262_p0;
reg   [63:0] grp_fu_262_p1;
reg   [63:0] grp_fu_268_p0;
reg   [63:0] grp_fu_271_p1;
reg   [63:0] grp_fu_277_p1;
reg   [63:0] grp_fu_282_p1;
reg   [63:0] grp_fu_287_p1;
wire   [63:0] tmp_77_to_int_fu_325_p1;
wire   [63:0] p_Val2_s_fu_373_p1;
wire   [62:0] tmp_60_fu_376_p1;
wire   [63:0] p_Result_s_fu_380_p3;
wire   [63:0] p_Result_2_fu_409_p3;
wire   [63:0] p_Val2_1_fu_421_p1;
wire   [62:0] tmp_61_fu_424_p1;
wire   [63:0] p_Result_1_fu_428_p3;
wire   [63:0] p_Result_3_fu_456_p3;
reg   [1:0] grp_fu_163_opcode;
reg    grp_fu_163_ce;
reg    grp_fu_169_ce;
reg   [1:0] grp_fu_177_opcode;
reg    grp_fu_177_ce;
reg   [1:0] grp_fu_182_opcode;
reg    grp_fu_182_ce;
reg   [1:0] grp_fu_192_opcode;
reg    grp_fu_192_ce;
reg    grp_fu_207_ce;
reg    grp_fu_211_ce;
reg    grp_fu_220_ce;
reg    grp_fu_227_ce;
reg    grp_fu_232_ce;
reg    grp_fu_239_ce;
reg    grp_fu_247_ce;
reg    grp_fu_251_ce;
reg    grp_fu_255_ce;
reg    grp_fu_262_ce;
reg   [4:0] grp_fu_262_opcode;
reg    grp_fu_268_ce;
wire   [63:0] grp_fu_271_p0;
reg    grp_fu_271_ce;
wire   [63:0] grp_fu_277_p0;
reg    grp_fu_277_ce;
wire   [63:0] grp_fu_282_p0;
reg    grp_fu_282_ce;
wire   [63:0] grp_fu_287_p0;
reg    grp_fu_287_ce;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_710;
reg    ap_sig_bdd_2030;
reg    ap_sig_bdd_724;
reg    ap_sig_bdd_1157;
reg    ap_sig_bdd_629;
reg    ap_sig_bdd_2037;


rand_uint32 grp_rand_uint32_fu_147(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_rand_uint32_fu_147_ap_start ),
    .ap_done( grp_rand_uint32_fu_147_ap_done ),
    .ap_idle( grp_rand_uint32_fu_147_ap_idle ),
    .ap_ready( grp_rand_uint32_fu_147_ap_ready ),
    .ap_ce( grp_rand_uint32_fu_147_ap_ce ),
    .ap_return( grp_rand_uint32_fu_147_ap_return )
);

dut_dadddsub_64ns_64ns_64_5_no_dsp #(
    .ID( 2 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dadddsub_64ns_64ns_64_5_no_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_163_p0 ),
    .din1( grp_fu_163_p1 ),
    .opcode( grp_fu_163_opcode ),
    .ce( grp_fu_163_ce ),
    .dout( grp_fu_163_p2 )
);

dut_dadd_64ns_64ns_64_5_no_dsp #(
    .ID( 3 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dadd_64ns_64ns_64_5_no_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_169_p0 ),
    .din1( grp_fu_169_p1 ),
    .ce( grp_fu_169_ce ),
    .dout( grp_fu_169_p2 )
);

dut_dadddsub_64ns_64ns_64_5_no_dsp #(
    .ID( 4 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dadddsub_64ns_64ns_64_5_no_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_177_p0 ),
    .din1( grp_fu_177_p1 ),
    .opcode( grp_fu_177_opcode ),
    .ce( grp_fu_177_ce ),
    .dout( grp_fu_177_p2 )
);

dut_dadddsub_64ns_64ns_64_5_no_dsp #(
    .ID( 5 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dadddsub_64ns_64ns_64_5_no_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_182_p0 ),
    .din1( grp_fu_182_p1 ),
    .opcode( grp_fu_182_opcode ),
    .ce( grp_fu_182_ce ),
    .dout( grp_fu_182_p2 )
);

dut_dadddsub_64ns_64ns_64_5_no_dsp #(
    .ID( 6 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dadddsub_64ns_64ns_64_5_no_dsp_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_192_p0 ),
    .din1( grp_fu_192_p1 ),
    .opcode( grp_fu_192_opcode ),
    .ce( grp_fu_192_ce ),
    .dout( grp_fu_192_p2 )
);

dut_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 7 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dmul_64ns_64ns_64_6_med_dsp_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_207_p0 ),
    .din1( grp_fu_207_p1 ),
    .ce( grp_fu_207_ce ),
    .dout( grp_fu_207_p2 )
);

dut_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 8 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dmul_64ns_64ns_64_6_med_dsp_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_211_p0 ),
    .din1( grp_fu_211_p1 ),
    .ce( grp_fu_211_ce ),
    .dout( grp_fu_211_p2 )
);

dut_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 9 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dmul_64ns_64ns_64_6_med_dsp_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_220_p0 ),
    .din1( grp_fu_220_p1 ),
    .ce( grp_fu_220_ce ),
    .dout( grp_fu_220_p2 )
);

dut_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 10 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dmul_64ns_64ns_64_6_med_dsp_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_227_p0 ),
    .din1( grp_fu_227_p1 ),
    .ce( grp_fu_227_ce ),
    .dout( grp_fu_227_p2 )
);

dut_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 11 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dmul_64ns_64ns_64_6_med_dsp_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_232_p0 ),
    .din1( grp_fu_232_p1 ),
    .ce( grp_fu_232_ce ),
    .dout( grp_fu_232_p2 )
);

dut_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 12 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dmul_64ns_64ns_64_6_med_dsp_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_239_p0 ),
    .din1( grp_fu_239_p1 ),
    .ce( grp_fu_239_ce ),
    .dout( grp_fu_239_p2 )
);

dut_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 13 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dmul_64ns_64ns_64_6_med_dsp_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_247_p0 ),
    .din1( grp_fu_247_p1 ),
    .ce( grp_fu_247_ce ),
    .dout( grp_fu_247_p2 )
);

dut_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 14 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dmul_64ns_64ns_64_6_med_dsp_U14(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_251_p0 ),
    .din1( grp_fu_251_p1 ),
    .ce( grp_fu_251_ce ),
    .dout( grp_fu_251_p2 )
);

dut_ddiv_64ns_64ns_64_31 #(
    .ID( 15 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_ddiv_64ns_64ns_64_31_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_255_p0 ),
    .din1( grp_fu_255_p1 ),
    .ce( grp_fu_255_ce ),
    .dout( grp_fu_255_p2 )
);

dut_dcmp_64ns_64ns_1_3 #(
    .ID( 16 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dut_dcmp_64ns_64ns_1_3_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_262_p0 ),
    .din1( grp_fu_262_p1 ),
    .ce( grp_fu_262_ce ),
    .opcode( grp_fu_262_opcode ),
    .dout( grp_fu_262_p2 )
);

dut_uitodp_64ns_64_6 #(
    .ID( 17 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_uitodp_64ns_64_6_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_268_p0 ),
    .ce( grp_fu_268_ce ),
    .dout( grp_fu_268_p1 )
);

dut_dsqrt_64ns_64ns_64_31 #(
    .ID( 18 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dsqrt_64ns_64ns_64_31_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_271_p0 ),
    .din1( grp_fu_271_p1 ),
    .ce( grp_fu_271_ce ),
    .dout( grp_fu_271_p2 )
);

dut_drecip_64ns_64ns_64_11 #(
    .ID( 19 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_drecip_64ns_64ns_64_11_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_277_p0 ),
    .din1( grp_fu_277_p1 ),
    .ce( grp_fu_277_ce ),
    .dout( grp_fu_277_p2 )
);

dut_dlog_64ns_64ns_64_24_med_dsp #(
    .ID( 20 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dlog_64ns_64ns_64_24_med_dsp_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_282_p0 ),
    .din1( grp_fu_282_p1 ),
    .ce( grp_fu_282_ce ),
    .dout( grp_fu_282_p2 )
);

dut_dexp_64ns_64ns_64_15_med_dsp #(
    .ID( 21 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dut_dexp_64ns_64ns_64_15_med_dsp_U21(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_287_p0 ),
    .din1( grp_fu_287_p1 ),
    .ce( grp_fu_287_ce ),
    .dout( grp_fu_287_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0_preg
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0_preg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~(~(ap_const_logic_1 == ap_ce) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
            ap_reg_ppiten_pp0_it0_preg <= ap_start;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

/// ap_reg_ppiten_pp0_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

/// ap_reg_ppiten_pp0_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

/// ap_reg_ppiten_pp0_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

/// ap_reg_ppiten_pp0_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

/// ap_reg_ppiten_pp0_it41 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

/// ap_reg_ppiten_pp0_it42 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_ce)) begin
            if (ap_sig_bdd_2037) begin
                ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
            end else if ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm)) begin
                ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        if (ap_sig_bdd_2030) begin
            ap_reg_phiprechg_v_1_reg_134pp0_it21 <= v_reg_682;
        end else if (ap_sig_bdd_710) begin
            ap_reg_phiprechg_v_1_reg_134pp0_it21 <= ap_reg_phiprechg_v_1_reg_134pp0_it20;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1157) begin
        if (ap_sig_bdd_724) begin
            ap_reg_phiprechg_v_1_reg_134pp0_it22 <= v_2_reg_693;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_v_1_reg_134pp0_it22 <= ap_reg_phiprechg_v_1_reg_134pp0_it21;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_629) begin
        if (~(ap_const_lv1_0 == grp_fu_262_p2)) begin
            ap_reg_phiprechg_v_1_reg_134pp0_it5 <= v_4_reg_641;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_v_1_reg_134pp0_it5 <= ap_reg_phiprechg_v_1_reg_134pp0_it4;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) begin
        K_1_reg_910 <= grp_fu_277_p2;
        tmp_46_i_reg_905 <= grp_fu_287_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) begin
        K_2_reg_897 <= grp_fu_277_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) begin
        K_3_reg_928 <= grp_fu_277_p2;
        tmp_46_i1_reg_923 <= grp_fu_287_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) begin
        K_reg_890 <= grp_fu_277_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        S_read_reg_522 <= S;
        T_read_reg_509 <= T;
        X_read_reg_516 <= X;
        ap_reg_ptbuf_CallPutFlag <= CallPutFlag;
        b_read_reg_498 <= b;
        tmp_77_neg_reg_530 <= tmp_77_neg_fu_329_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        U_reg_605 <= grp_fu_207_p2;
        tmp_38_reg_610 <= grp_fu_287_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        X_assign_1_reg_818 <= X_assign_1_fu_451_p1;
        tmp_44_i1_reg_813 <= grp_fu_220_p2;
        tmp_i1_reg_808 <= grp_fu_211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it10 <= ap_reg_phiprechg_v_1_reg_134pp0_it9;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it11 <= ap_reg_phiprechg_v_1_reg_134pp0_it10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it12 <= ap_reg_phiprechg_v_1_reg_134pp0_it11;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it13 <= ap_reg_phiprechg_v_1_reg_134pp0_it12;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it14 <= ap_reg_phiprechg_v_1_reg_134pp0_it13;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it15 <= ap_reg_phiprechg_v_1_reg_134pp0_it14;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it16 <= ap_reg_phiprechg_v_1_reg_134pp0_it15;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it17 <= ap_reg_phiprechg_v_1_reg_134pp0_it16;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it18 <= ap_reg_phiprechg_v_1_reg_134pp0_it17;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it19 <= ap_reg_phiprechg_v_1_reg_134pp0_it18;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it20 <= ap_reg_phiprechg_v_1_reg_134pp0_it19;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it6 <= ap_reg_phiprechg_v_1_reg_134pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it7 <= ap_reg_phiprechg_v_1_reg_134pp0_it6;
        tmp_43_reg_652 <= grp_fu_282_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it8 <= ap_reg_phiprechg_v_1_reg_134pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_v_1_reg_134pp0_it9 <= ap_reg_phiprechg_v_1_reg_134pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        ap_reg_ppstg_K_1_reg_910_pp0_it33 <= K_1_reg_910;
        ap_reg_ppstg_K_1_reg_910_pp0_it34 <= ap_reg_ppstg_K_1_reg_910_pp0_it33;
        ap_reg_ppstg_K_1_reg_910_pp0_it35 <= ap_reg_ppstg_K_1_reg_910_pp0_it34;
        ap_reg_ppstg_K_1_reg_910_pp0_it36 <= ap_reg_ppstg_K_1_reg_910_pp0_it35;
        ap_reg_ppstg_K_1_reg_910_pp0_it37 <= ap_reg_ppstg_K_1_reg_910_pp0_it36;
        ap_reg_ppstg_t2_reg_615_pp0_it10 <= ap_reg_ppstg_t2_reg_615_pp0_it9;
        ap_reg_ppstg_t2_reg_615_pp0_it11 <= ap_reg_ppstg_t2_reg_615_pp0_it10;
        ap_reg_ppstg_t2_reg_615_pp0_it12 <= ap_reg_ppstg_t2_reg_615_pp0_it11;
        ap_reg_ppstg_t2_reg_615_pp0_it13 <= ap_reg_ppstg_t2_reg_615_pp0_it12;
        ap_reg_ppstg_t2_reg_615_pp0_it14 <= ap_reg_ppstg_t2_reg_615_pp0_it13;
        ap_reg_ppstg_t2_reg_615_pp0_it15 <= ap_reg_ppstg_t2_reg_615_pp0_it14;
        ap_reg_ppstg_t2_reg_615_pp0_it16 <= ap_reg_ppstg_t2_reg_615_pp0_it15;
        ap_reg_ppstg_t2_reg_615_pp0_it17 <= ap_reg_ppstg_t2_reg_615_pp0_it16;
        ap_reg_ppstg_t2_reg_615_pp0_it18 <= ap_reg_ppstg_t2_reg_615_pp0_it17;
        ap_reg_ppstg_t2_reg_615_pp0_it19 <= ap_reg_ppstg_t2_reg_615_pp0_it18;
        ap_reg_ppstg_t2_reg_615_pp0_it20 <= ap_reg_ppstg_t2_reg_615_pp0_it19;
        ap_reg_ppstg_t2_reg_615_pp0_it21 <= ap_reg_ppstg_t2_reg_615_pp0_it20;
        ap_reg_ppstg_t2_reg_615_pp0_it22 <= ap_reg_ppstg_t2_reg_615_pp0_it21;
        ap_reg_ppstg_t2_reg_615_pp0_it23 <= ap_reg_ppstg_t2_reg_615_pp0_it22;
        ap_reg_ppstg_t2_reg_615_pp0_it24 <= ap_reg_ppstg_t2_reg_615_pp0_it23;
        ap_reg_ppstg_t2_reg_615_pp0_it25 <= ap_reg_ppstg_t2_reg_615_pp0_it24;
        ap_reg_ppstg_t2_reg_615_pp0_it26 <= ap_reg_ppstg_t2_reg_615_pp0_it25;
        ap_reg_ppstg_t2_reg_615_pp0_it27 <= ap_reg_ppstg_t2_reg_615_pp0_it26;
        ap_reg_ppstg_t2_reg_615_pp0_it28 <= ap_reg_ppstg_t2_reg_615_pp0_it27;
        ap_reg_ppstg_t2_reg_615_pp0_it29 <= ap_reg_ppstg_t2_reg_615_pp0_it28;
        ap_reg_ppstg_t2_reg_615_pp0_it30 <= ap_reg_ppstg_t2_reg_615_pp0_it29;
        ap_reg_ppstg_t2_reg_615_pp0_it31 <= ap_reg_ppstg_t2_reg_615_pp0_it30;
        ap_reg_ppstg_t2_reg_615_pp0_it32 <= ap_reg_ppstg_t2_reg_615_pp0_it31;
        ap_reg_ppstg_t2_reg_615_pp0_it33 <= ap_reg_ppstg_t2_reg_615_pp0_it32;
        ap_reg_ppstg_t2_reg_615_pp0_it34 <= ap_reg_ppstg_t2_reg_615_pp0_it33;
        ap_reg_ppstg_t2_reg_615_pp0_it35 <= ap_reg_ppstg_t2_reg_615_pp0_it34;
        ap_reg_ppstg_t2_reg_615_pp0_it36 <= ap_reg_ppstg_t2_reg_615_pp0_it35;
        ap_reg_ppstg_t2_reg_615_pp0_it37 <= ap_reg_ppstg_t2_reg_615_pp0_it36;
        ap_reg_ppstg_t2_reg_615_pp0_it38 <= ap_reg_ppstg_t2_reg_615_pp0_it37;
        ap_reg_ppstg_t2_reg_615_pp0_it39 <= ap_reg_ppstg_t2_reg_615_pp0_it38;
        ap_reg_ppstg_t2_reg_615_pp0_it4 <= t2_reg_615;
        ap_reg_ppstg_t2_reg_615_pp0_it40 <= ap_reg_ppstg_t2_reg_615_pp0_it39;
        ap_reg_ppstg_t2_reg_615_pp0_it5 <= ap_reg_ppstg_t2_reg_615_pp0_it4;
        ap_reg_ppstg_t2_reg_615_pp0_it6 <= ap_reg_ppstg_t2_reg_615_pp0_it5;
        ap_reg_ppstg_t2_reg_615_pp0_it7 <= ap_reg_ppstg_t2_reg_615_pp0_it6;
        ap_reg_ppstg_t2_reg_615_pp0_it8 <= ap_reg_ppstg_t2_reg_615_pp0_it7;
        ap_reg_ppstg_t2_reg_615_pp0_it9 <= ap_reg_ppstg_t2_reg_615_pp0_it8;
        ap_reg_ppstg_tmp_57_i_reg_765_pp0_it30 <= tmp_57_i_reg_765;
        ap_reg_ppstg_tmp_57_i_reg_765_pp0_it31 <= ap_reg_ppstg_tmp_57_i_reg_765_pp0_it30;
        ap_reg_ppstg_tmp_57_i_reg_765_pp0_it32 <= ap_reg_ppstg_tmp_57_i_reg_765_pp0_it31;
        ap_reg_ppstg_tmp_57_i_reg_765_pp0_it33 <= ap_reg_ppstg_tmp_57_i_reg_765_pp0_it32;
        ap_reg_ppstg_tmp_57_i_reg_765_pp0_it34 <= ap_reg_ppstg_tmp_57_i_reg_765_pp0_it33;
        ap_reg_ppstg_tmp_57_i_reg_765_pp0_it35 <= ap_reg_ppstg_tmp_57_i_reg_765_pp0_it34;
        ap_reg_ppstg_tmp_57_i_reg_765_pp0_it36 <= ap_reg_ppstg_tmp_57_i_reg_765_pp0_it35;
        ap_reg_ppstg_tmp_57_i_reg_765_pp0_it37 <= ap_reg_ppstg_tmp_57_i_reg_765_pp0_it36;
        ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38 <= ap_reg_ppstg_tmp_57_i_reg_765_pp0_it37;
        ap_reg_ppstg_tmp_57_i_reg_765_pp0_it39 <= ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38;
        ap_reg_ppstg_v2_reg_703_pp0_it23 <= v2_reg_703;
        ap_reg_ppstg_v2_reg_703_pp0_it24 <= ap_reg_ppstg_v2_reg_703_pp0_it23;
        ap_reg_ppstg_v2_reg_703_pp0_it25 <= ap_reg_ppstg_v2_reg_703_pp0_it24;
        ap_reg_ppstg_v2_reg_703_pp0_it26 <= ap_reg_ppstg_v2_reg_703_pp0_it25;
        ap_reg_ppstg_v2_reg_703_pp0_it27 <= ap_reg_ppstg_v2_reg_703_pp0_it26;
        ap_reg_ppstg_v2_reg_703_pp0_it28 <= ap_reg_ppstg_v2_reg_703_pp0_it27;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        ap_reg_ppstg_K_2_reg_897_pp0_it33 <= K_2_reg_897;
        ap_reg_ppstg_K_2_reg_897_pp0_it34 <= ap_reg_ppstg_K_2_reg_897_pp0_it33;
        ap_reg_ppstg_K_2_reg_897_pp0_it35 <= ap_reg_ppstg_K_2_reg_897_pp0_it34;
        ap_reg_ppstg_K_2_reg_897_pp0_it36 <= ap_reg_ppstg_K_2_reg_897_pp0_it35;
        ap_reg_ppstg_K_2_reg_897_pp0_it37 <= ap_reg_ppstg_K_2_reg_897_pp0_it36;
        ap_reg_ppstg_reg_303_pp0_it35 <= reg_303;
        ap_reg_ppstg_reg_303_pp0_it36 <= ap_reg_ppstg_reg_303_pp0_it35;
        ap_reg_ppstg_reg_303_pp0_it37 <= ap_reg_ppstg_reg_303_pp0_it36;
        ap_reg_ppstg_reg_303_pp0_it38 <= ap_reg_ppstg_reg_303_pp0_it37;
        ap_reg_ppstg_reg_303_pp0_it39 <= ap_reg_ppstg_reg_303_pp0_it38;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        ap_reg_ppstg_K_3_reg_928_pp0_it33 <= K_3_reg_928;
        ap_reg_ppstg_K_3_reg_928_pp0_it34 <= ap_reg_ppstg_K_3_reg_928_pp0_it33;
        ap_reg_ppstg_K_3_reg_928_pp0_it35 <= ap_reg_ppstg_K_3_reg_928_pp0_it34;
        ap_reg_ppstg_K_3_reg_928_pp0_it36 <= ap_reg_ppstg_K_3_reg_928_pp0_it35;
        ap_reg_ppstg_K_3_reg_928_pp0_it37 <= ap_reg_ppstg_K_3_reg_928_pp0_it36;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it10 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it9;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it11 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it10;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it12 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it11;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it13 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it12;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it14 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it13;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it15 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it14;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it16 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it15;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it17 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it16;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it18 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it17;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it19 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it18;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it20 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it19;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it21 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it20;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it4 <= tmp_48_reg_626;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it5 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it4;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it6 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it5;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it7 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it6;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it8 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it7;
        ap_reg_ppstg_tmp_48_reg_626_pp0_it9 <= ap_reg_ppstg_tmp_48_reg_626_pp0_it8;
        ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it30 <= tmp_57_i2_reg_770;
        ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it31 <= ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it30;
        ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it32 <= ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it31;
        ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it33 <= ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it32;
        ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it34 <= ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it33;
        ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it35 <= ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it34;
        ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it36 <= ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it35;
        ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it37 <= ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it36;
        ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38 <= ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it37;
        ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it39 <= ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        ap_reg_ppstg_K_reg_890_pp0_it33 <= K_reg_890;
        ap_reg_ppstg_K_reg_890_pp0_it34 <= ap_reg_ppstg_K_reg_890_pp0_it33;
        ap_reg_ppstg_K_reg_890_pp0_it35 <= ap_reg_ppstg_K_reg_890_pp0_it34;
        ap_reg_ppstg_K_reg_890_pp0_it36 <= ap_reg_ppstg_K_reg_890_pp0_it35;
        ap_reg_ppstg_K_reg_890_pp0_it37 <= ap_reg_ppstg_K_reg_890_pp0_it36;
        ap_reg_ppstg_S_read_reg_522_pp0_it1 <= S_read_reg_522;
        ap_reg_ppstg_S_read_reg_522_pp0_it2 <= ap_reg_ppstg_S_read_reg_522_pp0_it1;
        ap_reg_ppstg_S_read_reg_522_pp0_it3 <= ap_reg_ppstg_S_read_reg_522_pp0_it2;
        ap_reg_ppstg_S_read_reg_522_pp0_it4 <= ap_reg_ppstg_S_read_reg_522_pp0_it3;
        ap_reg_ppstg_S_read_reg_522_pp0_it5 <= ap_reg_ppstg_S_read_reg_522_pp0_it4;
        ap_reg_ppstg_S_read_reg_522_pp0_it6 <= ap_reg_ppstg_S_read_reg_522_pp0_it5;
        ap_reg_ppstg_S_read_reg_522_pp0_it7 <= ap_reg_ppstg_S_read_reg_522_pp0_it6;
        ap_reg_ppstg_S_read_reg_522_pp0_it8 <= ap_reg_ppstg_S_read_reg_522_pp0_it7;
        ap_reg_ppstg_T_read_reg_509_pp0_it1 <= T_read_reg_509;
        ap_reg_ppstg_T_read_reg_509_pp0_it10 <= ap_reg_ppstg_T_read_reg_509_pp0_it9;
        ap_reg_ppstg_T_read_reg_509_pp0_it11 <= ap_reg_ppstg_T_read_reg_509_pp0_it10;
        ap_reg_ppstg_T_read_reg_509_pp0_it12 <= ap_reg_ppstg_T_read_reg_509_pp0_it11;
        ap_reg_ppstg_T_read_reg_509_pp0_it13 <= ap_reg_ppstg_T_read_reg_509_pp0_it12;
        ap_reg_ppstg_T_read_reg_509_pp0_it14 <= ap_reg_ppstg_T_read_reg_509_pp0_it13;
        ap_reg_ppstg_T_read_reg_509_pp0_it15 <= ap_reg_ppstg_T_read_reg_509_pp0_it14;
        ap_reg_ppstg_T_read_reg_509_pp0_it16 <= ap_reg_ppstg_T_read_reg_509_pp0_it15;
        ap_reg_ppstg_T_read_reg_509_pp0_it17 <= ap_reg_ppstg_T_read_reg_509_pp0_it16;
        ap_reg_ppstg_T_read_reg_509_pp0_it18 <= ap_reg_ppstg_T_read_reg_509_pp0_it17;
        ap_reg_ppstg_T_read_reg_509_pp0_it19 <= ap_reg_ppstg_T_read_reg_509_pp0_it18;
        ap_reg_ppstg_T_read_reg_509_pp0_it2 <= ap_reg_ppstg_T_read_reg_509_pp0_it1;
        ap_reg_ppstg_T_read_reg_509_pp0_it20 <= ap_reg_ppstg_T_read_reg_509_pp0_it19;
        ap_reg_ppstg_T_read_reg_509_pp0_it21 <= ap_reg_ppstg_T_read_reg_509_pp0_it20;
        ap_reg_ppstg_T_read_reg_509_pp0_it22 <= ap_reg_ppstg_T_read_reg_509_pp0_it21;
        ap_reg_ppstg_T_read_reg_509_pp0_it23 <= ap_reg_ppstg_T_read_reg_509_pp0_it22;
        ap_reg_ppstg_T_read_reg_509_pp0_it24 <= ap_reg_ppstg_T_read_reg_509_pp0_it23;
        ap_reg_ppstg_T_read_reg_509_pp0_it3 <= ap_reg_ppstg_T_read_reg_509_pp0_it2;
        ap_reg_ppstg_T_read_reg_509_pp0_it4 <= ap_reg_ppstg_T_read_reg_509_pp0_it3;
        ap_reg_ppstg_T_read_reg_509_pp0_it5 <= ap_reg_ppstg_T_read_reg_509_pp0_it4;
        ap_reg_ppstg_T_read_reg_509_pp0_it6 <= ap_reg_ppstg_T_read_reg_509_pp0_it5;
        ap_reg_ppstg_T_read_reg_509_pp0_it7 <= ap_reg_ppstg_T_read_reg_509_pp0_it6;
        ap_reg_ppstg_T_read_reg_509_pp0_it8 <= ap_reg_ppstg_T_read_reg_509_pp0_it7;
        ap_reg_ppstg_T_read_reg_509_pp0_it9 <= ap_reg_ppstg_T_read_reg_509_pp0_it8;
        ap_reg_ppstg_X_read_reg_516_pp0_it1 <= X_read_reg_516;
        ap_reg_ppstg_X_read_reg_516_pp0_it2 <= ap_reg_ppstg_X_read_reg_516_pp0_it1;
        ap_reg_ppstg_b_read_reg_498_pp0_it1 <= b_read_reg_498;
        ap_reg_ppstg_b_read_reg_498_pp0_it10 <= ap_reg_ppstg_b_read_reg_498_pp0_it9;
        ap_reg_ppstg_b_read_reg_498_pp0_it11 <= ap_reg_ppstg_b_read_reg_498_pp0_it10;
        ap_reg_ppstg_b_read_reg_498_pp0_it12 <= ap_reg_ppstg_b_read_reg_498_pp0_it11;
        ap_reg_ppstg_b_read_reg_498_pp0_it13 <= ap_reg_ppstg_b_read_reg_498_pp0_it12;
        ap_reg_ppstg_b_read_reg_498_pp0_it14 <= ap_reg_ppstg_b_read_reg_498_pp0_it13;
        ap_reg_ppstg_b_read_reg_498_pp0_it15 <= ap_reg_ppstg_b_read_reg_498_pp0_it14;
        ap_reg_ppstg_b_read_reg_498_pp0_it16 <= ap_reg_ppstg_b_read_reg_498_pp0_it15;
        ap_reg_ppstg_b_read_reg_498_pp0_it17 <= ap_reg_ppstg_b_read_reg_498_pp0_it16;
        ap_reg_ppstg_b_read_reg_498_pp0_it18 <= ap_reg_ppstg_b_read_reg_498_pp0_it17;
        ap_reg_ppstg_b_read_reg_498_pp0_it19 <= ap_reg_ppstg_b_read_reg_498_pp0_it18;
        ap_reg_ppstg_b_read_reg_498_pp0_it2 <= ap_reg_ppstg_b_read_reg_498_pp0_it1;
        ap_reg_ppstg_b_read_reg_498_pp0_it20 <= ap_reg_ppstg_b_read_reg_498_pp0_it19;
        ap_reg_ppstg_b_read_reg_498_pp0_it21 <= ap_reg_ppstg_b_read_reg_498_pp0_it20;
        ap_reg_ppstg_b_read_reg_498_pp0_it22 <= ap_reg_ppstg_b_read_reg_498_pp0_it21;
        ap_reg_ppstg_b_read_reg_498_pp0_it23 <= ap_reg_ppstg_b_read_reg_498_pp0_it22;
        ap_reg_ppstg_b_read_reg_498_pp0_it3 <= ap_reg_ppstg_b_read_reg_498_pp0_it2;
        ap_reg_ppstg_b_read_reg_498_pp0_it4 <= ap_reg_ppstg_b_read_reg_498_pp0_it3;
        ap_reg_ppstg_b_read_reg_498_pp0_it5 <= ap_reg_ppstg_b_read_reg_498_pp0_it4;
        ap_reg_ppstg_b_read_reg_498_pp0_it6 <= ap_reg_ppstg_b_read_reg_498_pp0_it5;
        ap_reg_ppstg_b_read_reg_498_pp0_it7 <= ap_reg_ppstg_b_read_reg_498_pp0_it6;
        ap_reg_ppstg_b_read_reg_498_pp0_it8 <= ap_reg_ppstg_b_read_reg_498_pp0_it7;
        ap_reg_ppstg_b_read_reg_498_pp0_it9 <= ap_reg_ppstg_b_read_reg_498_pp0_it8;
        ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it35 <= tmp_47_i1_reg_977;
        ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it36 <= ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it35;
        ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it37 <= ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it36;
        ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it38 <= ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it37;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_ppstg_t1_reg_636_pp0_it10 <= ap_reg_ppstg_t1_reg_636_pp0_it9;
        ap_reg_ppstg_t1_reg_636_pp0_it11 <= ap_reg_ppstg_t1_reg_636_pp0_it10;
        ap_reg_ppstg_t1_reg_636_pp0_it12 <= ap_reg_ppstg_t1_reg_636_pp0_it11;
        ap_reg_ppstg_t1_reg_636_pp0_it13 <= ap_reg_ppstg_t1_reg_636_pp0_it12;
        ap_reg_ppstg_t1_reg_636_pp0_it14 <= ap_reg_ppstg_t1_reg_636_pp0_it13;
        ap_reg_ppstg_t1_reg_636_pp0_it15 <= ap_reg_ppstg_t1_reg_636_pp0_it14;
        ap_reg_ppstg_t1_reg_636_pp0_it16 <= ap_reg_ppstg_t1_reg_636_pp0_it15;
        ap_reg_ppstg_t1_reg_636_pp0_it17 <= ap_reg_ppstg_t1_reg_636_pp0_it16;
        ap_reg_ppstg_t1_reg_636_pp0_it18 <= ap_reg_ppstg_t1_reg_636_pp0_it17;
        ap_reg_ppstg_t1_reg_636_pp0_it19 <= ap_reg_ppstg_t1_reg_636_pp0_it18;
        ap_reg_ppstg_t1_reg_636_pp0_it20 <= ap_reg_ppstg_t1_reg_636_pp0_it19;
        ap_reg_ppstg_t1_reg_636_pp0_it21 <= ap_reg_ppstg_t1_reg_636_pp0_it20;
        ap_reg_ppstg_t1_reg_636_pp0_it22 <= ap_reg_ppstg_t1_reg_636_pp0_it21;
        ap_reg_ppstg_t1_reg_636_pp0_it23 <= ap_reg_ppstg_t1_reg_636_pp0_it22;
        ap_reg_ppstg_t1_reg_636_pp0_it24 <= ap_reg_ppstg_t1_reg_636_pp0_it23;
        ap_reg_ppstg_t1_reg_636_pp0_it25 <= ap_reg_ppstg_t1_reg_636_pp0_it24;
        ap_reg_ppstg_t1_reg_636_pp0_it26 <= ap_reg_ppstg_t1_reg_636_pp0_it25;
        ap_reg_ppstg_t1_reg_636_pp0_it27 <= ap_reg_ppstg_t1_reg_636_pp0_it26;
        ap_reg_ppstg_t1_reg_636_pp0_it28 <= ap_reg_ppstg_t1_reg_636_pp0_it27;
        ap_reg_ppstg_t1_reg_636_pp0_it29 <= ap_reg_ppstg_t1_reg_636_pp0_it28;
        ap_reg_ppstg_t1_reg_636_pp0_it30 <= ap_reg_ppstg_t1_reg_636_pp0_it29;
        ap_reg_ppstg_t1_reg_636_pp0_it31 <= ap_reg_ppstg_t1_reg_636_pp0_it30;
        ap_reg_ppstg_t1_reg_636_pp0_it32 <= ap_reg_ppstg_t1_reg_636_pp0_it31;
        ap_reg_ppstg_t1_reg_636_pp0_it33 <= ap_reg_ppstg_t1_reg_636_pp0_it32;
        ap_reg_ppstg_t1_reg_636_pp0_it34 <= ap_reg_ppstg_t1_reg_636_pp0_it33;
        ap_reg_ppstg_t1_reg_636_pp0_it35 <= ap_reg_ppstg_t1_reg_636_pp0_it34;
        ap_reg_ppstg_t1_reg_636_pp0_it36 <= ap_reg_ppstg_t1_reg_636_pp0_it35;
        ap_reg_ppstg_t1_reg_636_pp0_it37 <= ap_reg_ppstg_t1_reg_636_pp0_it36;
        ap_reg_ppstg_t1_reg_636_pp0_it38 <= ap_reg_ppstg_t1_reg_636_pp0_it37;
        ap_reg_ppstg_t1_reg_636_pp0_it39 <= ap_reg_ppstg_t1_reg_636_pp0_it38;
        ap_reg_ppstg_t1_reg_636_pp0_it4 <= t1_reg_636;
        ap_reg_ppstg_t1_reg_636_pp0_it5 <= ap_reg_ppstg_t1_reg_636_pp0_it4;
        ap_reg_ppstg_t1_reg_636_pp0_it6 <= ap_reg_ppstg_t1_reg_636_pp0_it5;
        ap_reg_ppstg_t1_reg_636_pp0_it7 <= ap_reg_ppstg_t1_reg_636_pp0_it6;
        ap_reg_ppstg_t1_reg_636_pp0_it8 <= ap_reg_ppstg_t1_reg_636_pp0_it7;
        ap_reg_ppstg_t1_reg_636_pp0_it9 <= ap_reg_ppstg_t1_reg_636_pp0_it8;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it10 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it9;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it11 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it10;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it12 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it11;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it13 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it12;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it14 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it13;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it15 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it14;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it16 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it15;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it17 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it16;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it18 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it17;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it19 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it18;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it20 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it19;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it5 <= tmp_30_reg_648;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it6 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it5;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it7 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it6;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it8 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it7;
        ap_reg_ppstg_tmp_30_reg_648_pp0_it9 <= ap_reg_ppstg_tmp_30_reg_648_pp0_it8;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it10 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it9;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it11 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it10;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it12 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it11;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it13 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it12;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it14 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it13;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it15 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it14;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it16 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it15;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it17 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it16;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it18 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it17;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it19 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it18;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it20 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it19;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it21 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it20;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it22 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it21;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it23 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it22;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it7 <= tmp_43_reg_652;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it8 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it7;
        ap_reg_ppstg_tmp_43_reg_652_pp0_it9 <= ap_reg_ppstg_tmp_43_reg_652_pp0_it8;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it1 <= tmp_49_reg_570;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it10 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it9;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it11 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it10;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it12 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it11;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it13 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it12;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it14 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it13;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it15 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it14;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it16 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it15;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it17 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it16;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it18 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it17;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it19 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it18;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it2 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it1;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it20 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it19;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it21 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it20;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it22 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it21;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it23 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it22;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it24 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it23;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it25 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it24;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it26 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it25;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it27 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it26;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it28 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it27;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it29 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it28;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it3 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it2;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it30 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it29;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it31 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it30;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it32 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it31;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it33 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it32;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it34 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it33;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it35 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it34;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it36 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it35;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it37 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it36;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it38 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it37;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it39 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it38;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it4 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it3;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it40 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it39;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it41 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it40;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it5 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it4;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it6 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it5;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it7 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it6;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it8 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it7;
        ap_reg_ppstg_tmp_49_reg_570_pp0_it9 <= ap_reg_ppstg_tmp_49_reg_570_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it34 <= tmp_47_i2_reg_962;
        ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it35 <= ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it34;
        ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it36 <= ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it35;
        ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it37 <= ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it36;
        ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it31 <= tmp_57_i3_reg_835;
        ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it32 <= ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it31;
        ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it33 <= ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it32;
        ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it34 <= ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it33;
        ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it35 <= ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it34;
        ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it36 <= ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it35;
        ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it37 <= ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it36;
        ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it38 <= ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it37;
        ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it39 <= ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it38;
        ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it40 <= ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it39;
        ap_reg_ppstg_v_4_reg_641_pp0_it10 <= ap_reg_ppstg_v_4_reg_641_pp0_it9;
        ap_reg_ppstg_v_4_reg_641_pp0_it11 <= ap_reg_ppstg_v_4_reg_641_pp0_it10;
        ap_reg_ppstg_v_4_reg_641_pp0_it12 <= ap_reg_ppstg_v_4_reg_641_pp0_it11;
        ap_reg_ppstg_v_4_reg_641_pp0_it13 <= ap_reg_ppstg_v_4_reg_641_pp0_it12;
        ap_reg_ppstg_v_4_reg_641_pp0_it14 <= ap_reg_ppstg_v_4_reg_641_pp0_it13;
        ap_reg_ppstg_v_4_reg_641_pp0_it15 <= ap_reg_ppstg_v_4_reg_641_pp0_it14;
        ap_reg_ppstg_v_4_reg_641_pp0_it5 <= v_4_reg_641;
        ap_reg_ppstg_v_4_reg_641_pp0_it6 <= ap_reg_ppstg_v_4_reg_641_pp0_it5;
        ap_reg_ppstg_v_4_reg_641_pp0_it7 <= ap_reg_ppstg_v_4_reg_641_pp0_it6;
        ap_reg_ppstg_v_4_reg_641_pp0_it8 <= ap_reg_ppstg_v_4_reg_641_pp0_it7;
        ap_reg_ppstg_v_4_reg_641_pp0_it9 <= ap_reg_ppstg_v_4_reg_641_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        ap_reg_ppstg_tmp_47_i_reg_947_pp0_it34 <= tmp_47_i_reg_947;
        ap_reg_ppstg_tmp_47_i_reg_947_pp0_it35 <= ap_reg_ppstg_tmp_47_i_reg_947_pp0_it34;
        ap_reg_ppstg_tmp_47_i_reg_947_pp0_it36 <= ap_reg_ppstg_tmp_47_i_reg_947_pp0_it35;
        ap_reg_ppstg_tmp_47_i_reg_947_pp0_it37 <= ap_reg_ppstg_tmp_47_i_reg_947_pp0_it36;
        ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it31 <= tmp_57_i1_reg_830;
        ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it32 <= ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it31;
        ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it33 <= ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it32;
        ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it34 <= ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it33;
        ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it35 <= ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it34;
        ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it36 <= ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it35;
        ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it37 <= ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it36;
        ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it38 <= ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it37;
        ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39 <= ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it38;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        d1_reg_729 <= grp_fu_255_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        d2_reg_775 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        k_reg_540 <= {{grp_rand_uint32_fu_147_ap_return[ap_const_lv32_3F : ap_const_lv32_5]}};
        l_reg_545 <= {{grp_rand_uint32_fu_147_ap_return[ap_const_lv32_3F : ap_const_lv32_6]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it28))) begin
        p_Val2_2_reg_743 <= p_Val2_2_fu_393_p2;
        tmp_64_reg_748 <= tmp_64_fu_399_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        p_Val2_3_reg_798 <= p_Val2_3_fu_441_p2;
        tmp_65_reg_803 <= tmp_65_fu_447_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0)))) begin
        reg_292 <= grp_fu_227_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it41)))) begin
        reg_298 <= grp_fu_182_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33)))) begin
        reg_303 <= grp_fu_227_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38)))) begin
        reg_309 <= grp_fu_177_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it40)))) begin
        reg_314 <= grp_fu_182_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        reg_319 <= grp_fu_239_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        t1_reg_636 <= grp_fu_211_p2;
        tmp_29_reg_631 <= grp_fu_207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        t2_reg_615 <= grp_fu_207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        tmp_25_reg_590 <= grp_fu_211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        tmp_27_reg_580 <= grp_fu_268_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        tmp_28_reg_595 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        tmp_30_reg_648 <= grp_fu_262_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it6))) begin
        tmp_31_reg_657 <= grp_fu_282_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it7))) begin
        tmp_32_reg_662 <= grp_fu_207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it11))) begin
        tmp_33_reg_667 <= grp_fu_255_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it15))) begin
        tmp_34_reg_672 <= grp_fu_271_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it16))) begin
        tmp_35_reg_677 <= grp_fu_207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        tmp_36_reg_560 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        tmp_37_reg_585 <= grp_fu_207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        tmp_40_reg_565 <= grp_fu_207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        tmp_41_reg_600 <= grp_fu_287_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        tmp_42_reg_621 <= grp_fu_255_p2;
        tmp_48_reg_626 <= grp_fu_271_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0))) begin
        tmp_43_i1_reg_855 <= grp_fu_169_p2;
        tmp_44_i2_reg_860 <= grp_fu_232_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30))) begin
        tmp_43_i2_reg_880 <= grp_fu_177_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30))) begin
        tmp_43_i5_reg_870 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        tmp_43_i_reg_840 <= grp_fu_163_p2;
        tmp_44_i7_reg_850 <= grp_fu_232_p2;
        tmp_i4_reg_845 <= grp_fu_227_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        tmp_44_i_reg_788 <= grp_fu_220_p2;
        tmp_i_reg_783 <= grp_fu_211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        tmp_44_reg_698 <= grp_fu_211_p2;
        v2_reg_703 <= grp_fu_220_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0))) begin
        tmp_45_i1_reg_865 <= grp_fu_220_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30))) begin
        tmp_45_i2_reg_885 <= grp_fu_211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30))) begin
        tmp_45_i8_reg_875 <= grp_fu_211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        tmp_45_reg_709 <= grp_fu_207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32))) begin
        tmp_46_i2_reg_957 <= grp_fu_287_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        tmp_46_i9_reg_942 <= grp_fu_287_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        tmp_46_reg_714 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        tmp_47_i1_reg_977 <= grp_fu_227_p2;
        tmp_49_i1_reg_982 <= grp_fu_169_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        tmp_47_i2_reg_962 <= grp_fu_220_p2;
        tmp_48_i3_reg_972 <= grp_fu_227_p2;
        tmp_49_i2_reg_967 <= grp_fu_177_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32))) begin
        tmp_47_i_reg_947 <= grp_fu_220_p2;
        tmp_48_i1_reg_952 <= grp_fu_227_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        tmp_47_reg_719 <= grp_fu_220_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) begin
        tmp_48_i2_reg_937 <= grp_fu_227_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) begin
        tmp_48_i_reg_918 <= grp_fu_239_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33))) begin
        tmp_49_i3_reg_987 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        tmp_49_reg_570 <= tmp_49_fu_367_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33))) begin
        tmp_50_i1_reg_997 <= grp_fu_247_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33))) begin
        tmp_50_i2_reg_992 <= grp_fu_211_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33))) begin
        tmp_50_i3_reg_1007 <= grp_fu_232_p2;
        tmp_51_i2_reg_1002 <= grp_fu_169_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34))) begin
        tmp_51_i1_reg_1012 <= grp_fu_192_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34))) begin
        tmp_51_i3_reg_1022 <= grp_fu_182_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35))) begin
        tmp_52_i1_reg_1037 <= grp_fu_232_p2;
        tmp_53_i_reg_1032 <= grp_fu_169_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34))) begin
        tmp_52_i2_reg_1027 <= grp_fu_239_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35))) begin
        tmp_52_i3_reg_1047 <= grp_fu_220_p2;
        tmp_53_i2_reg_1042 <= grp_fu_169_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34))) begin
        tmp_52_i_reg_1017 <= grp_fu_232_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35))) begin
        tmp_53_i3_reg_1057 <= grp_fu_177_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) begin
        tmp_54_i1_reg_1072 <= grp_fu_239_p2;
        tmp_55_i_reg_1067 <= grp_fu_192_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) begin
        tmp_54_i2_reg_1062 <= grp_fu_232_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) begin
        tmp_54_i3_reg_1082 <= grp_fu_247_p2;
        tmp_55_i2_reg_1077 <= grp_fu_169_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35))) begin
        tmp_54_i_reg_1052 <= grp_fu_239_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) begin
        tmp_55_i1_reg_1087 <= grp_fu_177_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) begin
        tmp_55_i3_reg_1097 <= grp_fu_177_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) begin
        tmp_56_i1_reg_1107 <= grp_fu_247_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) begin
        tmp_56_i2_reg_1102 <= grp_fu_232_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) begin
        tmp_56_i_reg_1092 <= grp_fu_227_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        tmp_57_i1_reg_830 <= grp_fu_262_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it28))) begin
        tmp_57_i2_reg_770 <= grp_fu_262_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        tmp_57_i3_reg_835 <= grp_fu_262_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it28))) begin
        tmp_57_i_reg_765 <= grp_fu_262_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38))) begin
        tmp_58_i2_reg_1129 <= grp_fu_192_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39))) begin
        tmp_59_i1_reg_1145 <= tmp_59_i1_fu_480_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38))) begin
        tmp_59_i2_reg_1134 <= tmp_59_i2_fu_475_p3;
        w_3_reg_1139 <= grp_fu_251_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39))) begin
        tmp_59_i3_reg_1155 <= tmp_59_i3_fu_486_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38))) begin
        tmp_59_i_reg_1124 <= tmp_59_i_fu_468_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it20))) begin
        tmp_59_reg_689 <= grp_fu_262_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        tmp_s_reg_575 <= grp_fu_268_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        v1_reg_724 <= grp_fu_169_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it20) & ~(ap_const_lv1_0 == tmp_59_reg_689))) begin
        v_2_reg_693 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        v_4_reg_641 <= grp_fu_169_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it19))) begin
        v_reg_682 <= grp_fu_255_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        vc1_reg_1150 <= grp_fu_247_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) begin
        vc2_reg_1165 <= grp_fu_247_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) begin
        vc_reg_1175 <= grp_fu_182_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) begin
        vp1_reg_1160 <= grp_fu_247_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) begin
        vp2_reg_1170 <= grp_fu_251_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38))) begin
        w_1_reg_1118 <= grp_fu_251_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38))) begin
        w_2_reg_1112 <= grp_fu_239_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it42 or ap_ce)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it15 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it18 or ap_reg_ppiten_pp0_it19 or ap_reg_ppiten_pp0_it20 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it25 or ap_reg_ppiten_pp0_it26 or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it28 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it31 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp0_it41 or ap_reg_ppiten_pp0_it42)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it13) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it14) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it15) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it16) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it18) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it19) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it20) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it22) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it25) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it26) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it27) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it36) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it37) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it42))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0_preg)
begin
    if ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm)) begin
        ap_reg_ppiten_pp0_it0 = ap_start;
    end else begin
        ap_reg_ppiten_pp0_it0 = ap_reg_ppiten_pp0_it0_preg;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it15 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it18 or ap_reg_ppiten_pp0_it19 or ap_reg_ppiten_pp0_it20 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it25 or ap_reg_ppiten_pp0_it26 or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it28 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it31 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp0_it41)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it13) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it14) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it15) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it16) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it18) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it19) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it20) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it22) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it25) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it26) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it27) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it36) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it37) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// ap_sig_start_in_grp_rand_uint32_fu_147_ap_start assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_start == ap_const_logic_0))) begin
        ap_sig_start_in_grp_rand_uint32_fu_147_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_grp_rand_uint32_fu_147_ap_start = ap_const_logic_0;
    end
end

/// grp_fu_163_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) | (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) | (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) | (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)))) begin
        grp_fu_163_ce = ap_const_logic_1;
    end else begin
        grp_fu_163_ce = ap_const_logic_0;
    end
end

/// grp_fu_163_opcode assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it33 or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it32 or grp_fu_262_p2 or ap_reg_ppstg_tmp_30_reg_648_pp0_it20)
begin
    if ((((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm)))) begin
        grp_fu_163_opcode = ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it20) & ~(ap_const_lv1_0 == grp_fu_262_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm)))) begin
        grp_fu_163_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_163_opcode = 'bx;
    end
end

/// grp_fu_163_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it33 or b or tmp_25_reg_590 or v_reg_682 or tmp_45_reg_709 or d1_reg_729 or tmp_i_reg_783 or tmp_i4_reg_845 or tmp_48_i3_reg_972)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_163_p0 = tmp_48_i3_reg_972;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_163_p0 = tmp_i4_reg_845;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_163_p0 = tmp_i_reg_783;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_163_p0 = d1_reg_729;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_163_p0 = tmp_45_reg_709;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_163_p0 = v_reg_682;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_163_p0 = tmp_25_reg_590;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_163_p0 = b;
    end else begin
        grp_fu_163_p0 = 'bx;
    end
end

/// grp_fu_163_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it33 or r or ap_reg_ppstg_b_read_reg_498_pp0_it23 or tmp_27_reg_580 or ap_reg_ppstg_v2_reg_703_pp0_it28)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_163_p1 = ap_const_lv64_BFFD23DD4EF278D0;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_163_p1 = ap_const_lv64_3FF0000000000000;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_163_p1 = ap_reg_ppstg_v2_reg_703_pp0_it28;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_163_p1 = ap_reg_ppstg_b_read_reg_498_pp0_it23;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_163_p1 = ap_const_lv64_BFE0000000000000;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_163_p1 = tmp_27_reg_580;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_163_p1 = r;
    end else begin
        grp_fu_163_p1 = 'bx;
    end
end

/// grp_fu_169_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it32 or ap_reg_ppstg_tmp_49_reg_570_pp0_it33 or ap_reg_ppstg_tmp_49_reg_570_pp0_it34 or ap_reg_ppstg_tmp_49_reg_570_pp0_it36)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) | (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) | ((ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34)))))) begin
        grp_fu_169_ce = ap_const_logic_1;
    end else begin
        grp_fu_169_ce = ap_const_logic_0;
    end
end

/// grp_fu_169_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it37 or tmp_29_reg_631 or ap_reg_ppstg_tmp_43_reg_652_pp0_it23 or tmp_i1_reg_808 or tmp_48_i1_reg_952 or tmp_50_i2_reg_992 or tmp_52_i_reg_1017 or tmp_52_i2_reg_1027 or tmp_54_i2_reg_1062)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_169_p0 = tmp_54_i2_reg_1062;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_169_p0 = tmp_52_i2_reg_1027;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_169_p0 = tmp_52_i_reg_1017;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_169_p0 = tmp_50_i2_reg_992;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_169_p0 = tmp_48_i1_reg_952;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_169_p0 = tmp_i1_reg_808;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_169_p0 = ap_reg_ppstg_tmp_43_reg_652_pp0_it23;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) begin
        grp_fu_169_p0 = tmp_29_reg_631;
    end else begin
        grp_fu_169_p0 = 'bx;
    end
end

/// grp_fu_169_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it37 or tmp_47_reg_719)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_169_p1 = ap_const_lv64_3FD470BF3A92F8EC;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm)))) begin
        grp_fu_169_p1 = ap_const_lv64_BFD6D1F0E5A8325B;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_169_p1 = ap_const_lv64_3FFC80EF025F5E68;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_169_p1 = ap_const_lv64_BFFD23DD4EF278D0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_169_p1 = ap_const_lv64_3FF0000000000000;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_169_p1 = tmp_47_reg_719;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) begin
        grp_fu_169_p1 = ap_const_lv64_BFF0000000000000;
    end else begin
        grp_fu_169_p1 = 'bx;
    end
end

/// grp_fu_177_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it32 or ap_reg_ppstg_tmp_49_reg_570_pp0_it33 or ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it35 or ap_reg_ppstg_tmp_49_reg_570_pp0_it30 or ap_reg_ppstg_tmp_49_reg_570_pp0_it36 or ap_reg_ppstg_tmp_49_reg_570_pp0_it37)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38)) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38)) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38)) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30))) | ((ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38)) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35))) | ((ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38)) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36)))))) begin
        grp_fu_177_ce = ap_const_logic_1;
    end else begin
        grp_fu_177_ce = ap_const_logic_0;
    end
end

/// grp_fu_177_opcode assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it39 or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it32 or ap_reg_ppstg_tmp_49_reg_570_pp0_it33 or ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it35 or ap_reg_ppstg_tmp_49_reg_570_pp0_it36)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i_reg_765_pp0_it38) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38))) begin
        grp_fu_177_opcode = ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36)))) begin
        grp_fu_177_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_177_opcode = 'bx;
    end
end

/// grp_fu_177_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it39 or reg_292 or reg_303 or tmp_48_i2_reg_937 or tmp_52_i3_reg_1047 or tmp_54_i1_reg_1072 or tmp_54_i3_reg_1082)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_177_p0 = ap_const_lv64_3FF0000000000000;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_177_p0 = tmp_54_i3_reg_1082;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_177_p0 = tmp_54_i1_reg_1072;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_177_p0 = tmp_52_i3_reg_1047;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_177_p0 = reg_303;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) begin
        grp_fu_177_p0 = tmp_48_i2_reg_937;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_177_p0 = reg_292;
    end else begin
        grp_fu_177_p0 = 'bx;
    end
end

/// grp_fu_177_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it39 or reg_319)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_177_p1 = reg_319;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm)))) begin
        grp_fu_177_p1 = ap_const_lv64_3FD470BF3A92F8EC;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_177_p1 = ap_const_lv64_BFD6D1F0E5A8325B;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_177_p1 = ap_const_lv64_3FFC80EF025F5E68;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) begin
        grp_fu_177_p1 = ap_const_lv64_BFFD23DD4EF278D0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_177_p1 = ap_const_lv64_3FF0000000000000;
    end else begin
        grp_fu_177_p1 = 'bx;
    end
end

/// grp_fu_182_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it32 or ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39 or ap_reg_ppstg_tmp_49_reg_570_pp0_it39 or ap_reg_ppstg_tmp_49_reg_570_pp0_it41 or ap_reg_ppstg_tmp_49_reg_570_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it35 or ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it40 or ap_reg_ppstg_tmp_49_reg_570_pp0_it31 or ap_reg_ppstg_tmp_49_reg_570_pp0_it34 or ap_reg_ppstg_tmp_49_reg_570_pp0_it40 or ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it39)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38)))) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39)) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it41) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34))) | ((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39)) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it41) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it39)))) | ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39)) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it39)))) | ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it39)))) | ((ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it39)))) | ((ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it40)) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) | ((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38))))))) begin
        grp_fu_182_ce = ap_const_logic_1;
    end else begin
        grp_fu_182_ce = ap_const_logic_0;
    end
end

/// grp_fu_182_opcode assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp0_it41 or ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39 or ap_reg_ppstg_tmp_49_reg_570_pp0_it39 or ap_reg_ppstg_tmp_49_reg_570_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it35 or ap_reg_ppstg_tmp_49_reg_570_pp0_it31 or ap_reg_ppstg_tmp_49_reg_570_pp0_it34 or ap_reg_ppstg_tmp_49_reg_570_pp0_it40 or ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it39)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40)))) begin
        grp_fu_182_opcode = ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35)))) begin
        grp_fu_182_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_182_opcode = 'bx;
    end
end

/// grp_fu_182_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp0_it41 or tmp_48_i_reg_918 or tmp_50_i3_reg_1007 or tmp_52_i1_reg_1037 or vc1_reg_1150 or vp2_reg_1170)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_182_p0 = vp2_reg_1170;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_182_p0 = vc1_reg_1150;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_182_p0 = ap_const_lv64_3FF0000000000000;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_182_p0 = tmp_52_i1_reg_1037;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
        grp_fu_182_p0 = tmp_50_i3_reg_1007;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_182_p0 = tmp_48_i_reg_918;
    end else begin
        grp_fu_182_p0 = 'bx;
    end
end

/// grp_fu_182_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp0_it41 or w_1_reg_1118 or w_3_reg_1139 or vp1_reg_1160 or vc2_reg_1165)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_182_p1 = vp1_reg_1160;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_182_p1 = vc2_reg_1165;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_182_p1 = w_3_reg_1139;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_182_p1 = w_1_reg_1118;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_182_p1 = ap_const_lv64_BFD6D1F0E5A8325B;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
        grp_fu_182_p1 = ap_const_lv64_3FFC80EF025F5E68;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_182_p1 = ap_const_lv64_BFFD23DD4EF278D0;
    end else begin
        grp_fu_182_p1 = 'bx;
    end
end

/// grp_fu_192_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it33 or ap_reg_ppstg_tmp_49_reg_570_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it34 or ap_reg_ppstg_tmp_49_reg_570_pp0_it36 or ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38)))) | ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38)))) | ((ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38)))) | ((ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38)) | ((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38))))) begin
        grp_fu_192_ce = ap_const_logic_1;
    end else begin
        grp_fu_192_ce = ap_const_logic_0;
    end
end

/// grp_fu_192_opcode assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it39 or ap_reg_ppstg_tmp_49_reg_570_pp0_it33 or ap_reg_ppstg_tmp_49_reg_570_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it36 or ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it38))) begin
        grp_fu_192_opcode = ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36)))) begin
        grp_fu_192_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_192_opcode = 'bx;
    end
end

/// grp_fu_192_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it39 or tmp_50_i1_reg_997 or tmp_54_i_reg_1052)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_192_p0 = ap_const_lv64_3FF0000000000000;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37))) begin
        grp_fu_192_p0 = tmp_54_i_reg_1052;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_192_p0 = tmp_50_i1_reg_997;
    end else begin
        grp_fu_192_p0 = 'bx;
    end
end

/// grp_fu_192_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it39 or w_2_reg_1112)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_192_p1 = w_2_reg_1112;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37))) begin
        grp_fu_192_p1 = ap_const_lv64_3FD470BF3A92F8EC;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_192_p1 = ap_const_lv64_3FFC80EF025F5E68;
    end else begin
        grp_fu_192_p1 = 'bx;
    end
end

/// grp_fu_207_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) | (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) | (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) | (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)))) begin
        grp_fu_207_ce = ap_const_logic_1;
    end else begin
        grp_fu_207_ce = ap_const_logic_0;
    end
end

/// grp_fu_207_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it22 or tmp_39_fu_335_p1 or tmp_36_reg_560 or tmp_28_reg_595 or tmp_41_reg_600 or U_reg_605 or ap_reg_ppstg_v_4_reg_641_pp0_it15 or tmp_31_reg_657 or tmp_44_reg_698)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_207_p0 = tmp_44_reg_698;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_207_p0 = ap_reg_ppstg_v_4_reg_641_pp0_it15;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_207_p0 = tmp_31_reg_657;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_207_p0 = U_reg_605;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) begin
        grp_fu_207_p0 = tmp_41_reg_600;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_207_p0 = tmp_28_reg_595;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_207_p0 = tmp_36_reg_560;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_207_p0 = tmp_39_fu_335_p1;
    end else begin
        grp_fu_207_p0 = 'bx;
    end
end

/// grp_fu_207_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it22 or T_read_reg_509 or ap_reg_ppstg_X_read_reg_516_pp0_it2 or tmp_34_reg_672)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_207_p1 = ap_const_lv64_3FE0000000000000;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_207_p1 = tmp_34_reg_672;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm)))) begin
        grp_fu_207_p1 = ap_const_lv64_4000000000000000;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) begin
        grp_fu_207_p1 = ap_reg_ppstg_X_read_reg_516_pp0_it2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_207_p1 = ap_const_lv64_3CA0000000000000;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm)))) begin
        grp_fu_207_p1 = T_read_reg_509;
    end else begin
        grp_fu_207_p1 = 'bx;
    end
end

/// grp_fu_211_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) | (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) | (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) | (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)))) begin
        grp_fu_211_ce = ap_const_logic_1;
    end else begin
        grp_fu_211_ce = ap_const_logic_0;
    end
end

/// grp_fu_211_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it33 or tmp_s_reg_575 or tmp_38_reg_610 or ret_i_i_i_i_i_i_fu_388_p1 or ret_i_i_i_i_i_i1_fu_416_p1 or tmp_44_i7_reg_850 or tmp_44_i2_reg_860 or ap_reg_ppstg_K_2_reg_897_pp0_it33 or ap_reg_phiprechg_v_1_reg_134pp0_it22)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_211_p0 = ap_reg_ppstg_K_2_reg_897_pp0_it33;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_211_p0 = tmp_44_i2_reg_860;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_211_p0 = tmp_44_i7_reg_850;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_211_p0 = ret_i_i_i_i_i_i1_fu_416_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_211_p0 = ret_i_i_i_i_i_i_fu_388_p1;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22))) begin
        grp_fu_211_p0 = ap_reg_phiprechg_v_1_reg_134pp0_it22;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_211_p0 = tmp_38_reg_610;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_211_p0 = tmp_s_reg_575;
    end else begin
        grp_fu_211_p0 = 'bx;
    end
end

/// grp_fu_211_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it33 or ap_reg_ppstg_S_read_reg_522_pp0_it3 or tmp_49_i2_reg_967 or ap_reg_phiprechg_v_1_reg_134pp0_it22)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_211_p1 = tmp_49_i2_reg_967;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm)))) begin
        grp_fu_211_p1 = ap_const_lv64_BFE0000000000000;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)))) begin
        grp_fu_211_p1 = ap_const_lv64_3FCDA6711871100E;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22))) begin
        grp_fu_211_p1 = ap_reg_phiprechg_v_1_reg_134pp0_it22;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_211_p1 = ap_reg_ppstg_S_read_reg_522_pp0_it3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_211_p1 = ap_const_lv64_4190000000000000;
    end else begin
        grp_fu_211_p1 = 'bx;
    end
end

/// grp_fu_220_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it28 or ap_reg_ppstg_tmp_49_reg_570_pp0_it31 or ap_reg_ppstg_tmp_49_reg_570_pp0_it34)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) | (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) | (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) | ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it28) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34)))))) begin
        grp_fu_220_ce = ap_const_logic_1;
    end else begin
        grp_fu_220_ce = ap_const_logic_0;
    end
end

/// grp_fu_220_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it35 or tmp_46_reg_714 or d1_reg_729 or X_assign_fu_403_p1 or tmp_44_i1_reg_813 or tmp_46_i_reg_905 or tmp_46_i1_reg_923 or ap_reg_ppstg_K_3_reg_928_pp0_it34 or ap_reg_phiprechg_v_1_reg_134pp0_it22)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_220_p0 = ap_reg_ppstg_K_3_reg_928_pp0_it34;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_220_p0 = tmp_46_i1_reg_923;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_220_p0 = tmp_46_i_reg_905;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_220_p0 = tmp_44_i1_reg_813;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_220_p0 = X_assign_fu_403_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_220_p0 = d1_reg_729;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_220_p0 = tmp_46_reg_714;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22))) begin
        grp_fu_220_p0 = ap_reg_phiprechg_v_1_reg_134pp0_it22;
    end else begin
        grp_fu_220_p0 = 'bx;
    end
end

/// grp_fu_220_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it35 or ap_reg_ppstg_T_read_reg_509_pp0_it24 or ap_reg_ppstg_tmp_48_reg_626_pp0_it21 or d1_reg_729 or X_assign_fu_403_p1 or tmp_51_i3_reg_1022)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_220_p1 = tmp_51_i3_reg_1022;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm)))) begin
        grp_fu_220_p1 = ap_const_lv64_3FD9884533D43651;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_220_p1 = ap_const_lv64_BFE0000000000000;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_220_p1 = X_assign_fu_403_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_220_p1 = d1_reg_729;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_220_p1 = ap_reg_ppstg_T_read_reg_509_pp0_it24;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22))) begin
        grp_fu_220_p1 = ap_reg_ppstg_tmp_48_reg_626_pp0_it21;
    end else begin
        grp_fu_220_p1 = 'bx;
    end
end

/// grp_fu_227_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it32 or ap_reg_ppstg_tmp_49_reg_570_pp0_it33 or ap_reg_ppstg_tmp_49_reg_570_pp0_it31 or ap_reg_ppstg_tmp_49_reg_570_pp0_it36 or ap_reg_ppstg_tmp_49_reg_570_pp0_it37)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) | ((ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) | ((ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36)))))) begin
        grp_fu_227_ce = ap_const_logic_1;
    end else begin
        grp_fu_227_ce = ap_const_logic_0;
    end
end

/// grp_fu_227_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it37 or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it32 or tmp_44_i_reg_788 or ret_i_i_i_i_i_i3_fu_436_p1 or ret_i_i_i_i_i_i2_fu_463_p1 or ap_reg_ppstg_K_reg_890_pp0_it33 or ap_reg_ppstg_K_reg_890_pp0_it37 or K_2_reg_897 or K_1_reg_910 or K_3_reg_928 or tmp_46_i9_reg_942 or tmp_46_i2_reg_957)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_227_p0 = ap_reg_ppstg_K_reg_890_pp0_it37;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_227_p0 = tmp_46_i2_reg_957;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_227_p0 = ap_reg_ppstg_K_reg_890_pp0_it33;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_227_p0 = tmp_46_i9_reg_942;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_227_p0 = K_3_reg_928;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_227_p0 = K_1_reg_910;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_227_p0 = K_2_reg_897;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_227_p0 = ret_i_i_i_i_i_i2_fu_463_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_227_p0 = tmp_44_i_reg_788;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it30))) begin
        grp_fu_227_p0 = ret_i_i_i_i_i_i3_fu_436_p1;
    end else begin
        grp_fu_227_p0 = 'bx;
    end
end

/// grp_fu_227_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it37 or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or reg_298 or ap_reg_ppstg_tmp_49_reg_570_pp0_it32 or tmp_55_i_reg_1067)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_227_p1 = tmp_55_i_reg_1067;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_227_p1 = reg_298;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it32) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)))) begin
        grp_fu_227_p1 = ap_const_lv64_3FD9884533D43651;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm)))) begin
        grp_fu_227_p1 = ap_const_lv64_3FF548CDD6F42943;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_227_p1 = ap_const_lv64_BFE0000000000000;
    end else if ((((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_227_p1 = ap_const_lv64_3FCDA6711871100E;
    end else begin
        grp_fu_227_p1 = 'bx;
    end
end

/// grp_fu_232_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it33 or ap_reg_ppstg_tmp_49_reg_570_pp0_it35 or ap_reg_ppstg_tmp_49_reg_570_pp0_it34 or ap_reg_ppstg_tmp_49_reg_570_pp0_it36 or ap_reg_ppstg_tmp_49_reg_570_pp0_it37)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34))) | ((ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34))) | ((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36)))))) begin
        grp_fu_232_ce = ap_const_logic_1;
    end else begin
        grp_fu_232_ce = ap_const_logic_0;
    end
end

/// grp_fu_232_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or d2_reg_775 or X_assign_1_fu_451_p1 or ap_reg_ppstg_K_reg_890_pp0_it34 or ap_reg_ppstg_K_2_reg_897_pp0_it36 or ap_reg_ppstg_K_2_reg_897_pp0_it37 or ap_reg_ppstg_K_1_reg_910_pp0_it34 or ap_reg_ppstg_K_3_reg_928_pp0_it33)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_232_p0 = ap_reg_ppstg_K_2_reg_897_pp0_it37;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_232_p0 = ap_reg_ppstg_K_2_reg_897_pp0_it36;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_232_p0 = ap_reg_ppstg_K_1_reg_910_pp0_it34;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_232_p0 = ap_reg_ppstg_K_reg_890_pp0_it34;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_232_p0 = ap_reg_ppstg_K_3_reg_928_pp0_it33;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_232_p0 = X_assign_1_fu_451_p1;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it30))) begin
        grp_fu_232_p0 = d2_reg_775;
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

/// grp_fu_232_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or reg_309 or d2_reg_775 or X_assign_1_fu_451_p1 or tmp_49_i3_reg_987 or tmp_51_i1_reg_1012 or tmp_53_i2_reg_1042 or tmp_55_i2_reg_1077)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_232_p1 = tmp_55_i2_reg_1077;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_232_p1 = tmp_53_i2_reg_1042;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_232_p1 = tmp_51_i1_reg_1012;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_232_p1 = reg_309;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_232_p1 = tmp_49_i3_reg_987;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_232_p1 = X_assign_1_fu_451_p1;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it30))) begin
        grp_fu_232_p1 = d2_reg_775;
    end else begin
        grp_fu_232_p1 = 'bx;
    end
end

/// grp_fu_239_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it35 or ap_reg_ppstg_tmp_49_reg_570_pp0_it31 or ap_reg_ppstg_tmp_49_reg_570_pp0_it34 or ap_reg_ppstg_tmp_49_reg_570_pp0_it36 or ap_reg_ppstg_tmp_49_reg_570_pp0_it37)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it34) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36))) | ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37)))))) begin
        grp_fu_239_ce = ap_const_logic_1;
    end else begin
        grp_fu_239_ce = ap_const_logic_0;
    end
end

/// grp_fu_239_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it37 or K_reg_890 or ap_reg_ppstg_K_reg_890_pp0_it36 or ap_reg_ppstg_K_2_reg_897_pp0_it34 or ap_reg_ppstg_K_1_reg_910_pp0_it36 or ap_reg_ppstg_K_3_reg_928_pp0_it37 or ap_reg_ppstg_tmp_47_i_reg_947_pp0_it37 or ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it37)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_239_p0 = ap_reg_ppstg_tmp_47_i2_reg_962_pp0_it37;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) begin
        grp_fu_239_p0 = ap_reg_ppstg_K_3_reg_928_pp0_it37;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) begin
        grp_fu_239_p0 = ap_reg_ppstg_tmp_47_i_reg_947_pp0_it37;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_239_p0 = ap_reg_ppstg_K_1_reg_910_pp0_it36;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_239_p0 = ap_reg_ppstg_K_reg_890_pp0_it36;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
        grp_fu_239_p0 = ap_reg_ppstg_K_2_reg_897_pp0_it34;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_239_p0 = K_reg_890;
    end else begin
        grp_fu_239_p0 = 'bx;
    end
end

/// grp_fu_239_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it38 or reg_314 or ap_reg_ppstg_tmp_49_reg_570_pp0_it37 or tmp_51_i2_reg_1002 or tmp_53_i_reg_1032 or tmp_56_i_reg_1092 or tmp_55_i3_reg_1097 or tmp_56_i2_reg_1102)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_239_p1 = tmp_56_i2_reg_1102;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) begin
        grp_fu_239_p1 = tmp_55_i3_reg_1097;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) begin
        grp_fu_239_p1 = tmp_56_i_reg_1092;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_239_p1 = reg_314;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_239_p1 = tmp_53_i_reg_1032;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) begin
        grp_fu_239_p1 = tmp_51_i2_reg_1002;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_239_p1 = ap_const_lv64_3FF548CDD6F42943;
    end else begin
        grp_fu_239_p1 = 'bx;
    end
end

/// grp_fu_247_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it39 or ap_reg_ppstg_tmp_49_reg_570_pp0_it33 or ap_reg_ppstg_tmp_49_reg_570_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it36 or ap_reg_ppstg_tmp_49_reg_570_pp0_it37 or ap_reg_ppstg_tmp_49_reg_570_pp0_it40)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) | ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it33) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37))) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) | ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it37)))))) begin
        grp_fu_247_ce = ap_const_logic_1;
    end else begin
        grp_fu_247_ce = ap_const_logic_0;
    end
end

/// grp_fu_247_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppstg_t2_reg_615_pp0_it39 or ap_reg_ppstg_t1_reg_636_pp0_it38 or ap_reg_ppstg_t1_reg_636_pp0_it39 or ap_reg_ppstg_K_1_reg_910_pp0_it33 or ap_reg_ppstg_K_1_reg_910_pp0_it37 or ap_reg_ppstg_K_3_reg_928_pp0_it36)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_247_p0 = ap_reg_ppstg_t2_reg_615_pp0_it39;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_247_p0 = ap_reg_ppstg_t1_reg_636_pp0_it39;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_247_p0 = ap_reg_ppstg_t1_reg_636_pp0_it38;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_247_p0 = ap_reg_ppstg_K_1_reg_910_pp0_it37;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37))) begin
        grp_fu_247_p0 = ap_reg_ppstg_K_3_reg_928_pp0_it36;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_247_p0 = ap_reg_ppstg_K_1_reg_910_pp0_it33;
    end else begin
        grp_fu_247_p0 = 'bx;
    end
end

/// grp_fu_247_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or tmp_49_i1_reg_982 or tmp_53_i3_reg_1057 or tmp_55_i1_reg_1087 or tmp_59_i_reg_1124 or tmp_59_i2_reg_1134 or tmp_59_i1_reg_1145)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_247_p1 = tmp_59_i1_reg_1145;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_247_p1 = tmp_59_i2_reg_1134;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_247_p1 = tmp_59_i_reg_1124;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_247_p1 = tmp_55_i1_reg_1087;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37))) begin
        grp_fu_247_p1 = tmp_53_i3_reg_1057;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_247_p1 = tmp_49_i1_reg_982;
    end else begin
        grp_fu_247_p1 = 'bx;
    end
end

/// grp_fu_251_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it39 or ap_reg_ppstg_tmp_49_reg_570_pp0_it38 or ap_reg_ppstg_tmp_49_reg_570_pp0_it40)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) | ((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) | ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) | ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) | ((ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it40))) | ((ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38))) | ((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38)) | ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it38)))))) begin
        grp_fu_251_ce = ap_const_logic_1;
    end else begin
        grp_fu_251_ce = ap_const_logic_0;
    end
end

/// grp_fu_251_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppstg_reg_303_pp0_it39 or ap_reg_ppstg_t2_reg_615_pp0_it40 or ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it38)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_251_p0 = ap_reg_ppstg_t2_reg_615_pp0_it40;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_251_p0 = ap_reg_ppstg_reg_303_pp0_it39;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it39))) begin
        grp_fu_251_p0 = ap_reg_ppstg_tmp_47_i1_reg_977_pp0_it38;
    end else begin
        grp_fu_251_p0 = 'bx;
    end
end

/// grp_fu_251_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or reg_319 or tmp_56_i1_reg_1107 or tmp_59_i3_reg_1155)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_251_p1 = tmp_59_i3_reg_1155;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_251_p1 = reg_319;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it39))) begin
        grp_fu_251_p1 = tmp_56_i1_reg_1107;
    end else begin
        grp_fu_251_p1 = 'bx;
    end
end

/// grp_fu_255_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) | (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) | (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) | (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)))) begin
        grp_fu_255_ce = ap_const_logic_1;
    end else begin
        grp_fu_255_ce = ap_const_logic_0;
    end
end

/// grp_fu_255_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it25 or S or tmp_32_reg_662 or tmp_35_reg_677 or v1_reg_724)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_255_p0 = v1_reg_724;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_255_p0 = tmp_35_reg_677;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_255_p0 = tmp_32_reg_662;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_255_p0 = S;
    end else begin
        grp_fu_255_p0 = 'bx;
    end
end

/// grp_fu_255_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it25 or X or ap_reg_ppstg_S_read_reg_522_pp0_it8 or ap_reg_ppstg_v2_reg_703_pp0_it24)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_255_p1 = ap_reg_ppstg_v2_reg_703_pp0_it24;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_255_p1 = ap_const_lv64_42374876E8000000;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_255_p1 = ap_reg_ppstg_S_read_reg_522_pp0_it8;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_255_p1 = X;
    end else begin
        grp_fu_255_p1 = 'bx;
    end
end

/// grp_fu_262_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it28 or ap_reg_ppstg_tmp_30_reg_648_pp0_it20)
begin
    if ((~(ap_const_logic_1 == ap_ce) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it20))) | ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it20)) | ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it20)) | ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it28)) | (~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it28) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it28)))) begin
        grp_fu_262_ce = ap_const_logic_0;
    end else begin
        grp_fu_262_ce = ap_const_logic_1;
    end
end

/// grp_fu_262_opcode assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it28 or ap_reg_ppstg_tmp_30_reg_648_pp0_it20)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it20))) begin
        grp_fu_262_opcode = ap_const_lv5_3;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm)))) begin
        grp_fu_262_opcode = ap_const_lv5_4;
    end else begin
        grp_fu_262_opcode = 'bx;
    end
end

/// grp_fu_262_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or v_4_reg_641 or v_reg_682 or d1_reg_729 or X_assign_fu_403_p1 or d2_reg_775 or X_assign_1_reg_818)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_262_p0 = X_assign_1_reg_818;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_262_p0 = d2_reg_775;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_262_p0 = X_assign_fu_403_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_262_p0 = d1_reg_729;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21))) begin
        grp_fu_262_p0 = v_reg_682;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_262_p0 = v_4_reg_641;
    end else begin
        grp_fu_262_p0 = 'bx;
    end
end

/// grp_fu_262_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm)))) begin
        grp_fu_262_p1 = ap_const_lv64_0;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21)))) begin
        grp_fu_262_p1 = ap_const_lv64_3FF0000000000000;
    end else begin
        grp_fu_262_p1 = 'bx;
    end
end

/// grp_fu_268_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if ((~(ap_const_logic_1 == ap_ce) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_fu_268_ce = ap_const_logic_0;
    end else begin
        grp_fu_268_ce = ap_const_logic_1;
    end
end

/// grp_fu_268_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_9_fu_359_p1 or tmp_26_fu_363_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)) begin
            grp_fu_268_p0 = tmp_26_fu_363_p1;
        end else if ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm)) begin
            grp_fu_268_p0 = tmp_9_fu_359_p1;
        end else begin
            grp_fu_268_p0 = 'bx;
        end
    end else begin
        grp_fu_268_p0 = 'bx;
    end
end

/// grp_fu_271_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) | (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) | (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) | (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)))) begin
        grp_fu_271_ce = ap_const_logic_1;
    end else begin
        grp_fu_271_ce = ap_const_logic_0;
    end
end

/// grp_fu_271_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it12 or T or tmp_33_reg_667)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_271_p1 = tmp_33_reg_667;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_271_p1 = T;
    end else begin
        grp_fu_271_p1 = 'bx;
    end
end

/// grp_fu_277_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_49_reg_570_pp0_it29 or ap_reg_ppstg_tmp_49_reg_570_pp0_it30 or ap_reg_ppstg_tmp_49_reg_570_pp0_it31)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) & (~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) | ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & ((ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | ~(ap_reg_ppstg_tmp_49_reg_570_pp0_it29 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30))) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) | ((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) | ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) | ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) | ((ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31))) | ((ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_570_pp0_it31)))))) begin
        grp_fu_277_ce = ap_const_logic_1;
    end else begin
        grp_fu_277_ce = ap_const_logic_0;
    end
end

/// grp_fu_277_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it31 or tmp_43_i_reg_840 or tmp_43_i1_reg_855 or tmp_43_i5_reg_870 or tmp_43_i2_reg_880)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_277_p1 = tmp_43_i2_reg_880;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_277_p1 = tmp_43_i5_reg_870;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_277_p1 = tmp_43_i1_reg_855;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm))) begin
        grp_fu_277_p1 = tmp_43_i_reg_840;
    end else begin
        grp_fu_277_p1 = 'bx;
    end
end

/// grp_fu_282_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) | (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) | (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) | (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)))) begin
        grp_fu_282_ce = ap_const_logic_1;
    end else begin
        grp_fu_282_ce = ap_const_logic_0;
    end
end

/// grp_fu_282_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_S_read_reg_522_pp0_it4 or tmp_42_reg_621)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
        if ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm)) begin
            grp_fu_282_p1 = ap_reg_ppstg_S_read_reg_522_pp0_it4;
        end else if ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm)) begin
            grp_fu_282_p1 = tmp_42_reg_621;
        end else begin
            grp_fu_282_p1 = 'bx;
        end
    end else begin
        grp_fu_282_p1 = 'bx;
    end
end

/// grp_fu_287_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) | (ap_ST_pp0_stg6_fsm_6 == ap_CS_fsm) | (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) | (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm)))) begin
        grp_fu_287_ce = ap_const_logic_1;
    end else begin
        grp_fu_287_ce = ap_const_logic_0;
    end
end

/// grp_fu_287_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it31 or reg_292 or tmp_40_reg_565 or tmp_37_reg_585 or tmp_45_i1_reg_865 or tmp_45_i8_reg_875 or tmp_45_i2_reg_885)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_ST_pp0_stg5_fsm_5 == ap_CS_fsm))) begin
        grp_fu_287_p1 = tmp_45_i2_reg_885;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_ST_pp0_stg4_fsm_4 == ap_CS_fsm))) begin
        grp_fu_287_p1 = tmp_45_i8_reg_875;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it31))) begin
        grp_fu_287_p1 = tmp_45_i1_reg_865;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm))) begin
        grp_fu_287_p1 = reg_292;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_287_p1 = tmp_37_reg_585;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_287_p1 = tmp_40_reg_565;
    end else begin
        grp_fu_287_p1 = 'bx;
    end
end

/// grp_rand_uint32_fu_147_ap_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))))) begin
        grp_rand_uint32_fu_147_ap_ce = ap_const_logic_1;
    end else begin
        grp_rand_uint32_fu_147_ap_ce = ap_const_logic_0;
    end
end

/// grp_rand_uint32_fu_147_ap_start assign process. ///
always @ (ap_sig_start_in_grp_rand_uint32_fu_147_ap_start)
begin
    if ((ap_const_logic_1 == ap_sig_start_in_grp_rand_uint32_fu_147_ap_start)) begin
        grp_rand_uint32_fu_147_ap_start = ap_sig_start_in_grp_rand_uint32_fu_147_ap_start;
    end else begin
        grp_rand_uint32_fu_147_ap_start = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it15 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it18 or ap_reg_ppiten_pp0_it19 or ap_reg_ppiten_pp0_it20 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it25 or ap_reg_ppiten_pp0_it26 or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it28 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it31 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp0_it41 or ap_reg_ppiten_pp0_it42 or ap_ce or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            if ((~(~(ap_const_logic_1 == ap_ce) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) & ~((ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it13) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it14) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it15) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it16) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it18) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it19) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it20) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it22) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it25) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it26) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it27) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it36) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it37) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it42) & (ap_const_logic_0 == ap_start)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            end
        end
        ap_ST_pp0_stg1_fsm_1 : 
        begin
            if ((ap_const_logic_1 == ap_ce)) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_1;
            end
        end
        ap_ST_pp0_stg2_fsm_2 : 
        begin
            if (((ap_const_logic_1 == ap_ce) & ~(ap_const_logic_1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_3;
            end else if (((ap_const_logic_1 == ap_ce) & (ap_const_logic_1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_2;
            end
        end
        ap_ST_pp0_stg3_fsm_3 : 
        begin
            if ((ap_const_logic_1 == ap_ce)) begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_3;
            end
        end
        ap_ST_pp0_stg4_fsm_4 : 
        begin
            if ((ap_const_logic_1 == ap_ce)) begin
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_4;
            end
        end
        ap_ST_pp0_stg5_fsm_5 : 
        begin
            if ((ap_const_logic_1 == ap_ce)) begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_5;
            end
        end
        ap_ST_pp0_stg6_fsm_6 : 
        begin
            if ((ap_const_logic_1 == ap_ce)) begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_6;
            end
        end
        ap_ST_pp0_stg7_fsm_7 : 
        begin
            if ((ap_const_logic_1 == ap_ce)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_7;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign X_assign_1_fu_451_p1 = p_Val2_3_reg_798;
assign X_assign_fu_403_p1 = p_Val2_2_reg_743;
assign ap_reg_phiprechg_v_1_reg_134pp0_it4 = ap_const_lv64_1;
assign ap_return = ((ap_reg_ppstg_tmp_49_reg_570_pp0_it41)? vc_reg_1175: reg_298);

/// ap_sig_bdd_1157 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it21 or ap_ce)
begin
    ap_sig_bdd_1157 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce));
end

/// ap_sig_bdd_2030 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it21 or grp_fu_262_p2 or ap_reg_ppstg_tmp_30_reg_648_pp0_it20)
begin
    ap_sig_bdd_2030 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it20) & (ap_const_lv1_0 == grp_fu_262_p2));
end

/// ap_sig_bdd_2037 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it41)
begin
    ap_sig_bdd_2037 = ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it41));
end

/// ap_sig_bdd_629 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it4 or ap_ce)
begin
    ap_sig_bdd_629 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce));
end

/// ap_sig_bdd_710 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it20)
begin
    ap_sig_bdd_710 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & (ap_ST_pp0_stg7_fsm_7 == ap_CS_fsm));
end

/// ap_sig_bdd_724 assign process. ///
always @ (ap_reg_ppstg_tmp_30_reg_648_pp0_it20 or tmp_59_reg_689)
begin
    ap_sig_bdd_724 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_648_pp0_it20) & ~(ap_const_lv1_0 == tmp_59_reg_689));
end
assign grp_fu_271_p0 = ap_const_lv64_0;
assign grp_fu_277_p0 = ap_const_lv64_0;
assign grp_fu_282_p0 = ap_const_lv64_0;
assign grp_fu_287_p0 = ap_const_lv64_0;
assign p_Result_1_fu_428_p3 = {{ap_const_lv1_0}, {tmp_61_fu_424_p1}};
assign p_Result_2_fu_409_p3 = {{ap_const_lv1_0}, {tmp_64_reg_748}};
assign p_Result_3_fu_456_p3 = {{ap_const_lv1_0}, {tmp_65_reg_803}};
assign p_Result_s_fu_380_p3 = {{ap_const_lv1_0}, {tmp_60_fu_376_p1}};
assign p_Val2_1_fu_421_p1 = d2_reg_775;
assign p_Val2_2_fu_393_p2 = (p_Val2_s_fu_373_p1 ^ ap_const_lv64_8000000000000000);
assign p_Val2_3_fu_441_p2 = (p_Val2_1_fu_421_p1 ^ ap_const_lv64_8000000000000000);
assign p_Val2_s_fu_373_p1 = d1_reg_729;
assign ret_i_i_i_i_i_i1_fu_416_p1 = p_Result_2_fu_409_p3;
assign ret_i_i_i_i_i_i2_fu_463_p1 = p_Result_3_fu_456_p3;
assign ret_i_i_i_i_i_i3_fu_436_p1 = p_Result_1_fu_428_p3;
assign ret_i_i_i_i_i_i_fu_388_p1 = p_Result_s_fu_380_p3;
assign tmp_26_fu_363_p1 = $unsigned(l_reg_545);
assign tmp_39_fu_335_p1 = tmp_77_neg_reg_530;
assign tmp_49_fu_367_p2 = (ap_reg_ptbuf_CallPutFlag == ap_const_lv8_63? 1'b1: 1'b0);
assign tmp_59_i1_fu_480_p3 = ((ap_reg_ppstg_tmp_57_i1_reg_830_pp0_it39)? w_1_reg_1118: reg_298);
assign tmp_59_i2_fu_475_p3 = ((ap_reg_ppstg_tmp_57_i2_reg_770_pp0_it39)? w_2_reg_1112: tmp_58_i2_reg_1129);
assign tmp_59_i3_fu_486_p3 = ((ap_reg_ppstg_tmp_57_i3_reg_835_pp0_it40)? w_3_reg_1139: reg_314);
assign tmp_59_i_fu_468_p3 = ((ap_reg_ppstg_tmp_57_i_reg_765_pp0_it39)? reg_319: reg_309);
assign tmp_60_fu_376_p1 = p_Val2_s_fu_373_p1[62:0];
assign tmp_61_fu_424_p1 = p_Val2_1_fu_421_p1[62:0];
assign tmp_64_fu_399_p1 = p_Val2_2_fu_393_p2[62:0];
assign tmp_65_fu_447_p1 = p_Val2_3_fu_441_p2[62:0];
assign tmp_77_neg_fu_329_p2 = (tmp_77_to_int_fu_325_p1 ^ ap_const_lv64_8000000000000000);
assign tmp_77_to_int_fu_325_p1 = r;
assign tmp_9_fu_359_p1 = $unsigned(k_reg_540);


endmodule //BlackScholes

