LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY interfaceTest IS 
END interfaceTest;


ARCHITECTURE Behavior OF interfaceTest IS 
	COMPONENT interface 
		PORT (
			a,b: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			selector: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
			cout, overflow, zero, negative: OUT STD_LOGIC;
			a7Seg, b7Seg, result7Seg : OUT STD_LOGIC_VECTOR(6 DOWNTO 0)		
		);
	END COMPONENT;

	SIGNAL a,b: STD_LOGIC_VECTOR(3 DOWNTO 0);
	SIGNAL selector : STD_LOGIC_VECTOR(2 DOWNTO 0);
	SIGNAL cout, overflow, zero, negative: STD_LOGIC;
	SIGNAL a7Seg, b7Seg, result7Seg : STD_LOGIC_VECTOR(6 DOWNTO 0);		

BEGIN 
	uut: interface PORT MAP (
		a => a,
		b => b,
		selector => selector,
		cout => cout,
		overflow => overflow,
		zero => zero,
		negative => negative,
		a7Seg => a7seg,
		b7Seg => b7Seg,
		result7Seg => result7Seg;
	);
	
	stim_proc: PROCESS 
	BEGIN
	WAIT FOR 50ns;
	
	selector <= "000";
	a <= "0001";
	b <= "0100";
	WAIT FOR 30ns;
	
	selector <= "001";
	a <= "0001";
	b <= "0100";
	WAIT FOR 30ns;
	
	selector <= "000";
	a <= "0001";
	b <= "0100";
	WAIT FOR 30ns;
	
	selector <= "010";
	a <= "0001";
	b <= "0100";
	WAIT FOR 30ns;
	
	selector <= "011";
	a <= "0001";
	b <= "0100";
	WAIT FOR 30ns;
	
	selector <= "100";
	a <= "0001";
	b <= "0100";
	WAIT FOR 30ns;
	
	selector <= "101";
	a <= "0001";
	b <= "0100";
	WAIT FOR 30ns;
	
	selector <= "110";
	a <= "0001";
	b <= "0100";
	WAIT FOR 30ns;
	
	selector <= "111";
	a <= "0001";
	b <= "0100";
	WAIT FOR 30ns;
	
	END PROCESS;
END; 