<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>02.Verilog HDL基本数据类型 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.e44029f7.css" as="style"><link rel="preload" href="/assets/js/app.5d4d9f14.js" as="script"><link rel="preload" href="/assets/js/2.b05449e5.js" as="script"><link rel="preload" href="/assets/js/10.27a52e0f.js" as="script"><link rel="prefetch" href="/assets/js/11.c4a64ff8.js"><link rel="prefetch" href="/assets/js/12.f85f73dc.js"><link rel="prefetch" href="/assets/js/13.2cb93b36.js"><link rel="prefetch" href="/assets/js/14.f040223f.js"><link rel="prefetch" href="/assets/js/15.07329b99.js"><link rel="prefetch" href="/assets/js/16.d00a148d.js"><link rel="prefetch" href="/assets/js/17.15c06e3f.js"><link rel="prefetch" href="/assets/js/18.1921b03b.js"><link rel="prefetch" href="/assets/js/19.c41767b8.js"><link rel="prefetch" href="/assets/js/20.f4013685.js"><link rel="prefetch" href="/assets/js/21.26e344eb.js"><link rel="prefetch" href="/assets/js/22.94f44cd7.js"><link rel="prefetch" href="/assets/js/23.c83f93c8.js"><link rel="prefetch" href="/assets/js/24.6445ea99.js"><link rel="prefetch" href="/assets/js/25.7daf0383.js"><link rel="prefetch" href="/assets/js/26.2cac4fcc.js"><link rel="prefetch" href="/assets/js/27.7cdfcd0c.js"><link rel="prefetch" href="/assets/js/28.57bb5f16.js"><link rel="prefetch" href="/assets/js/29.20609328.js"><link rel="prefetch" href="/assets/js/3.03f23103.js"><link rel="prefetch" href="/assets/js/30.ced2d44d.js"><link rel="prefetch" href="/assets/js/31.1895fcc4.js"><link rel="prefetch" href="/assets/js/32.ab765f9f.js"><link rel="prefetch" href="/assets/js/33.10e5e6ea.js"><link rel="prefetch" href="/assets/js/34.c908d4a2.js"><link rel="prefetch" href="/assets/js/35.69292d7d.js"><link rel="prefetch" href="/assets/js/36.ac5d035b.js"><link rel="prefetch" href="/assets/js/37.20d6194a.js"><link rel="prefetch" href="/assets/js/38.4bf7c4a3.js"><link rel="prefetch" href="/assets/js/39.4b55def4.js"><link rel="prefetch" href="/assets/js/4.07797cc4.js"><link rel="prefetch" href="/assets/js/40.cf1bbbd7.js"><link rel="prefetch" href="/assets/js/41.8a022de3.js"><link rel="prefetch" href="/assets/js/42.271a57f8.js"><link rel="prefetch" href="/assets/js/43.8163641b.js"><link rel="prefetch" href="/assets/js/44.e6bf0e31.js"><link rel="prefetch" href="/assets/js/45.fbaa0ebc.js"><link rel="prefetch" href="/assets/js/46.49ae3223.js"><link rel="prefetch" href="/assets/js/47.d65ac961.js"><link rel="prefetch" href="/assets/js/48.2698f688.js"><link rel="prefetch" href="/assets/js/49.f9103321.js"><link rel="prefetch" href="/assets/js/5.c9ae111a.js"><link rel="prefetch" href="/assets/js/50.71ae766f.js"><link rel="prefetch" href="/assets/js/51.d71e1fc2.js"><link rel="prefetch" href="/assets/js/52.a9bf838d.js"><link rel="prefetch" href="/assets/js/53.63f19390.js"><link rel="prefetch" href="/assets/js/54.c0929ae5.js"><link rel="prefetch" href="/assets/js/55.2a315b3f.js"><link rel="prefetch" href="/assets/js/56.4e01709b.js"><link rel="prefetch" href="/assets/js/57.c3cdd943.js"><link rel="prefetch" href="/assets/js/6.97095c73.js"><link rel="prefetch" href="/assets/js/7.7ba1537f.js"><link rel="prefetch" href="/assets/js/8.29a2e328.js"><link rel="prefetch" href="/assets/js/9.537c0f11.js">
    <link rel="stylesheet" href="/assets/css/0.styles.e44029f7.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/base/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/pages/Verilog_02/" aria-current="page" class="active sidebar-link">02.Verilog HDL基本数据类型</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_02/#_1-物理数据类型-硬件电路的-材料" class="sidebar-link">1. 物理数据类型：硬件电路的“材料”</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_02/#_1-1-连线型-net-type-相当于-电线" class="sidebar-link">1.1 连线型（Net Type）—— 相当于“电线”</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_02/#_1-2-寄存器型-register-type-相当于-存储单元" class="sidebar-link">1.2 寄存器型（Register Type）—— 相当于“存储单元”</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_02/#_2-存储器型-memory-相当于-ram-rom" class="sidebar-link">2. 存储器型（Memory）—— 相当于“RAM/ROM”</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_02/#_3-抽象数据类型-辅助设计的-工具" class="sidebar-link">3. 抽象数据类型：辅助设计的“工具”</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_02/#_3-1-整型-integer" class="sidebar-link">3.1 整型（`integer`）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_02/#_3-2-时间型-time" class="sidebar-link">3.2 时间型（`time`）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_02/#_3-3-实型-real" class="sidebar-link">3.3 实型（`real`）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_02/#_3-4-参数型-parameter-相当于-常量" class="sidebar-link">3.4 参数型（`parameter`）—— 相当于“常量”</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_02/#总结-数据类型的选择指南" class="sidebar-link">总结：数据类型的选择指南</a></li></ul></li></ul></li><li><a href="/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/pages/Verilog_10/" class="sidebar-link">10.Verilog HDL组合电路之数据选择器</a></li><li><a href="/pages/Verilog_11/" class="sidebar-link">11.verilog HDL组合电路之数字编码器</a></li><li><a href="/pages/Verilog_12/" class="sidebar-link">12.verilog HDL组合电路之数字译码器</a></li><li><a href="/pages/Verilog_13/" class="sidebar-link">13.verilog HDL组合电路之奇偶校验器</a></li><li><a href="/pages/Verilog_14/" class="sidebar-link">14.Verilog HDL时序电路设计基础</a></li><li><a href="/pages/Verilog_15/" class="sidebar-link">15.Verilog HDL触发器设计</a></li><li><a href="/pages/Verilog_16/" class="sidebar-link">16.Verilog HDL计数器设计</a></li><li><a href="/pages/Verilog_17/" class="sidebar-link">17.Verilog HDL移位寄存器</a></li><li><a href="/pages/Verilog_18/" class="sidebar-link">18.Verilog HDL序列信号发生器</a></li><li><a href="/pages/Verilog_19/" class="sidebar-link">19.Verilog HDL有限状态机（FSM）设计基础</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-07-18</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABH1JREFUSA3tVl1oHFUUPmdmd2ltklqbpJDiNnXFmgbFktho7YMPNiJSSZM0+CAYSkUELVhM6YuwIPpgoOKDqOBDC0XE2CQoNtQXBUFTTcCi+Wlh1V2TQExsUzcltd3M9Tt3ZjZzZ2fT+OJTL8yeM+eee757fmeJbq//KQL8X3DUSFOcfr7cRsRtxNQMWueeVzOkaITIGqQHNg5y8+jNW9ldM7A6nTpAjuolUikAwq7CE3WcM2RRDz+XGVgN3FptU/aUSlvq9Pa3iZ1+sgAqJyyAFqkipd9dqiwHF3P65YycLWc/6sqGrvoEoIp6DOFaX5h6+dnfjkWprwqsPk0dUGq5vySwDImC10KxFHgGL1SWoc92O3eVht09qdXNH11I2SsTsJYqMWzihqGMi+A+Garf3BAuuLI5oGlULyNfyB/HYNujwktOfRrMr5t77NmevqaUopx0grnKAyvVpmwUDB4x6FPXuGvYLTDwWsejwgtgkYKPqRJg8SV6xaiZ3ZTppGneS4yfH5/66fZSDHv+QZci/+h5c5UHtpy67JUqGppM0sh0Nc1dW6/N1W5Yoqat8/TU/VnadmdeW2PLLSyh0cvxBs3KbqTmwYPpxN4do/mzE8nEpvX/UMu2Wbp74zUAK5q6WkHns7V0eWkdPbPzd3rxkTGybadYySumVzhcaJFbs5UrEkQ/+CK8gF5dnh/6ciIZ73gwQ927L1IitoxKLXYP3SjYdOrHHfTZhRRlFyrorafPk20B3HPD1y2G3qKZME5Jcf3t/HUC13/8tSd++vqFveMUTwAUxSUFI1QekR1+bIze3D9MF2aq6cPvG72CgnldWCFqyRw3lwH8ZMerjTD9ElRO7Gv44wNpC90aASqGfVlz/Rx17srQ57/UU26hkhQqUB7dBR71WmzQhHUnblGmVOEw0jhbV1n9OlXUDCIRGaNV5Jp43N516fN7JmnTHdfp7Hgy0luO4aMhtkLL8Bi3bUWYvzh5Mn1dTxrL6QmGuRhGL/TiTTxRoEdTszSaq9GR0NGA3KdkOz3hqSV3MIDhQ5IVX/Ivx3umBti2es2h4eZby7x8br1rkf7Mo90AqC8aQ3sJeNzqFRu+vSANAQe3PL7l0HGOAdwDCeZYvNKeoZp1Qfs6Aipndh86HmFRi0LAnEO47wsqM6cdfjh3jBPUzhZy7nvlUfFsamED1VQt6aISHVymXZ/B2aCtIG8AI8xfobj2d3en1wWVhOeHELKmLQ1s211s88comkv4UCwWyF787mJdYXtNfhKAXVqnKTq8QZvGAGGOfaTo5pGZ/PwbUCr5+DPr/1J92JNHr9aOl/F3iI5+O1nfybsGxoimvZ3ViWSluDITw3P37mypheDIPY0tw7+O/5ApbkYw+zpfaUVu32Pi98+defdUhEpZkRFq0aqyNh9FuL9hpYbEm6iwi0z2REd09ZmyENEbuhjDWzKvZXTqKYaBIr3tt5kuPtQBZFvEUwHt60vfCNu41XsksH9Ij1BMMz1Y0OOunHNShFIP5868g5zeXmuLwL9T4b6Q2+KejgAAAABJRU5ErkJggg==">02.Verilog HDL基本数据类型<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="verilog-hdl基本数据类型"><a href="#verilog-hdl基本数据类型" class="header-anchor">#</a> Verilog HDL基本数据类型</h1> <h2 id="_1-物理数据类型-硬件电路的-材料"><a href="#_1-物理数据类型-硬件电路的-材料" class="header-anchor">#</a> <strong>1. 物理数据类型：硬件电路的“材料”</strong></h2> <p><strong>核心思想</strong>：Verilog的数据类型是对实际硬件电路的抽象，比如电线、寄存器、存储器等。</p> <hr> <h3 id="_1-1-连线型-net-type-相当于-电线"><a href="#_1-1-连线型-net-type-相当于-电线" class="header-anchor">#</a> <strong>1.1 连线型（Net Type）—— 相当于“电线”</strong></h3> <ul><li><p><strong>作用</strong>：表示电路中的物理连接，<strong>不能存储数据</strong>，只能传递信号。</p></li> <li><p><strong>常见类型</strong>：</p> <table><thead><tr><th style="text-align:left;">类型</th> <th style="text-align:left;">功能说明</th> <th style="text-align:left;">现实类比</th></tr></thead> <tbody><tr><td style="text-align:left;"><code>wire</code></td> <td style="text-align:left;">普通导线（默认类型）</td> <td style="text-align:left;">铜线</td></tr> <tr><td style="text-align:left;"><code>tri</code></td> <td style="text-align:left;">三态导线（可高阻态）</td> <td style="text-align:left;">带开关的线</td></tr> <tr><td style="text-align:left;"><code>wor</code>/<code>trior</code></td> <td style="text-align:left;">多驱动时，实现“线或”逻辑</td> <td style="text-align:left;">多个开关并联</td></tr> <tr><td style="text-align:left;"><code>wand</code>/<code>triand</code></td> <td style="text-align:left;">多驱动时，实现“线与”逻辑</td> <td style="text-align:left;">多个开关串联</td></tr> <tr><td style="text-align:left;"><code>supply1</code></td> <td style="text-align:left;">电源线（恒定高电平）</td> <td style="text-align:left;">VCC（+5V）</td></tr> <tr><td style="text-align:left;"><code>supply0</code></td> <td style="text-align:left;">地线（恒定低电平）</td> <td style="text-align:left;">GND（0V）</td></tr></tbody></table></li> <li><p><strong>声明格式</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> <span class="token punctuation">[</span>位宽<span class="token punctuation">]</span> 变量名<span class="token punctuation">;</span>       <span class="token comment">// 普通连线</span>
<span class="token keyword">tri</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> bus<span class="token punctuation">;</span>          <span class="token comment">// 8位三态总线</span>
<span class="token keyword">supply1</span> vdd<span class="token punctuation">;</span>            <span class="token comment">// 电源线</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li> <li><p><strong>关键特性</strong>：</p> <ul><li><p>默认初值为 <code>z</code>（高阻态）。</p></li> <li><p>需要用 <code>assign</code> 或模块输出驱动：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> a<span class="token punctuation">;</span>
<span class="token keyword">assign</span> a <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>  <span class="token comment">// 给电线a赋值高电平</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul></li></ul> <hr> <h3 id="_1-2-寄存器型-register-type-相当于-存储单元"><a href="#_1-2-寄存器型-register-type-相当于-存储单元" class="header-anchor">#</a> <strong>1.2 寄存器型（Register Type）—— 相当于“存储单元”</strong></h3> <ul><li><p><strong>作用</strong>：表示可以存储数据的硬件元件（如触发器、锁存器）。</p></li> <li><p><strong>关键字</strong>：<code>reg</code></p></li> <li><p><strong>声明格式</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> <span class="token punctuation">[</span>位宽<span class="token punctuation">]</span> 变量名<span class="token punctuation">;</span>  
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> q<span class="token punctuation">;</span>          <span class="token comment">// 1位寄存器（存储1bit数据）</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">;</span> <span class="token comment">// 8位寄存器（存储一个字节）</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p><strong>关键特性</strong>：</p> <ul><li><p>默认初值为 <code>x</code>（未知状态）。</p></li> <li><p>必须在 <code>always</code> 或 <code>initial</code> 块中赋值：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  q <span class="token operator">&lt;=</span> din<span class="token punctuation">;</span>  <span class="token comment">// 在时钟上升沿存储din的值</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li> <li><p><strong>注意</strong>：</p> <ul><li><p><code>reg</code> 不一定是实际的寄存器！综合工具可能将其优化为组合逻辑。</p></li> <li><p>若需要明确符号，可用 <code>reg signed</code>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> num<span class="token punctuation">;</span> <span class="token comment">// 4位有符号数（范围-8到7）</span>
num <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">2</span><span class="token punctuation">;</span>             <span class="token comment">// 存储为1110（补码）</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul></li></ul></li></ul> <hr> <h2 id="_2-存储器型-memory-相当于-ram-rom"><a href="#_2-存储器型-memory-相当于-ram-rom" class="header-anchor">#</a> <strong>2. 存储器型（Memory）—— 相当于“RAM/ROM”</strong></h2> <ul><li><p><strong>作用</strong>：描述硬件中的存储阵列（如内存、寄存器堆）。</p></li> <li><p><strong>本质</strong>：一组 <code>reg</code> 的集合。</p></li> <li><p><strong>声明格式</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> <span class="token punctuation">[</span>数据位宽<span class="token punctuation">]</span> 存储器名 <span class="token punctuation">[</span>地址数量<span class="token punctuation">]</span><span class="token punctuation">;</span>  
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> ram <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">255</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment">// 256个8位存储单元（地址0~255）</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> rom <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1023</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment">// 1KB的32位ROM</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p><strong>操作方式</strong>：</p> <ul><li><p>按地址读写：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code>ram<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'hFF</span><span class="token punctuation">;</span>  <span class="token comment">// 给地址0写入255</span>
data_out <span class="token operator">=</span> rom<span class="token punctuation">[</span><span class="token number">5</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment">// 读取地址5的数据</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p><strong>重要限制</strong>：</p> <ul><li>不能一次性读写整个存储器！必须逐个地址操作。</li> <li>综合时可能被映射为FPGA的Block RAM或寄存器堆。</li></ul></li></ul></li></ul> <hr> <h2 id="_3-抽象数据类型-辅助设计的-工具"><a href="#_3-抽象数据类型-辅助设计的-工具" class="header-anchor">#</a> <strong>3. 抽象数据类型：辅助设计的“工具”</strong></h2> <h3 id="_3-1-整型-integer"><a href="#_3-1-整型-integer" class="header-anchor">#</a> <strong>3.1 整型（<code>integer</code>）</strong></h3> <ul><li><p><strong>作用</strong>：用于仿真时的数学运算（不直接对应硬件）。</p></li> <li><p><strong>特点</strong>：</p> <ul><li>32位有符号整数（范围 <code>-2^31</code> 到 <code>2^31-1</code>）。</li> <li>常用于循环计数器、临时计算。</li></ul></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">integer</span> i<span class="token punctuation">;</span>
<span class="token keyword">for</span> <span class="token punctuation">(</span>i<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> i<span class="token operator">&lt;</span><span class="token number">10</span><span class="token punctuation">;</span> i<span class="token operator">=</span>i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token comment">// 循环10次</span>
  <span class="token comment">// 执行操作</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br></div></div></li></ul> <h3 id="_3-2-时间型-time"><a href="#_3-2-时间型-time" class="header-anchor">#</a> <strong>3.2 时间型（<code>time</code>）</strong></h3> <ul><li><p><strong>作用</strong>：记录仿真时间（如测试延迟）。</p></li> <li><p><strong>特点</strong>：</p> <ul><li>64位无符号整数，单位由 ``timescale<code>定义（如</code>1ns`）。</li> <li>常与 <code>$time</code> 系统函数配合使用。</li></ul></li> <li><p><strong>示例</strong></p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">time</span> start_time<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
  start_time <span class="token operator">=</span> <span class="token kernel-function property">$time</span><span class="token punctuation">;</span> <span class="token comment">// 记录当前仿真时间</span>
  <span class="token number">#10</span><span class="token punctuation">;</span>               <span class="token comment">// 延迟10个时间单位</span>
  <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;耗时：%t&quot;</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span> <span class="token operator">-</span> start_time<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br></div></div></li></ul> <h3 id="_3-3-实型-real"><a href="#_3-3-实型-real" class="header-anchor">#</a> <strong>3.3 实型（<code>real</code>）</strong></h3> <ul><li><p><strong>作用</strong>：仿真时的浮点数计算（如模拟电路参数）。</p></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">real</span> voltage<span class="token punctuation">;</span>
voltage <span class="token operator">=</span> <span class="token number">3.3</span><span class="token punctuation">;</span> <span class="token comment">// 表示3.3V电压</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul> <h3 id="_3-4-参数型-parameter-相当于-常量"><a href="#_3-4-参数型-parameter-相当于-常量" class="header-anchor">#</a> <strong>3.4 参数型（<code>parameter</code>）—— 相当于“常量”</strong></h3> <ul><li><p><strong>作用</strong>：定义模块中的固定值（如位宽、延迟时间）。</p></li> <li><p><strong>特点</strong>：</p> <ul><li>仿真前确定，运行时不可修改。</li> <li>提高代码可读性和可维护性。</li></ul></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">parameter</span> WIDTH <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>       <span class="token comment">// 定义位宽为8</span>
<span class="token keyword">parameter</span> DELAY <span class="token operator">=</span> <span class="token number">10</span><span class="token punctuation">;</span>      <span class="token comment">// 定义延迟10ns</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">;</span>      <span class="token comment">// 实际声明为reg [7:0] data</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li></ul> <hr> <h3 id="总结-数据类型的选择指南"><a href="#总结-数据类型的选择指南" class="header-anchor">#</a> <strong>总结：数据类型的选择指南</strong></h3> <table><thead><tr><th style="text-align:left;">类型</th> <th style="text-align:left;">关键字</th> <th style="text-align:left;">适用场景</th> <th style="text-align:left;">硬件对应物</th></tr></thead> <tbody><tr><td style="text-align:left;">连线型</td> <td style="text-align:left;"><code>wire</code></td> <td style="text-align:left;">模块间信号连接</td> <td style="text-align:left;">导线</td></tr> <tr><td style="text-align:left;">寄存器型</td> <td style="text-align:left;"><code>reg</code></td> <td style="text-align:left;">时序逻辑存储</td> <td style="text-align:left;">触发器/锁存器</td></tr> <tr><td style="text-align:left;">存储器型</td> <td style="text-align:left;"><code>reg [] []</code></td> <td style="text-align:left;">RAM/ROM建模</td> <td style="text-align:left;">存储阵列</td></tr> <tr><td style="text-align:left;">整型/实型</td> <td style="text-align:left;"><code>integer</code>/<code>real</code></td> <td style="text-align:left;">仿真计算</td> <td style="text-align:left;">无直接对应</td></tr> <tr><td style="text-align:left;">参数型</td> <td style="text-align:left;"><code>parameter</code></td> <td style="text-align:left;">常量定义（如位宽）</td> <td style="text-align:left;">硬件配置参数</td></tr></tbody></table> <p><strong>黄金法则</strong>：</p> <ol><li><strong>连线用 <code>wire</code>，存储用 <code>reg</code></strong>。</li> <li>存储器本质是 <code>reg</code> 数组，按地址访问。</li> <li><code>integer</code>/<code>real</code> 仅用于仿真，不生成实际电路。</li></ol> <p><strong>常见错误</strong>：</p> <ul><li><p>错误1：对 <code>wire</code> 用过程赋值（<code>=</code>）。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> a<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> a <span class="token operator">=</span> b<span class="token punctuation">;</span> <span class="token comment">// 错！wire必须用assign驱动</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p>错误2：试图整体操作存储器。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> mem <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">255</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
mem <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment">// 错！必须逐个地址初始化</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul></div></div> <!----> <div class="page-edit"><!----> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/09/22, 20:49:56</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/Verilog_01/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">01.Verilog HDL语言基本要素</div></a> <a href="/pages/Verilog_03/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">03.Verilog HDL运算符和表达式</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/Verilog_01/" class="prev">01.Verilog HDL语言基本要素</a></span> <span class="next"><a href="/pages/Verilog_03/">03.Verilog HDL运算符和表达式</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.5d4d9f14.js" defer></script><script src="/assets/js/2.b05449e5.js" defer></script><script src="/assets/js/10.27a52e0f.js" defer></script>
  </body>
</html>
