#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 14 17:12:26 2023
# Process ID: 2364796
# Current directory: /home/ccimogu/Downloads/fp
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/ccimogu/Downloads/fp/vivado.log
# Journal file: /home/ccimogu/Downloads/fp/vivado.jou
# Running On: eecs-digital-34, OS: Linux, CPU Frequency: 4415.661 MHz, CPU Physical cores: 16, Host memory: 33318 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/multiplier/multiplier.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/multiplier/multiplier.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/multiplier/ip/multiplier'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/adder/adder.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/adder/adder.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/adder/ip/adder'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/sqrt/sqrt.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/sqrt/sqrt.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/sqrt/ip/sqrt'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/difference/difference.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/difference/difference.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/difference/ip/difference'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/divider/divider.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/divider/divider.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/divider/ip/divider'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/fixed2float/fixed2float.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/fixed2float/fixed2float.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/adder_many/adder_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/adder_many/adder_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/divide_many/divide_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/divide_many/divide_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/multiply_many/multiply_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/multiply_many/multiply_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/difference_many/difference_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/difference_many/difference_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/difference_many/ip/difference_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/float2fixed_many/float2fixed_many.xci
WARNING: [Vivado 12-13650] The IP file '/home/ccimogu/Downloads/fp/ip/float2fixed_many/float2fixed_many.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/adder/adder.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/adder_many/adder_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/difference/difference.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/difference_many/difference_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/divide_many/divide_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/divider/divider.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/fixed2float/fixed2float.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/float2fixed_many/float2fixed_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/multiplier/multiplier.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/multiply_many/multiply_many.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ccimogu/Downloads/fp/ip/sqrt/sqrt.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2364899
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2024.660 ; gain = 368.797 ; free physical = 2218 ; free virtual = 23040
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'displaying' [/home/ccimogu/Downloads/fp/hdl/display.sv:243]
INFO: [Synth 8-6157] synthesizing module 'threegen' [/home/ccimogu/Downloads/fp/hdl/threegen.sv:82]
	Parameter PLAYERS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 288 - type: integer 
	Parameter RAM_DEPTH bound to: 12 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: model.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'model.mem' is read successfully [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 288 - type: integer 
	Parameter RAM_DEPTH bound to: 12 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: bul_model.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'bul_model.mem' is read successfully [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/ccimogu/Downloads/fp/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'convert_player' [/home/ccimogu/Downloads/fp/hdl/threegen.sv:10]
	Parameter PLAYERS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed2float' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2364796-eecs-digital-34/realtime/fixed2float_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fixed2float' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2364796-eecs-digital-34/realtime/fixed2float_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convert_player' (0#1) [/home/ccimogu/Downloads/fp/hdl/threegen.sv:10]
INFO: [Synth 8-226] default block is never used [/home/ccimogu/Downloads/fp/hdl/threegen.sv:152]
INFO: [Synth 8-6157] synthesizing module 'adder_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2364796-eecs-digital-34/realtime/adder_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2364796-eecs-digital-34/realtime/adder_many_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'm_axis_result_tuser' does not match port width (32) of module 'adder_many' [/home/ccimogu/Downloads/fp/hdl/threegen.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ccimogu/Downloads/fp/hdl/threegen.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'threegen' (0#1) [/home/ccimogu/Downloads/fp/hdl/threegen.sv:82]
INFO: [Synth 8-6157] synthesizing module 'scale_vec' [/home/ccimogu/Downloads/fp/hdl/make_triangle.sv:7]
INFO: [Synth 8-6157] synthesizing module 'divide_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2364796-eecs-digital-34/realtime/divide_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divide_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2364796-eecs-digital-34/realtime/divide_many_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'multiply_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2364796-eecs-digital-34/realtime/multiply_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multiply_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2364796-eecs-digital-34/realtime/multiply_many_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'float2fixed_many' [/home/ccimogu/Downloads/fp/.Xil/Vivado-2364796-eecs-digital-34/realtime/float2fixed_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float2fixed_many' (0#1) [/home/ccimogu/Downloads/fp/.Xil/Vivado-2364796-eecs-digital-34/realtime/float2fixed_many_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'scale_vec' (0#1) [/home/ccimogu/Downloads/fp/hdl/make_triangle.sv:7]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/ccimogu/Downloads/fp/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 192 - type: integer 
	Parameter RAM_DEPTH bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/ccimogu/Downloads/fp/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'displaying' (0#1) [/home/ccimogu/Downloads/fp/hdl/display.sv:243]
INFO: [Synth 8-6157] synthesizing module 'manta' [/home/ccimogu/Downloads/fp/hdl/manta.sv:31]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/ccimogu/Downloads/fp/hdl/manta.sv:136]
	Parameter CLOCKS_PER_BAUD bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:136]
INFO: [Synth 8-6157] synthesizing module 'bridge_rx' [/home/ccimogu/Downloads/fp/hdl/manta.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'bridge_rx' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:190]
INFO: [Synth 8-6157] synthesizing module 'fproj_io_core' [/home/ccimogu/Downloads/fp/hdl/manta.sv:335]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ccimogu/Downloads/fp/hdl/manta.sv:422]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ccimogu/Downloads/fp/hdl/manta.sv:448]
INFO: [Synth 8-6155] done synthesizing module 'fproj_io_core' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:335]
INFO: [Synth 8-6157] synthesizing module 'bridge_tx' [/home/ccimogu/Downloads/fp/hdl/manta.sv:474]
INFO: [Synth 8-6155] done synthesizing module 'bridge_tx' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:474]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/ccimogu/Downloads/fp/hdl/manta.sv:540]
	Parameter CLOCKS_PER_BAUD bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:540]
INFO: [Synth 8-6155] done synthesizing module 'manta' (0#1) [/home/ccimogu/Downloads/fp/hdl/manta.sv:31]
WARNING: [Synth 8-689] width (21) of port connection 'val2_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:70]
WARNING: [Synth 8-689] width (21) of port connection 'val3_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:71]
WARNING: [Synth 8-689] width (21) of port connection 'val4_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:72]
WARNING: [Synth 8-689] width (21) of port connection 'val5_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:73]
WARNING: [Synth 8-689] width (21) of port connection 'val6_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:74]
WARNING: [Synth 8-689] width (21) of port connection 'val7_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:75]
WARNING: [Synth 8-689] width (10) of port connection 'val8_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:76]
WARNING: [Synth 8-689] width (10) of port connection 'val9_out' does not match port width (32) of module 'manta' [/home/ccimogu/Downloads/fp/hdl/top_level.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/ccimogu/Downloads/fp/hdl/top_level.sv:4]
WARNING: [Synth 8-3848] Net smth in module/entity displaying does not have driver. [/home/ccimogu/Downloads/fp/hdl/display.sv:248]
WARNING: [Synth 8-3848] Net wt_addr in module/entity displaying does not have driver. [/home/ccimogu/Downloads/fp/hdl/display.sv:291]
WARNING: [Synth 8-3848] Net twrite in module/entity displaying does not have driver. [/home/ccimogu/Downloads/fp/hdl/display.sv:292]
WARNING: [Synth 8-3848] Net tv_in in module/entity displaying does not have driver. [/home/ccimogu/Downloads/fp/hdl/display.sv:293]
WARNING: [Synth 8-3848] Net rt_addr in module/entity displaying does not have driver. [/home/ccimogu/Downloads/fp/hdl/display.sv:344]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/home/ccimogu/Downloads/fp/hdl/top_level.sv:7]
WARNING: [Synth 8-3848] Net smth_out in module/entity top_level does not have driver. [/home/ccimogu/Downloads/fp/hdl/top_level.sv:20]
WARNING: [Synth 8-3848] Net sys_rst in module/entity top_level does not have driver. [/home/ccimogu/Downloads/fp/hdl/top_level.sv:12]
WARNING: [Synth 8-7129] Port rst_in in module scale_vec is either unconnected or has no load
WARNING: [Synth 8-7129] Port smth in module displaying is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2103.598 ; gain = 447.734 ; free physical = 2119 ; free virtual = 22942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.441 ; gain = 462.578 ; free physical = 2119 ; free virtual = 22942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.441 ; gain = 462.578 ; free physical = 2119 ; free virtual = 22942
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2118.441 ; gain = 0.000 ; free physical = 2119 ; free virtual = 22942
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[0].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[0].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[0].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[0].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[1].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[1].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[1].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[1].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[2].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[2].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[2].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[2].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[3].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[3].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[3].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[3].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[4].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[4].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[4].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[4].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[5].convertx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[5].convertx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[5].converty'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float/fixed2float_in_context.xdc] for cell 'to_screen/triangle_gen/convert/convert[5].converty'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many/adder_many_in_context.xdc] for cell 'to_screen/triangle_gen/tr_x'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many/adder_many_in_context.xdc] for cell 'to_screen/triangle_gen/tr_x'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many/adder_many_in_context.xdc] for cell 'to_screen/triangle_gen/tr_y'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many/adder_many_in_context.xdc] for cell 'to_screen/triangle_gen/tr_y'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many/divide_many_in_context.xdc] for cell 'to_screen/get2d/xfactor'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many/divide_many_in_context.xdc] for cell 'to_screen/get2d/xfactor'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many/divide_many_in_context.xdc] for cell 'to_screen/get2d/yfactor'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many/divide_many_in_context.xdc] for cell 'to_screen/get2d/yfactor'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many/multiply_many_in_context.xdc] for cell 'to_screen/get2d/get_screenx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many/multiply_many_in_context.xdc] for cell 'to_screen/get2d/get_screenx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many/multiply_many_in_context.xdc] for cell 'to_screen/get2d/get_screeny'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many/multiply_many_in_context.xdc] for cell 'to_screen/get2d/get_screeny'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many/float2fixed_many_in_context.xdc] for cell 'to_screen/get2d/fixedx'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many/float2fixed_many_in_context.xdc] for cell 'to_screen/get2d/fixedx'
Parsing XDC File [/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many/float2fixed_many_in_context.xdc] for cell 'to_screen/get2d/fixedy'
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many/float2fixed_many_in_context.xdc] for cell 'to_screen/get2d/fixedy'
Parsing XDC File [/home/ccimogu/Downloads/fp/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'spkl'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'spkr'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'spk*'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'mic_clk'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'mic_data'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'mic*'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:131]
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/xdc/top_level.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ccimogu/Downloads/fp/xdc/top_level.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ccimogu/Downloads/fp/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.180 ; gain = 0.000 ; free physical = 2104 ; free virtual = 22927
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2239.180 ; gain = 0.000 ; free physical = 2104 ; free virtual = 22927
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/fixedx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/fixedy' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/get_screenx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/get_screeny' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/xfactor' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/get2d/yfactor' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/tr_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/tr_y' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[0].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[0].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[1].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[1].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[2].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[2].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[3].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[3].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[4].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[4].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[5].convertx' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'to_screen/triangle_gen/convert/convert[5].converty' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2158 ; free virtual = 22925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2158 ; free virtual = 22925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[0].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[0].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[1].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[1].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[2].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[2].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[3].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[3].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[4].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[4].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[5].convertx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/convert/\convert[5].converty . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/tr_x. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/triangle_gen/tr_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/xfactor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/yfactor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/get_screenx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/get_screeny. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/fixedx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for to_screen/get2d/fixedy. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2101 ; free virtual = 22925
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'threegen'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bridge_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       A |                              000 | 00000000000000000000000000000000
                       D |                              001 | 00000000000000000000000000000001
                       B |                              010 | 00000000000000000000000000000010
                       C |                              011 | 00000000000000000000000000000011
                       E |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'threegen'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                 iSTATE0 |                             0010 |                               10
                  iSTATE |                             0100 |                               01
*
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'bridge_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2101 ; free virtual = 22925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              288 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	               96 Bit    Registers := 3     
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 22    
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---RAMs : 
	              13K Bit	(72 X 192 bit)          RAMs := 1     
	               3K Bit	(12 X 288 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   5 Input   96 Bit        Muxes := 2     
	   2 Input   95 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   5 Input   64 Bit        Muxes := 2     
	  20 Input   32 Bit        Muxes := 8     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 11    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 17    
	   3 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 58    
	   5 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 6     
	  18 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port smth in module displaying is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
CRITICAL WARNING: [Synth 8-5796] RAM (to_screeni_2) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element to_screen/triangle_data/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element to_screen/triangle_data/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (my_manta/brx/FSM_onehot_state_reg[3]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2059 ; free virtual = 22891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 12 x 288(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 12 x 288(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2059 ; free virtual = 22890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2059 ; free virtual = 22890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 12 x 288(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 12 x 288(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[5] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[5].all_done_reg[5] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[4] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[4].all_done_reg[4] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[3] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[3].all_done_reg[3] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[2] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[2].all_done_reg[2] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[1] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[1].all_done_reg[1] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
INFO: [Synth 8-5966] Removing register instance (\to_screen/triangle_gen/convert/all_done_reg[0] ) from module (top_level) as it has self-loop and (\to_screen/triangle_gen/convert/convert[0].all_done_reg[0] ) is actual driver [/home/ccimogu/Downloads/fp/hdl/threegen.sv:70]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2059 ; free virtual = 22890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2113 ; free virtual = 22889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2113 ; free virtual = 22889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2057 ; free virtual = 22889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2057 ; free virtual = 22889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2057 ; free virtual = 22889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2057 ; free virtual = 22889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |divide_many      |         2|
|2     |multiply_many    |         2|
|3     |float2fixed_many |         2|
|4     |adder_many       |         2|
|5     |fixed2float      |        12|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |adder_many       |     2|
|3     |divide_many      |     2|
|5     |fixed2float      |    12|
|17    |float2fixed_many |     2|
|19    |multiply_many    |     2|
|21    |BUFG             |     1|
|22    |CARRY4           |     8|
|23    |LUT1             |    23|
|24    |LUT2             |    47|
|25    |LUT3             |   187|
|26    |LUT4             |    45|
|27    |LUT5             |   367|
|28    |LUT6             |   211|
|29    |MUXF7            |     4|
|30    |MUXF8            |     1|
|31    |RAMB36E1         |     8|
|39    |FDRE             |  1642|
|40    |FDSE             |     2|
|41    |IBUF             |     2|
|42    |OBUF             |     1|
|43    |OBUFT            |    16|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2057 ; free virtual = 22889
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2239.180 ; gain = 462.578 ; free physical = 2056 ; free virtual = 22888
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2239.180 ; gain = 583.316 ; free physical = 2056 ; free virtual = 22888
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many.dcp' for cell 'to_screen/get2d/xfactor'
INFO: [Project 1-454] Reading design checkpoint '/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many.dcp' for cell 'to_screen/get2d/get_screenx'
INFO: [Project 1-454] Reading design checkpoint '/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many.dcp' for cell 'to_screen/get2d/fixedx'
INFO: [Project 1-454] Reading design checkpoint '/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many.dcp' for cell 'to_screen/triangle_gen/tr_x'
INFO: [Project 1-454] Reading design checkpoint '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp' for cell 'to_screen/triangle_gen/convert/convert[0].convertx'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2239.180 ; gain = 0.000 ; free physical = 2337 ; free virtual = 23169
INFO: [Netlist 29-17] Analyzing 753 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ccimogu/Downloads/fp/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkl'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spk*'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic_clk'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic_data'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic*'. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ccimogu/Downloads/fp/xdc/top_level.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ccimogu/Downloads/fp/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/fixed2float/ip/fixed2float/fixed2float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/adder_many/ip/adder_many/adder_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/divide_many/ip/divide_many/divide_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/multiply_many/ip/multiply_many/multiply_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ccimogu/Downloads/fp/ip/float2fixed_many/ip/float2fixed_many/float2fixed_many.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.180 ; gain = 0.000 ; free physical = 2310 ; free virtual = 23142
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7d758e37
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 133 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2239.180 ; gain = 894.457 ; free physical = 2310 ; free virtual = 23142
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1704.987; main = 1411.198; forked = 337.798
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3185.246; main = 2239.184; forked = 978.078
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2279.199 ; gain = 0.000 ; free physical = 2309 ; free virtual = 23142
INFO: [Common 17-1381] The checkpoint '/home/ccimogu/Downloads/fp/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2561.520 ; gain = 117.531 ; free physical = 2212 ; free virtual = 23047

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1e407ce95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.520 ; gain = 0.000 ; free physical = 2212 ; free virtual = 23047

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cc401b03

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1995 ; free virtual = 22830
INFO: [Opt 31-389] Phase Retarget created 328 cells and removed 347 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19404344d

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1995 ; free virtual = 22830
INFO: [Opt 31-389] Phase Constant propagation created 349 cells and removed 1996 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 199ca8850

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15995 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 199ca8850

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 182606bf1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 182606bf1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             328  |             347  |                                              0  |
|  Constant propagation         |             349  |            1996  |                                              0  |
|  Sweep                        |               0  |           15995  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829
Ending Logic Optimization Task | Checksum: 182606bf1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 182606bf1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 182606bf1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829
Ending Netlist Obfuscation Task | Checksum: 182606bf1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.504 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.520 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11b980fab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2747.520 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.520 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ebfc8da5

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2747.520 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22829

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f3eeb47c

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2747.520 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22828

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f3eeb47c

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2747.520 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22828
Phase 1 Placer Initialization | Checksum: f3eeb47c

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2747.520 ; gain = 0.000 ; free physical = 1994 ; free virtual = 22828

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 171dfe753

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2755.523 ; gain = 8.004 ; free physical = 1967 ; free virtual = 22802

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d3efed5a

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2755.523 ; gain = 8.004 ; free physical = 1970 ; free virtual = 22805

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d3efed5a

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2755.523 ; gain = 8.004 ; free physical = 1970 ; free virtual = 22805

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c834f6ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1962 ; free virtual = 22797

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1984 ; free virtual = 22819

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15bbf9ee9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1983 ; free virtual = 22818
Phase 2.4 Global Placement Core | Checksum: 1dface73c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1983 ; free virtual = 22818
Phase 2 Global Placement | Checksum: 1dface73c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1983 ; free virtual = 22818

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21b54c0d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1983 ; free virtual = 22818

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bd06fdf4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1982 ; free virtual = 22817

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26c3f40af

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1982 ; free virtual = 22817

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 230506678

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1982 ; free virtual = 22817

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24fd24095

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1981 ; free virtual = 22816

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b6e036ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1981 ; free virtual = 22816

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1faf1ed25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1981 ; free virtual = 22816
Phase 3 Detail Placement | Checksum: 1faf1ed25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1981 ; free virtual = 22816

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: be14386a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.028 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: cde455a5

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1980 ; free virtual = 22815
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: cde455a5

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1980 ; free virtual = 22815
Phase 4.1.1.1 BUFG Insertion | Checksum: be14386a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1980 ; free virtual = 22815

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.028. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 149ec9eb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1980 ; free virtual = 22815

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1980 ; free virtual = 22815
Phase 4.1 Post Commit Optimization | Checksum: 149ec9eb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1980 ; free virtual = 22815

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 149ec9eb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1980 ; free virtual = 22815

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 149ec9eb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1980 ; free virtual = 22815
Phase 4.3 Placer Reporting | Checksum: 149ec9eb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1980 ; free virtual = 22815

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1980 ; free virtual = 22815

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1980 ; free virtual = 22815
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 171e9e6c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1980 ; free virtual = 22815
Ending Placer Task | Checksum: 8f19416e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.531 ; gain = 24.012 ; free physical = 1980 ; free virtual = 22815
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1981 ; free virtual = 22817
INFO: [Common 17-1381] The checkpoint '/home/ccimogu/Downloads/fp/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 14f038c1 ConstDB: 0 ShapeSum: 7a2908ad RouteDB: 0
Post Restoration Checksum: NetGraph: 4f237624 | NumContArr: 21aca43a | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 89da700b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 2037 ; free virtual = 22816

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 89da700b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 2037 ; free virtual = 22816

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 89da700b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 2037 ; free virtual = 22816
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c4ef5754

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1978 ; free virtual = 22814
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.030  | TNS=0.000  | WHS=-0.150 | THS=-5.674 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 697
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 697
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 181b3ed0c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1978 ; free virtual = 22813

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 181b3ed0c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1978 ; free virtual = 22813
Phase 3 Initial Routing | Checksum: 17cc4ec13

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.713  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 173f702f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813
Phase 4 Rip-up And Reroute | Checksum: 173f702f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ddb2076c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.721  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ddb2076c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ddb2076c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813
Phase 5 Delay and Skew Optimization | Checksum: 1ddb2076c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2266a371d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.721  | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2497d1562

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813
Phase 6 Post Hold Fix | Checksum: 2497d1562

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.119509 %
  Global Horizontal Routing Utilization  = 0.169313 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 176c871e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 176c871e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14e08af03

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22813

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.720  | TNS=0.000  | WHS=0.087  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 23e60bcaa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1977 ; free virtual = 22812
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13756630e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1979 ; free virtual = 22815

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1979 ; free virtual = 22815

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1979 ; free virtual = 22815
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2771.531 ; gain = 0.000 ; free physical = 1979 ; free virtual = 22815
INFO: [Common 17-1381] The checkpoint '/home/ccimogu/Downloads/fp/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ccimogu/Downloads/fp/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14144256 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2955.871 ; gain = 184.340 ; free physical = 1752 ; free virtual = 22588
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 17:13:06 2023...
