
---------- Begin Simulation Statistics ----------
final_tick                               111055812000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 735276                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681284                       # Number of bytes of host memory used
host_op_rate                                  1232806                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.35                       # Real time elapsed on the host
host_tick_rate                             1753168061                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    46576534                       # Number of instructions simulated
sim_ops                                      78093026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111056                       # Number of seconds simulated
sim_ticks                                111055812000                       # Number of ticks simulated
system.cpu.Branches                           6851974                       # Number of branches fetched
system.cpu.committedInsts                    46576534                       # Number of instructions committed
system.cpu.committedOps                      78093026                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    13698422                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     5481832                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    57538145                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            48                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        222111624                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               222111623.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             26041561                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16446004                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4112122                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   2071                       # Number of float alu accesses
system.cpu.num_fp_insts                          2071                       # number of float instructions
system.cpu.num_fp_register_reads                 3981                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1590                       # number of times the floating registers were written
system.cpu.num_func_calls                     2739154                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              78091217                       # Number of integer alu accesses
system.cpu.num_int_insts                     78091217                       # number of integer instructions
system.cpu.num_int_register_reads           178083162                       # number of times the integer registers were read
system.cpu.num_int_register_writes           65757491                       # number of times the integer registers were written
system.cpu.num_load_insts                    13698419                       # Number of load instructions
system.cpu.num_mem_refs                      19180250                       # number of memory refs
system.cpu.num_store_insts                    5481831                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   114      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  58911567     75.44%     75.44% # Class of executed instruction
system.cpu.op_class::IntMult                       11      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatAdd                      14      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                       92      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                      132      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                     258      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::MemRead                 13698345     17.54%     92.98% # Class of executed instruction
system.cpu.op_class::MemWrite                 5481414      7.02%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  74      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                417      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   78093026                       # Class of executed instruction
system.cpu.workload.numSyscalls                   184                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       600986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1202004                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             600890                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42836                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2975                       # Transaction distribution
system.membus.trans_dist::CleanEvict           555175                       # Transaction distribution
system.membus.trans_dist::ReadExReq               128                       # Transaction distribution
system.membus.trans_dist::ReadExResp              128                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2991                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        597899                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         8957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1794065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1794065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1803022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       763648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       763648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     82030464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     82030464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82794112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            601018                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  601018    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              601018                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1568492500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27254750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5534520750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         382848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       76547456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           76930304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       382848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        382848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5483008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5483008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          598027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              601018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        42836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              42836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3447348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         689270148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             692717496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3447348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3447348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49371644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49371644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49371644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3447348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        689270148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            742089140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1068350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007987326250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          268                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          268                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1679622                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4444                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      601018                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45811                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1202036                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91622                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 131671                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 86903                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            173282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           875596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              317                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9072460250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5351825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29141804000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8476.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27226.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   989321                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3911                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1202036                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91622                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  535220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  535145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    840.842851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   734.951239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.214937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           41      0.05%      0.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6443      7.87%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3658      4.47%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3467      4.24%     16.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3576      4.37%     21.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3137      3.83%     24.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2988      3.65%     28.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2779      3.40%     31.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        55738     68.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81827                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3993.876866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    749.442755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3088.626948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            99     36.94%     36.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.37%     37.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.37%     37.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.75%     38.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399           88     32.84%     71.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655           75     27.99%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            2      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.522388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.429585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.842960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              148     55.22%     55.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      2.24%     57.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      2.24%     59.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               74     27.61%     87.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.75%     88.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               32     11.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           268                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68503360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8426944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  300544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                76930304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5863808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       616.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    692.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111055793000                       # Total gap between requests
system.mem_ctrls.avgGap                     171692.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       128960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     68374400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       300544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1161217.928873456782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 615676017.028266787529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2706242.875429158099                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1196054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        91622                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     69140750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  29072663250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3015710673500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11558.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24307.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32914700.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            441994560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            234925680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6265978320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           11275200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8766610320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45176845680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4601772480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        65499402240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        589.788153                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10952090750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3708380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  96395341250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            142264500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             75607785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1376427780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13237920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8766610320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33357265830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14555102880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58286517015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.839862                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37439621500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3708380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69907810500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     57535154                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57535154                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     57535154                       # number of overall hits
system.cpu.icache.overall_hits::total        57535154                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2991                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2991                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2991                       # number of overall misses
system.cpu.icache.overall_misses::total          2991                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    116604000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116604000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116604000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116604000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57538145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57538145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57538145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57538145                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38984.954865                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38984.954865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38984.954865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38984.954865                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2975                       # number of writebacks
system.cpu.icache.writebacks::total              2975                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2991                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2991                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2991                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113613000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113613000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37984.954865                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37984.954865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37984.954865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37984.954865                       # average overall mshr miss latency
system.cpu.icache.replacements                   2975                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     57535154                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57535154                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2991                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2991                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116604000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116604000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57538145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57538145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38984.954865                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38984.954865                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37984.954865                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37984.954865                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57538145                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2991                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19237.092946                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         115079281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        115079281                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     18582227                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18582227                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18582227                       # number of overall hits
system.cpu.dcache.overall_hits::total        18582227                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       598027                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         598027                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       598027                       # number of overall misses
system.cpu.dcache.overall_misses::total        598027                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34525995500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34525995500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34525995500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34525995500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     19180254                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19180254                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     19180254                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19180254                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031179                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031179                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57733.171746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57733.171746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57733.171746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57733.171746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        42836                       # number of writebacks
system.cpu.dcache.writebacks::total             42836                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       598027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       598027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       598027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       598027                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33927968500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33927968500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33927968500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33927968500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031179                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56733.171746                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56733.171746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56733.171746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56733.171746                       # average overall mshr miss latency
system.cpu.dcache.replacements                 598011                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     13100523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13100523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       597899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        597899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  34517507000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34517507000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13698422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13698422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57731.334222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57731.334222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       597899                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       597899                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  33919608000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  33919608000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.043647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.043647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56731.334222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56731.334222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5481704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5481704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8488500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8488500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5481832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5481832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66316.406250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66316.406250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8360500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8360500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65316.406250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65316.406250                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111055812000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999769                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19180254                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            598027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.072555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            162000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999769                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38958535                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38958535                       # Number of data accesses

---------- End Simulation Statistics   ----------
