$date
	Wed Jun  5 12:16:01 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module NewStart_tb $end
$var wire 1 ! new_start $end
$var wire 1 " clk_in $end
$var reg 1 # EOC $end
$var reg 1 $ dummy $end
$var reg 513 % dumpfile_path [512:0] $end
$scope module clk_inst $end
$var reg 1 " clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$scope module inst $end
$var wire 1 # EOC $end
$var wire 1 " clk $end
$var reg 2 & counter [1:0] $end
$var reg 1 ! new_start $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b110001001101001011011100010111101101111011101010111010001110000011101010111010000101110011101100110001101100100 %
1$
0#
0"
1!
$end
#500000
b1 &
1"
#1000000
0"
#1500000
0!
b10 &
1"
#2000000
0"
#2500000
b0 &
1"
#3000000
0"
#3500000
1"
#4000000
0"
#4500000
1"
#5000000
0"
1#
#5500000
1"
#6000000
0"
#6500000
1"
#7000000
0"
#7500000
1"
#8000000
0"
#8500000
1"
#9000000
0"
#9500000
1"
#10000000
0"
#10500000
1"
#11000000
0"
#11500000
1"
#12000000
0"
#12500000
1"
#13000000
0"
#13500000
1"
#14000000
0"
#14500000
1"
#15000000
1!
0"
0#
#15500000
b1 &
1"
#16000000
0"
#16500000
0!
b10 &
1"
#17000000
0"
#17500000
b0 &
1"
#18000000
0"
#18500000
1"
#19000000
0"
#19500000
1"
#20000000
0"
1#
#20500000
1"
#21000000
0"
#21500000
1"
#22000000
0"
#22500000
1"
#23000000
0"
#23500000
1"
#24000000
0"
#24500000
1"
#25000000
1!
0"
0#
#25500000
b1 &
1"
#26000000
0"
#26500000
0!
b10 &
1"
#27000000
0"
#27500000
b0 &
1"
#28000000
0"
#28500000
1"
#29000000
0"
#29500000
1"
#30000000
0"
