1,5c42c79852a0,add2q_l,L1: The message is added to the processing queue from the core,0,2,cycle
1,5c42c79852a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
1,5c42c79852a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2,cycle
1,5c42c79852a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2,cycle
1,5c42c79852a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2,cycle
1,5c42c79852a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3,cycle
1,5c42c79852a0,add2q_u,L1 receives message from the bus,0,4,cycle
1,5c42c79852a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4,cycle
1,5c42c79852a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1,5c42c79852a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4,cycle
1,5c42c79852a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4,cycle
1,5c42c79852a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4,cycle
1,5c42c79852a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,261,cycle
1,5c42c79852a0,respond,LLC sends response message to the requesting L1,LLC,261,cycle
1,5c42c79852a0,updaDat,LLC updates its data array,LLC,261,cycle
1,5c42c79852a0,wrCache,LLC: New data written to cache,LLC,261,cycle
1,5c42c79852a0,respond,LLC sends response message to the requesting L1,LLC,262,cycle
1,5c42c79852a0,add2q_u,L1 receives message from the bus,0,266,cycle
1,5c42c79852a0,respond,L1 responds to core,0,266,cycle
1,5c42c79852a0,updaDat,L1 attempts to update its data array,0,266,cycle
1,5c42c79852a0,wrCache,L1: New data written to cache,0,266,cycle
2,5c42c79852a4,add2q_l,L1: The message is added to the processing queue from the core,0,268,cycle
2,5c42c79852a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,268,cycle
2,5c42c79852a4,hitActn,L1: request is a hit,0,268,cycle
3,5c42c79852a8,add2q_l,L1: The message is added to the processing queue from the core,0,270,cycle
3,5c42c79852a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,270,cycle
3,5c42c79852a8,hitActn,L1: request is a hit,0,270,cycle
4,5c42c79852ac,add2q_l,L1: The message is added to the processing queue from the core,0,272,cycle
4,5c42c79852ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,272,cycle
4,5c42c79852ac,hitActn,L1: request is a hit,0,272,cycle
5,5c42c79852b0,add2q_l,L1: The message is added to the processing queue from the core,0,274,cycle
5,5c42c79852b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
5,5c42c79852b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,274,cycle
5,5c42c79852b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,274,cycle
5,5c42c79852b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,274,cycle
5,5c42c79852b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,275,cycle
5,5c42c79852b0,add2q_u,L1 receives message from the bus,0,276,cycle
5,5c42c79852b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,276,cycle
5,5c42c79852b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
5,5c42c79852b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,276,cycle
5,5c42c79852b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,276,cycle
5,5c42c79852b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,276,cycle
5,5c42c79852b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,533,cycle
5,5c42c79852b0,respond,LLC sends response message to the requesting L1,LLC,533,cycle
5,5c42c79852b0,updaDat,LLC updates its data array,LLC,533,cycle
5,5c42c79852b0,wrCache,LLC: New data written to cache,LLC,533,cycle
5,5c42c79852b0,respond,LLC sends response message to the requesting L1,LLC,534,cycle
5,5c42c79852b0,add2q_u,L1 receives message from the bus,0,538,cycle
5,5c42c79852b0,respond,L1 responds to core,0,538,cycle
5,5c42c79852b0,updaDat,L1 attempts to update its data array,0,538,cycle
5,5c42c79852b0,wrCache,L1: New data written to cache,0,538,cycle
6,5c42c79852b4,add2q_l,L1: The message is added to the processing queue from the core,0,540,cycle
6,5c42c79852b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,540,cycle
6,5c42c79852b4,hitActn,L1: request is a hit,0,540,cycle
7,5c42c79852b8,add2q_l,L1: The message is added to the processing queue from the core,0,542,cycle
7,5c42c79852b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,542,cycle
7,5c42c79852b8,hitActn,L1: request is a hit,0,542,cycle
8,5c42c79852bc,add2q_l,L1: The message is added to the processing queue from the core,0,544,cycle
8,5c42c79852bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,544,cycle
8,5c42c79852bc,hitActn,L1: request is a hit,0,544,cycle
9,5c42c79852c0,add2q_l,L1: The message is added to the processing queue from the core,0,546,cycle
9,5c42c79852c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
9,5c42c79852c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,546,cycle
9,5c42c79852c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,546,cycle
9,5c42c79852c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,546,cycle
9,5c42c79852c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,547,cycle
9,5c42c79852c0,add2q_u,L1 receives message from the bus,0,548,cycle
9,5c42c79852c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,548,cycle
9,5c42c79852c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
9,5c42c79852c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,548,cycle
9,5c42c79852c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,548,cycle
9,5c42c79852c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,548,cycle
9,5c42c79852c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,805,cycle
9,5c42c79852c0,respond,LLC sends response message to the requesting L1,LLC,805,cycle
9,5c42c79852c0,updaDat,LLC updates its data array,LLC,805,cycle
9,5c42c79852c0,wrCache,LLC: New data written to cache,LLC,805,cycle
9,5c42c79852c0,respond,LLC sends response message to the requesting L1,LLC,806,cycle
9,5c42c79852c0,add2q_u,L1 receives message from the bus,0,810,cycle
9,5c42c79852c0,respond,L1 responds to core,0,810,cycle
9,5c42c79852c0,updaDat,L1 attempts to update its data array,0,810,cycle
9,5c42c79852c0,wrCache,L1: New data written to cache,0,810,cycle
10,5c42c79852c4,add2q_l,L1: The message is added to the processing queue from the core,0,812,cycle
10,5c42c79852c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,812,cycle
10,5c42c79852c4,hitActn,L1: request is a hit,0,812,cycle
11,5c42c79852c8,add2q_l,L1: The message is added to the processing queue from the core,0,814,cycle
11,5c42c79852c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,814,cycle
11,5c42c79852c8,hitActn,L1: request is a hit,0,814,cycle
12,5c42c79852cc,add2q_l,L1: The message is added to the processing queue from the core,0,816,cycle
12,5c42c79852cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,816,cycle
12,5c42c79852cc,hitActn,L1: request is a hit,0,816,cycle
13,5c42c79852d0,add2q_l,L1: The message is added to the processing queue from the core,0,818,cycle
13,5c42c79852d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
13,5c42c79852d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,818,cycle
13,5c42c79852d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,818,cycle
13,5c42c79852d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,818,cycle
13,5c42c79852d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,819,cycle
13,5c42c79852d0,add2q_u,L1 receives message from the bus,0,820,cycle
13,5c42c79852d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,820,cycle
13,5c42c79852d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
13,5c42c79852d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,820,cycle
13,5c42c79852d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,820,cycle
13,5c42c79852d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,820,cycle
13,5c42c79852d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1077,cycle
13,5c42c79852d0,respond,LLC sends response message to the requesting L1,LLC,1077,cycle
13,5c42c79852d0,updaDat,LLC updates its data array,LLC,1077,cycle
13,5c42c79852d0,wrCache,LLC: New data written to cache,LLC,1077,cycle
13,5c42c79852d0,respond,LLC sends response message to the requesting L1,LLC,1078,cycle
13,5c42c79852d0,add2q_u,L1 receives message from the bus,0,1082,cycle
13,5c42c79852d0,respond,L1 responds to core,0,1082,cycle
13,5c42c79852d0,updaDat,L1 attempts to update its data array,0,1082,cycle
13,5c42c79852d0,wrCache,L1: New data written to cache,0,1082,cycle
14,5c42c79852d4,add2q_l,L1: The message is added to the processing queue from the core,0,1084,cycle
14,5c42c79852d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1084,cycle
14,5c42c79852d4,hitActn,L1: request is a hit,0,1084,cycle
15,5c42c79852d8,add2q_l,L1: The message is added to the processing queue from the core,0,1086,cycle
15,5c42c79852d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1086,cycle
15,5c42c79852d8,hitActn,L1: request is a hit,0,1086,cycle
16,5c42c79852dc,add2q_l,L1: The message is added to the processing queue from the core,0,1088,cycle
16,5c42c79852dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1088,cycle
16,5c42c79852dc,hitActn,L1: request is a hit,0,1088,cycle
17,5c42c79852e0,add2q_l,L1: The message is added to the processing queue from the core,0,1090,cycle
17,5c42c79852e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
17,5c42c79852e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,1090,cycle
17,5c42c79852e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1090,cycle
17,5c42c79852e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1090,cycle
17,5c42c79852e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1091,cycle
17,5c42c79852e0,add2q_u,L1 receives message from the bus,0,1092,cycle
17,5c42c79852e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1092,cycle
17,5c42c79852e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
17,5c42c79852e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1092,cycle
17,5c42c79852e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1092,cycle
17,5c42c79852e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,1092,cycle
17,5c42c79852e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1349,cycle
17,5c42c79852e0,respond,LLC sends response message to the requesting L1,LLC,1349,cycle
17,5c42c79852e0,updaDat,LLC updates its data array,LLC,1349,cycle
17,5c42c79852e0,wrCache,LLC: New data written to cache,LLC,1349,cycle
17,5c42c79852e0,respond,LLC sends response message to the requesting L1,LLC,1350,cycle
17,5c42c79852e0,add2q_u,L1 receives message from the bus,0,1354,cycle
17,5c42c79852e0,respond,L1 responds to core,0,1354,cycle
17,5c42c79852e0,updaDat,L1 attempts to update its data array,0,1354,cycle
17,5c42c79852e0,wrCache,L1: New data written to cache,0,1354,cycle
18,5c42c79852e4,add2q_l,L1: The message is added to the processing queue from the core,0,1356,cycle
18,5c42c79852e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1356,cycle
18,5c42c79852e4,hitActn,L1: request is a hit,0,1356,cycle
19,5c42c79852e8,add2q_l,L1: The message is added to the processing queue from the core,0,1358,cycle
19,5c42c79852e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1358,cycle
19,5c42c79852e8,hitActn,L1: request is a hit,0,1358,cycle
20,5c42c79852ec,add2q_l,L1: The message is added to the processing queue from the core,0,1360,cycle
20,5c42c79852ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1360,cycle
20,5c42c79852ec,hitActn,L1: request is a hit,0,1360,cycle
21,5c42c79852f0,add2q_l,L1: The message is added to the processing queue from the core,0,1362,cycle
21,5c42c79852f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
21,5c42c79852f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,1362,cycle
21,5c42c79852f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1362,cycle
21,5c42c79852f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1362,cycle
21,5c42c79852f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1363,cycle
21,5c42c79852f0,add2q_u,L1 receives message from the bus,0,1364,cycle
21,5c42c79852f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1364,cycle
21,5c42c79852f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
21,5c42c79852f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1364,cycle
21,5c42c79852f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1364,cycle
21,5c42c79852f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,1364,cycle
21,5c42c79852f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1621,cycle
21,5c42c79852f0,respond,LLC sends response message to the requesting L1,LLC,1621,cycle
21,5c42c79852f0,updaDat,LLC updates its data array,LLC,1621,cycle
21,5c42c79852f0,wrCache,LLC: New data written to cache,LLC,1621,cycle
21,5c42c79852f0,respond,LLC sends response message to the requesting L1,LLC,1622,cycle
21,5c42c79852f0,add2q_u,L1 receives message from the bus,0,1626,cycle
21,5c42c79852f0,respond,L1 responds to core,0,1626,cycle
21,5c42c79852f0,updaDat,L1 attempts to update its data array,0,1626,cycle
21,5c42c79852f0,wrCache,L1: New data written to cache,0,1626,cycle
22,5c42c79852f4,add2q_l,L1: The message is added to the processing queue from the core,0,1628,cycle
22,5c42c79852f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1628,cycle
22,5c42c79852f4,hitActn,L1: request is a hit,0,1628,cycle
23,5c42c79852f8,add2q_l,L1: The message is added to the processing queue from the core,0,1630,cycle
23,5c42c79852f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1630,cycle
23,5c42c79852f8,hitActn,L1: request is a hit,0,1630,cycle
24,5c42c79852fc,add2q_l,L1: The message is added to the processing queue from the core,0,1632,cycle
24,5c42c79852fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1632,cycle
24,5c42c79852fc,hitActn,L1: request is a hit,0,1632,cycle
25,5c42c7985300,add2q_l,L1: The message is added to the processing queue from the core,0,1634,cycle
25,5c42c7985300,Miss?  ,L1: Was the request a miss?,0,1,boolean
25,5c42c7985300,MSIredy,L1: Protocol determines message is now ready to be processed,0,1634,cycle
25,5c42c7985300,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1634,cycle
25,5c42c7985300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1634,cycle
25,5c42c7985300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1635,cycle
25,5c42c7985300,add2q_u,L1 receives message from the bus,0,1636,cycle
25,5c42c7985300,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1636,cycle
25,5c42c7985300,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
25,5c42c7985300,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1636,cycle
25,5c42c7985300,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1636,cycle
25,5c42c7985300,add_req,LLC miss -> LLC sends request to DRAM,LLC,1636,cycle
25,5c42c7985300,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1893,cycle
25,5c42c7985300,respond,LLC sends response message to the requesting L1,LLC,1893,cycle
25,5c42c7985300,updaDat,LLC updates its data array,LLC,1893,cycle
25,5c42c7985300,wrCache,LLC: New data written to cache,LLC,1893,cycle
25,5c42c7985300,respond,LLC sends response message to the requesting L1,LLC,1894,cycle
25,5c42c7985300,add2q_u,L1 receives message from the bus,0,1898,cycle
25,5c42c7985300,respond,L1 responds to core,0,1898,cycle
25,5c42c7985300,updaDat,L1 attempts to update its data array,0,1898,cycle
25,5c42c7985300,wrCache,L1: New data written to cache,0,1898,cycle
26,5c42c7985304,add2q_l,L1: The message is added to the processing queue from the core,0,1900,cycle
26,5c42c7985304,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1900,cycle
26,5c42c7985304,hitActn,L1: request is a hit,0,1900,cycle
27,5c42c7985308,add2q_l,L1: The message is added to the processing queue from the core,0,1902,cycle
27,5c42c7985308,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1902,cycle
27,5c42c7985308,hitActn,L1: request is a hit,0,1902,cycle
28,5c42c798530c,add2q_l,L1: The message is added to the processing queue from the core,0,1904,cycle
28,5c42c798530c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1904,cycle
28,5c42c798530c,hitActn,L1: request is a hit,0,1904,cycle
29,5c42c7985310,add2q_l,L1: The message is added to the processing queue from the core,0,1906,cycle
29,5c42c7985310,Miss?  ,L1: Was the request a miss?,0,1,boolean
29,5c42c7985310,MSIredy,L1: Protocol determines message is now ready to be processed,0,1906,cycle
29,5c42c7985310,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1906,cycle
29,5c42c7985310,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1906,cycle
29,5c42c7985310,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1907,cycle
29,5c42c7985310,add2q_u,L1 receives message from the bus,0,1908,cycle
29,5c42c7985310,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1908,cycle
29,5c42c7985310,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
29,5c42c7985310,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1908,cycle
29,5c42c7985310,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1908,cycle
29,5c42c7985310,add_req,LLC miss -> LLC sends request to DRAM,LLC,1908,cycle
29,5c42c7985310,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2165,cycle
29,5c42c7985310,respond,LLC sends response message to the requesting L1,LLC,2165,cycle
29,5c42c7985310,updaDat,LLC updates its data array,LLC,2165,cycle
29,5c42c7985310,wrCache,LLC: New data written to cache,LLC,2165,cycle
29,5c42c7985310,respond,LLC sends response message to the requesting L1,LLC,2166,cycle
29,5c42c7985310,add2q_u,L1 receives message from the bus,0,2170,cycle
29,5c42c7985310,respond,L1 responds to core,0,2170,cycle
29,5c42c7985310,updaDat,L1 attempts to update its data array,0,2170,cycle
29,5c42c7985310,wrCache,L1: New data written to cache,0,2170,cycle
30,5c42c7985314,add2q_l,L1: The message is added to the processing queue from the core,0,2172,cycle
30,5c42c7985314,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2172,cycle
30,5c42c7985314,hitActn,L1: request is a hit,0,2172,cycle
31,5c42c7985318,add2q_l,L1: The message is added to the processing queue from the core,0,2174,cycle
31,5c42c7985318,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2174,cycle
31,5c42c7985318,hitActn,L1: request is a hit,0,2174,cycle
32,5c42c798531c,add2q_l,L1: The message is added to the processing queue from the core,0,2176,cycle
32,5c42c798531c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2176,cycle
32,5c42c798531c,hitActn,L1: request is a hit,0,2176,cycle
33,5c42c7985320,add2q_l,L1: The message is added to the processing queue from the core,0,2178,cycle
33,5c42c7985320,Miss?  ,L1: Was the request a miss?,0,1,boolean
33,5c42c7985320,MSIredy,L1: Protocol determines message is now ready to be processed,0,2178,cycle
33,5c42c7985320,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2178,cycle
33,5c42c7985320,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2178,cycle
33,5c42c7985320,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2179,cycle
33,5c42c7985320,add2q_u,L1 receives message from the bus,0,2180,cycle
33,5c42c7985320,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2180,cycle
33,5c42c7985320,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
33,5c42c7985320,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2180,cycle
33,5c42c7985320,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2180,cycle
33,5c42c7985320,add_req,LLC miss -> LLC sends request to DRAM,LLC,2180,cycle
33,5c42c7985320,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2437,cycle
33,5c42c7985320,respond,LLC sends response message to the requesting L1,LLC,2437,cycle
33,5c42c7985320,updaDat,LLC updates its data array,LLC,2437,cycle
33,5c42c7985320,wrCache,LLC: New data written to cache,LLC,2437,cycle
33,5c42c7985320,respond,LLC sends response message to the requesting L1,LLC,2438,cycle
33,5c42c7985320,add2q_u,L1 receives message from the bus,0,2442,cycle
33,5c42c7985320,respond,L1 responds to core,0,2442,cycle
33,5c42c7985320,updaDat,L1 attempts to update its data array,0,2442,cycle
33,5c42c7985320,wrCache,L1: New data written to cache,0,2442,cycle
34,5c42c7985324,add2q_l,L1: The message is added to the processing queue from the core,0,2444,cycle
34,5c42c7985324,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2444,cycle
34,5c42c7985324,hitActn,L1: request is a hit,0,2444,cycle
35,5c42c7985328,add2q_l,L1: The message is added to the processing queue from the core,0,2446,cycle
35,5c42c7985328,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2446,cycle
35,5c42c7985328,hitActn,L1: request is a hit,0,2446,cycle
36,5c42c798532c,add2q_l,L1: The message is added to the processing queue from the core,0,2448,cycle
36,5c42c798532c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2448,cycle
36,5c42c798532c,hitActn,L1: request is a hit,0,2448,cycle
37,5c42c7985330,add2q_l,L1: The message is added to the processing queue from the core,0,2450,cycle
37,5c42c7985330,Miss?  ,L1: Was the request a miss?,0,1,boolean
37,5c42c7985330,MSIredy,L1: Protocol determines message is now ready to be processed,0,2450,cycle
37,5c42c7985330,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2450,cycle
37,5c42c7985330,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2450,cycle
37,5c42c7985330,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2451,cycle
37,5c42c7985330,add2q_u,L1 receives message from the bus,0,2452,cycle
37,5c42c7985330,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2452,cycle
37,5c42c7985330,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
37,5c42c7985330,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2452,cycle
37,5c42c7985330,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2452,cycle
37,5c42c7985330,add_req,LLC miss -> LLC sends request to DRAM,LLC,2452,cycle
37,5c42c7985330,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2709,cycle
37,5c42c7985330,respond,LLC sends response message to the requesting L1,LLC,2709,cycle
37,5c42c7985330,updaDat,LLC updates its data array,LLC,2709,cycle
37,5c42c7985330,wrCache,LLC: New data written to cache,LLC,2709,cycle
37,5c42c7985330,respond,LLC sends response message to the requesting L1,LLC,2710,cycle
37,5c42c7985330,add2q_u,L1 receives message from the bus,0,2714,cycle
37,5c42c7985330,respond,L1 responds to core,0,2714,cycle
37,5c42c7985330,updaDat,L1 attempts to update its data array,0,2714,cycle
37,5c42c7985330,wrCache,L1: New data written to cache,0,2714,cycle
38,5c42c7985334,add2q_l,L1: The message is added to the processing queue from the core,0,2716,cycle
38,5c42c7985334,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2716,cycle
38,5c42c7985334,hitActn,L1: request is a hit,0,2716,cycle
39,5c42c7985338,add2q_l,L1: The message is added to the processing queue from the core,0,2718,cycle
39,5c42c7985338,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2718,cycle
39,5c42c7985338,hitActn,L1: request is a hit,0,2718,cycle
40,5c42c798533c,add2q_l,L1: The message is added to the processing queue from the core,0,2720,cycle
40,5c42c798533c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2720,cycle
40,5c42c798533c,hitActn,L1: request is a hit,0,2720,cycle
41,5c42c7985340,add2q_l,L1: The message is added to the processing queue from the core,0,2722,cycle
41,5c42c7985340,Miss?  ,L1: Was the request a miss?,0,1,boolean
41,5c42c7985340,MSIredy,L1: Protocol determines message is now ready to be processed,0,2722,cycle
41,5c42c7985340,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2722,cycle
41,5c42c7985340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2722,cycle
41,5c42c7985340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2723,cycle
41,5c42c7985340,add2q_u,L1 receives message from the bus,0,2724,cycle
41,5c42c7985340,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2724,cycle
41,5c42c7985340,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
41,5c42c7985340,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2724,cycle
41,5c42c7985340,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2724,cycle
41,5c42c7985340,add_req,LLC miss -> LLC sends request to DRAM,LLC,2724,cycle
41,5c42c7985340,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2981,cycle
41,5c42c7985340,respond,LLC sends response message to the requesting L1,LLC,2981,cycle
41,5c42c7985340,updaDat,LLC updates its data array,LLC,2981,cycle
41,5c42c7985340,wrCache,LLC: New data written to cache,LLC,2981,cycle
41,5c42c7985340,respond,LLC sends response message to the requesting L1,LLC,2982,cycle
41,5c42c7985340,add2q_u,L1 receives message from the bus,0,2986,cycle
41,5c42c7985340,respond,L1 responds to core,0,2986,cycle
41,5c42c7985340,updaDat,L1 attempts to update its data array,0,2986,cycle
41,5c42c7985340,wrCache,L1: New data written to cache,0,2986,cycle
42,5c42c7985344,add2q_l,L1: The message is added to the processing queue from the core,0,2988,cycle
42,5c42c7985344,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2988,cycle
42,5c42c7985344,hitActn,L1: request is a hit,0,2988,cycle
43,5c42c7985348,add2q_l,L1: The message is added to the processing queue from the core,0,2990,cycle
43,5c42c7985348,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2990,cycle
43,5c42c7985348,hitActn,L1: request is a hit,0,2990,cycle
44,5c42c798534c,add2q_l,L1: The message is added to the processing queue from the core,0,2992,cycle
44,5c42c798534c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2992,cycle
44,5c42c798534c,hitActn,L1: request is a hit,0,2992,cycle
45,5c42c7985350,add2q_l,L1: The message is added to the processing queue from the core,0,2994,cycle
45,5c42c7985350,Miss?  ,L1: Was the request a miss?,0,1,boolean
45,5c42c7985350,MSIredy,L1: Protocol determines message is now ready to be processed,0,2994,cycle
45,5c42c7985350,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2994,cycle
45,5c42c7985350,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2994,cycle
45,5c42c7985350,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2995,cycle
45,5c42c7985350,add2q_u,L1 receives message from the bus,0,2996,cycle
45,5c42c7985350,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2996,cycle
45,5c42c7985350,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
45,5c42c7985350,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2996,cycle
45,5c42c7985350,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2996,cycle
45,5c42c7985350,add_req,LLC miss -> LLC sends request to DRAM,LLC,2996,cycle
45,5c42c7985350,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3253,cycle
45,5c42c7985350,respond,LLC sends response message to the requesting L1,LLC,3253,cycle
45,5c42c7985350,updaDat,LLC updates its data array,LLC,3253,cycle
45,5c42c7985350,wrCache,LLC: New data written to cache,LLC,3253,cycle
45,5c42c7985350,respond,LLC sends response message to the requesting L1,LLC,3254,cycle
45,5c42c7985350,add2q_u,L1 receives message from the bus,0,3258,cycle
45,5c42c7985350,respond,L1 responds to core,0,3258,cycle
45,5c42c7985350,updaDat,L1 attempts to update its data array,0,3258,cycle
45,5c42c7985350,wrCache,L1: New data written to cache,0,3258,cycle
46,5c42c7985354,add2q_l,L1: The message is added to the processing queue from the core,0,3260,cycle
46,5c42c7985354,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3260,cycle
46,5c42c7985354,hitActn,L1: request is a hit,0,3260,cycle
47,5c42c7985358,add2q_l,L1: The message is added to the processing queue from the core,0,3262,cycle
47,5c42c7985358,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3262,cycle
47,5c42c7985358,hitActn,L1: request is a hit,0,3262,cycle
48,5c42c798535c,add2q_l,L1: The message is added to the processing queue from the core,0,3264,cycle
48,5c42c798535c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3264,cycle
48,5c42c798535c,hitActn,L1: request is a hit,0,3264,cycle
49,5c42c7985360,add2q_l,L1: The message is added to the processing queue from the core,0,3266,cycle
49,5c42c7985360,Miss?  ,L1: Was the request a miss?,0,1,boolean
49,5c42c7985360,MSIredy,L1: Protocol determines message is now ready to be processed,0,3266,cycle
49,5c42c7985360,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3266,cycle
49,5c42c7985360,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3266,cycle
49,5c42c7985360,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3267,cycle
49,5c42c7985360,add2q_u,L1 receives message from the bus,0,3268,cycle
49,5c42c7985360,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3268,cycle
49,5c42c7985360,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
49,5c42c7985360,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3268,cycle
49,5c42c7985360,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3268,cycle
49,5c42c7985360,add_req,LLC miss -> LLC sends request to DRAM,LLC,3268,cycle
49,5c42c7985360,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3525,cycle
49,5c42c7985360,respond,LLC sends response message to the requesting L1,LLC,3525,cycle
49,5c42c7985360,updaDat,LLC updates its data array,LLC,3525,cycle
49,5c42c7985360,wrCache,LLC: New data written to cache,LLC,3525,cycle
49,5c42c7985360,respond,LLC sends response message to the requesting L1,LLC,3526,cycle
49,5c42c7985360,add2q_u,L1 receives message from the bus,0,3530,cycle
49,5c42c7985360,respond,L1 responds to core,0,3530,cycle
49,5c42c7985360,updaDat,L1 attempts to update its data array,0,3530,cycle
49,5c42c7985360,wrCache,L1: New data written to cache,0,3530,cycle
50,5c42c7985364,add2q_l,L1: The message is added to the processing queue from the core,0,3532,cycle
50,5c42c7985364,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3532,cycle
50,5c42c7985364,hitActn,L1: request is a hit,0,3532,cycle
51,5c42c7985368,add2q_l,L1: The message is added to the processing queue from the core,0,3534,cycle
51,5c42c7985368,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3534,cycle
51,5c42c7985368,hitActn,L1: request is a hit,0,3534,cycle
52,5c42c798536c,add2q_l,L1: The message is added to the processing queue from the core,0,3536,cycle
52,5c42c798536c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3536,cycle
52,5c42c798536c,hitActn,L1: request is a hit,0,3536,cycle
53,5c42c7985370,add2q_l,L1: The message is added to the processing queue from the core,0,3538,cycle
53,5c42c7985370,Miss?  ,L1: Was the request a miss?,0,1,boolean
53,5c42c7985370,MSIredy,L1: Protocol determines message is now ready to be processed,0,3538,cycle
53,5c42c7985370,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3538,cycle
53,5c42c7985370,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3538,cycle
53,5c42c7985370,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3539,cycle
53,5c42c7985370,add2q_u,L1 receives message from the bus,0,3540,cycle
53,5c42c7985370,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3540,cycle
53,5c42c7985370,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
53,5c42c7985370,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3540,cycle
53,5c42c7985370,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3540,cycle
53,5c42c7985370,add_req,LLC miss -> LLC sends request to DRAM,LLC,3540,cycle
53,5c42c7985370,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3797,cycle
53,5c42c7985370,respond,LLC sends response message to the requesting L1,LLC,3797,cycle
53,5c42c7985370,updaDat,LLC updates its data array,LLC,3797,cycle
53,5c42c7985370,wrCache,LLC: New data written to cache,LLC,3797,cycle
53,5c42c7985370,respond,LLC sends response message to the requesting L1,LLC,3798,cycle
53,5c42c7985370,add2q_u,L1 receives message from the bus,0,3802,cycle
53,5c42c7985370,respond,L1 responds to core,0,3802,cycle
53,5c42c7985370,updaDat,L1 attempts to update its data array,0,3802,cycle
53,5c42c7985370,wrCache,L1: New data written to cache,0,3802,cycle
54,5c42c7985374,add2q_l,L1: The message is added to the processing queue from the core,0,3804,cycle
54,5c42c7985374,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3804,cycle
54,5c42c7985374,hitActn,L1: request is a hit,0,3804,cycle
55,5c42c7985378,add2q_l,L1: The message is added to the processing queue from the core,0,3806,cycle
55,5c42c7985378,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3806,cycle
55,5c42c7985378,hitActn,L1: request is a hit,0,3806,cycle
56,5c42c798537c,add2q_l,L1: The message is added to the processing queue from the core,0,3808,cycle
56,5c42c798537c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3808,cycle
56,5c42c798537c,hitActn,L1: request is a hit,0,3808,cycle
57,5c42c7985380,add2q_l,L1: The message is added to the processing queue from the core,0,3810,cycle
57,5c42c7985380,Miss?  ,L1: Was the request a miss?,0,1,boolean
57,5c42c7985380,MSIredy,L1: Protocol determines message is now ready to be processed,0,3810,cycle
57,5c42c7985380,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3810,cycle
57,5c42c7985380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3810,cycle
57,5c42c7985380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3811,cycle
57,5c42c7985380,add2q_u,L1 receives message from the bus,0,3812,cycle
57,5c42c7985380,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3812,cycle
57,5c42c7985380,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
57,5c42c7985380,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3812,cycle
57,5c42c7985380,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3812,cycle
57,5c42c7985380,add_req,LLC miss -> LLC sends request to DRAM,LLC,3812,cycle
57,5c42c7985380,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4069,cycle
57,5c42c7985380,respond,LLC sends response message to the requesting L1,LLC,4069,cycle
57,5c42c7985380,updaDat,LLC updates its data array,LLC,4069,cycle
57,5c42c7985380,wrCache,LLC: New data written to cache,LLC,4069,cycle
57,5c42c7985380,respond,LLC sends response message to the requesting L1,LLC,4070,cycle
57,5c42c7985380,add2q_u,L1 receives message from the bus,0,4074,cycle
57,5c42c7985380,respond,L1 responds to core,0,4074,cycle
57,5c42c7985380,updaDat,L1 attempts to update its data array,0,4074,cycle
57,5c42c7985380,wrCache,L1: New data written to cache,0,4074,cycle
58,5c42c7985384,add2q_l,L1: The message is added to the processing queue from the core,0,4076,cycle
58,5c42c7985384,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4076,cycle
58,5c42c7985384,hitActn,L1: request is a hit,0,4076,cycle
59,5c42c7985388,add2q_l,L1: The message is added to the processing queue from the core,0,4078,cycle
59,5c42c7985388,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4078,cycle
59,5c42c7985388,hitActn,L1: request is a hit,0,4078,cycle
60,5c42c798538c,add2q_l,L1: The message is added to the processing queue from the core,0,4080,cycle
60,5c42c798538c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4080,cycle
60,5c42c798538c,hitActn,L1: request is a hit,0,4080,cycle
61,5c42c7985390,add2q_l,L1: The message is added to the processing queue from the core,0,4082,cycle
61,5c42c7985390,Miss?  ,L1: Was the request a miss?,0,1,boolean
61,5c42c7985390,MSIredy,L1: Protocol determines message is now ready to be processed,0,4082,cycle
61,5c42c7985390,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4082,cycle
61,5c42c7985390,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4082,cycle
61,5c42c7985390,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4083,cycle
61,5c42c7985390,add2q_u,L1 receives message from the bus,0,4084,cycle
61,5c42c7985390,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4084,cycle
61,5c42c7985390,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
61,5c42c7985390,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4084,cycle
61,5c42c7985390,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4084,cycle
61,5c42c7985390,add_req,LLC miss -> LLC sends request to DRAM,LLC,4084,cycle
61,5c42c7985390,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4341,cycle
61,5c42c7985390,respond,LLC sends response message to the requesting L1,LLC,4341,cycle
61,5c42c7985390,updaDat,LLC updates its data array,LLC,4341,cycle
61,5c42c7985390,wrCache,LLC: New data written to cache,LLC,4341,cycle
61,5c42c7985390,respond,LLC sends response message to the requesting L1,LLC,4342,cycle
61,5c42c7985390,add2q_u,L1 receives message from the bus,0,4346,cycle
61,5c42c7985390,respond,L1 responds to core,0,4346,cycle
61,5c42c7985390,updaDat,L1 attempts to update its data array,0,4346,cycle
61,5c42c7985390,wrCache,L1: New data written to cache,0,4346,cycle
62,5c42c7985394,add2q_l,L1: The message is added to the processing queue from the core,0,4348,cycle
62,5c42c7985394,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4348,cycle
62,5c42c7985394,hitActn,L1: request is a hit,0,4348,cycle
63,5c42c7985398,add2q_l,L1: The message is added to the processing queue from the core,0,4350,cycle
63,5c42c7985398,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4350,cycle
63,5c42c7985398,hitActn,L1: request is a hit,0,4350,cycle
64,5c42c798539c,add2q_l,L1: The message is added to the processing queue from the core,0,4352,cycle
64,5c42c798539c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4352,cycle
64,5c42c798539c,hitActn,L1: request is a hit,0,4352,cycle
65,5c42c79853a0,add2q_l,L1: The message is added to the processing queue from the core,0,4354,cycle
65,5c42c79853a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
65,5c42c79853a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,4354,cycle
65,5c42c79853a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4354,cycle
65,5c42c79853a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4354,cycle
65,5c42c79853a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4355,cycle
65,5c42c79853a0,add2q_u,L1 receives message from the bus,0,4356,cycle
65,5c42c79853a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4356,cycle
65,5c42c79853a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
65,5c42c79853a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4356,cycle
65,5c42c79853a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4356,cycle
65,5c42c79853a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4356,cycle
65,5c42c79853a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4613,cycle
65,5c42c79853a0,respond,LLC sends response message to the requesting L1,LLC,4613,cycle
65,5c42c79853a0,updaDat,LLC updates its data array,LLC,4613,cycle
65,5c42c79853a0,wrCache,LLC: New data written to cache,LLC,4613,cycle
65,5c42c79853a0,respond,LLC sends response message to the requesting L1,LLC,4614,cycle
65,5c42c79853a0,add2q_u,L1 receives message from the bus,0,4618,cycle
65,5c42c79853a0,respond,L1 responds to core,0,4618,cycle
65,5c42c79853a0,updaDat,L1 attempts to update its data array,0,4618,cycle
65,5c42c79853a0,wrCache,L1: New data written to cache,0,4618,cycle
66,5c42c79853a4,add2q_l,L1: The message is added to the processing queue from the core,0,4620,cycle
66,5c42c79853a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4620,cycle
66,5c42c79853a4,hitActn,L1: request is a hit,0,4620,cycle
67,5c42c79853a8,add2q_l,L1: The message is added to the processing queue from the core,0,4622,cycle
67,5c42c79853a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4622,cycle
67,5c42c79853a8,hitActn,L1: request is a hit,0,4622,cycle
68,5c42c79853ac,add2q_l,L1: The message is added to the processing queue from the core,0,4624,cycle
68,5c42c79853ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4624,cycle
68,5c42c79853ac,hitActn,L1: request is a hit,0,4624,cycle
69,5c42c79853b0,add2q_l,L1: The message is added to the processing queue from the core,0,4626,cycle
69,5c42c79853b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
69,5c42c79853b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,4626,cycle
69,5c42c79853b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4626,cycle
69,5c42c79853b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4626,cycle
69,5c42c79853b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4627,cycle
69,5c42c79853b0,add2q_u,L1 receives message from the bus,0,4628,cycle
69,5c42c79853b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4628,cycle
69,5c42c79853b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
69,5c42c79853b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4628,cycle
69,5c42c79853b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4628,cycle
69,5c42c79853b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4628,cycle
69,5c42c79853b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4885,cycle
69,5c42c79853b0,respond,LLC sends response message to the requesting L1,LLC,4885,cycle
69,5c42c79853b0,updaDat,LLC updates its data array,LLC,4885,cycle
69,5c42c79853b0,wrCache,LLC: New data written to cache,LLC,4885,cycle
69,5c42c79853b0,respond,LLC sends response message to the requesting L1,LLC,4886,cycle
69,5c42c79853b0,add2q_u,L1 receives message from the bus,0,4890,cycle
69,5c42c79853b0,respond,L1 responds to core,0,4890,cycle
69,5c42c79853b0,updaDat,L1 attempts to update its data array,0,4890,cycle
69,5c42c79853b0,wrCache,L1: New data written to cache,0,4890,cycle
70,5c42c79853b4,add2q_l,L1: The message is added to the processing queue from the core,0,4892,cycle
70,5c42c79853b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4892,cycle
70,5c42c79853b4,hitActn,L1: request is a hit,0,4892,cycle
71,5c42c79853b8,add2q_l,L1: The message is added to the processing queue from the core,0,4894,cycle
71,5c42c79853b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4894,cycle
71,5c42c79853b8,hitActn,L1: request is a hit,0,4894,cycle
72,5c42c79853bc,add2q_l,L1: The message is added to the processing queue from the core,0,4896,cycle
72,5c42c79853bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4896,cycle
72,5c42c79853bc,hitActn,L1: request is a hit,0,4896,cycle
73,5c42c79853c0,add2q_l,L1: The message is added to the processing queue from the core,0,4898,cycle
73,5c42c79853c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
73,5c42c79853c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,4898,cycle
73,5c42c79853c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4898,cycle
73,5c42c79853c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4898,cycle
73,5c42c79853c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4899,cycle
73,5c42c79853c0,add2q_u,L1 receives message from the bus,0,4900,cycle
73,5c42c79853c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4900,cycle
73,5c42c79853c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
73,5c42c79853c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4900,cycle
73,5c42c79853c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4900,cycle
73,5c42c79853c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4900,cycle
73,5c42c79853c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5157,cycle
73,5c42c79853c0,respond,LLC sends response message to the requesting L1,LLC,5157,cycle
73,5c42c79853c0,updaDat,LLC updates its data array,LLC,5157,cycle
73,5c42c79853c0,wrCache,LLC: New data written to cache,LLC,5157,cycle
73,5c42c79853c0,respond,LLC sends response message to the requesting L1,LLC,5158,cycle
73,5c42c79853c0,add2q_u,L1 receives message from the bus,0,5162,cycle
73,5c42c79853c0,respond,L1 responds to core,0,5162,cycle
73,5c42c79853c0,updaDat,L1 attempts to update its data array,0,5162,cycle
73,5c42c79853c0,wrCache,L1: New data written to cache,0,5162,cycle
74,5c42c79853c4,add2q_l,L1: The message is added to the processing queue from the core,0,5164,cycle
74,5c42c79853c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5164,cycle
74,5c42c79853c4,hitActn,L1: request is a hit,0,5164,cycle
75,5c42c79853c8,add2q_l,L1: The message is added to the processing queue from the core,0,5166,cycle
75,5c42c79853c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5166,cycle
75,5c42c79853c8,hitActn,L1: request is a hit,0,5166,cycle
76,5c42c79853cc,add2q_l,L1: The message is added to the processing queue from the core,0,5168,cycle
76,5c42c79853cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5168,cycle
76,5c42c79853cc,hitActn,L1: request is a hit,0,5168,cycle
77,5c42c79853d0,add2q_l,L1: The message is added to the processing queue from the core,0,5170,cycle
77,5c42c79853d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
77,5c42c79853d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,5170,cycle
77,5c42c79853d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5170,cycle
77,5c42c79853d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5170,cycle
77,5c42c79853d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5171,cycle
77,5c42c79853d0,add2q_u,L1 receives message from the bus,0,5172,cycle
77,5c42c79853d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5172,cycle
77,5c42c79853d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
77,5c42c79853d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5172,cycle
77,5c42c79853d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5172,cycle
77,5c42c79853d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,5172,cycle
77,5c42c79853d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5429,cycle
77,5c42c79853d0,respond,LLC sends response message to the requesting L1,LLC,5429,cycle
77,5c42c79853d0,updaDat,LLC updates its data array,LLC,5429,cycle
77,5c42c79853d0,wrCache,LLC: New data written to cache,LLC,5429,cycle
77,5c42c79853d0,respond,LLC sends response message to the requesting L1,LLC,5430,cycle
77,5c42c79853d0,add2q_u,L1 receives message from the bus,0,5434,cycle
77,5c42c79853d0,respond,L1 responds to core,0,5434,cycle
77,5c42c79853d0,updaDat,L1 attempts to update its data array,0,5434,cycle
77,5c42c79853d0,wrCache,L1: New data written to cache,0,5434,cycle
78,5c42c79853d4,add2q_l,L1: The message is added to the processing queue from the core,0,5436,cycle
78,5c42c79853d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5436,cycle
78,5c42c79853d4,hitActn,L1: request is a hit,0,5436,cycle
79,5c42c79853d8,add2q_l,L1: The message is added to the processing queue from the core,0,5438,cycle
79,5c42c79853d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5438,cycle
79,5c42c79853d8,hitActn,L1: request is a hit,0,5438,cycle
80,5c42c79853dc,add2q_l,L1: The message is added to the processing queue from the core,0,5440,cycle
80,5c42c79853dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5440,cycle
80,5c42c79853dc,hitActn,L1: request is a hit,0,5440,cycle
81,5c42c79853e0,add2q_l,L1: The message is added to the processing queue from the core,0,5442,cycle
81,5c42c79853e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
81,5c42c79853e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,5442,cycle
81,5c42c79853e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5442,cycle
81,5c42c79853e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5442,cycle
81,5c42c79853e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5443,cycle
81,5c42c79853e0,add2q_u,L1 receives message from the bus,0,5444,cycle
81,5c42c79853e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5444,cycle
81,5c42c79853e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
81,5c42c79853e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5444,cycle
81,5c42c79853e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5444,cycle
81,5c42c79853e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,5444,cycle
81,5c42c79853e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5701,cycle
81,5c42c79853e0,respond,LLC sends response message to the requesting L1,LLC,5701,cycle
81,5c42c79853e0,updaDat,LLC updates its data array,LLC,5701,cycle
81,5c42c79853e0,wrCache,LLC: New data written to cache,LLC,5701,cycle
81,5c42c79853e0,respond,LLC sends response message to the requesting L1,LLC,5702,cycle
81,5c42c79853e0,add2q_u,L1 receives message from the bus,0,5706,cycle
81,5c42c79853e0,respond,L1 responds to core,0,5706,cycle
81,5c42c79853e0,updaDat,L1 attempts to update its data array,0,5706,cycle
81,5c42c79853e0,wrCache,L1: New data written to cache,0,5706,cycle
82,5c42c79853e4,add2q_l,L1: The message is added to the processing queue from the core,0,5708,cycle
82,5c42c79853e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5708,cycle
82,5c42c79853e4,hitActn,L1: request is a hit,0,5708,cycle
83,5c42c79853e8,add2q_l,L1: The message is added to the processing queue from the core,0,5710,cycle
83,5c42c79853e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5710,cycle
83,5c42c79853e8,hitActn,L1: request is a hit,0,5710,cycle
84,5c42c79853ec,add2q_l,L1: The message is added to the processing queue from the core,0,5712,cycle
84,5c42c79853ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5712,cycle
84,5c42c79853ec,hitActn,L1: request is a hit,0,5712,cycle
85,5c42c79853f0,add2q_l,L1: The message is added to the processing queue from the core,0,5714,cycle
85,5c42c79853f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
85,5c42c79853f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,5714,cycle
85,5c42c79853f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5714,cycle
85,5c42c79853f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5714,cycle
85,5c42c79853f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5715,cycle
85,5c42c79853f0,add2q_u,L1 receives message from the bus,0,5716,cycle
85,5c42c79853f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5716,cycle
85,5c42c79853f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
85,5c42c79853f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5716,cycle
85,5c42c79853f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5716,cycle
85,5c42c79853f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,5716,cycle
85,5c42c79853f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5973,cycle
85,5c42c79853f0,respond,LLC sends response message to the requesting L1,LLC,5973,cycle
85,5c42c79853f0,updaDat,LLC updates its data array,LLC,5973,cycle
85,5c42c79853f0,wrCache,LLC: New data written to cache,LLC,5973,cycle
85,5c42c79853f0,respond,LLC sends response message to the requesting L1,LLC,5974,cycle
85,5c42c79853f0,add2q_u,L1 receives message from the bus,0,5978,cycle
85,5c42c79853f0,respond,L1 responds to core,0,5978,cycle
85,5c42c79853f0,updaDat,L1 attempts to update its data array,0,5978,cycle
85,5c42c79853f0,wrCache,L1: New data written to cache,0,5978,cycle
86,5c42c79853f4,add2q_l,L1: The message is added to the processing queue from the core,0,5980,cycle
86,5c42c79853f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5980,cycle
86,5c42c79853f4,hitActn,L1: request is a hit,0,5980,cycle
87,5c42c79853f8,add2q_l,L1: The message is added to the processing queue from the core,0,5982,cycle
87,5c42c79853f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5982,cycle
87,5c42c79853f8,hitActn,L1: request is a hit,0,5982,cycle
88,5c42c79853fc,add2q_l,L1: The message is added to the processing queue from the core,0,5984,cycle
88,5c42c79853fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5984,cycle
88,5c42c79853fc,hitActn,L1: request is a hit,0,5984,cycle
89,5c42c7985400,add2q_l,L1: The message is added to the processing queue from the core,0,5986,cycle
89,5c42c7985400,Miss?  ,L1: Was the request a miss?,0,1,boolean
89,5c42c7985400,MSIredy,L1: Protocol determines message is now ready to be processed,0,5986,cycle
89,5c42c7985400,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5986,cycle
89,5c42c7985400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5986,cycle
89,5c42c7985400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5987,cycle
89,5c42c7985400,add2q_u,L1 receives message from the bus,0,5988,cycle
89,5c42c7985400,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5988,cycle
89,5c42c7985400,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
89,5c42c7985400,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5988,cycle
89,5c42c7985400,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5988,cycle
89,5c42c7985400,add_req,LLC miss -> LLC sends request to DRAM,LLC,5988,cycle
89,5c42c7985400,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6245,cycle
89,5c42c7985400,respond,LLC sends response message to the requesting L1,LLC,6245,cycle
89,5c42c7985400,updaDat,LLC updates its data array,LLC,6245,cycle
89,5c42c7985400,wrCache,LLC: New data written to cache,LLC,6245,cycle
89,5c42c7985400,respond,LLC sends response message to the requesting L1,LLC,6246,cycle
89,5c42c7985400,add2q_u,L1 receives message from the bus,0,6250,cycle
89,5c42c7985400,respond,L1 responds to core,0,6250,cycle
89,5c42c7985400,updaDat,L1 attempts to update its data array,0,6250,cycle
89,5c42c7985400,wrCache,L1: New data written to cache,0,6250,cycle
90,5c42c7985404,add2q_l,L1: The message is added to the processing queue from the core,0,6252,cycle
90,5c42c7985404,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6252,cycle
90,5c42c7985404,hitActn,L1: request is a hit,0,6252,cycle
91,5c42c7985408,add2q_l,L1: The message is added to the processing queue from the core,0,6254,cycle
91,5c42c7985408,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6254,cycle
91,5c42c7985408,hitActn,L1: request is a hit,0,6254,cycle
92,5c42c798540c,add2q_l,L1: The message is added to the processing queue from the core,0,6256,cycle
92,5c42c798540c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6256,cycle
92,5c42c798540c,hitActn,L1: request is a hit,0,6256,cycle
93,5c42c7985410,add2q_l,L1: The message is added to the processing queue from the core,0,6258,cycle
93,5c42c7985410,Miss?  ,L1: Was the request a miss?,0,1,boolean
93,5c42c7985410,MSIredy,L1: Protocol determines message is now ready to be processed,0,6258,cycle
93,5c42c7985410,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6258,cycle
93,5c42c7985410,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6258,cycle
93,5c42c7985410,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6259,cycle
93,5c42c7985410,add2q_u,L1 receives message from the bus,0,6260,cycle
93,5c42c7985410,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6260,cycle
93,5c42c7985410,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
93,5c42c7985410,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6260,cycle
93,5c42c7985410,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6260,cycle
93,5c42c7985410,add_req,LLC miss -> LLC sends request to DRAM,LLC,6260,cycle
93,5c42c7985410,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6517,cycle
93,5c42c7985410,respond,LLC sends response message to the requesting L1,LLC,6517,cycle
93,5c42c7985410,updaDat,LLC updates its data array,LLC,6517,cycle
93,5c42c7985410,wrCache,LLC: New data written to cache,LLC,6517,cycle
93,5c42c7985410,respond,LLC sends response message to the requesting L1,LLC,6518,cycle
93,5c42c7985410,add2q_u,L1 receives message from the bus,0,6522,cycle
93,5c42c7985410,respond,L1 responds to core,0,6522,cycle
93,5c42c7985410,updaDat,L1 attempts to update its data array,0,6522,cycle
93,5c42c7985410,wrCache,L1: New data written to cache,0,6522,cycle
94,5c42c7985414,add2q_l,L1: The message is added to the processing queue from the core,0,6524,cycle
94,5c42c7985414,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6524,cycle
94,5c42c7985414,hitActn,L1: request is a hit,0,6524,cycle
95,5c42c7985418,add2q_l,L1: The message is added to the processing queue from the core,0,6526,cycle
95,5c42c7985418,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6526,cycle
95,5c42c7985418,hitActn,L1: request is a hit,0,6526,cycle
96,5c42c798541c,add2q_l,L1: The message is added to the processing queue from the core,0,6528,cycle
96,5c42c798541c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6528,cycle
96,5c42c798541c,hitActn,L1: request is a hit,0,6528,cycle
97,5c42c7985420,add2q_l,L1: The message is added to the processing queue from the core,0,6530,cycle
97,5c42c7985420,Miss?  ,L1: Was the request a miss?,0,1,boolean
97,5c42c7985420,MSIredy,L1: Protocol determines message is now ready to be processed,0,6530,cycle
97,5c42c7985420,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6530,cycle
97,5c42c7985420,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6530,cycle
97,5c42c7985420,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6531,cycle
97,5c42c7985420,add2q_u,L1 receives message from the bus,0,6532,cycle
97,5c42c7985420,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6532,cycle
97,5c42c7985420,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
97,5c42c7985420,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6532,cycle
97,5c42c7985420,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6532,cycle
97,5c42c7985420,add_req,LLC miss -> LLC sends request to DRAM,LLC,6532,cycle
97,5c42c7985420,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6789,cycle
97,5c42c7985420,respond,LLC sends response message to the requesting L1,LLC,6789,cycle
97,5c42c7985420,updaDat,LLC updates its data array,LLC,6789,cycle
97,5c42c7985420,wrCache,LLC: New data written to cache,LLC,6789,cycle
97,5c42c7985420,respond,LLC sends response message to the requesting L1,LLC,6790,cycle
97,5c42c7985420,add2q_u,L1 receives message from the bus,0,6794,cycle
97,5c42c7985420,respond,L1 responds to core,0,6794,cycle
97,5c42c7985420,updaDat,L1 attempts to update its data array,0,6794,cycle
97,5c42c7985420,wrCache,L1: New data written to cache,0,6794,cycle
98,5c42c7985424,add2q_l,L1: The message is added to the processing queue from the core,0,6796,cycle
98,5c42c7985424,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6796,cycle
98,5c42c7985424,hitActn,L1: request is a hit,0,6796,cycle
99,5c42c7985428,add2q_l,L1: The message is added to the processing queue from the core,0,6798,cycle
99,5c42c7985428,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6798,cycle
99,5c42c7985428,hitActn,L1: request is a hit,0,6798,cycle
100,5c42c798542c,add2q_l,L1: The message is added to the processing queue from the core,0,6800,cycle
100,5c42c798542c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6800,cycle
100,5c42c798542c,hitActn,L1: request is a hit,0,6800,cycle
101,5c42c7985430,add2q_l,L1: The message is added to the processing queue from the core,0,6802,cycle
101,5c42c7985430,Miss?  ,L1: Was the request a miss?,0,1,boolean
101,5c42c7985430,MSIredy,L1: Protocol determines message is now ready to be processed,0,6802,cycle
101,5c42c7985430,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6802,cycle
101,5c42c7985430,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6802,cycle
101,5c42c7985430,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6803,cycle
101,5c42c7985430,add2q_u,L1 receives message from the bus,0,6804,cycle
101,5c42c7985430,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6804,cycle
101,5c42c7985430,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
101,5c42c7985430,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6804,cycle
101,5c42c7985430,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6804,cycle
101,5c42c7985430,add_req,LLC miss -> LLC sends request to DRAM,LLC,6804,cycle
101,5c42c7985430,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7061,cycle
101,5c42c7985430,respond,LLC sends response message to the requesting L1,LLC,7061,cycle
101,5c42c7985430,updaDat,LLC updates its data array,LLC,7061,cycle
101,5c42c7985430,wrCache,LLC: New data written to cache,LLC,7061,cycle
101,5c42c7985430,respond,LLC sends response message to the requesting L1,LLC,7062,cycle
101,5c42c7985430,add2q_u,L1 receives message from the bus,0,7066,cycle
101,5c42c7985430,respond,L1 responds to core,0,7066,cycle
101,5c42c7985430,updaDat,L1 attempts to update its data array,0,7066,cycle
101,5c42c7985430,wrCache,L1: New data written to cache,0,7066,cycle
102,5c42c7985434,add2q_l,L1: The message is added to the processing queue from the core,0,7068,cycle
102,5c42c7985434,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7068,cycle
102,5c42c7985434,hitActn,L1: request is a hit,0,7068,cycle
103,5c42c7985438,add2q_l,L1: The message is added to the processing queue from the core,0,7070,cycle
103,5c42c7985438,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7070,cycle
103,5c42c7985438,hitActn,L1: request is a hit,0,7070,cycle
104,5c42c798543c,add2q_l,L1: The message is added to the processing queue from the core,0,7072,cycle
104,5c42c798543c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7072,cycle
104,5c42c798543c,hitActn,L1: request is a hit,0,7072,cycle
105,5c42c7985440,add2q_l,L1: The message is added to the processing queue from the core,0,7074,cycle
105,5c42c7985440,Miss?  ,L1: Was the request a miss?,0,1,boolean
105,5c42c7985440,MSIredy,L1: Protocol determines message is now ready to be processed,0,7074,cycle
105,5c42c7985440,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7074,cycle
105,5c42c7985440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7074,cycle
105,5c42c7985440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7075,cycle
105,5c42c7985440,add2q_u,L1 receives message from the bus,0,7076,cycle
105,5c42c7985440,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7076,cycle
105,5c42c7985440,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
105,5c42c7985440,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7076,cycle
105,5c42c7985440,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7076,cycle
105,5c42c7985440,add_req,LLC miss -> LLC sends request to DRAM,LLC,7076,cycle
105,5c42c7985440,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7333,cycle
105,5c42c7985440,respond,LLC sends response message to the requesting L1,LLC,7333,cycle
105,5c42c7985440,updaDat,LLC updates its data array,LLC,7333,cycle
105,5c42c7985440,wrCache,LLC: New data written to cache,LLC,7333,cycle
105,5c42c7985440,respond,LLC sends response message to the requesting L1,LLC,7334,cycle
105,5c42c7985440,add2q_u,L1 receives message from the bus,0,7338,cycle
105,5c42c7985440,respond,L1 responds to core,0,7338,cycle
105,5c42c7985440,updaDat,L1 attempts to update its data array,0,7338,cycle
105,5c42c7985440,wrCache,L1: New data written to cache,0,7338,cycle
106,5c42c7985444,add2q_l,L1: The message is added to the processing queue from the core,0,7340,cycle
106,5c42c7985444,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7340,cycle
106,5c42c7985444,hitActn,L1: request is a hit,0,7340,cycle
107,5c42c7985448,add2q_l,L1: The message is added to the processing queue from the core,0,7342,cycle
107,5c42c7985448,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7342,cycle
107,5c42c7985448,hitActn,L1: request is a hit,0,7342,cycle
108,5c42c798544c,add2q_l,L1: The message is added to the processing queue from the core,0,7344,cycle
108,5c42c798544c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7344,cycle
108,5c42c798544c,hitActn,L1: request is a hit,0,7344,cycle
109,5c42c7985450,add2q_l,L1: The message is added to the processing queue from the core,0,7346,cycle
109,5c42c7985450,Miss?  ,L1: Was the request a miss?,0,1,boolean
109,5c42c7985450,MSIredy,L1: Protocol determines message is now ready to be processed,0,7346,cycle
109,5c42c7985450,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7346,cycle
109,5c42c7985450,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7346,cycle
109,5c42c7985450,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7347,cycle
109,5c42c7985450,add2q_u,L1 receives message from the bus,0,7348,cycle
109,5c42c7985450,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7348,cycle
109,5c42c7985450,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
109,5c42c7985450,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7348,cycle
109,5c42c7985450,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7348,cycle
109,5c42c7985450,add_req,LLC miss -> LLC sends request to DRAM,LLC,7348,cycle
109,5c42c7985450,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7605,cycle
109,5c42c7985450,respond,LLC sends response message to the requesting L1,LLC,7605,cycle
109,5c42c7985450,updaDat,LLC updates its data array,LLC,7605,cycle
109,5c42c7985450,wrCache,LLC: New data written to cache,LLC,7605,cycle
109,5c42c7985450,respond,LLC sends response message to the requesting L1,LLC,7606,cycle
109,5c42c7985450,add2q_u,L1 receives message from the bus,0,7610,cycle
109,5c42c7985450,respond,L1 responds to core,0,7610,cycle
109,5c42c7985450,updaDat,L1 attempts to update its data array,0,7610,cycle
109,5c42c7985450,wrCache,L1: New data written to cache,0,7610,cycle
110,5c42c7985454,add2q_l,L1: The message is added to the processing queue from the core,0,7612,cycle
110,5c42c7985454,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7612,cycle
110,5c42c7985454,hitActn,L1: request is a hit,0,7612,cycle
111,5c42c7985458,add2q_l,L1: The message is added to the processing queue from the core,0,7614,cycle
111,5c42c7985458,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7614,cycle
111,5c42c7985458,hitActn,L1: request is a hit,0,7614,cycle
112,5c42c798545c,add2q_l,L1: The message is added to the processing queue from the core,0,7616,cycle
112,5c42c798545c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7616,cycle
112,5c42c798545c,hitActn,L1: request is a hit,0,7616,cycle
113,5c42c7985460,add2q_l,L1: The message is added to the processing queue from the core,0,7618,cycle
113,5c42c7985460,Miss?  ,L1: Was the request a miss?,0,1,boolean
113,5c42c7985460,MSIredy,L1: Protocol determines message is now ready to be processed,0,7618,cycle
113,5c42c7985460,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7618,cycle
113,5c42c7985460,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7618,cycle
113,5c42c7985460,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7619,cycle
113,5c42c7985460,add2q_u,L1 receives message from the bus,0,7620,cycle
113,5c42c7985460,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7620,cycle
113,5c42c7985460,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
113,5c42c7985460,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7620,cycle
113,5c42c7985460,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7620,cycle
113,5c42c7985460,add_req,LLC miss -> LLC sends request to DRAM,LLC,7620,cycle
113,5c42c7985460,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7877,cycle
113,5c42c7985460,respond,LLC sends response message to the requesting L1,LLC,7877,cycle
113,5c42c7985460,updaDat,LLC updates its data array,LLC,7877,cycle
113,5c42c7985460,wrCache,LLC: New data written to cache,LLC,7877,cycle
113,5c42c7985460,respond,LLC sends response message to the requesting L1,LLC,7878,cycle
113,5c42c7985460,add2q_u,L1 receives message from the bus,0,7882,cycle
113,5c42c7985460,respond,L1 responds to core,0,7882,cycle
113,5c42c7985460,updaDat,L1 attempts to update its data array,0,7882,cycle
113,5c42c7985460,wrCache,L1: New data written to cache,0,7882,cycle
114,5c42c7985464,add2q_l,L1: The message is added to the processing queue from the core,0,7884,cycle
114,5c42c7985464,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7884,cycle
114,5c42c7985464,hitActn,L1: request is a hit,0,7884,cycle
115,5c42c7985468,add2q_l,L1: The message is added to the processing queue from the core,0,7886,cycle
115,5c42c7985468,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7886,cycle
115,5c42c7985468,hitActn,L1: request is a hit,0,7886,cycle
116,5c42c798546c,add2q_l,L1: The message is added to the processing queue from the core,0,7888,cycle
116,5c42c798546c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7888,cycle
116,5c42c798546c,hitActn,L1: request is a hit,0,7888,cycle
117,5c42c7985470,add2q_l,L1: The message is added to the processing queue from the core,0,7890,cycle
117,5c42c7985470,Miss?  ,L1: Was the request a miss?,0,1,boolean
117,5c42c7985470,MSIredy,L1: Protocol determines message is now ready to be processed,0,7890,cycle
117,5c42c7985470,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7890,cycle
117,5c42c7985470,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7890,cycle
117,5c42c7985470,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7891,cycle
117,5c42c7985470,add2q_u,L1 receives message from the bus,0,7892,cycle
117,5c42c7985470,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7892,cycle
117,5c42c7985470,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
117,5c42c7985470,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7892,cycle
117,5c42c7985470,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7892,cycle
117,5c42c7985470,add_req,LLC miss -> LLC sends request to DRAM,LLC,7892,cycle
117,5c42c7985470,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8149,cycle
117,5c42c7985470,respond,LLC sends response message to the requesting L1,LLC,8149,cycle
117,5c42c7985470,updaDat,LLC updates its data array,LLC,8149,cycle
117,5c42c7985470,wrCache,LLC: New data written to cache,LLC,8149,cycle
117,5c42c7985470,respond,LLC sends response message to the requesting L1,LLC,8150,cycle
117,5c42c7985470,add2q_u,L1 receives message from the bus,0,8154,cycle
117,5c42c7985470,respond,L1 responds to core,0,8154,cycle
117,5c42c7985470,updaDat,L1 attempts to update its data array,0,8154,cycle
117,5c42c7985470,wrCache,L1: New data written to cache,0,8154,cycle
118,5c42c7985474,add2q_l,L1: The message is added to the processing queue from the core,0,8156,cycle
118,5c42c7985474,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8156,cycle
118,5c42c7985474,hitActn,L1: request is a hit,0,8156,cycle
119,5c42c7985478,add2q_l,L1: The message is added to the processing queue from the core,0,8158,cycle
119,5c42c7985478,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8158,cycle
119,5c42c7985478,hitActn,L1: request is a hit,0,8158,cycle
120,5c42c798547c,add2q_l,L1: The message is added to the processing queue from the core,0,8160,cycle
120,5c42c798547c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8160,cycle
120,5c42c798547c,hitActn,L1: request is a hit,0,8160,cycle
121,5c42c7985480,add2q_l,L1: The message is added to the processing queue from the core,0,8162,cycle
121,5c42c7985480,Miss?  ,L1: Was the request a miss?,0,1,boolean
121,5c42c7985480,MSIredy,L1: Protocol determines message is now ready to be processed,0,8162,cycle
121,5c42c7985480,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8162,cycle
121,5c42c7985480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8162,cycle
121,5c42c7985480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8163,cycle
121,5c42c7985480,add2q_u,L1 receives message from the bus,0,8164,cycle
121,5c42c7985480,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8164,cycle
121,5c42c7985480,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
121,5c42c7985480,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8164,cycle
121,5c42c7985480,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8164,cycle
121,5c42c7985480,add_req,LLC miss -> LLC sends request to DRAM,LLC,8164,cycle
121,5c42c7985480,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8421,cycle
121,5c42c7985480,respond,LLC sends response message to the requesting L1,LLC,8421,cycle
121,5c42c7985480,updaDat,LLC updates its data array,LLC,8421,cycle
121,5c42c7985480,wrCache,LLC: New data written to cache,LLC,8421,cycle
121,5c42c7985480,respond,LLC sends response message to the requesting L1,LLC,8422,cycle
121,5c42c7985480,add2q_u,L1 receives message from the bus,0,8426,cycle
121,5c42c7985480,respond,L1 responds to core,0,8426,cycle
121,5c42c7985480,updaDat,L1 attempts to update its data array,0,8426,cycle
121,5c42c7985480,wrCache,L1: New data written to cache,0,8426,cycle
122,5c42c7985484,add2q_l,L1: The message is added to the processing queue from the core,0,8428,cycle
122,5c42c7985484,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8428,cycle
122,5c42c7985484,hitActn,L1: request is a hit,0,8428,cycle
123,5c42c7985488,add2q_l,L1: The message is added to the processing queue from the core,0,8430,cycle
123,5c42c7985488,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8430,cycle
123,5c42c7985488,hitActn,L1: request is a hit,0,8430,cycle
124,5c42c798548c,add2q_l,L1: The message is added to the processing queue from the core,0,8432,cycle
124,5c42c798548c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8432,cycle
124,5c42c798548c,hitActn,L1: request is a hit,0,8432,cycle
125,5c42c7985490,add2q_l,L1: The message is added to the processing queue from the core,0,8434,cycle
125,5c42c7985490,Miss?  ,L1: Was the request a miss?,0,1,boolean
125,5c42c7985490,MSIredy,L1: Protocol determines message is now ready to be processed,0,8434,cycle
125,5c42c7985490,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8434,cycle
125,5c42c7985490,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8434,cycle
125,5c42c7985490,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8435,cycle
125,5c42c7985490,add2q_u,L1 receives message from the bus,0,8436,cycle
125,5c42c7985490,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8436,cycle
125,5c42c7985490,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
125,5c42c7985490,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8436,cycle
125,5c42c7985490,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8436,cycle
125,5c42c7985490,add_req,LLC miss -> LLC sends request to DRAM,LLC,8436,cycle
125,5c42c7985490,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8693,cycle
125,5c42c7985490,respond,LLC sends response message to the requesting L1,LLC,8693,cycle
125,5c42c7985490,updaDat,LLC updates its data array,LLC,8693,cycle
125,5c42c7985490,wrCache,LLC: New data written to cache,LLC,8693,cycle
125,5c42c7985490,respond,LLC sends response message to the requesting L1,LLC,8694,cycle
125,5c42c7985490,add2q_u,L1 receives message from the bus,0,8698,cycle
125,5c42c7985490,respond,L1 responds to core,0,8698,cycle
125,5c42c7985490,updaDat,L1 attempts to update its data array,0,8698,cycle
125,5c42c7985490,wrCache,L1: New data written to cache,0,8698,cycle
126,5c42c7985494,add2q_l,L1: The message is added to the processing queue from the core,0,8700,cycle
126,5c42c7985494,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8700,cycle
126,5c42c7985494,hitActn,L1: request is a hit,0,8700,cycle
127,5c42c7985498,add2q_l,L1: The message is added to the processing queue from the core,0,8702,cycle
127,5c42c7985498,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8702,cycle
127,5c42c7985498,hitActn,L1: request is a hit,0,8702,cycle
128,5c42c798549c,add2q_l,L1: The message is added to the processing queue from the core,0,8704,cycle
128,5c42c798549c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8704,cycle
128,5c42c798549c,hitActn,L1: request is a hit,0,8704,cycle
129,5c42c79854a0,add2q_l,L1: The message is added to the processing queue from the core,0,8706,cycle
129,5c42c79854a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
129,5c42c79854a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,8706,cycle
129,5c42c79854a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8706,cycle
129,5c42c79854a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8706,cycle
129,5c42c79854a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8707,cycle
129,5c42c79854a0,add2q_u,L1 receives message from the bus,0,8708,cycle
129,5c42c79854a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8708,cycle
129,5c42c79854a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
129,5c42c79854a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8708,cycle
129,5c42c79854a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8708,cycle
129,5c42c79854a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,8708,cycle
129,5c42c79854a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8965,cycle
129,5c42c79854a0,respond,LLC sends response message to the requesting L1,LLC,8965,cycle
129,5c42c79854a0,updaDat,LLC updates its data array,LLC,8965,cycle
129,5c42c79854a0,wrCache,LLC: New data written to cache,LLC,8965,cycle
129,5c42c79854a0,respond,LLC sends response message to the requesting L1,LLC,8966,cycle
129,5c42c79854a0,add2q_u,L1 receives message from the bus,0,8970,cycle
129,5c42c79854a0,respond,L1 responds to core,0,8970,cycle
129,5c42c79854a0,updaDat,L1 attempts to update its data array,0,8970,cycle
129,5c42c79854a0,wrCache,L1: New data written to cache,0,8970,cycle
130,5c42c79854a4,add2q_l,L1: The message is added to the processing queue from the core,0,8972,cycle
130,5c42c79854a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8972,cycle
130,5c42c79854a4,hitActn,L1: request is a hit,0,8972,cycle
131,5c42c79854a8,add2q_l,L1: The message is added to the processing queue from the core,0,8974,cycle
131,5c42c79854a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8974,cycle
131,5c42c79854a8,hitActn,L1: request is a hit,0,8974,cycle
132,5c42c79854ac,add2q_l,L1: The message is added to the processing queue from the core,0,8976,cycle
132,5c42c79854ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8976,cycle
132,5c42c79854ac,hitActn,L1: request is a hit,0,8976,cycle
133,5c42c79854b0,add2q_l,L1: The message is added to the processing queue from the core,0,8978,cycle
133,5c42c79854b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
133,5c42c79854b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,8978,cycle
133,5c42c79854b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8978,cycle
133,5c42c79854b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8978,cycle
133,5c42c79854b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8979,cycle
133,5c42c79854b0,add2q_u,L1 receives message from the bus,0,8980,cycle
133,5c42c79854b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8980,cycle
133,5c42c79854b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
133,5c42c79854b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8980,cycle
133,5c42c79854b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8980,cycle
133,5c42c79854b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,8980,cycle
133,5c42c79854b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9237,cycle
133,5c42c79854b0,respond,LLC sends response message to the requesting L1,LLC,9237,cycle
133,5c42c79854b0,updaDat,LLC updates its data array,LLC,9237,cycle
133,5c42c79854b0,wrCache,LLC: New data written to cache,LLC,9237,cycle
133,5c42c79854b0,respond,LLC sends response message to the requesting L1,LLC,9238,cycle
133,5c42c79854b0,add2q_u,L1 receives message from the bus,0,9242,cycle
133,5c42c79854b0,respond,L1 responds to core,0,9242,cycle
133,5c42c79854b0,updaDat,L1 attempts to update its data array,0,9242,cycle
133,5c42c79854b0,wrCache,L1: New data written to cache,0,9242,cycle
134,5c42c79854b4,add2q_l,L1: The message is added to the processing queue from the core,0,9244,cycle
134,5c42c79854b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9244,cycle
134,5c42c79854b4,hitActn,L1: request is a hit,0,9244,cycle
135,5c42c79854b8,add2q_l,L1: The message is added to the processing queue from the core,0,9246,cycle
135,5c42c79854b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9246,cycle
135,5c42c79854b8,hitActn,L1: request is a hit,0,9246,cycle
136,5c42c79854bc,add2q_l,L1: The message is added to the processing queue from the core,0,9248,cycle
136,5c42c79854bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9248,cycle
136,5c42c79854bc,hitActn,L1: request is a hit,0,9248,cycle
137,5c42c79854c0,add2q_l,L1: The message is added to the processing queue from the core,0,9250,cycle
137,5c42c79854c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
137,5c42c79854c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9250,cycle
137,5c42c79854c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9250,cycle
137,5c42c79854c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9250,cycle
137,5c42c79854c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9251,cycle
137,5c42c79854c0,add2q_u,L1 receives message from the bus,0,9252,cycle
137,5c42c79854c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9252,cycle
137,5c42c79854c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
137,5c42c79854c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9252,cycle
137,5c42c79854c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9252,cycle
137,5c42c79854c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9252,cycle
137,5c42c79854c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9509,cycle
137,5c42c79854c0,respond,LLC sends response message to the requesting L1,LLC,9509,cycle
137,5c42c79854c0,updaDat,LLC updates its data array,LLC,9509,cycle
137,5c42c79854c0,wrCache,LLC: New data written to cache,LLC,9509,cycle
137,5c42c79854c0,respond,LLC sends response message to the requesting L1,LLC,9510,cycle
137,5c42c79854c0,add2q_u,L1 receives message from the bus,0,9514,cycle
137,5c42c79854c0,respond,L1 responds to core,0,9514,cycle
137,5c42c79854c0,updaDat,L1 attempts to update its data array,0,9514,cycle
137,5c42c79854c0,wrCache,L1: New data written to cache,0,9514,cycle
138,5c42c79854c4,add2q_l,L1: The message is added to the processing queue from the core,0,9516,cycle
138,5c42c79854c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9516,cycle
138,5c42c79854c4,hitActn,L1: request is a hit,0,9516,cycle
139,5c42c79854c8,add2q_l,L1: The message is added to the processing queue from the core,0,9518,cycle
139,5c42c79854c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9518,cycle
139,5c42c79854c8,hitActn,L1: request is a hit,0,9518,cycle
140,5c42c79854cc,add2q_l,L1: The message is added to the processing queue from the core,0,9520,cycle
140,5c42c79854cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9520,cycle
140,5c42c79854cc,hitActn,L1: request is a hit,0,9520,cycle
141,5c42c79854d0,add2q_l,L1: The message is added to the processing queue from the core,0,9522,cycle
141,5c42c79854d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
141,5c42c79854d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9522,cycle
141,5c42c79854d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9522,cycle
141,5c42c79854d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9522,cycle
141,5c42c79854d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9523,cycle
141,5c42c79854d0,add2q_u,L1 receives message from the bus,0,9524,cycle
141,5c42c79854d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9524,cycle
141,5c42c79854d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
141,5c42c79854d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9524,cycle
141,5c42c79854d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9524,cycle
141,5c42c79854d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9524,cycle
141,5c42c79854d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9781,cycle
141,5c42c79854d0,respond,LLC sends response message to the requesting L1,LLC,9781,cycle
141,5c42c79854d0,updaDat,LLC updates its data array,LLC,9781,cycle
141,5c42c79854d0,wrCache,LLC: New data written to cache,LLC,9781,cycle
141,5c42c79854d0,respond,LLC sends response message to the requesting L1,LLC,9782,cycle
141,5c42c79854d0,add2q_u,L1 receives message from the bus,0,9786,cycle
141,5c42c79854d0,respond,L1 responds to core,0,9786,cycle
141,5c42c79854d0,updaDat,L1 attempts to update its data array,0,9786,cycle
141,5c42c79854d0,wrCache,L1: New data written to cache,0,9786,cycle
142,5c42c79854d4,add2q_l,L1: The message is added to the processing queue from the core,0,9788,cycle
142,5c42c79854d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9788,cycle
142,5c42c79854d4,hitActn,L1: request is a hit,0,9788,cycle
143,5c42c79854d8,add2q_l,L1: The message is added to the processing queue from the core,0,9790,cycle
143,5c42c79854d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9790,cycle
143,5c42c79854d8,hitActn,L1: request is a hit,0,9790,cycle
144,5c42c79854dc,add2q_l,L1: The message is added to the processing queue from the core,0,9792,cycle
144,5c42c79854dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9792,cycle
144,5c42c79854dc,hitActn,L1: request is a hit,0,9792,cycle
145,5c42c79854e0,add2q_l,L1: The message is added to the processing queue from the core,0,9794,cycle
145,5c42c79854e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
145,5c42c79854e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9794,cycle
145,5c42c79854e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9794,cycle
145,5c42c79854e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9794,cycle
145,5c42c79854e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9795,cycle
145,5c42c79854e0,add2q_u,L1 receives message from the bus,0,9796,cycle
145,5c42c79854e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9796,cycle
145,5c42c79854e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
145,5c42c79854e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9796,cycle
145,5c42c79854e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9796,cycle
145,5c42c79854e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9796,cycle
145,5c42c79854e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10053,cycle
145,5c42c79854e0,respond,LLC sends response message to the requesting L1,LLC,10053,cycle
145,5c42c79854e0,updaDat,LLC updates its data array,LLC,10053,cycle
145,5c42c79854e0,wrCache,LLC: New data written to cache,LLC,10053,cycle
145,5c42c79854e0,respond,LLC sends response message to the requesting L1,LLC,10054,cycle
145,5c42c79854e0,add2q_u,L1 receives message from the bus,0,10058,cycle
145,5c42c79854e0,respond,L1 responds to core,0,10058,cycle
145,5c42c79854e0,updaDat,L1 attempts to update its data array,0,10058,cycle
145,5c42c79854e0,wrCache,L1: New data written to cache,0,10058,cycle
146,5c42c79854e4,add2q_l,L1: The message is added to the processing queue from the core,0,10060,cycle
146,5c42c79854e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10060,cycle
146,5c42c79854e4,hitActn,L1: request is a hit,0,10060,cycle
147,5c42c79854e8,add2q_l,L1: The message is added to the processing queue from the core,0,10062,cycle
147,5c42c79854e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10062,cycle
147,5c42c79854e8,hitActn,L1: request is a hit,0,10062,cycle
148,5c42c79854ec,add2q_l,L1: The message is added to the processing queue from the core,0,10064,cycle
148,5c42c79854ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10064,cycle
148,5c42c79854ec,hitActn,L1: request is a hit,0,10064,cycle
149,5c42c79854f0,add2q_l,L1: The message is added to the processing queue from the core,0,10066,cycle
149,5c42c79854f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
149,5c42c79854f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,10066,cycle
149,5c42c79854f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10066,cycle
149,5c42c79854f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10066,cycle
149,5c42c79854f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10067,cycle
149,5c42c79854f0,add2q_u,L1 receives message from the bus,0,10068,cycle
149,5c42c79854f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10068,cycle
149,5c42c79854f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
149,5c42c79854f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10068,cycle
149,5c42c79854f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10068,cycle
149,5c42c79854f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,10068,cycle
149,5c42c79854f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10325,cycle
149,5c42c79854f0,respond,LLC sends response message to the requesting L1,LLC,10325,cycle
149,5c42c79854f0,updaDat,LLC updates its data array,LLC,10325,cycle
149,5c42c79854f0,wrCache,LLC: New data written to cache,LLC,10325,cycle
149,5c42c79854f0,respond,LLC sends response message to the requesting L1,LLC,10326,cycle
149,5c42c79854f0,add2q_u,L1 receives message from the bus,0,10330,cycle
149,5c42c79854f0,respond,L1 responds to core,0,10330,cycle
149,5c42c79854f0,updaDat,L1 attempts to update its data array,0,10330,cycle
149,5c42c79854f0,wrCache,L1: New data written to cache,0,10330,cycle
150,5c42c79854f4,add2q_l,L1: The message is added to the processing queue from the core,0,10332,cycle
150,5c42c79854f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10332,cycle
150,5c42c79854f4,hitActn,L1: request is a hit,0,10332,cycle
151,5c42c79854f8,add2q_l,L1: The message is added to the processing queue from the core,0,10334,cycle
151,5c42c79854f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10334,cycle
151,5c42c79854f8,hitActn,L1: request is a hit,0,10334,cycle
152,5c42c79854fc,add2q_l,L1: The message is added to the processing queue from the core,0,10336,cycle
152,5c42c79854fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10336,cycle
152,5c42c79854fc,hitActn,L1: request is a hit,0,10336,cycle
153,5c42c7985500,add2q_l,L1: The message is added to the processing queue from the core,0,10338,cycle
153,5c42c7985500,Miss?  ,L1: Was the request a miss?,0,1,boolean
153,5c42c7985500,MSIredy,L1: Protocol determines message is now ready to be processed,0,10338,cycle
153,5c42c7985500,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10338,cycle
153,5c42c7985500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10338,cycle
153,5c42c7985500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10339,cycle
153,5c42c7985500,add2q_u,L1 receives message from the bus,0,10340,cycle
153,5c42c7985500,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10340,cycle
153,5c42c7985500,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
153,5c42c7985500,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10340,cycle
153,5c42c7985500,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10340,cycle
153,5c42c7985500,add_req,LLC miss -> LLC sends request to DRAM,LLC,10340,cycle
153,5c42c7985500,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10597,cycle
153,5c42c7985500,respond,LLC sends response message to the requesting L1,LLC,10597,cycle
153,5c42c7985500,updaDat,LLC updates its data array,LLC,10597,cycle
153,5c42c7985500,wrCache,LLC: New data written to cache,LLC,10597,cycle
153,5c42c7985500,respond,LLC sends response message to the requesting L1,LLC,10598,cycle
153,5c42c7985500,add2q_u,L1 receives message from the bus,0,10602,cycle
153,5c42c7985500,respond,L1 responds to core,0,10602,cycle
153,5c42c7985500,updaDat,L1 attempts to update its data array,0,10602,cycle
153,5c42c7985500,wrCache,L1: New data written to cache,0,10602,cycle
154,5c42c7985504,add2q_l,L1: The message is added to the processing queue from the core,0,10604,cycle
154,5c42c7985504,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10604,cycle
154,5c42c7985504,hitActn,L1: request is a hit,0,10604,cycle
155,5c42c7985508,add2q_l,L1: The message is added to the processing queue from the core,0,10606,cycle
155,5c42c7985508,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10606,cycle
155,5c42c7985508,hitActn,L1: request is a hit,0,10606,cycle
156,5c42c798550c,add2q_l,L1: The message is added to the processing queue from the core,0,10608,cycle
156,5c42c798550c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10608,cycle
156,5c42c798550c,hitActn,L1: request is a hit,0,10608,cycle
157,5c42c7985510,add2q_l,L1: The message is added to the processing queue from the core,0,10610,cycle
157,5c42c7985510,Miss?  ,L1: Was the request a miss?,0,1,boolean
157,5c42c7985510,MSIredy,L1: Protocol determines message is now ready to be processed,0,10610,cycle
157,5c42c7985510,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10610,cycle
157,5c42c7985510,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10610,cycle
157,5c42c7985510,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10611,cycle
157,5c42c7985510,add2q_u,L1 receives message from the bus,0,10612,cycle
157,5c42c7985510,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10612,cycle
157,5c42c7985510,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
157,5c42c7985510,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10612,cycle
157,5c42c7985510,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10612,cycle
157,5c42c7985510,add_req,LLC miss -> LLC sends request to DRAM,LLC,10612,cycle
157,5c42c7985510,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10869,cycle
157,5c42c7985510,respond,LLC sends response message to the requesting L1,LLC,10869,cycle
157,5c42c7985510,updaDat,LLC updates its data array,LLC,10869,cycle
157,5c42c7985510,wrCache,LLC: New data written to cache,LLC,10869,cycle
157,5c42c7985510,respond,LLC sends response message to the requesting L1,LLC,10870,cycle
157,5c42c7985510,add2q_u,L1 receives message from the bus,0,10874,cycle
157,5c42c7985510,respond,L1 responds to core,0,10874,cycle
157,5c42c7985510,updaDat,L1 attempts to update its data array,0,10874,cycle
157,5c42c7985510,wrCache,L1: New data written to cache,0,10874,cycle
158,5c42c7985514,add2q_l,L1: The message is added to the processing queue from the core,0,10876,cycle
158,5c42c7985514,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10876,cycle
158,5c42c7985514,hitActn,L1: request is a hit,0,10876,cycle
159,5c42c7985518,add2q_l,L1: The message is added to the processing queue from the core,0,10878,cycle
159,5c42c7985518,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10878,cycle
159,5c42c7985518,hitActn,L1: request is a hit,0,10878,cycle
160,5c42c798551c,add2q_l,L1: The message is added to the processing queue from the core,0,10880,cycle
160,5c42c798551c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10880,cycle
160,5c42c798551c,hitActn,L1: request is a hit,0,10880,cycle
161,5c42c7985520,add2q_l,L1: The message is added to the processing queue from the core,0,10882,cycle
161,5c42c7985520,Miss?  ,L1: Was the request a miss?,0,1,boolean
161,5c42c7985520,MSIredy,L1: Protocol determines message is now ready to be processed,0,10882,cycle
161,5c42c7985520,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10882,cycle
161,5c42c7985520,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10882,cycle
161,5c42c7985520,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10883,cycle
161,5c42c7985520,add2q_u,L1 receives message from the bus,0,10884,cycle
161,5c42c7985520,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10884,cycle
161,5c42c7985520,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
161,5c42c7985520,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10884,cycle
161,5c42c7985520,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10884,cycle
161,5c42c7985520,add_req,LLC miss -> LLC sends request to DRAM,LLC,10884,cycle
161,5c42c7985520,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11141,cycle
161,5c42c7985520,respond,LLC sends response message to the requesting L1,LLC,11141,cycle
161,5c42c7985520,updaDat,LLC updates its data array,LLC,11141,cycle
161,5c42c7985520,wrCache,LLC: New data written to cache,LLC,11141,cycle
161,5c42c7985520,respond,LLC sends response message to the requesting L1,LLC,11142,cycle
161,5c42c7985520,add2q_u,L1 receives message from the bus,0,11146,cycle
161,5c42c7985520,respond,L1 responds to core,0,11146,cycle
161,5c42c7985520,updaDat,L1 attempts to update its data array,0,11146,cycle
161,5c42c7985520,wrCache,L1: New data written to cache,0,11146,cycle
162,5c42c7985524,add2q_l,L1: The message is added to the processing queue from the core,0,11148,cycle
162,5c42c7985524,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11148,cycle
162,5c42c7985524,hitActn,L1: request is a hit,0,11148,cycle
163,5c42c7985528,add2q_l,L1: The message is added to the processing queue from the core,0,11150,cycle
163,5c42c7985528,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11150,cycle
163,5c42c7985528,hitActn,L1: request is a hit,0,11150,cycle
164,5c42c798552c,add2q_l,L1: The message is added to the processing queue from the core,0,11152,cycle
164,5c42c798552c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11152,cycle
164,5c42c798552c,hitActn,L1: request is a hit,0,11152,cycle
165,5c42c7985530,add2q_l,L1: The message is added to the processing queue from the core,0,11154,cycle
165,5c42c7985530,Miss?  ,L1: Was the request a miss?,0,1,boolean
165,5c42c7985530,MSIredy,L1: Protocol determines message is now ready to be processed,0,11154,cycle
165,5c42c7985530,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11154,cycle
165,5c42c7985530,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11154,cycle
165,5c42c7985530,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11155,cycle
165,5c42c7985530,add2q_u,L1 receives message from the bus,0,11156,cycle
165,5c42c7985530,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11156,cycle
165,5c42c7985530,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
165,5c42c7985530,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11156,cycle
165,5c42c7985530,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11156,cycle
165,5c42c7985530,add_req,LLC miss -> LLC sends request to DRAM,LLC,11156,cycle
165,5c42c7985530,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11413,cycle
165,5c42c7985530,respond,LLC sends response message to the requesting L1,LLC,11413,cycle
165,5c42c7985530,updaDat,LLC updates its data array,LLC,11413,cycle
165,5c42c7985530,wrCache,LLC: New data written to cache,LLC,11413,cycle
165,5c42c7985530,respond,LLC sends response message to the requesting L1,LLC,11414,cycle
165,5c42c7985530,add2q_u,L1 receives message from the bus,0,11418,cycle
165,5c42c7985530,respond,L1 responds to core,0,11418,cycle
165,5c42c7985530,updaDat,L1 attempts to update its data array,0,11418,cycle
165,5c42c7985530,wrCache,L1: New data written to cache,0,11418,cycle
166,5c42c7985534,add2q_l,L1: The message is added to the processing queue from the core,0,11420,cycle
166,5c42c7985534,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11420,cycle
166,5c42c7985534,hitActn,L1: request is a hit,0,11420,cycle
167,5c42c7985538,add2q_l,L1: The message is added to the processing queue from the core,0,11422,cycle
167,5c42c7985538,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11422,cycle
167,5c42c7985538,hitActn,L1: request is a hit,0,11422,cycle
168,5c42c798553c,add2q_l,L1: The message is added to the processing queue from the core,0,11424,cycle
168,5c42c798553c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11424,cycle
168,5c42c798553c,hitActn,L1: request is a hit,0,11424,cycle
169,5c42c7985540,add2q_l,L1: The message is added to the processing queue from the core,0,11426,cycle
169,5c42c7985540,Miss?  ,L1: Was the request a miss?,0,1,boolean
169,5c42c7985540,MSIredy,L1: Protocol determines message is now ready to be processed,0,11426,cycle
169,5c42c7985540,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11426,cycle
169,5c42c7985540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11426,cycle
169,5c42c7985540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11427,cycle
169,5c42c7985540,add2q_u,L1 receives message from the bus,0,11428,cycle
169,5c42c7985540,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11428,cycle
169,5c42c7985540,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
169,5c42c7985540,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11428,cycle
169,5c42c7985540,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11428,cycle
169,5c42c7985540,add_req,LLC miss -> LLC sends request to DRAM,LLC,11428,cycle
169,5c42c7985540,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11685,cycle
169,5c42c7985540,respond,LLC sends response message to the requesting L1,LLC,11685,cycle
169,5c42c7985540,updaDat,LLC updates its data array,LLC,11685,cycle
169,5c42c7985540,wrCache,LLC: New data written to cache,LLC,11685,cycle
169,5c42c7985540,respond,LLC sends response message to the requesting L1,LLC,11686,cycle
169,5c42c7985540,add2q_u,L1 receives message from the bus,0,11690,cycle
169,5c42c7985540,respond,L1 responds to core,0,11690,cycle
169,5c42c7985540,updaDat,L1 attempts to update its data array,0,11690,cycle
169,5c42c7985540,wrCache,L1: New data written to cache,0,11690,cycle
170,5c42c7985544,add2q_l,L1: The message is added to the processing queue from the core,0,11692,cycle
170,5c42c7985544,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11692,cycle
170,5c42c7985544,hitActn,L1: request is a hit,0,11692,cycle
171,5c42c7985548,add2q_l,L1: The message is added to the processing queue from the core,0,11694,cycle
171,5c42c7985548,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11694,cycle
171,5c42c7985548,hitActn,L1: request is a hit,0,11694,cycle
172,5c42c798554c,add2q_l,L1: The message is added to the processing queue from the core,0,11696,cycle
172,5c42c798554c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11696,cycle
172,5c42c798554c,hitActn,L1: request is a hit,0,11696,cycle
173,5c42c7985550,add2q_l,L1: The message is added to the processing queue from the core,0,11698,cycle
173,5c42c7985550,Miss?  ,L1: Was the request a miss?,0,1,boolean
173,5c42c7985550,MSIredy,L1: Protocol determines message is now ready to be processed,0,11698,cycle
173,5c42c7985550,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11698,cycle
173,5c42c7985550,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11698,cycle
173,5c42c7985550,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11699,cycle
173,5c42c7985550,add2q_u,L1 receives message from the bus,0,11700,cycle
173,5c42c7985550,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11700,cycle
173,5c42c7985550,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
173,5c42c7985550,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11700,cycle
173,5c42c7985550,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11700,cycle
173,5c42c7985550,add_req,LLC miss -> LLC sends request to DRAM,LLC,11700,cycle
173,5c42c7985550,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11957,cycle
173,5c42c7985550,respond,LLC sends response message to the requesting L1,LLC,11957,cycle
173,5c42c7985550,updaDat,LLC updates its data array,LLC,11957,cycle
173,5c42c7985550,wrCache,LLC: New data written to cache,LLC,11957,cycle
173,5c42c7985550,respond,LLC sends response message to the requesting L1,LLC,11958,cycle
173,5c42c7985550,add2q_u,L1 receives message from the bus,0,11962,cycle
173,5c42c7985550,respond,L1 responds to core,0,11962,cycle
173,5c42c7985550,updaDat,L1 attempts to update its data array,0,11962,cycle
173,5c42c7985550,wrCache,L1: New data written to cache,0,11962,cycle
174,5c42c7985554,add2q_l,L1: The message is added to the processing queue from the core,0,11964,cycle
174,5c42c7985554,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11964,cycle
174,5c42c7985554,hitActn,L1: request is a hit,0,11964,cycle
175,5c42c7985558,add2q_l,L1: The message is added to the processing queue from the core,0,11966,cycle
175,5c42c7985558,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11966,cycle
175,5c42c7985558,hitActn,L1: request is a hit,0,11966,cycle
176,5c42c798555c,add2q_l,L1: The message is added to the processing queue from the core,0,11968,cycle
176,5c42c798555c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11968,cycle
176,5c42c798555c,hitActn,L1: request is a hit,0,11968,cycle
177,5c42c7985560,add2q_l,L1: The message is added to the processing queue from the core,0,11970,cycle
177,5c42c7985560,Miss?  ,L1: Was the request a miss?,0,1,boolean
177,5c42c7985560,MSIredy,L1: Protocol determines message is now ready to be processed,0,11970,cycle
177,5c42c7985560,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11970,cycle
177,5c42c7985560,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11970,cycle
177,5c42c7985560,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11971,cycle
177,5c42c7985560,add2q_u,L1 receives message from the bus,0,11972,cycle
177,5c42c7985560,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11972,cycle
177,5c42c7985560,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
177,5c42c7985560,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11972,cycle
177,5c42c7985560,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11972,cycle
177,5c42c7985560,add_req,LLC miss -> LLC sends request to DRAM,LLC,11972,cycle
177,5c42c7985560,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12229,cycle
177,5c42c7985560,respond,LLC sends response message to the requesting L1,LLC,12229,cycle
177,5c42c7985560,updaDat,LLC updates its data array,LLC,12229,cycle
177,5c42c7985560,wrCache,LLC: New data written to cache,LLC,12229,cycle
177,5c42c7985560,respond,LLC sends response message to the requesting L1,LLC,12230,cycle
177,5c42c7985560,add2q_u,L1 receives message from the bus,0,12234,cycle
177,5c42c7985560,respond,L1 responds to core,0,12234,cycle
177,5c42c7985560,updaDat,L1 attempts to update its data array,0,12234,cycle
177,5c42c7985560,wrCache,L1: New data written to cache,0,12234,cycle
178,5c42c7985564,add2q_l,L1: The message is added to the processing queue from the core,0,12236,cycle
178,5c42c7985564,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12236,cycle
178,5c42c7985564,hitActn,L1: request is a hit,0,12236,cycle
179,5c42c7985568,add2q_l,L1: The message is added to the processing queue from the core,0,12238,cycle
179,5c42c7985568,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12238,cycle
179,5c42c7985568,hitActn,L1: request is a hit,0,12238,cycle
180,5c42c798556c,add2q_l,L1: The message is added to the processing queue from the core,0,12240,cycle
180,5c42c798556c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12240,cycle
180,5c42c798556c,hitActn,L1: request is a hit,0,12240,cycle
181,5c42c7985570,add2q_l,L1: The message is added to the processing queue from the core,0,12242,cycle
181,5c42c7985570,Miss?  ,L1: Was the request a miss?,0,1,boolean
181,5c42c7985570,MSIredy,L1: Protocol determines message is now ready to be processed,0,12242,cycle
181,5c42c7985570,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12242,cycle
181,5c42c7985570,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12242,cycle
181,5c42c7985570,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12243,cycle
181,5c42c7985570,add2q_u,L1 receives message from the bus,0,12244,cycle
181,5c42c7985570,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12244,cycle
181,5c42c7985570,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
181,5c42c7985570,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12244,cycle
181,5c42c7985570,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12244,cycle
181,5c42c7985570,add_req,LLC miss -> LLC sends request to DRAM,LLC,12244,cycle
181,5c42c7985570,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12501,cycle
181,5c42c7985570,respond,LLC sends response message to the requesting L1,LLC,12501,cycle
181,5c42c7985570,updaDat,LLC updates its data array,LLC,12501,cycle
181,5c42c7985570,wrCache,LLC: New data written to cache,LLC,12501,cycle
181,5c42c7985570,respond,LLC sends response message to the requesting L1,LLC,12502,cycle
181,5c42c7985570,add2q_u,L1 receives message from the bus,0,12506,cycle
181,5c42c7985570,respond,L1 responds to core,0,12506,cycle
181,5c42c7985570,updaDat,L1 attempts to update its data array,0,12506,cycle
181,5c42c7985570,wrCache,L1: New data written to cache,0,12506,cycle
182,5c42c7985574,add2q_l,L1: The message is added to the processing queue from the core,0,12508,cycle
182,5c42c7985574,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12508,cycle
182,5c42c7985574,hitActn,L1: request is a hit,0,12508,cycle
183,5c42c7985578,add2q_l,L1: The message is added to the processing queue from the core,0,12510,cycle
183,5c42c7985578,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12510,cycle
183,5c42c7985578,hitActn,L1: request is a hit,0,12510,cycle
184,5c42c798557c,add2q_l,L1: The message is added to the processing queue from the core,0,12512,cycle
184,5c42c798557c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12512,cycle
184,5c42c798557c,hitActn,L1: request is a hit,0,12512,cycle
185,5c42c7985580,add2q_l,L1: The message is added to the processing queue from the core,0,12514,cycle
185,5c42c7985580,Miss?  ,L1: Was the request a miss?,0,1,boolean
185,5c42c7985580,MSIredy,L1: Protocol determines message is now ready to be processed,0,12514,cycle
185,5c42c7985580,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12514,cycle
185,5c42c7985580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12514,cycle
185,5c42c7985580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12515,cycle
185,5c42c7985580,add2q_u,L1 receives message from the bus,0,12516,cycle
185,5c42c7985580,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12516,cycle
185,5c42c7985580,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
185,5c42c7985580,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12516,cycle
185,5c42c7985580,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12516,cycle
185,5c42c7985580,add_req,LLC miss -> LLC sends request to DRAM,LLC,12516,cycle
185,5c42c7985580,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12773,cycle
185,5c42c7985580,respond,LLC sends response message to the requesting L1,LLC,12773,cycle
185,5c42c7985580,updaDat,LLC updates its data array,LLC,12773,cycle
185,5c42c7985580,wrCache,LLC: New data written to cache,LLC,12773,cycle
185,5c42c7985580,respond,LLC sends response message to the requesting L1,LLC,12774,cycle
185,5c42c7985580,add2q_u,L1 receives message from the bus,0,12778,cycle
185,5c42c7985580,respond,L1 responds to core,0,12778,cycle
185,5c42c7985580,updaDat,L1 attempts to update its data array,0,12778,cycle
185,5c42c7985580,wrCache,L1: New data written to cache,0,12778,cycle
186,5c42c7985584,add2q_l,L1: The message is added to the processing queue from the core,0,12780,cycle
186,5c42c7985584,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12780,cycle
186,5c42c7985584,hitActn,L1: request is a hit,0,12780,cycle
187,5c42c7985588,add2q_l,L1: The message is added to the processing queue from the core,0,12782,cycle
187,5c42c7985588,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12782,cycle
187,5c42c7985588,hitActn,L1: request is a hit,0,12782,cycle
188,5c42c798558c,add2q_l,L1: The message is added to the processing queue from the core,0,12784,cycle
188,5c42c798558c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12784,cycle
188,5c42c798558c,hitActn,L1: request is a hit,0,12784,cycle
189,5c42c7985590,add2q_l,L1: The message is added to the processing queue from the core,0,12786,cycle
189,5c42c7985590,Miss?  ,L1: Was the request a miss?,0,1,boolean
189,5c42c7985590,MSIredy,L1: Protocol determines message is now ready to be processed,0,12786,cycle
189,5c42c7985590,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12786,cycle
189,5c42c7985590,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12786,cycle
189,5c42c7985590,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12787,cycle
189,5c42c7985590,add2q_u,L1 receives message from the bus,0,12788,cycle
189,5c42c7985590,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12788,cycle
189,5c42c7985590,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
189,5c42c7985590,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12788,cycle
189,5c42c7985590,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12788,cycle
189,5c42c7985590,add_req,LLC miss -> LLC sends request to DRAM,LLC,12788,cycle
189,5c42c7985590,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13045,cycle
189,5c42c7985590,respond,LLC sends response message to the requesting L1,LLC,13045,cycle
189,5c42c7985590,updaDat,LLC updates its data array,LLC,13045,cycle
189,5c42c7985590,wrCache,LLC: New data written to cache,LLC,13045,cycle
189,5c42c7985590,respond,LLC sends response message to the requesting L1,LLC,13046,cycle
189,5c42c7985590,add2q_u,L1 receives message from the bus,0,13050,cycle
189,5c42c7985590,respond,L1 responds to core,0,13050,cycle
189,5c42c7985590,updaDat,L1 attempts to update its data array,0,13050,cycle
189,5c42c7985590,wrCache,L1: New data written to cache,0,13050,cycle
190,5c42c7985594,add2q_l,L1: The message is added to the processing queue from the core,0,13052,cycle
190,5c42c7985594,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13052,cycle
190,5c42c7985594,hitActn,L1: request is a hit,0,13052,cycle
191,5c42c7985598,add2q_l,L1: The message is added to the processing queue from the core,0,13054,cycle
191,5c42c7985598,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13054,cycle
191,5c42c7985598,hitActn,L1: request is a hit,0,13054,cycle
192,5c42c798559c,add2q_l,L1: The message is added to the processing queue from the core,0,13056,cycle
192,5c42c798559c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13056,cycle
192,5c42c798559c,hitActn,L1: request is a hit,0,13056,cycle
193,5c42c79855a0,add2q_l,L1: The message is added to the processing queue from the core,0,13058,cycle
193,5c42c79855a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
193,5c42c79855a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13058,cycle
193,5c42c79855a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13058,cycle
193,5c42c79855a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13058,cycle
193,5c42c79855a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13059,cycle
193,5c42c79855a0,add2q_u,L1 receives message from the bus,0,13060,cycle
193,5c42c79855a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13060,cycle
193,5c42c79855a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
193,5c42c79855a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13060,cycle
193,5c42c79855a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13060,cycle
193,5c42c79855a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13060,cycle
193,5c42c79855a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13317,cycle
193,5c42c79855a0,respond,LLC sends response message to the requesting L1,LLC,13317,cycle
193,5c42c79855a0,updaDat,LLC updates its data array,LLC,13317,cycle
193,5c42c79855a0,wrCache,LLC: New data written to cache,LLC,13317,cycle
193,5c42c79855a0,respond,LLC sends response message to the requesting L1,LLC,13318,cycle
193,5c42c79855a0,add2q_u,L1 receives message from the bus,0,13322,cycle
193,5c42c79855a0,respond,L1 responds to core,0,13322,cycle
193,5c42c79855a0,updaDat,L1 attempts to update its data array,0,13322,cycle
193,5c42c79855a0,wrCache,L1: New data written to cache,0,13322,cycle
194,5c42c79855a4,add2q_l,L1: The message is added to the processing queue from the core,0,13324,cycle
194,5c42c79855a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13324,cycle
194,5c42c79855a4,hitActn,L1: request is a hit,0,13324,cycle
195,5c42c79855a8,add2q_l,L1: The message is added to the processing queue from the core,0,13326,cycle
195,5c42c79855a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13326,cycle
195,5c42c79855a8,hitActn,L1: request is a hit,0,13326,cycle
196,5c42c79855ac,add2q_l,L1: The message is added to the processing queue from the core,0,13328,cycle
196,5c42c79855ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13328,cycle
196,5c42c79855ac,hitActn,L1: request is a hit,0,13328,cycle
197,5c42c79855b0,add2q_l,L1: The message is added to the processing queue from the core,0,13330,cycle
197,5c42c79855b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
197,5c42c79855b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13330,cycle
197,5c42c79855b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13330,cycle
197,5c42c79855b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13330,cycle
197,5c42c79855b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13331,cycle
197,5c42c79855b0,add2q_u,L1 receives message from the bus,0,13332,cycle
197,5c42c79855b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13332,cycle
197,5c42c79855b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
197,5c42c79855b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13332,cycle
197,5c42c79855b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13332,cycle
197,5c42c79855b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13332,cycle
197,5c42c79855b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13589,cycle
197,5c42c79855b0,respond,LLC sends response message to the requesting L1,LLC,13589,cycle
197,5c42c79855b0,updaDat,LLC updates its data array,LLC,13589,cycle
197,5c42c79855b0,wrCache,LLC: New data written to cache,LLC,13589,cycle
197,5c42c79855b0,respond,LLC sends response message to the requesting L1,LLC,13590,cycle
197,5c42c79855b0,add2q_u,L1 receives message from the bus,0,13594,cycle
197,5c42c79855b0,respond,L1 responds to core,0,13594,cycle
197,5c42c79855b0,updaDat,L1 attempts to update its data array,0,13594,cycle
197,5c42c79855b0,wrCache,L1: New data written to cache,0,13594,cycle
198,5c42c79855b4,add2q_l,L1: The message is added to the processing queue from the core,0,13596,cycle
198,5c42c79855b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13596,cycle
198,5c42c79855b4,hitActn,L1: request is a hit,0,13596,cycle
199,5c42c79855b8,add2q_l,L1: The message is added to the processing queue from the core,0,13598,cycle
199,5c42c79855b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13598,cycle
199,5c42c79855b8,hitActn,L1: request is a hit,0,13598,cycle
200,5c42c79855bc,add2q_l,L1: The message is added to the processing queue from the core,0,13600,cycle
200,5c42c79855bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13600,cycle
200,5c42c79855bc,hitActn,L1: request is a hit,0,13600,cycle
201,5c42c79855c0,add2q_l,L1: The message is added to the processing queue from the core,0,13602,cycle
201,5c42c79855c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
201,5c42c79855c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13602,cycle
201,5c42c79855c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13602,cycle
201,5c42c79855c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13602,cycle
201,5c42c79855c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13603,cycle
201,5c42c79855c0,add2q_u,L1 receives message from the bus,0,13604,cycle
201,5c42c79855c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13604,cycle
201,5c42c79855c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
201,5c42c79855c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13604,cycle
201,5c42c79855c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13604,cycle
201,5c42c79855c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13604,cycle
201,5c42c79855c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13861,cycle
201,5c42c79855c0,respond,LLC sends response message to the requesting L1,LLC,13861,cycle
201,5c42c79855c0,updaDat,LLC updates its data array,LLC,13861,cycle
201,5c42c79855c0,wrCache,LLC: New data written to cache,LLC,13861,cycle
201,5c42c79855c0,respond,LLC sends response message to the requesting L1,LLC,13862,cycle
201,5c42c79855c0,add2q_u,L1 receives message from the bus,0,13866,cycle
201,5c42c79855c0,respond,L1 responds to core,0,13866,cycle
201,5c42c79855c0,updaDat,L1 attempts to update its data array,0,13866,cycle
201,5c42c79855c0,wrCache,L1: New data written to cache,0,13866,cycle
202,5c42c79855c4,add2q_l,L1: The message is added to the processing queue from the core,0,13868,cycle
202,5c42c79855c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13868,cycle
202,5c42c79855c4,hitActn,L1: request is a hit,0,13868,cycle
203,5c42c79855c8,add2q_l,L1: The message is added to the processing queue from the core,0,13870,cycle
203,5c42c79855c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13870,cycle
203,5c42c79855c8,hitActn,L1: request is a hit,0,13870,cycle
204,5c42c79855cc,add2q_l,L1: The message is added to the processing queue from the core,0,13872,cycle
204,5c42c79855cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13872,cycle
204,5c42c79855cc,hitActn,L1: request is a hit,0,13872,cycle
205,5c42c79855d0,add2q_l,L1: The message is added to the processing queue from the core,0,13874,cycle
205,5c42c79855d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
205,5c42c79855d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13874,cycle
205,5c42c79855d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13874,cycle
205,5c42c79855d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13874,cycle
205,5c42c79855d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13875,cycle
205,5c42c79855d0,add2q_u,L1 receives message from the bus,0,13876,cycle
205,5c42c79855d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13876,cycle
205,5c42c79855d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
205,5c42c79855d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13876,cycle
205,5c42c79855d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13876,cycle
205,5c42c79855d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13876,cycle
205,5c42c79855d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14133,cycle
205,5c42c79855d0,respond,LLC sends response message to the requesting L1,LLC,14133,cycle
205,5c42c79855d0,updaDat,LLC updates its data array,LLC,14133,cycle
205,5c42c79855d0,wrCache,LLC: New data written to cache,LLC,14133,cycle
205,5c42c79855d0,respond,LLC sends response message to the requesting L1,LLC,14134,cycle
205,5c42c79855d0,add2q_u,L1 receives message from the bus,0,14138,cycle
205,5c42c79855d0,respond,L1 responds to core,0,14138,cycle
205,5c42c79855d0,updaDat,L1 attempts to update its data array,0,14138,cycle
205,5c42c79855d0,wrCache,L1: New data written to cache,0,14138,cycle
206,5c42c79855d4,add2q_l,L1: The message is added to the processing queue from the core,0,14140,cycle
206,5c42c79855d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14140,cycle
206,5c42c79855d4,hitActn,L1: request is a hit,0,14140,cycle
207,5c42c79855d8,add2q_l,L1: The message is added to the processing queue from the core,0,14142,cycle
207,5c42c79855d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14142,cycle
207,5c42c79855d8,hitActn,L1: request is a hit,0,14142,cycle
208,5c42c79855dc,add2q_l,L1: The message is added to the processing queue from the core,0,14144,cycle
208,5c42c79855dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14144,cycle
208,5c42c79855dc,hitActn,L1: request is a hit,0,14144,cycle
209,5c42c79855e0,add2q_l,L1: The message is added to the processing queue from the core,0,14146,cycle
209,5c42c79855e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
209,5c42c79855e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,14146,cycle
209,5c42c79855e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14146,cycle
209,5c42c79855e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14146,cycle
209,5c42c79855e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14147,cycle
209,5c42c79855e0,add2q_u,L1 receives message from the bus,0,14148,cycle
209,5c42c79855e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14148,cycle
209,5c42c79855e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
209,5c42c79855e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14148,cycle
209,5c42c79855e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14148,cycle
209,5c42c79855e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,14148,cycle
209,5c42c79855e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14405,cycle
209,5c42c79855e0,respond,LLC sends response message to the requesting L1,LLC,14405,cycle
209,5c42c79855e0,updaDat,LLC updates its data array,LLC,14405,cycle
209,5c42c79855e0,wrCache,LLC: New data written to cache,LLC,14405,cycle
209,5c42c79855e0,respond,LLC sends response message to the requesting L1,LLC,14406,cycle
209,5c42c79855e0,add2q_u,L1 receives message from the bus,0,14410,cycle
209,5c42c79855e0,respond,L1 responds to core,0,14410,cycle
209,5c42c79855e0,updaDat,L1 attempts to update its data array,0,14410,cycle
209,5c42c79855e0,wrCache,L1: New data written to cache,0,14410,cycle
210,5c42c79855e4,add2q_l,L1: The message is added to the processing queue from the core,0,14412,cycle
210,5c42c79855e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14412,cycle
210,5c42c79855e4,hitActn,L1: request is a hit,0,14412,cycle
211,5c42c79855e8,add2q_l,L1: The message is added to the processing queue from the core,0,14414,cycle
211,5c42c79855e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14414,cycle
211,5c42c79855e8,hitActn,L1: request is a hit,0,14414,cycle
212,5c42c79855ec,add2q_l,L1: The message is added to the processing queue from the core,0,14416,cycle
212,5c42c79855ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14416,cycle
212,5c42c79855ec,hitActn,L1: request is a hit,0,14416,cycle
213,5c42c79855f0,add2q_l,L1: The message is added to the processing queue from the core,0,14418,cycle
213,5c42c79855f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
213,5c42c79855f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,14418,cycle
213,5c42c79855f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14418,cycle
213,5c42c79855f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14418,cycle
213,5c42c79855f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14419,cycle
213,5c42c79855f0,add2q_u,L1 receives message from the bus,0,14420,cycle
213,5c42c79855f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14420,cycle
213,5c42c79855f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
213,5c42c79855f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14420,cycle
213,5c42c79855f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14420,cycle
213,5c42c79855f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,14420,cycle
213,5c42c79855f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14677,cycle
213,5c42c79855f0,respond,LLC sends response message to the requesting L1,LLC,14677,cycle
213,5c42c79855f0,updaDat,LLC updates its data array,LLC,14677,cycle
213,5c42c79855f0,wrCache,LLC: New data written to cache,LLC,14677,cycle
213,5c42c79855f0,respond,LLC sends response message to the requesting L1,LLC,14678,cycle
213,5c42c79855f0,add2q_u,L1 receives message from the bus,0,14682,cycle
213,5c42c79855f0,respond,L1 responds to core,0,14682,cycle
213,5c42c79855f0,updaDat,L1 attempts to update its data array,0,14682,cycle
213,5c42c79855f0,wrCache,L1: New data written to cache,0,14682,cycle
214,5c42c79855f4,add2q_l,L1: The message is added to the processing queue from the core,0,14684,cycle
214,5c42c79855f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14684,cycle
214,5c42c79855f4,hitActn,L1: request is a hit,0,14684,cycle
215,5c42c79855f8,add2q_l,L1: The message is added to the processing queue from the core,0,14686,cycle
215,5c42c79855f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14686,cycle
215,5c42c79855f8,hitActn,L1: request is a hit,0,14686,cycle
216,5c42c79855fc,add2q_l,L1: The message is added to the processing queue from the core,0,14688,cycle
216,5c42c79855fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14688,cycle
216,5c42c79855fc,hitActn,L1: request is a hit,0,14688,cycle
217,5c42c7985600,add2q_l,L1: The message is added to the processing queue from the core,0,14690,cycle
217,5c42c7985600,Miss?  ,L1: Was the request a miss?,0,1,boolean
217,5c42c7985600,MSIredy,L1: Protocol determines message is now ready to be processed,0,14690,cycle
217,5c42c7985600,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14690,cycle
217,5c42c7985600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14690,cycle
217,5c42c7985600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14691,cycle
217,5c42c7985600,add2q_u,L1 receives message from the bus,0,14692,cycle
217,5c42c7985600,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14692,cycle
217,5c42c7985600,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
217,5c42c7985600,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14692,cycle
217,5c42c7985600,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14692,cycle
217,5c42c7985600,add_req,LLC miss -> LLC sends request to DRAM,LLC,14692,cycle
217,5c42c7985600,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14949,cycle
217,5c42c7985600,respond,LLC sends response message to the requesting L1,LLC,14949,cycle
217,5c42c7985600,updaDat,LLC updates its data array,LLC,14949,cycle
217,5c42c7985600,wrCache,LLC: New data written to cache,LLC,14949,cycle
217,5c42c7985600,respond,LLC sends response message to the requesting L1,LLC,14950,cycle
217,5c42c7985600,add2q_u,L1 receives message from the bus,0,14954,cycle
217,5c42c7985600,respond,L1 responds to core,0,14954,cycle
217,5c42c7985600,updaDat,L1 attempts to update its data array,0,14954,cycle
217,5c42c7985600,wrCache,L1: New data written to cache,0,14954,cycle
218,5c42c7985604,add2q_l,L1: The message is added to the processing queue from the core,0,14956,cycle
218,5c42c7985604,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14956,cycle
218,5c42c7985604,hitActn,L1: request is a hit,0,14956,cycle
219,5c42c7985608,add2q_l,L1: The message is added to the processing queue from the core,0,14958,cycle
219,5c42c7985608,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14958,cycle
219,5c42c7985608,hitActn,L1: request is a hit,0,14958,cycle
220,5c42c798560c,add2q_l,L1: The message is added to the processing queue from the core,0,14960,cycle
220,5c42c798560c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14960,cycle
220,5c42c798560c,hitActn,L1: request is a hit,0,14960,cycle
221,5c42c7985610,add2q_l,L1: The message is added to the processing queue from the core,0,14962,cycle
221,5c42c7985610,Miss?  ,L1: Was the request a miss?,0,1,boolean
221,5c42c7985610,MSIredy,L1: Protocol determines message is now ready to be processed,0,14962,cycle
221,5c42c7985610,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14962,cycle
221,5c42c7985610,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14962,cycle
221,5c42c7985610,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14963,cycle
221,5c42c7985610,add2q_u,L1 receives message from the bus,0,14964,cycle
221,5c42c7985610,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14964,cycle
221,5c42c7985610,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
221,5c42c7985610,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14964,cycle
221,5c42c7985610,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14964,cycle
221,5c42c7985610,add_req,LLC miss -> LLC sends request to DRAM,LLC,14964,cycle
221,5c42c7985610,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15221,cycle
221,5c42c7985610,respond,LLC sends response message to the requesting L1,LLC,15221,cycle
221,5c42c7985610,updaDat,LLC updates its data array,LLC,15221,cycle
221,5c42c7985610,wrCache,LLC: New data written to cache,LLC,15221,cycle
221,5c42c7985610,respond,LLC sends response message to the requesting L1,LLC,15222,cycle
221,5c42c7985610,add2q_u,L1 receives message from the bus,0,15226,cycle
221,5c42c7985610,respond,L1 responds to core,0,15226,cycle
221,5c42c7985610,updaDat,L1 attempts to update its data array,0,15226,cycle
221,5c42c7985610,wrCache,L1: New data written to cache,0,15226,cycle
222,5c42c7985614,add2q_l,L1: The message is added to the processing queue from the core,0,15228,cycle
222,5c42c7985614,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15228,cycle
222,5c42c7985614,hitActn,L1: request is a hit,0,15228,cycle
223,5c42c7985618,add2q_l,L1: The message is added to the processing queue from the core,0,15230,cycle
223,5c42c7985618,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15230,cycle
223,5c42c7985618,hitActn,L1: request is a hit,0,15230,cycle
224,5c42c798561c,add2q_l,L1: The message is added to the processing queue from the core,0,15232,cycle
224,5c42c798561c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15232,cycle
224,5c42c798561c,hitActn,L1: request is a hit,0,15232,cycle
225,5c42c7985620,add2q_l,L1: The message is added to the processing queue from the core,0,15234,cycle
225,5c42c7985620,Miss?  ,L1: Was the request a miss?,0,1,boolean
225,5c42c7985620,MSIredy,L1: Protocol determines message is now ready to be processed,0,15234,cycle
225,5c42c7985620,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15234,cycle
225,5c42c7985620,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15234,cycle
225,5c42c7985620,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15235,cycle
225,5c42c7985620,add2q_u,L1 receives message from the bus,0,15236,cycle
225,5c42c7985620,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15236,cycle
225,5c42c7985620,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
225,5c42c7985620,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15236,cycle
225,5c42c7985620,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15236,cycle
225,5c42c7985620,add_req,LLC miss -> LLC sends request to DRAM,LLC,15236,cycle
225,5c42c7985620,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15493,cycle
225,5c42c7985620,respond,LLC sends response message to the requesting L1,LLC,15493,cycle
225,5c42c7985620,updaDat,LLC updates its data array,LLC,15493,cycle
225,5c42c7985620,wrCache,LLC: New data written to cache,LLC,15493,cycle
225,5c42c7985620,respond,LLC sends response message to the requesting L1,LLC,15494,cycle
225,5c42c7985620,add2q_u,L1 receives message from the bus,0,15498,cycle
225,5c42c7985620,respond,L1 responds to core,0,15498,cycle
225,5c42c7985620,updaDat,L1 attempts to update its data array,0,15498,cycle
225,5c42c7985620,wrCache,L1: New data written to cache,0,15498,cycle
226,5c42c7985624,add2q_l,L1: The message is added to the processing queue from the core,0,15500,cycle
226,5c42c7985624,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15500,cycle
226,5c42c7985624,hitActn,L1: request is a hit,0,15500,cycle
227,5c42c7985628,add2q_l,L1: The message is added to the processing queue from the core,0,15502,cycle
227,5c42c7985628,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15502,cycle
227,5c42c7985628,hitActn,L1: request is a hit,0,15502,cycle
228,5c42c798562c,add2q_l,L1: The message is added to the processing queue from the core,0,15504,cycle
228,5c42c798562c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15504,cycle
228,5c42c798562c,hitActn,L1: request is a hit,0,15504,cycle
229,5c42c7985630,add2q_l,L1: The message is added to the processing queue from the core,0,15506,cycle
229,5c42c7985630,Miss?  ,L1: Was the request a miss?,0,1,boolean
229,5c42c7985630,MSIredy,L1: Protocol determines message is now ready to be processed,0,15506,cycle
229,5c42c7985630,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15506,cycle
229,5c42c7985630,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15506,cycle
229,5c42c7985630,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15507,cycle
229,5c42c7985630,add2q_u,L1 receives message from the bus,0,15508,cycle
229,5c42c7985630,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15508,cycle
229,5c42c7985630,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
229,5c42c7985630,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15508,cycle
229,5c42c7985630,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15508,cycle
229,5c42c7985630,add_req,LLC miss -> LLC sends request to DRAM,LLC,15508,cycle
229,5c42c7985630,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15765,cycle
229,5c42c7985630,respond,LLC sends response message to the requesting L1,LLC,15765,cycle
229,5c42c7985630,updaDat,LLC updates its data array,LLC,15765,cycle
229,5c42c7985630,wrCache,LLC: New data written to cache,LLC,15765,cycle
229,5c42c7985630,respond,LLC sends response message to the requesting L1,LLC,15766,cycle
229,5c42c7985630,add2q_u,L1 receives message from the bus,0,15770,cycle
229,5c42c7985630,respond,L1 responds to core,0,15770,cycle
229,5c42c7985630,updaDat,L1 attempts to update its data array,0,15770,cycle
229,5c42c7985630,wrCache,L1: New data written to cache,0,15770,cycle
230,5c42c7985634,add2q_l,L1: The message is added to the processing queue from the core,0,15772,cycle
230,5c42c7985634,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15772,cycle
230,5c42c7985634,hitActn,L1: request is a hit,0,15772,cycle
231,5c42c7985638,add2q_l,L1: The message is added to the processing queue from the core,0,15774,cycle
231,5c42c7985638,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15774,cycle
231,5c42c7985638,hitActn,L1: request is a hit,0,15774,cycle
232,5c42c798563c,add2q_l,L1: The message is added to the processing queue from the core,0,15776,cycle
232,5c42c798563c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15776,cycle
232,5c42c798563c,hitActn,L1: request is a hit,0,15776,cycle
233,5c42c7985640,add2q_l,L1: The message is added to the processing queue from the core,0,15778,cycle
233,5c42c7985640,Miss?  ,L1: Was the request a miss?,0,1,boolean
233,5c42c7985640,MSIredy,L1: Protocol determines message is now ready to be processed,0,15778,cycle
233,5c42c7985640,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15778,cycle
233,5c42c7985640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15778,cycle
233,5c42c7985640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15779,cycle
233,5c42c7985640,add2q_u,L1 receives message from the bus,0,15780,cycle
233,5c42c7985640,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15780,cycle
233,5c42c7985640,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
233,5c42c7985640,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15780,cycle
233,5c42c7985640,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15780,cycle
233,5c42c7985640,add_req,LLC miss -> LLC sends request to DRAM,LLC,15780,cycle
233,5c42c7985640,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16037,cycle
233,5c42c7985640,respond,LLC sends response message to the requesting L1,LLC,16037,cycle
233,5c42c7985640,updaDat,LLC updates its data array,LLC,16037,cycle
233,5c42c7985640,wrCache,LLC: New data written to cache,LLC,16037,cycle
233,5c42c7985640,respond,LLC sends response message to the requesting L1,LLC,16038,cycle
233,5c42c7985640,add2q_u,L1 receives message from the bus,0,16042,cycle
233,5c42c7985640,respond,L1 responds to core,0,16042,cycle
233,5c42c7985640,updaDat,L1 attempts to update its data array,0,16042,cycle
233,5c42c7985640,wrCache,L1: New data written to cache,0,16042,cycle
234,5c42c7985644,add2q_l,L1: The message is added to the processing queue from the core,0,16044,cycle
234,5c42c7985644,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16044,cycle
234,5c42c7985644,hitActn,L1: request is a hit,0,16044,cycle
235,5c42c7985648,add2q_l,L1: The message is added to the processing queue from the core,0,16046,cycle
235,5c42c7985648,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16046,cycle
235,5c42c7985648,hitActn,L1: request is a hit,0,16046,cycle
236,5c42c798564c,add2q_l,L1: The message is added to the processing queue from the core,0,16048,cycle
236,5c42c798564c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16048,cycle
236,5c42c798564c,hitActn,L1: request is a hit,0,16048,cycle
237,5c42c7985650,add2q_l,L1: The message is added to the processing queue from the core,0,16050,cycle
237,5c42c7985650,Miss?  ,L1: Was the request a miss?,0,1,boolean
237,5c42c7985650,MSIredy,L1: Protocol determines message is now ready to be processed,0,16050,cycle
237,5c42c7985650,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16050,cycle
237,5c42c7985650,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16050,cycle
237,5c42c7985650,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16051,cycle
237,5c42c7985650,add2q_u,L1 receives message from the bus,0,16052,cycle
237,5c42c7985650,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16052,cycle
237,5c42c7985650,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
237,5c42c7985650,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16052,cycle
237,5c42c7985650,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16052,cycle
237,5c42c7985650,add_req,LLC miss -> LLC sends request to DRAM,LLC,16052,cycle
237,5c42c7985650,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16309,cycle
237,5c42c7985650,respond,LLC sends response message to the requesting L1,LLC,16309,cycle
237,5c42c7985650,updaDat,LLC updates its data array,LLC,16309,cycle
237,5c42c7985650,wrCache,LLC: New data written to cache,LLC,16309,cycle
237,5c42c7985650,respond,LLC sends response message to the requesting L1,LLC,16310,cycle
237,5c42c7985650,add2q_u,L1 receives message from the bus,0,16314,cycle
237,5c42c7985650,respond,L1 responds to core,0,16314,cycle
237,5c42c7985650,updaDat,L1 attempts to update its data array,0,16314,cycle
237,5c42c7985650,wrCache,L1: New data written to cache,0,16314,cycle
238,5c42c7985654,add2q_l,L1: The message is added to the processing queue from the core,0,16316,cycle
238,5c42c7985654,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16316,cycle
238,5c42c7985654,hitActn,L1: request is a hit,0,16316,cycle
239,5c42c7985658,add2q_l,L1: The message is added to the processing queue from the core,0,16318,cycle
239,5c42c7985658,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16318,cycle
239,5c42c7985658,hitActn,L1: request is a hit,0,16318,cycle
240,5c42c798565c,add2q_l,L1: The message is added to the processing queue from the core,0,16320,cycle
240,5c42c798565c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16320,cycle
240,5c42c798565c,hitActn,L1: request is a hit,0,16320,cycle
241,5c42c7985660,add2q_l,L1: The message is added to the processing queue from the core,0,16322,cycle
241,5c42c7985660,Miss?  ,L1: Was the request a miss?,0,1,boolean
241,5c42c7985660,MSIredy,L1: Protocol determines message is now ready to be processed,0,16322,cycle
241,5c42c7985660,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16322,cycle
241,5c42c7985660,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16322,cycle
241,5c42c7985660,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16323,cycle
241,5c42c7985660,add2q_u,L1 receives message from the bus,0,16324,cycle
241,5c42c7985660,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16324,cycle
241,5c42c7985660,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
241,5c42c7985660,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16324,cycle
241,5c42c7985660,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16324,cycle
241,5c42c7985660,add_req,LLC miss -> LLC sends request to DRAM,LLC,16324,cycle
241,5c42c7985660,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16581,cycle
241,5c42c7985660,respond,LLC sends response message to the requesting L1,LLC,16581,cycle
241,5c42c7985660,updaDat,LLC updates its data array,LLC,16581,cycle
241,5c42c7985660,wrCache,LLC: New data written to cache,LLC,16581,cycle
241,5c42c7985660,respond,LLC sends response message to the requesting L1,LLC,16582,cycle
241,5c42c7985660,add2q_u,L1 receives message from the bus,0,16586,cycle
241,5c42c7985660,respond,L1 responds to core,0,16586,cycle
241,5c42c7985660,updaDat,L1 attempts to update its data array,0,16586,cycle
241,5c42c7985660,wrCache,L1: New data written to cache,0,16586,cycle
242,5c42c7985664,add2q_l,L1: The message is added to the processing queue from the core,0,16588,cycle
242,5c42c7985664,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16588,cycle
242,5c42c7985664,hitActn,L1: request is a hit,0,16588,cycle
243,5c42c7985668,add2q_l,L1: The message is added to the processing queue from the core,0,16590,cycle
243,5c42c7985668,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16590,cycle
243,5c42c7985668,hitActn,L1: request is a hit,0,16590,cycle
244,5c42c798566c,add2q_l,L1: The message is added to the processing queue from the core,0,16592,cycle
244,5c42c798566c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16592,cycle
244,5c42c798566c,hitActn,L1: request is a hit,0,16592,cycle
245,5c42c7985670,add2q_l,L1: The message is added to the processing queue from the core,0,16594,cycle
245,5c42c7985670,Miss?  ,L1: Was the request a miss?,0,1,boolean
245,5c42c7985670,MSIredy,L1: Protocol determines message is now ready to be processed,0,16594,cycle
245,5c42c7985670,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16594,cycle
245,5c42c7985670,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16594,cycle
245,5c42c7985670,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16595,cycle
245,5c42c7985670,add2q_u,L1 receives message from the bus,0,16596,cycle
245,5c42c7985670,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16596,cycle
245,5c42c7985670,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
245,5c42c7985670,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16596,cycle
245,5c42c7985670,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16596,cycle
245,5c42c7985670,add_req,LLC miss -> LLC sends request to DRAM,LLC,16596,cycle
245,5c42c7985670,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16853,cycle
245,5c42c7985670,respond,LLC sends response message to the requesting L1,LLC,16853,cycle
245,5c42c7985670,updaDat,LLC updates its data array,LLC,16853,cycle
245,5c42c7985670,wrCache,LLC: New data written to cache,LLC,16853,cycle
245,5c42c7985670,respond,LLC sends response message to the requesting L1,LLC,16854,cycle
245,5c42c7985670,add2q_u,L1 receives message from the bus,0,16858,cycle
245,5c42c7985670,respond,L1 responds to core,0,16858,cycle
245,5c42c7985670,updaDat,L1 attempts to update its data array,0,16858,cycle
245,5c42c7985670,wrCache,L1: New data written to cache,0,16858,cycle
246,5c42c7985674,add2q_l,L1: The message is added to the processing queue from the core,0,16860,cycle
246,5c42c7985674,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16860,cycle
246,5c42c7985674,hitActn,L1: request is a hit,0,16860,cycle
247,5c42c7985678,add2q_l,L1: The message is added to the processing queue from the core,0,16862,cycle
247,5c42c7985678,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16862,cycle
247,5c42c7985678,hitActn,L1: request is a hit,0,16862,cycle
248,5c42c798567c,add2q_l,L1: The message is added to the processing queue from the core,0,16864,cycle
248,5c42c798567c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16864,cycle
248,5c42c798567c,hitActn,L1: request is a hit,0,16864,cycle
249,5c42c7985680,add2q_l,L1: The message is added to the processing queue from the core,0,16866,cycle
249,5c42c7985680,Miss?  ,L1: Was the request a miss?,0,1,boolean
249,5c42c7985680,MSIredy,L1: Protocol determines message is now ready to be processed,0,16866,cycle
249,5c42c7985680,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16866,cycle
249,5c42c7985680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16866,cycle
249,5c42c7985680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16867,cycle
249,5c42c7985680,add2q_u,L1 receives message from the bus,0,16868,cycle
249,5c42c7985680,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16868,cycle
249,5c42c7985680,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
249,5c42c7985680,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16868,cycle
249,5c42c7985680,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16868,cycle
249,5c42c7985680,add_req,LLC miss -> LLC sends request to DRAM,LLC,16868,cycle
249,5c42c7985680,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17125,cycle
249,5c42c7985680,respond,LLC sends response message to the requesting L1,LLC,17125,cycle
249,5c42c7985680,updaDat,LLC updates its data array,LLC,17125,cycle
249,5c42c7985680,wrCache,LLC: New data written to cache,LLC,17125,cycle
249,5c42c7985680,respond,LLC sends response message to the requesting L1,LLC,17126,cycle
249,5c42c7985680,add2q_u,L1 receives message from the bus,0,17130,cycle
249,5c42c7985680,respond,L1 responds to core,0,17130,cycle
249,5c42c7985680,updaDat,L1 attempts to update its data array,0,17130,cycle
249,5c42c7985680,wrCache,L1: New data written to cache,0,17130,cycle
250,5c42c7985684,add2q_l,L1: The message is added to the processing queue from the core,0,17132,cycle
250,5c42c7985684,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17132,cycle
250,5c42c7985684,hitActn,L1: request is a hit,0,17132,cycle
251,5c42c7985688,add2q_l,L1: The message is added to the processing queue from the core,0,17134,cycle
251,5c42c7985688,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17134,cycle
251,5c42c7985688,hitActn,L1: request is a hit,0,17134,cycle
252,5c42c798568c,add2q_l,L1: The message is added to the processing queue from the core,0,17136,cycle
252,5c42c798568c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17136,cycle
252,5c42c798568c,hitActn,L1: request is a hit,0,17136,cycle
253,5c42c7985690,add2q_l,L1: The message is added to the processing queue from the core,0,17138,cycle
253,5c42c7985690,Miss?  ,L1: Was the request a miss?,0,1,boolean
253,5c42c7985690,MSIredy,L1: Protocol determines message is now ready to be processed,0,17138,cycle
253,5c42c7985690,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17138,cycle
253,5c42c7985690,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17138,cycle
253,5c42c7985690,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17139,cycle
253,5c42c7985690,add2q_u,L1 receives message from the bus,0,17140,cycle
253,5c42c7985690,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17140,cycle
253,5c42c7985690,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
253,5c42c7985690,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17140,cycle
253,5c42c7985690,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17140,cycle
253,5c42c7985690,add_req,LLC miss -> LLC sends request to DRAM,LLC,17140,cycle
253,5c42c7985690,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17397,cycle
253,5c42c7985690,respond,LLC sends response message to the requesting L1,LLC,17397,cycle
253,5c42c7985690,updaDat,LLC updates its data array,LLC,17397,cycle
253,5c42c7985690,wrCache,LLC: New data written to cache,LLC,17397,cycle
253,5c42c7985690,respond,LLC sends response message to the requesting L1,LLC,17398,cycle
253,5c42c7985690,add2q_u,L1 receives message from the bus,0,17402,cycle
253,5c42c7985690,respond,L1 responds to core,0,17402,cycle
253,5c42c7985690,updaDat,L1 attempts to update its data array,0,17402,cycle
253,5c42c7985690,wrCache,L1: New data written to cache,0,17402,cycle
254,5c42c7985694,add2q_l,L1: The message is added to the processing queue from the core,0,17404,cycle
254,5c42c7985694,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17404,cycle
254,5c42c7985694,hitActn,L1: request is a hit,0,17404,cycle
255,5c42c7985698,add2q_l,L1: The message is added to the processing queue from the core,0,17406,cycle
255,5c42c7985698,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17406,cycle
255,5c42c7985698,hitActn,L1: request is a hit,0,17406,cycle
256,5c42c798569c,add2q_l,L1: The message is added to the processing queue from the core,0,17408,cycle
256,5c42c798569c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17408,cycle
256,5c42c798569c,hitActn,L1: request is a hit,0,17408,cycle
257,5c42c79856a0,add2q_l,L1: The message is added to the processing queue from the core,0,17410,cycle
257,5c42c79856a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
257,5c42c79856a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,17410,cycle
257,5c42c79856a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17410,cycle
257,5c42c79856a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17410,cycle
257,5c42c79856a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17411,cycle
257,5c42c79856a0,add2q_u,L1 receives message from the bus,0,17412,cycle
257,5c42c79856a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17412,cycle
257,5c42c79856a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
257,5c42c79856a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17412,cycle
257,5c42c79856a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17412,cycle
257,5c42c79856a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,17412,cycle
257,5c42c79856a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17669,cycle
257,5c42c79856a0,respond,LLC sends response message to the requesting L1,LLC,17669,cycle
257,5c42c79856a0,updaDat,LLC updates its data array,LLC,17669,cycle
257,5c42c79856a0,wrCache,LLC: New data written to cache,LLC,17669,cycle
257,5c42c79856a0,respond,LLC sends response message to the requesting L1,LLC,17670,cycle
257,5c42c79856a0,add2q_u,L1 receives message from the bus,0,17674,cycle
257,5c42c79856a0,respond,L1 responds to core,0,17674,cycle
257,5c42c79856a0,updaDat,L1 attempts to update its data array,0,17674,cycle
257,5c42c79856a0,wrCache,L1: New data written to cache,0,17674,cycle
258,5c42c79856a4,add2q_l,L1: The message is added to the processing queue from the core,0,17676,cycle
258,5c42c79856a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17676,cycle
258,5c42c79856a4,hitActn,L1: request is a hit,0,17676,cycle
259,5c42c79856a8,add2q_l,L1: The message is added to the processing queue from the core,0,17678,cycle
259,5c42c79856a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17678,cycle
259,5c42c79856a8,hitActn,L1: request is a hit,0,17678,cycle
260,5c42c79856ac,add2q_l,L1: The message is added to the processing queue from the core,0,17680,cycle
260,5c42c79856ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17680,cycle
260,5c42c79856ac,hitActn,L1: request is a hit,0,17680,cycle
261,5c42c79856b0,add2q_l,L1: The message is added to the processing queue from the core,0,17682,cycle
261,5c42c79856b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
261,5c42c79856b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,17682,cycle
261,5c42c79856b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17682,cycle
261,5c42c79856b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17682,cycle
261,5c42c79856b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17683,cycle
261,5c42c79856b0,add2q_u,L1 receives message from the bus,0,17684,cycle
261,5c42c79856b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17684,cycle
261,5c42c79856b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
261,5c42c79856b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17684,cycle
261,5c42c79856b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17684,cycle
261,5c42c79856b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,17684,cycle
261,5c42c79856b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17941,cycle
261,5c42c79856b0,respond,LLC sends response message to the requesting L1,LLC,17941,cycle
261,5c42c79856b0,updaDat,LLC updates its data array,LLC,17941,cycle
261,5c42c79856b0,wrCache,LLC: New data written to cache,LLC,17941,cycle
261,5c42c79856b0,respond,LLC sends response message to the requesting L1,LLC,17942,cycle
261,5c42c79856b0,add2q_u,L1 receives message from the bus,0,17946,cycle
261,5c42c79856b0,respond,L1 responds to core,0,17946,cycle
261,5c42c79856b0,updaDat,L1 attempts to update its data array,0,17946,cycle
261,5c42c79856b0,wrCache,L1: New data written to cache,0,17946,cycle
262,5c42c79856b4,add2q_l,L1: The message is added to the processing queue from the core,0,17948,cycle
262,5c42c79856b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17948,cycle
262,5c42c79856b4,hitActn,L1: request is a hit,0,17948,cycle
263,5c42c79856b8,add2q_l,L1: The message is added to the processing queue from the core,0,17950,cycle
263,5c42c79856b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17950,cycle
263,5c42c79856b8,hitActn,L1: request is a hit,0,17950,cycle
264,5c42c79856bc,add2q_l,L1: The message is added to the processing queue from the core,0,17952,cycle
264,5c42c79856bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17952,cycle
264,5c42c79856bc,hitActn,L1: request is a hit,0,17952,cycle
265,5c42c79856c0,add2q_l,L1: The message is added to the processing queue from the core,0,17954,cycle
265,5c42c79856c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
265,5c42c79856c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,17954,cycle
265,5c42c79856c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17954,cycle
265,5c42c79856c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17954,cycle
265,5c42c79856c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17955,cycle
265,5c42c79856c0,add2q_u,L1 receives message from the bus,0,17956,cycle
265,5c42c79856c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17956,cycle
265,5c42c79856c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
265,5c42c79856c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17956,cycle
265,5c42c79856c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17956,cycle
265,5c42c79856c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,17956,cycle
265,5c42c79856c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18213,cycle
265,5c42c79856c0,respond,LLC sends response message to the requesting L1,LLC,18213,cycle
265,5c42c79856c0,updaDat,LLC updates its data array,LLC,18213,cycle
265,5c42c79856c0,wrCache,LLC: New data written to cache,LLC,18213,cycle
265,5c42c79856c0,respond,LLC sends response message to the requesting L1,LLC,18214,cycle
265,5c42c79856c0,add2q_u,L1 receives message from the bus,0,18218,cycle
265,5c42c79856c0,respond,L1 responds to core,0,18218,cycle
265,5c42c79856c0,updaDat,L1 attempts to update its data array,0,18218,cycle
265,5c42c79856c0,wrCache,L1: New data written to cache,0,18218,cycle
266,5c42c79856c4,add2q_l,L1: The message is added to the processing queue from the core,0,18220,cycle
266,5c42c79856c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18220,cycle
266,5c42c79856c4,hitActn,L1: request is a hit,0,18220,cycle
267,5c42c79856c8,add2q_l,L1: The message is added to the processing queue from the core,0,18222,cycle
267,5c42c79856c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18222,cycle
267,5c42c79856c8,hitActn,L1: request is a hit,0,18222,cycle
268,5c42c79856cc,add2q_l,L1: The message is added to the processing queue from the core,0,18224,cycle
268,5c42c79856cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18224,cycle
268,5c42c79856cc,hitActn,L1: request is a hit,0,18224,cycle
269,5c42c79856d0,add2q_l,L1: The message is added to the processing queue from the core,0,18226,cycle
269,5c42c79856d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
269,5c42c79856d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,18226,cycle
269,5c42c79856d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18226,cycle
269,5c42c79856d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18226,cycle
269,5c42c79856d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18227,cycle
269,5c42c79856d0,add2q_u,L1 receives message from the bus,0,18228,cycle
269,5c42c79856d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18228,cycle
269,5c42c79856d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
269,5c42c79856d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18228,cycle
269,5c42c79856d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18228,cycle
269,5c42c79856d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,18228,cycle
269,5c42c79856d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18485,cycle
269,5c42c79856d0,respond,LLC sends response message to the requesting L1,LLC,18485,cycle
269,5c42c79856d0,updaDat,LLC updates its data array,LLC,18485,cycle
269,5c42c79856d0,wrCache,LLC: New data written to cache,LLC,18485,cycle
269,5c42c79856d0,respond,LLC sends response message to the requesting L1,LLC,18486,cycle
269,5c42c79856d0,add2q_u,L1 receives message from the bus,0,18490,cycle
269,5c42c79856d0,respond,L1 responds to core,0,18490,cycle
269,5c42c79856d0,updaDat,L1 attempts to update its data array,0,18490,cycle
269,5c42c79856d0,wrCache,L1: New data written to cache,0,18490,cycle
270,5c42c79856d4,add2q_l,L1: The message is added to the processing queue from the core,0,18492,cycle
270,5c42c79856d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18492,cycle
270,5c42c79856d4,hitActn,L1: request is a hit,0,18492,cycle
271,5c42c79856d8,add2q_l,L1: The message is added to the processing queue from the core,0,18494,cycle
271,5c42c79856d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18494,cycle
271,5c42c79856d8,hitActn,L1: request is a hit,0,18494,cycle
272,5c42c79856dc,add2q_l,L1: The message is added to the processing queue from the core,0,18496,cycle
272,5c42c79856dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18496,cycle
272,5c42c79856dc,hitActn,L1: request is a hit,0,18496,cycle
273,5c42c79856e0,add2q_l,L1: The message is added to the processing queue from the core,0,18498,cycle
273,5c42c79856e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
273,5c42c79856e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,18498,cycle
273,5c42c79856e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18498,cycle
273,5c42c79856e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18498,cycle
273,5c42c79856e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18499,cycle
273,5c42c79856e0,add2q_u,L1 receives message from the bus,0,18500,cycle
273,5c42c79856e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18500,cycle
273,5c42c79856e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
273,5c42c79856e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18500,cycle
273,5c42c79856e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18500,cycle
273,5c42c79856e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,18500,cycle
273,5c42c79856e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18757,cycle
273,5c42c79856e0,respond,LLC sends response message to the requesting L1,LLC,18757,cycle
273,5c42c79856e0,updaDat,LLC updates its data array,LLC,18757,cycle
273,5c42c79856e0,wrCache,LLC: New data written to cache,LLC,18757,cycle
273,5c42c79856e0,respond,LLC sends response message to the requesting L1,LLC,18758,cycle
273,5c42c79856e0,add2q_u,L1 receives message from the bus,0,18762,cycle
273,5c42c79856e0,respond,L1 responds to core,0,18762,cycle
273,5c42c79856e0,updaDat,L1 attempts to update its data array,0,18762,cycle
273,5c42c79856e0,wrCache,L1: New data written to cache,0,18762,cycle
274,5c42c79856e4,add2q_l,L1: The message is added to the processing queue from the core,0,18764,cycle
274,5c42c79856e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18764,cycle
274,5c42c79856e4,hitActn,L1: request is a hit,0,18764,cycle
275,5c42c79856e8,add2q_l,L1: The message is added to the processing queue from the core,0,18766,cycle
275,5c42c79856e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18766,cycle
275,5c42c79856e8,hitActn,L1: request is a hit,0,18766,cycle
276,5c42c79856ec,add2q_l,L1: The message is added to the processing queue from the core,0,18768,cycle
276,5c42c79856ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18768,cycle
276,5c42c79856ec,hitActn,L1: request is a hit,0,18768,cycle
277,5c42c79856f0,add2q_l,L1: The message is added to the processing queue from the core,0,18770,cycle
277,5c42c79856f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
277,5c42c79856f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,18770,cycle
277,5c42c79856f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18770,cycle
277,5c42c79856f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18770,cycle
277,5c42c79856f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18771,cycle
277,5c42c79856f0,add2q_u,L1 receives message from the bus,0,18772,cycle
277,5c42c79856f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18772,cycle
277,5c42c79856f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
277,5c42c79856f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18772,cycle
277,5c42c79856f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18772,cycle
277,5c42c79856f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,18772,cycle
277,5c42c79856f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19029,cycle
277,5c42c79856f0,respond,LLC sends response message to the requesting L1,LLC,19029,cycle
277,5c42c79856f0,updaDat,LLC updates its data array,LLC,19029,cycle
277,5c42c79856f0,wrCache,LLC: New data written to cache,LLC,19029,cycle
277,5c42c79856f0,respond,LLC sends response message to the requesting L1,LLC,19030,cycle
277,5c42c79856f0,add2q_u,L1 receives message from the bus,0,19034,cycle
277,5c42c79856f0,respond,L1 responds to core,0,19034,cycle
277,5c42c79856f0,updaDat,L1 attempts to update its data array,0,19034,cycle
277,5c42c79856f0,wrCache,L1: New data written to cache,0,19034,cycle
278,5c42c79856f4,add2q_l,L1: The message is added to the processing queue from the core,0,19036,cycle
278,5c42c79856f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19036,cycle
278,5c42c79856f4,hitActn,L1: request is a hit,0,19036,cycle
279,5c42c79856f8,add2q_l,L1: The message is added to the processing queue from the core,0,19038,cycle
279,5c42c79856f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19038,cycle
279,5c42c79856f8,hitActn,L1: request is a hit,0,19038,cycle
280,5c42c79856fc,add2q_l,L1: The message is added to the processing queue from the core,0,19040,cycle
280,5c42c79856fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19040,cycle
280,5c42c79856fc,hitActn,L1: request is a hit,0,19040,cycle
281,5c42c7985700,add2q_l,L1: The message is added to the processing queue from the core,0,19042,cycle
281,5c42c7985700,Miss?  ,L1: Was the request a miss?,0,1,boolean
281,5c42c7985700,MSIredy,L1: Protocol determines message is now ready to be processed,0,19042,cycle
281,5c42c7985700,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19042,cycle
281,5c42c7985700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19042,cycle
281,5c42c7985700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19043,cycle
281,5c42c7985700,add2q_u,L1 receives message from the bus,0,19044,cycle
281,5c42c7985700,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19044,cycle
281,5c42c7985700,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
281,5c42c7985700,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19044,cycle
281,5c42c7985700,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19044,cycle
281,5c42c7985700,add_req,LLC miss -> LLC sends request to DRAM,LLC,19044,cycle
281,5c42c7985700,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19301,cycle
281,5c42c7985700,respond,LLC sends response message to the requesting L1,LLC,19301,cycle
281,5c42c7985700,updaDat,LLC updates its data array,LLC,19301,cycle
281,5c42c7985700,wrCache,LLC: New data written to cache,LLC,19301,cycle
281,5c42c7985700,respond,LLC sends response message to the requesting L1,LLC,19302,cycle
281,5c42c7985700,add2q_u,L1 receives message from the bus,0,19306,cycle
281,5c42c7985700,respond,L1 responds to core,0,19306,cycle
281,5c42c7985700,updaDat,L1 attempts to update its data array,0,19306,cycle
281,5c42c7985700,wrCache,L1: New data written to cache,0,19306,cycle
282,5c42c7985704,add2q_l,L1: The message is added to the processing queue from the core,0,19308,cycle
282,5c42c7985704,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19308,cycle
282,5c42c7985704,hitActn,L1: request is a hit,0,19308,cycle
283,5c42c7985708,add2q_l,L1: The message is added to the processing queue from the core,0,19310,cycle
283,5c42c7985708,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19310,cycle
283,5c42c7985708,hitActn,L1: request is a hit,0,19310,cycle
284,5c42c798570c,add2q_l,L1: The message is added to the processing queue from the core,0,19312,cycle
284,5c42c798570c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19312,cycle
284,5c42c798570c,hitActn,L1: request is a hit,0,19312,cycle
285,5c42c7985710,add2q_l,L1: The message is added to the processing queue from the core,0,19314,cycle
285,5c42c7985710,Miss?  ,L1: Was the request a miss?,0,1,boolean
285,5c42c7985710,MSIredy,L1: Protocol determines message is now ready to be processed,0,19314,cycle
285,5c42c7985710,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19314,cycle
285,5c42c7985710,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19314,cycle
285,5c42c7985710,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19315,cycle
285,5c42c7985710,add2q_u,L1 receives message from the bus,0,19316,cycle
285,5c42c7985710,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19316,cycle
285,5c42c7985710,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
285,5c42c7985710,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19316,cycle
285,5c42c7985710,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19316,cycle
285,5c42c7985710,add_req,LLC miss -> LLC sends request to DRAM,LLC,19316,cycle
285,5c42c7985710,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19573,cycle
285,5c42c7985710,respond,LLC sends response message to the requesting L1,LLC,19573,cycle
285,5c42c7985710,updaDat,LLC updates its data array,LLC,19573,cycle
285,5c42c7985710,wrCache,LLC: New data written to cache,LLC,19573,cycle
285,5c42c7985710,respond,LLC sends response message to the requesting L1,LLC,19574,cycle
285,5c42c7985710,add2q_u,L1 receives message from the bus,0,19578,cycle
285,5c42c7985710,respond,L1 responds to core,0,19578,cycle
285,5c42c7985710,updaDat,L1 attempts to update its data array,0,19578,cycle
285,5c42c7985710,wrCache,L1: New data written to cache,0,19578,cycle
286,5c42c7985714,add2q_l,L1: The message is added to the processing queue from the core,0,19580,cycle
286,5c42c7985714,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19580,cycle
286,5c42c7985714,hitActn,L1: request is a hit,0,19580,cycle
287,5c42c7985718,add2q_l,L1: The message is added to the processing queue from the core,0,19582,cycle
287,5c42c7985718,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19582,cycle
287,5c42c7985718,hitActn,L1: request is a hit,0,19582,cycle
288,5c42c798571c,add2q_l,L1: The message is added to the processing queue from the core,0,19584,cycle
288,5c42c798571c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19584,cycle
288,5c42c798571c,hitActn,L1: request is a hit,0,19584,cycle
289,5c42c7985720,add2q_l,L1: The message is added to the processing queue from the core,0,19586,cycle
289,5c42c7985720,Miss?  ,L1: Was the request a miss?,0,1,boolean
289,5c42c7985720,MSIredy,L1: Protocol determines message is now ready to be processed,0,19586,cycle
289,5c42c7985720,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19586,cycle
289,5c42c7985720,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19586,cycle
289,5c42c7985720,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19587,cycle
289,5c42c7985720,add2q_u,L1 receives message from the bus,0,19588,cycle
289,5c42c7985720,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19588,cycle
289,5c42c7985720,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
289,5c42c7985720,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19588,cycle
289,5c42c7985720,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19588,cycle
289,5c42c7985720,add_req,LLC miss -> LLC sends request to DRAM,LLC,19588,cycle
289,5c42c7985720,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19845,cycle
289,5c42c7985720,respond,LLC sends response message to the requesting L1,LLC,19845,cycle
289,5c42c7985720,updaDat,LLC updates its data array,LLC,19845,cycle
289,5c42c7985720,wrCache,LLC: New data written to cache,LLC,19845,cycle
289,5c42c7985720,respond,LLC sends response message to the requesting L1,LLC,19846,cycle
289,5c42c7985720,add2q_u,L1 receives message from the bus,0,19850,cycle
289,5c42c7985720,respond,L1 responds to core,0,19850,cycle
289,5c42c7985720,updaDat,L1 attempts to update its data array,0,19850,cycle
289,5c42c7985720,wrCache,L1: New data written to cache,0,19850,cycle
290,5c42c7985724,add2q_l,L1: The message is added to the processing queue from the core,0,19852,cycle
290,5c42c7985724,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19852,cycle
290,5c42c7985724,hitActn,L1: request is a hit,0,19852,cycle
291,5c42c7985728,add2q_l,L1: The message is added to the processing queue from the core,0,19854,cycle
291,5c42c7985728,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19854,cycle
291,5c42c7985728,hitActn,L1: request is a hit,0,19854,cycle
292,5c42c798572c,add2q_l,L1: The message is added to the processing queue from the core,0,19856,cycle
292,5c42c798572c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19856,cycle
292,5c42c798572c,hitActn,L1: request is a hit,0,19856,cycle
293,5c42c7985730,add2q_l,L1: The message is added to the processing queue from the core,0,19858,cycle
293,5c42c7985730,Miss?  ,L1: Was the request a miss?,0,1,boolean
293,5c42c7985730,MSIredy,L1: Protocol determines message is now ready to be processed,0,19858,cycle
293,5c42c7985730,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19858,cycle
293,5c42c7985730,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19858,cycle
293,5c42c7985730,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19859,cycle
293,5c42c7985730,add2q_u,L1 receives message from the bus,0,19860,cycle
293,5c42c7985730,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19860,cycle
293,5c42c7985730,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
293,5c42c7985730,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19860,cycle
293,5c42c7985730,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19860,cycle
293,5c42c7985730,add_req,LLC miss -> LLC sends request to DRAM,LLC,19860,cycle
293,5c42c7985730,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20117,cycle
293,5c42c7985730,respond,LLC sends response message to the requesting L1,LLC,20117,cycle
293,5c42c7985730,updaDat,LLC updates its data array,LLC,20117,cycle
293,5c42c7985730,wrCache,LLC: New data written to cache,LLC,20117,cycle
293,5c42c7985730,respond,LLC sends response message to the requesting L1,LLC,20118,cycle
293,5c42c7985730,add2q_u,L1 receives message from the bus,0,20122,cycle
293,5c42c7985730,respond,L1 responds to core,0,20122,cycle
293,5c42c7985730,updaDat,L1 attempts to update its data array,0,20122,cycle
293,5c42c7985730,wrCache,L1: New data written to cache,0,20122,cycle
294,5c42c7985734,add2q_l,L1: The message is added to the processing queue from the core,0,20124,cycle
294,5c42c7985734,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20124,cycle
294,5c42c7985734,hitActn,L1: request is a hit,0,20124,cycle
295,5c42c7985738,add2q_l,L1: The message is added to the processing queue from the core,0,20126,cycle
295,5c42c7985738,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20126,cycle
295,5c42c7985738,hitActn,L1: request is a hit,0,20126,cycle
296,5c42c798573c,add2q_l,L1: The message is added to the processing queue from the core,0,20128,cycle
296,5c42c798573c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20128,cycle
296,5c42c798573c,hitActn,L1: request is a hit,0,20128,cycle
297,5c42c7985740,add2q_l,L1: The message is added to the processing queue from the core,0,20130,cycle
297,5c42c7985740,Miss?  ,L1: Was the request a miss?,0,1,boolean
297,5c42c7985740,MSIredy,L1: Protocol determines message is now ready to be processed,0,20130,cycle
297,5c42c7985740,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20130,cycle
297,5c42c7985740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20130,cycle
297,5c42c7985740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20131,cycle
297,5c42c7985740,add2q_u,L1 receives message from the bus,0,20132,cycle
297,5c42c7985740,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20132,cycle
297,5c42c7985740,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
297,5c42c7985740,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20132,cycle
297,5c42c7985740,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20132,cycle
297,5c42c7985740,add_req,LLC miss -> LLC sends request to DRAM,LLC,20132,cycle
297,5c42c7985740,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20389,cycle
297,5c42c7985740,respond,LLC sends response message to the requesting L1,LLC,20389,cycle
297,5c42c7985740,updaDat,LLC updates its data array,LLC,20389,cycle
297,5c42c7985740,wrCache,LLC: New data written to cache,LLC,20389,cycle
297,5c42c7985740,respond,LLC sends response message to the requesting L1,LLC,20390,cycle
297,5c42c7985740,add2q_u,L1 receives message from the bus,0,20394,cycle
297,5c42c7985740,respond,L1 responds to core,0,20394,cycle
297,5c42c7985740,updaDat,L1 attempts to update its data array,0,20394,cycle
297,5c42c7985740,wrCache,L1: New data written to cache,0,20394,cycle
298,5c42c7985744,add2q_l,L1: The message is added to the processing queue from the core,0,20396,cycle
298,5c42c7985744,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20396,cycle
298,5c42c7985744,hitActn,L1: request is a hit,0,20396,cycle
299,5c42c7985748,add2q_l,L1: The message is added to the processing queue from the core,0,20398,cycle
299,5c42c7985748,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20398,cycle
299,5c42c7985748,hitActn,L1: request is a hit,0,20398,cycle
300,5c42c798574c,add2q_l,L1: The message is added to the processing queue from the core,0,20400,cycle
300,5c42c798574c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20400,cycle
300,5c42c798574c,hitActn,L1: request is a hit,0,20400,cycle
301,5c42c7985750,add2q_l,L1: The message is added to the processing queue from the core,0,20402,cycle
301,5c42c7985750,Miss?  ,L1: Was the request a miss?,0,1,boolean
301,5c42c7985750,MSIredy,L1: Protocol determines message is now ready to be processed,0,20402,cycle
301,5c42c7985750,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20402,cycle
301,5c42c7985750,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20402,cycle
301,5c42c7985750,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20403,cycle
301,5c42c7985750,add2q_u,L1 receives message from the bus,0,20404,cycle
301,5c42c7985750,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20404,cycle
301,5c42c7985750,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
301,5c42c7985750,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20404,cycle
301,5c42c7985750,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20404,cycle
301,5c42c7985750,add_req,LLC miss -> LLC sends request to DRAM,LLC,20404,cycle
301,5c42c7985750,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20661,cycle
301,5c42c7985750,respond,LLC sends response message to the requesting L1,LLC,20661,cycle
301,5c42c7985750,updaDat,LLC updates its data array,LLC,20661,cycle
301,5c42c7985750,wrCache,LLC: New data written to cache,LLC,20661,cycle
301,5c42c7985750,respond,LLC sends response message to the requesting L1,LLC,20662,cycle
301,5c42c7985750,add2q_u,L1 receives message from the bus,0,20666,cycle
301,5c42c7985750,respond,L1 responds to core,0,20666,cycle
301,5c42c7985750,updaDat,L1 attempts to update its data array,0,20666,cycle
301,5c42c7985750,wrCache,L1: New data written to cache,0,20666,cycle
302,5c42c7985754,add2q_l,L1: The message is added to the processing queue from the core,0,20668,cycle
302,5c42c7985754,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20668,cycle
302,5c42c7985754,hitActn,L1: request is a hit,0,20668,cycle
303,5c42c7985758,add2q_l,L1: The message is added to the processing queue from the core,0,20670,cycle
303,5c42c7985758,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20670,cycle
303,5c42c7985758,hitActn,L1: request is a hit,0,20670,cycle
304,5c42c798575c,add2q_l,L1: The message is added to the processing queue from the core,0,20672,cycle
304,5c42c798575c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20672,cycle
304,5c42c798575c,hitActn,L1: request is a hit,0,20672,cycle
305,5c42c7985760,add2q_l,L1: The message is added to the processing queue from the core,0,20674,cycle
305,5c42c7985760,Miss?  ,L1: Was the request a miss?,0,1,boolean
305,5c42c7985760,MSIredy,L1: Protocol determines message is now ready to be processed,0,20674,cycle
305,5c42c7985760,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20674,cycle
305,5c42c7985760,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20674,cycle
305,5c42c7985760,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20675,cycle
305,5c42c7985760,add2q_u,L1 receives message from the bus,0,20676,cycle
305,5c42c7985760,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20676,cycle
305,5c42c7985760,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
305,5c42c7985760,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20676,cycle
305,5c42c7985760,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20676,cycle
305,5c42c7985760,add_req,LLC miss -> LLC sends request to DRAM,LLC,20676,cycle
305,5c42c7985760,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20933,cycle
305,5c42c7985760,respond,LLC sends response message to the requesting L1,LLC,20933,cycle
305,5c42c7985760,updaDat,LLC updates its data array,LLC,20933,cycle
305,5c42c7985760,wrCache,LLC: New data written to cache,LLC,20933,cycle
305,5c42c7985760,respond,LLC sends response message to the requesting L1,LLC,20934,cycle
305,5c42c7985760,add2q_u,L1 receives message from the bus,0,20938,cycle
305,5c42c7985760,respond,L1 responds to core,0,20938,cycle
305,5c42c7985760,updaDat,L1 attempts to update its data array,0,20938,cycle
305,5c42c7985760,wrCache,L1: New data written to cache,0,20938,cycle
306,5c42c7985764,add2q_l,L1: The message is added to the processing queue from the core,0,20940,cycle
306,5c42c7985764,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20940,cycle
306,5c42c7985764,hitActn,L1: request is a hit,0,20940,cycle
307,5c42c7985768,add2q_l,L1: The message is added to the processing queue from the core,0,20942,cycle
307,5c42c7985768,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20942,cycle
307,5c42c7985768,hitActn,L1: request is a hit,0,20942,cycle
308,5c42c798576c,add2q_l,L1: The message is added to the processing queue from the core,0,20944,cycle
308,5c42c798576c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20944,cycle
308,5c42c798576c,hitActn,L1: request is a hit,0,20944,cycle
309,5c42c7985770,add2q_l,L1: The message is added to the processing queue from the core,0,20946,cycle
309,5c42c7985770,Miss?  ,L1: Was the request a miss?,0,1,boolean
309,5c42c7985770,MSIredy,L1: Protocol determines message is now ready to be processed,0,20946,cycle
309,5c42c7985770,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20946,cycle
309,5c42c7985770,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20946,cycle
309,5c42c7985770,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20947,cycle
309,5c42c7985770,add2q_u,L1 receives message from the bus,0,20948,cycle
309,5c42c7985770,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20948,cycle
309,5c42c7985770,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
309,5c42c7985770,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20948,cycle
309,5c42c7985770,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20948,cycle
309,5c42c7985770,add_req,LLC miss -> LLC sends request to DRAM,LLC,20948,cycle
309,5c42c7985770,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,21205,cycle
309,5c42c7985770,respond,LLC sends response message to the requesting L1,LLC,21205,cycle
309,5c42c7985770,updaDat,LLC updates its data array,LLC,21205,cycle
309,5c42c7985770,wrCache,LLC: New data written to cache,LLC,21205,cycle
309,5c42c7985770,respond,LLC sends response message to the requesting L1,LLC,21206,cycle
309,5c42c7985770,add2q_u,L1 receives message from the bus,0,21210,cycle
309,5c42c7985770,respond,L1 responds to core,0,21210,cycle
309,5c42c7985770,updaDat,L1 attempts to update its data array,0,21210,cycle
309,5c42c7985770,wrCache,L1: New data written to cache,0,21210,cycle
310,5c42c7985774,add2q_l,L1: The message is added to the processing queue from the core,0,21212,cycle
310,5c42c7985774,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21212,cycle
310,5c42c7985774,hitActn,L1: request is a hit,0,21212,cycle
311,5c42c7985778,add2q_l,L1: The message is added to the processing queue from the core,0,21214,cycle
311,5c42c7985778,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21214,cycle
311,5c42c7985778,hitActn,L1: request is a hit,0,21214,cycle
312,5c42c798577c,add2q_l,L1: The message is added to the processing queue from the core,0,21216,cycle
312,5c42c798577c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21216,cycle
312,5c42c798577c,hitActn,L1: request is a hit,0,21216,cycle
313,5c42c7985780,add2q_l,L1: The message is added to the processing queue from the core,0,21218,cycle
313,5c42c7985780,Miss?  ,L1: Was the request a miss?,0,1,boolean
313,5c42c7985780,MSIredy,L1: Protocol determines message is now ready to be processed,0,21218,cycle
313,5c42c7985780,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21218,cycle
313,5c42c7985780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21218,cycle
313,5c42c7985780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21219,cycle
313,5c42c7985780,add2q_u,L1 receives message from the bus,0,21220,cycle
313,5c42c7985780,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,21220,cycle
313,5c42c7985780,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
313,5c42c7985780,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,21220,cycle
313,5c42c7985780,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,21220,cycle
313,5c42c7985780,add_req,LLC miss -> LLC sends request to DRAM,LLC,21220,cycle
313,5c42c7985780,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,21477,cycle
313,5c42c7985780,respond,LLC sends response message to the requesting L1,LLC,21477,cycle
313,5c42c7985780,updaDat,LLC updates its data array,LLC,21477,cycle
313,5c42c7985780,wrCache,LLC: New data written to cache,LLC,21477,cycle
313,5c42c7985780,respond,LLC sends response message to the requesting L1,LLC,21478,cycle
313,5c42c7985780,add2q_u,L1 receives message from the bus,0,21482,cycle
313,5c42c7985780,respond,L1 responds to core,0,21482,cycle
313,5c42c7985780,updaDat,L1 attempts to update its data array,0,21482,cycle
313,5c42c7985780,wrCache,L1: New data written to cache,0,21482,cycle
314,5c42c7985784,add2q_l,L1: The message is added to the processing queue from the core,0,21484,cycle
314,5c42c7985784,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21484,cycle
314,5c42c7985784,hitActn,L1: request is a hit,0,21484,cycle
315,5c42c7985788,add2q_l,L1: The message is added to the processing queue from the core,0,21486,cycle
315,5c42c7985788,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21486,cycle
315,5c42c7985788,hitActn,L1: request is a hit,0,21486,cycle
316,5c42c798578c,add2q_l,L1: The message is added to the processing queue from the core,0,21488,cycle
316,5c42c798578c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21488,cycle
316,5c42c798578c,hitActn,L1: request is a hit,0,21488,cycle
317,5c42c7985790,add2q_l,L1: The message is added to the processing queue from the core,0,21490,cycle
317,5c42c7985790,Miss?  ,L1: Was the request a miss?,0,1,boolean
317,5c42c7985790,MSIredy,L1: Protocol determines message is now ready to be processed,0,21490,cycle
317,5c42c7985790,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21490,cycle
317,5c42c7985790,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21490,cycle
317,5c42c7985790,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21491,cycle
317,5c42c7985790,add2q_u,L1 receives message from the bus,0,21492,cycle
317,5c42c7985790,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,21492,cycle
317,5c42c7985790,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
317,5c42c7985790,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,21492,cycle
317,5c42c7985790,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,21492,cycle
317,5c42c7985790,add_req,LLC miss -> LLC sends request to DRAM,LLC,21492,cycle
317,5c42c7985790,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,21749,cycle
317,5c42c7985790,respond,LLC sends response message to the requesting L1,LLC,21749,cycle
317,5c42c7985790,updaDat,LLC updates its data array,LLC,21749,cycle
317,5c42c7985790,wrCache,LLC: New data written to cache,LLC,21749,cycle
317,5c42c7985790,respond,LLC sends response message to the requesting L1,LLC,21750,cycle
317,5c42c7985790,add2q_u,L1 receives message from the bus,0,21754,cycle
317,5c42c7985790,respond,L1 responds to core,0,21754,cycle
317,5c42c7985790,updaDat,L1 attempts to update its data array,0,21754,cycle
317,5c42c7985790,wrCache,L1: New data written to cache,0,21754,cycle
318,5c42c7985794,add2q_l,L1: The message is added to the processing queue from the core,0,21756,cycle
318,5c42c7985794,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21756,cycle
318,5c42c7985794,hitActn,L1: request is a hit,0,21756,cycle
319,5c42c7985798,add2q_l,L1: The message is added to the processing queue from the core,0,21758,cycle
319,5c42c7985798,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21758,cycle
319,5c42c7985798,hitActn,L1: request is a hit,0,21758,cycle
320,5c42c798579c,add2q_l,L1: The message is added to the processing queue from the core,0,21760,cycle
320,5c42c798579c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21760,cycle
320,5c42c798579c,hitActn,L1: request is a hit,0,21760,cycle
321,5c42c79857a0,add2q_l,L1: The message is added to the processing queue from the core,0,21762,cycle
321,5c42c79857a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
321,5c42c79857a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,21762,cycle
321,5c42c79857a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21762,cycle
321,5c42c79857a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21762,cycle
321,5c42c79857a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21763,cycle
321,5c42c79857a0,add2q_u,L1 receives message from the bus,0,21764,cycle
321,5c42c79857a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,21764,cycle
321,5c42c79857a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
321,5c42c79857a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,21764,cycle
321,5c42c79857a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,21764,cycle
321,5c42c79857a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,21764,cycle
321,5c42c79857a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22021,cycle
321,5c42c79857a0,respond,LLC sends response message to the requesting L1,LLC,22021,cycle
321,5c42c79857a0,updaDat,LLC updates its data array,LLC,22021,cycle
321,5c42c79857a0,wrCache,LLC: New data written to cache,LLC,22021,cycle
321,5c42c79857a0,respond,LLC sends response message to the requesting L1,LLC,22022,cycle
321,5c42c79857a0,add2q_u,L1 receives message from the bus,0,22026,cycle
321,5c42c79857a0,respond,L1 responds to core,0,22026,cycle
321,5c42c79857a0,updaDat,L1 attempts to update its data array,0,22026,cycle
321,5c42c79857a0,wrCache,L1: New data written to cache,0,22026,cycle
322,5c42c79857a4,add2q_l,L1: The message is added to the processing queue from the core,0,22028,cycle
322,5c42c79857a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22028,cycle
322,5c42c79857a4,hitActn,L1: request is a hit,0,22028,cycle
323,5c42c79857a8,add2q_l,L1: The message is added to the processing queue from the core,0,22030,cycle
323,5c42c79857a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22030,cycle
323,5c42c79857a8,hitActn,L1: request is a hit,0,22030,cycle
324,5c42c79857ac,add2q_l,L1: The message is added to the processing queue from the core,0,22032,cycle
324,5c42c79857ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22032,cycle
324,5c42c79857ac,hitActn,L1: request is a hit,0,22032,cycle
325,5c42c79857b0,add2q_l,L1: The message is added to the processing queue from the core,0,22034,cycle
325,5c42c79857b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
325,5c42c79857b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,22034,cycle
325,5c42c79857b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22034,cycle
325,5c42c79857b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22034,cycle
325,5c42c79857b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22035,cycle
325,5c42c79857b0,add2q_u,L1 receives message from the bus,0,22036,cycle
325,5c42c79857b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22036,cycle
325,5c42c79857b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
325,5c42c79857b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22036,cycle
325,5c42c79857b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22036,cycle
325,5c42c79857b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,22036,cycle
325,5c42c79857b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22293,cycle
325,5c42c79857b0,respond,LLC sends response message to the requesting L1,LLC,22293,cycle
325,5c42c79857b0,updaDat,LLC updates its data array,LLC,22293,cycle
325,5c42c79857b0,wrCache,LLC: New data written to cache,LLC,22293,cycle
325,5c42c79857b0,respond,LLC sends response message to the requesting L1,LLC,22294,cycle
325,5c42c79857b0,add2q_u,L1 receives message from the bus,0,22298,cycle
325,5c42c79857b0,respond,L1 responds to core,0,22298,cycle
325,5c42c79857b0,updaDat,L1 attempts to update its data array,0,22298,cycle
325,5c42c79857b0,wrCache,L1: New data written to cache,0,22298,cycle
326,5c42c79857b4,add2q_l,L1: The message is added to the processing queue from the core,0,22300,cycle
326,5c42c79857b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22300,cycle
326,5c42c79857b4,hitActn,L1: request is a hit,0,22300,cycle
327,5c42c79857b8,add2q_l,L1: The message is added to the processing queue from the core,0,22302,cycle
327,5c42c79857b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22302,cycle
327,5c42c79857b8,hitActn,L1: request is a hit,0,22302,cycle
328,5c42c79857bc,add2q_l,L1: The message is added to the processing queue from the core,0,22304,cycle
328,5c42c79857bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22304,cycle
328,5c42c79857bc,hitActn,L1: request is a hit,0,22304,cycle
329,5c42c79857c0,add2q_l,L1: The message is added to the processing queue from the core,0,22306,cycle
329,5c42c79857c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
329,5c42c79857c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,22306,cycle
329,5c42c79857c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22306,cycle
329,5c42c79857c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22306,cycle
329,5c42c79857c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22307,cycle
329,5c42c79857c0,add2q_u,L1 receives message from the bus,0,22308,cycle
329,5c42c79857c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22308,cycle
329,5c42c79857c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
329,5c42c79857c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22308,cycle
329,5c42c79857c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22308,cycle
329,5c42c79857c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,22308,cycle
329,5c42c79857c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22565,cycle
329,5c42c79857c0,respond,LLC sends response message to the requesting L1,LLC,22565,cycle
329,5c42c79857c0,updaDat,LLC updates its data array,LLC,22565,cycle
329,5c42c79857c0,wrCache,LLC: New data written to cache,LLC,22565,cycle
329,5c42c79857c0,respond,LLC sends response message to the requesting L1,LLC,22566,cycle
329,5c42c79857c0,add2q_u,L1 receives message from the bus,0,22570,cycle
329,5c42c79857c0,respond,L1 responds to core,0,22570,cycle
329,5c42c79857c0,updaDat,L1 attempts to update its data array,0,22570,cycle
329,5c42c79857c0,wrCache,L1: New data written to cache,0,22570,cycle
330,5c42c79857c4,add2q_l,L1: The message is added to the processing queue from the core,0,22572,cycle
330,5c42c79857c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22572,cycle
330,5c42c79857c4,hitActn,L1: request is a hit,0,22572,cycle
331,5c42c79857c8,add2q_l,L1: The message is added to the processing queue from the core,0,22574,cycle
331,5c42c79857c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22574,cycle
331,5c42c79857c8,hitActn,L1: request is a hit,0,22574,cycle
332,5c42c79857cc,add2q_l,L1: The message is added to the processing queue from the core,0,22576,cycle
332,5c42c79857cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22576,cycle
332,5c42c79857cc,hitActn,L1: request is a hit,0,22576,cycle
333,5c42c79857d0,add2q_l,L1: The message is added to the processing queue from the core,0,22578,cycle
333,5c42c79857d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
333,5c42c79857d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,22578,cycle
333,5c42c79857d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22578,cycle
333,5c42c79857d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22578,cycle
333,5c42c79857d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22579,cycle
333,5c42c79857d0,add2q_u,L1 receives message from the bus,0,22580,cycle
333,5c42c79857d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22580,cycle
333,5c42c79857d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
333,5c42c79857d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22580,cycle
333,5c42c79857d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22580,cycle
333,5c42c79857d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,22580,cycle
333,5c42c79857d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22837,cycle
333,5c42c79857d0,respond,LLC sends response message to the requesting L1,LLC,22837,cycle
333,5c42c79857d0,updaDat,LLC updates its data array,LLC,22837,cycle
333,5c42c79857d0,wrCache,LLC: New data written to cache,LLC,22837,cycle
333,5c42c79857d0,respond,LLC sends response message to the requesting L1,LLC,22838,cycle
333,5c42c79857d0,add2q_u,L1 receives message from the bus,0,22842,cycle
333,5c42c79857d0,respond,L1 responds to core,0,22842,cycle
333,5c42c79857d0,updaDat,L1 attempts to update its data array,0,22842,cycle
333,5c42c79857d0,wrCache,L1: New data written to cache,0,22842,cycle
334,5c42c79857d4,add2q_l,L1: The message is added to the processing queue from the core,0,22844,cycle
334,5c42c79857d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22844,cycle
334,5c42c79857d4,hitActn,L1: request is a hit,0,22844,cycle
335,5c42c79857d8,add2q_l,L1: The message is added to the processing queue from the core,0,22846,cycle
335,5c42c79857d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22846,cycle
335,5c42c79857d8,hitActn,L1: request is a hit,0,22846,cycle
336,5c42c79857dc,add2q_l,L1: The message is added to the processing queue from the core,0,22848,cycle
336,5c42c79857dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22848,cycle
336,5c42c79857dc,hitActn,L1: request is a hit,0,22848,cycle
337,5c42c79857e0,add2q_l,L1: The message is added to the processing queue from the core,0,22850,cycle
337,5c42c79857e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
337,5c42c79857e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,22850,cycle
337,5c42c79857e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22850,cycle
337,5c42c79857e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22850,cycle
337,5c42c79857e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22851,cycle
337,5c42c79857e0,add2q_u,L1 receives message from the bus,0,22852,cycle
337,5c42c79857e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22852,cycle
337,5c42c79857e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
337,5c42c79857e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22852,cycle
337,5c42c79857e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22852,cycle
337,5c42c79857e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,22852,cycle
337,5c42c79857e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23109,cycle
337,5c42c79857e0,respond,LLC sends response message to the requesting L1,LLC,23109,cycle
337,5c42c79857e0,updaDat,LLC updates its data array,LLC,23109,cycle
337,5c42c79857e0,wrCache,LLC: New data written to cache,LLC,23109,cycle
337,5c42c79857e0,respond,LLC sends response message to the requesting L1,LLC,23110,cycle
337,5c42c79857e0,add2q_u,L1 receives message from the bus,0,23114,cycle
337,5c42c79857e0,respond,L1 responds to core,0,23114,cycle
337,5c42c79857e0,updaDat,L1 attempts to update its data array,0,23114,cycle
337,5c42c79857e0,wrCache,L1: New data written to cache,0,23114,cycle
338,5c42c79857e4,add2q_l,L1: The message is added to the processing queue from the core,0,23116,cycle
338,5c42c79857e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23116,cycle
338,5c42c79857e4,hitActn,L1: request is a hit,0,23116,cycle
339,5c42c79857e8,add2q_l,L1: The message is added to the processing queue from the core,0,23118,cycle
339,5c42c79857e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23118,cycle
339,5c42c79857e8,hitActn,L1: request is a hit,0,23118,cycle
340,5c42c79857ec,add2q_l,L1: The message is added to the processing queue from the core,0,23120,cycle
340,5c42c79857ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23120,cycle
340,5c42c79857ec,hitActn,L1: request is a hit,0,23120,cycle
341,5c42c79857f0,add2q_l,L1: The message is added to the processing queue from the core,0,23122,cycle
341,5c42c79857f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
341,5c42c79857f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,23122,cycle
341,5c42c79857f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23122,cycle
341,5c42c79857f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23122,cycle
341,5c42c79857f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23123,cycle
341,5c42c79857f0,add2q_u,L1 receives message from the bus,0,23124,cycle
341,5c42c79857f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23124,cycle
341,5c42c79857f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
341,5c42c79857f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23124,cycle
341,5c42c79857f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23124,cycle
341,5c42c79857f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,23124,cycle
341,5c42c79857f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23381,cycle
341,5c42c79857f0,respond,LLC sends response message to the requesting L1,LLC,23381,cycle
341,5c42c79857f0,updaDat,LLC updates its data array,LLC,23381,cycle
341,5c42c79857f0,wrCache,LLC: New data written to cache,LLC,23381,cycle
341,5c42c79857f0,respond,LLC sends response message to the requesting L1,LLC,23382,cycle
341,5c42c79857f0,add2q_u,L1 receives message from the bus,0,23386,cycle
341,5c42c79857f0,respond,L1 responds to core,0,23386,cycle
341,5c42c79857f0,updaDat,L1 attempts to update its data array,0,23386,cycle
341,5c42c79857f0,wrCache,L1: New data written to cache,0,23386,cycle
342,5c42c79857f4,add2q_l,L1: The message is added to the processing queue from the core,0,23388,cycle
342,5c42c79857f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23388,cycle
342,5c42c79857f4,hitActn,L1: request is a hit,0,23388,cycle
343,5c42c79857f8,add2q_l,L1: The message is added to the processing queue from the core,0,23390,cycle
343,5c42c79857f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23390,cycle
343,5c42c79857f8,hitActn,L1: request is a hit,0,23390,cycle
344,5c42c79857fc,add2q_l,L1: The message is added to the processing queue from the core,0,23392,cycle
344,5c42c79857fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23392,cycle
344,5c42c79857fc,hitActn,L1: request is a hit,0,23392,cycle
345,5c42c7985800,add2q_l,L1: The message is added to the processing queue from the core,0,23394,cycle
345,5c42c7985800,Miss?  ,L1: Was the request a miss?,0,1,boolean
345,5c42c7985800,MSIredy,L1: Protocol determines message is now ready to be processed,0,23394,cycle
345,5c42c7985800,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23394,cycle
345,5c42c7985800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23394,cycle
345,5c42c7985800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23395,cycle
345,5c42c7985800,add2q_u,L1 receives message from the bus,0,23396,cycle
345,5c42c7985800,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23396,cycle
345,5c42c7985800,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
345,5c42c7985800,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23396,cycle
345,5c42c7985800,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23396,cycle
345,5c42c7985800,add_req,LLC miss -> LLC sends request to DRAM,LLC,23396,cycle
345,5c42c7985800,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23653,cycle
345,5c42c7985800,respond,LLC sends response message to the requesting L1,LLC,23653,cycle
345,5c42c7985800,updaDat,LLC updates its data array,LLC,23653,cycle
345,5c42c7985800,wrCache,LLC: New data written to cache,LLC,23653,cycle
345,5c42c7985800,respond,LLC sends response message to the requesting L1,LLC,23654,cycle
345,5c42c7985800,add2q_u,L1 receives message from the bus,0,23658,cycle
345,5c42c7985800,respond,L1 responds to core,0,23658,cycle
345,5c42c7985800,updaDat,L1 attempts to update its data array,0,23658,cycle
345,5c42c7985800,wrCache,L1: New data written to cache,0,23658,cycle
346,5c42c7985804,add2q_l,L1: The message is added to the processing queue from the core,0,23660,cycle
346,5c42c7985804,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23660,cycle
346,5c42c7985804,hitActn,L1: request is a hit,0,23660,cycle
347,5c42c7985808,add2q_l,L1: The message is added to the processing queue from the core,0,23662,cycle
347,5c42c7985808,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23662,cycle
347,5c42c7985808,hitActn,L1: request is a hit,0,23662,cycle
348,5c42c798580c,add2q_l,L1: The message is added to the processing queue from the core,0,23664,cycle
348,5c42c798580c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23664,cycle
348,5c42c798580c,hitActn,L1: request is a hit,0,23664,cycle
349,5c42c7985810,add2q_l,L1: The message is added to the processing queue from the core,0,23666,cycle
349,5c42c7985810,Miss?  ,L1: Was the request a miss?,0,1,boolean
349,5c42c7985810,MSIredy,L1: Protocol determines message is now ready to be processed,0,23666,cycle
349,5c42c7985810,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23666,cycle
349,5c42c7985810,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23666,cycle
349,5c42c7985810,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23667,cycle
349,5c42c7985810,add2q_u,L1 receives message from the bus,0,23668,cycle
349,5c42c7985810,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23668,cycle
349,5c42c7985810,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
349,5c42c7985810,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23668,cycle
349,5c42c7985810,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23668,cycle
349,5c42c7985810,add_req,LLC miss -> LLC sends request to DRAM,LLC,23668,cycle
349,5c42c7985810,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23925,cycle
349,5c42c7985810,respond,LLC sends response message to the requesting L1,LLC,23925,cycle
349,5c42c7985810,updaDat,LLC updates its data array,LLC,23925,cycle
349,5c42c7985810,wrCache,LLC: New data written to cache,LLC,23925,cycle
349,5c42c7985810,respond,LLC sends response message to the requesting L1,LLC,23926,cycle
349,5c42c7985810,add2q_u,L1 receives message from the bus,0,23930,cycle
349,5c42c7985810,respond,L1 responds to core,0,23930,cycle
349,5c42c7985810,updaDat,L1 attempts to update its data array,0,23930,cycle
349,5c42c7985810,wrCache,L1: New data written to cache,0,23930,cycle
350,5c42c7985814,add2q_l,L1: The message is added to the processing queue from the core,0,23932,cycle
350,5c42c7985814,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23932,cycle
350,5c42c7985814,hitActn,L1: request is a hit,0,23932,cycle
351,5c42c7985818,add2q_l,L1: The message is added to the processing queue from the core,0,23934,cycle
351,5c42c7985818,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23934,cycle
351,5c42c7985818,hitActn,L1: request is a hit,0,23934,cycle
352,5c42c798581c,add2q_l,L1: The message is added to the processing queue from the core,0,23936,cycle
352,5c42c798581c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23936,cycle
352,5c42c798581c,hitActn,L1: request is a hit,0,23936,cycle
353,5c42c7985820,add2q_l,L1: The message is added to the processing queue from the core,0,23938,cycle
353,5c42c7985820,Miss?  ,L1: Was the request a miss?,0,1,boolean
353,5c42c7985820,MSIredy,L1: Protocol determines message is now ready to be processed,0,23938,cycle
353,5c42c7985820,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23938,cycle
353,5c42c7985820,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23938,cycle
353,5c42c7985820,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23939,cycle
353,5c42c7985820,add2q_u,L1 receives message from the bus,0,23940,cycle
353,5c42c7985820,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23940,cycle
353,5c42c7985820,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
353,5c42c7985820,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23940,cycle
353,5c42c7985820,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23940,cycle
353,5c42c7985820,add_req,LLC miss -> LLC sends request to DRAM,LLC,23940,cycle
353,5c42c7985820,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,24197,cycle
353,5c42c7985820,respond,LLC sends response message to the requesting L1,LLC,24197,cycle
353,5c42c7985820,updaDat,LLC updates its data array,LLC,24197,cycle
353,5c42c7985820,wrCache,LLC: New data written to cache,LLC,24197,cycle
353,5c42c7985820,respond,LLC sends response message to the requesting L1,LLC,24198,cycle
353,5c42c7985820,add2q_u,L1 receives message from the bus,0,24202,cycle
353,5c42c7985820,respond,L1 responds to core,0,24202,cycle
353,5c42c7985820,updaDat,L1 attempts to update its data array,0,24202,cycle
353,5c42c7985820,wrCache,L1: New data written to cache,0,24202,cycle
354,5c42c7985824,add2q_l,L1: The message is added to the processing queue from the core,0,24204,cycle
354,5c42c7985824,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24204,cycle
354,5c42c7985824,hitActn,L1: request is a hit,0,24204,cycle
355,5c42c7985828,add2q_l,L1: The message is added to the processing queue from the core,0,24206,cycle
355,5c42c7985828,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24206,cycle
355,5c42c7985828,hitActn,L1: request is a hit,0,24206,cycle
356,5c42c798582c,add2q_l,L1: The message is added to the processing queue from the core,0,24208,cycle
356,5c42c798582c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24208,cycle
356,5c42c798582c,hitActn,L1: request is a hit,0,24208,cycle
357,5c42c7985830,add2q_l,L1: The message is added to the processing queue from the core,0,24210,cycle
357,5c42c7985830,Miss?  ,L1: Was the request a miss?,0,1,boolean
357,5c42c7985830,MSIredy,L1: Protocol determines message is now ready to be processed,0,24210,cycle
357,5c42c7985830,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24210,cycle
357,5c42c7985830,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24210,cycle
357,5c42c7985830,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24211,cycle
357,5c42c7985830,add2q_u,L1 receives message from the bus,0,24212,cycle
357,5c42c7985830,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,24212,cycle
357,5c42c7985830,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
357,5c42c7985830,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,24212,cycle
357,5c42c7985830,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,24212,cycle
357,5c42c7985830,add_req,LLC miss -> LLC sends request to DRAM,LLC,24212,cycle
357,5c42c7985830,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,24469,cycle
357,5c42c7985830,respond,LLC sends response message to the requesting L1,LLC,24469,cycle
357,5c42c7985830,updaDat,LLC updates its data array,LLC,24469,cycle
357,5c42c7985830,wrCache,LLC: New data written to cache,LLC,24469,cycle
357,5c42c7985830,respond,LLC sends response message to the requesting L1,LLC,24470,cycle
357,5c42c7985830,add2q_u,L1 receives message from the bus,0,24474,cycle
357,5c42c7985830,respond,L1 responds to core,0,24474,cycle
357,5c42c7985830,updaDat,L1 attempts to update its data array,0,24474,cycle
357,5c42c7985830,wrCache,L1: New data written to cache,0,24474,cycle
358,5c42c7985834,add2q_l,L1: The message is added to the processing queue from the core,0,24476,cycle
358,5c42c7985834,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24476,cycle
358,5c42c7985834,hitActn,L1: request is a hit,0,24476,cycle
359,5c42c7985838,add2q_l,L1: The message is added to the processing queue from the core,0,24478,cycle
359,5c42c7985838,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24478,cycle
359,5c42c7985838,hitActn,L1: request is a hit,0,24478,cycle
360,5c42c798583c,add2q_l,L1: The message is added to the processing queue from the core,0,24480,cycle
360,5c42c798583c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24480,cycle
360,5c42c798583c,hitActn,L1: request is a hit,0,24480,cycle
361,5c42c7985840,add2q_l,L1: The message is added to the processing queue from the core,0,24482,cycle
361,5c42c7985840,Miss?  ,L1: Was the request a miss?,0,1,boolean
361,5c42c7985840,MSIredy,L1: Protocol determines message is now ready to be processed,0,24482,cycle
361,5c42c7985840,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24482,cycle
361,5c42c7985840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24482,cycle
361,5c42c7985840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24483,cycle
361,5c42c7985840,add2q_u,L1 receives message from the bus,0,24484,cycle
361,5c42c7985840,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,24484,cycle
361,5c42c7985840,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
361,5c42c7985840,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,24484,cycle
361,5c42c7985840,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,24484,cycle
361,5c42c7985840,add_req,LLC miss -> LLC sends request to DRAM,LLC,24484,cycle
361,5c42c7985840,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,24741,cycle
361,5c42c7985840,respond,LLC sends response message to the requesting L1,LLC,24741,cycle
361,5c42c7985840,updaDat,LLC updates its data array,LLC,24741,cycle
361,5c42c7985840,wrCache,LLC: New data written to cache,LLC,24741,cycle
361,5c42c7985840,respond,LLC sends response message to the requesting L1,LLC,24742,cycle
361,5c42c7985840,add2q_u,L1 receives message from the bus,0,24746,cycle
361,5c42c7985840,respond,L1 responds to core,0,24746,cycle
361,5c42c7985840,updaDat,L1 attempts to update its data array,0,24746,cycle
361,5c42c7985840,wrCache,L1: New data written to cache,0,24746,cycle
362,5c42c7985844,add2q_l,L1: The message is added to the processing queue from the core,0,24748,cycle
362,5c42c7985844,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24748,cycle
362,5c42c7985844,hitActn,L1: request is a hit,0,24748,cycle
363,5c42c7985848,add2q_l,L1: The message is added to the processing queue from the core,0,24750,cycle
363,5c42c7985848,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24750,cycle
363,5c42c7985848,hitActn,L1: request is a hit,0,24750,cycle
364,5c42c798584c,add2q_l,L1: The message is added to the processing queue from the core,0,24752,cycle
364,5c42c798584c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24752,cycle
364,5c42c798584c,hitActn,L1: request is a hit,0,24752,cycle
365,5c42c7985850,add2q_l,L1: The message is added to the processing queue from the core,0,24754,cycle
365,5c42c7985850,Miss?  ,L1: Was the request a miss?,0,1,boolean
365,5c42c7985850,MSIredy,L1: Protocol determines message is now ready to be processed,0,24754,cycle
365,5c42c7985850,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24754,cycle
365,5c42c7985850,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24754,cycle
365,5c42c7985850,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24755,cycle
365,5c42c7985850,add2q_u,L1 receives message from the bus,0,24756,cycle
365,5c42c7985850,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,24756,cycle
365,5c42c7985850,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
365,5c42c7985850,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,24756,cycle
365,5c42c7985850,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,24756,cycle
365,5c42c7985850,add_req,LLC miss -> LLC sends request to DRAM,LLC,24756,cycle
365,5c42c7985850,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25013,cycle
365,5c42c7985850,respond,LLC sends response message to the requesting L1,LLC,25013,cycle
365,5c42c7985850,updaDat,LLC updates its data array,LLC,25013,cycle
365,5c42c7985850,wrCache,LLC: New data written to cache,LLC,25013,cycle
365,5c42c7985850,respond,LLC sends response message to the requesting L1,LLC,25014,cycle
365,5c42c7985850,add2q_u,L1 receives message from the bus,0,25018,cycle
365,5c42c7985850,respond,L1 responds to core,0,25018,cycle
365,5c42c7985850,updaDat,L1 attempts to update its data array,0,25018,cycle
365,5c42c7985850,wrCache,L1: New data written to cache,0,25018,cycle
366,5c42c7985854,add2q_l,L1: The message is added to the processing queue from the core,0,25020,cycle
366,5c42c7985854,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25020,cycle
366,5c42c7985854,hitActn,L1: request is a hit,0,25020,cycle
367,5c42c7985858,add2q_l,L1: The message is added to the processing queue from the core,0,25022,cycle
367,5c42c7985858,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25022,cycle
367,5c42c7985858,hitActn,L1: request is a hit,0,25022,cycle
368,5c42c798585c,add2q_l,L1: The message is added to the processing queue from the core,0,25024,cycle
368,5c42c798585c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25024,cycle
368,5c42c798585c,hitActn,L1: request is a hit,0,25024,cycle
369,5c42c7985860,add2q_l,L1: The message is added to the processing queue from the core,0,25026,cycle
369,5c42c7985860,Miss?  ,L1: Was the request a miss?,0,1,boolean
369,5c42c7985860,MSIredy,L1: Protocol determines message is now ready to be processed,0,25026,cycle
369,5c42c7985860,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25026,cycle
369,5c42c7985860,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25026,cycle
369,5c42c7985860,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25027,cycle
369,5c42c7985860,add2q_u,L1 receives message from the bus,0,25028,cycle
369,5c42c7985860,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25028,cycle
369,5c42c7985860,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
369,5c42c7985860,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25028,cycle
369,5c42c7985860,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25028,cycle
369,5c42c7985860,add_req,LLC miss -> LLC sends request to DRAM,LLC,25028,cycle
369,5c42c7985860,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25285,cycle
369,5c42c7985860,respond,LLC sends response message to the requesting L1,LLC,25285,cycle
369,5c42c7985860,updaDat,LLC updates its data array,LLC,25285,cycle
369,5c42c7985860,wrCache,LLC: New data written to cache,LLC,25285,cycle
369,5c42c7985860,respond,LLC sends response message to the requesting L1,LLC,25286,cycle
369,5c42c7985860,add2q_u,L1 receives message from the bus,0,25290,cycle
369,5c42c7985860,respond,L1 responds to core,0,25290,cycle
369,5c42c7985860,updaDat,L1 attempts to update its data array,0,25290,cycle
369,5c42c7985860,wrCache,L1: New data written to cache,0,25290,cycle
370,5c42c7985864,add2q_l,L1: The message is added to the processing queue from the core,0,25292,cycle
370,5c42c7985864,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25292,cycle
370,5c42c7985864,hitActn,L1: request is a hit,0,25292,cycle
371,5c42c7985868,add2q_l,L1: The message is added to the processing queue from the core,0,25294,cycle
371,5c42c7985868,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25294,cycle
371,5c42c7985868,hitActn,L1: request is a hit,0,25294,cycle
372,5c42c798586c,add2q_l,L1: The message is added to the processing queue from the core,0,25296,cycle
372,5c42c798586c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25296,cycle
372,5c42c798586c,hitActn,L1: request is a hit,0,25296,cycle
373,5c42c7985870,add2q_l,L1: The message is added to the processing queue from the core,0,25298,cycle
373,5c42c7985870,Miss?  ,L1: Was the request a miss?,0,1,boolean
373,5c42c7985870,MSIredy,L1: Protocol determines message is now ready to be processed,0,25298,cycle
373,5c42c7985870,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25298,cycle
373,5c42c7985870,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25298,cycle
373,5c42c7985870,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25299,cycle
373,5c42c7985870,add2q_u,L1 receives message from the bus,0,25300,cycle
373,5c42c7985870,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25300,cycle
373,5c42c7985870,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
373,5c42c7985870,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25300,cycle
373,5c42c7985870,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25300,cycle
373,5c42c7985870,add_req,LLC miss -> LLC sends request to DRAM,LLC,25300,cycle
373,5c42c7985870,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25557,cycle
373,5c42c7985870,respond,LLC sends response message to the requesting L1,LLC,25557,cycle
373,5c42c7985870,updaDat,LLC updates its data array,LLC,25557,cycle
373,5c42c7985870,wrCache,LLC: New data written to cache,LLC,25557,cycle
373,5c42c7985870,respond,LLC sends response message to the requesting L1,LLC,25558,cycle
373,5c42c7985870,add2q_u,L1 receives message from the bus,0,25562,cycle
373,5c42c7985870,respond,L1 responds to core,0,25562,cycle
373,5c42c7985870,updaDat,L1 attempts to update its data array,0,25562,cycle
373,5c42c7985870,wrCache,L1: New data written to cache,0,25562,cycle
374,5c42c7985874,add2q_l,L1: The message is added to the processing queue from the core,0,25564,cycle
374,5c42c7985874,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25564,cycle
374,5c42c7985874,hitActn,L1: request is a hit,0,25564,cycle
375,5c42c7985878,add2q_l,L1: The message is added to the processing queue from the core,0,25566,cycle
375,5c42c7985878,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25566,cycle
375,5c42c7985878,hitActn,L1: request is a hit,0,25566,cycle
376,5c42c798587c,add2q_l,L1: The message is added to the processing queue from the core,0,25568,cycle
376,5c42c798587c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25568,cycle
376,5c42c798587c,hitActn,L1: request is a hit,0,25568,cycle
377,5c42c7985880,add2q_l,L1: The message is added to the processing queue from the core,0,25570,cycle
377,5c42c7985880,Miss?  ,L1: Was the request a miss?,0,1,boolean
377,5c42c7985880,MSIredy,L1: Protocol determines message is now ready to be processed,0,25570,cycle
377,5c42c7985880,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25570,cycle
377,5c42c7985880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25570,cycle
377,5c42c7985880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25571,cycle
377,5c42c7985880,add2q_u,L1 receives message from the bus,0,25572,cycle
377,5c42c7985880,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25572,cycle
377,5c42c7985880,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
377,5c42c7985880,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25572,cycle
377,5c42c7985880,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25572,cycle
377,5c42c7985880,add_req,LLC miss -> LLC sends request to DRAM,LLC,25572,cycle
377,5c42c7985880,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25829,cycle
377,5c42c7985880,respond,LLC sends response message to the requesting L1,LLC,25829,cycle
377,5c42c7985880,updaDat,LLC updates its data array,LLC,25829,cycle
377,5c42c7985880,wrCache,LLC: New data written to cache,LLC,25829,cycle
377,5c42c7985880,respond,LLC sends response message to the requesting L1,LLC,25830,cycle
377,5c42c7985880,add2q_u,L1 receives message from the bus,0,25834,cycle
377,5c42c7985880,respond,L1 responds to core,0,25834,cycle
377,5c42c7985880,updaDat,L1 attempts to update its data array,0,25834,cycle
377,5c42c7985880,wrCache,L1: New data written to cache,0,25834,cycle
378,5c42c7985884,add2q_l,L1: The message is added to the processing queue from the core,0,25836,cycle
378,5c42c7985884,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25836,cycle
378,5c42c7985884,hitActn,L1: request is a hit,0,25836,cycle
379,5c42c7985888,add2q_l,L1: The message is added to the processing queue from the core,0,25838,cycle
379,5c42c7985888,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25838,cycle
379,5c42c7985888,hitActn,L1: request is a hit,0,25838,cycle
380,5c42c798588c,add2q_l,L1: The message is added to the processing queue from the core,0,25840,cycle
380,5c42c798588c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25840,cycle
380,5c42c798588c,hitActn,L1: request is a hit,0,25840,cycle
381,5c42c7985890,add2q_l,L1: The message is added to the processing queue from the core,0,25842,cycle
381,5c42c7985890,Miss?  ,L1: Was the request a miss?,0,1,boolean
381,5c42c7985890,MSIredy,L1: Protocol determines message is now ready to be processed,0,25842,cycle
381,5c42c7985890,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25842,cycle
381,5c42c7985890,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25842,cycle
381,5c42c7985890,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25843,cycle
381,5c42c7985890,add2q_u,L1 receives message from the bus,0,25844,cycle
381,5c42c7985890,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25844,cycle
381,5c42c7985890,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
381,5c42c7985890,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25844,cycle
381,5c42c7985890,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25844,cycle
381,5c42c7985890,add_req,LLC miss -> LLC sends request to DRAM,LLC,25844,cycle
381,5c42c7985890,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26101,cycle
381,5c42c7985890,respond,LLC sends response message to the requesting L1,LLC,26101,cycle
381,5c42c7985890,updaDat,LLC updates its data array,LLC,26101,cycle
381,5c42c7985890,wrCache,LLC: New data written to cache,LLC,26101,cycle
381,5c42c7985890,respond,LLC sends response message to the requesting L1,LLC,26102,cycle
381,5c42c7985890,add2q_u,L1 receives message from the bus,0,26106,cycle
381,5c42c7985890,respond,L1 responds to core,0,26106,cycle
381,5c42c7985890,updaDat,L1 attempts to update its data array,0,26106,cycle
381,5c42c7985890,wrCache,L1: New data written to cache,0,26106,cycle
382,5c42c7985894,add2q_l,L1: The message is added to the processing queue from the core,0,26108,cycle
382,5c42c7985894,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26108,cycle
382,5c42c7985894,hitActn,L1: request is a hit,0,26108,cycle
383,5c42c7985898,add2q_l,L1: The message is added to the processing queue from the core,0,26110,cycle
383,5c42c7985898,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26110,cycle
383,5c42c7985898,hitActn,L1: request is a hit,0,26110,cycle
384,5c42c798589c,add2q_l,L1: The message is added to the processing queue from the core,0,26112,cycle
384,5c42c798589c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26112,cycle
384,5c42c798589c,hitActn,L1: request is a hit,0,26112,cycle
385,5c42c79858a0,add2q_l,L1: The message is added to the processing queue from the core,0,26114,cycle
385,5c42c79858a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
385,5c42c79858a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,26114,cycle
385,5c42c79858a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26114,cycle
385,5c42c79858a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26114,cycle
385,5c42c79858a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26115,cycle
385,5c42c79858a0,add2q_u,L1 receives message from the bus,0,26116,cycle
385,5c42c79858a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26116,cycle
385,5c42c79858a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
385,5c42c79858a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26116,cycle
385,5c42c79858a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26116,cycle
385,5c42c79858a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,26116,cycle
385,5c42c79858a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26373,cycle
385,5c42c79858a0,respond,LLC sends response message to the requesting L1,LLC,26373,cycle
385,5c42c79858a0,updaDat,LLC updates its data array,LLC,26373,cycle
385,5c42c79858a0,wrCache,LLC: New data written to cache,LLC,26373,cycle
385,5c42c79858a0,respond,LLC sends response message to the requesting L1,LLC,26374,cycle
385,5c42c79858a0,add2q_u,L1 receives message from the bus,0,26378,cycle
385,5c42c79858a0,respond,L1 responds to core,0,26378,cycle
385,5c42c79858a0,updaDat,L1 attempts to update its data array,0,26378,cycle
385,5c42c79858a0,wrCache,L1: New data written to cache,0,26378,cycle
386,5c42c79858a4,add2q_l,L1: The message is added to the processing queue from the core,0,26380,cycle
386,5c42c79858a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26380,cycle
386,5c42c79858a4,hitActn,L1: request is a hit,0,26380,cycle
387,5c42c79858a8,add2q_l,L1: The message is added to the processing queue from the core,0,26382,cycle
387,5c42c79858a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26382,cycle
387,5c42c79858a8,hitActn,L1: request is a hit,0,26382,cycle
388,5c42c79858ac,add2q_l,L1: The message is added to the processing queue from the core,0,26384,cycle
388,5c42c79858ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26384,cycle
388,5c42c79858ac,hitActn,L1: request is a hit,0,26384,cycle
389,5c42c79858b0,add2q_l,L1: The message is added to the processing queue from the core,0,26386,cycle
389,5c42c79858b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
389,5c42c79858b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,26386,cycle
389,5c42c79858b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26386,cycle
389,5c42c79858b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26386,cycle
389,5c42c79858b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26387,cycle
389,5c42c79858b0,add2q_u,L1 receives message from the bus,0,26388,cycle
389,5c42c79858b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26388,cycle
389,5c42c79858b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
389,5c42c79858b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26388,cycle
389,5c42c79858b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26388,cycle
389,5c42c79858b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,26388,cycle
389,5c42c79858b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26645,cycle
389,5c42c79858b0,respond,LLC sends response message to the requesting L1,LLC,26645,cycle
389,5c42c79858b0,updaDat,LLC updates its data array,LLC,26645,cycle
389,5c42c79858b0,wrCache,LLC: New data written to cache,LLC,26645,cycle
389,5c42c79858b0,respond,LLC sends response message to the requesting L1,LLC,26646,cycle
389,5c42c79858b0,add2q_u,L1 receives message from the bus,0,26650,cycle
389,5c42c79858b0,respond,L1 responds to core,0,26650,cycle
389,5c42c79858b0,updaDat,L1 attempts to update its data array,0,26650,cycle
389,5c42c79858b0,wrCache,L1: New data written to cache,0,26650,cycle
390,5c42c79858b4,add2q_l,L1: The message is added to the processing queue from the core,0,26652,cycle
390,5c42c79858b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26652,cycle
390,5c42c79858b4,hitActn,L1: request is a hit,0,26652,cycle
391,5c42c79858b8,add2q_l,L1: The message is added to the processing queue from the core,0,26654,cycle
391,5c42c79858b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26654,cycle
391,5c42c79858b8,hitActn,L1: request is a hit,0,26654,cycle
392,5c42c79858bc,add2q_l,L1: The message is added to the processing queue from the core,0,26656,cycle
392,5c42c79858bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26656,cycle
392,5c42c79858bc,hitActn,L1: request is a hit,0,26656,cycle
393,5c42c79858c0,add2q_l,L1: The message is added to the processing queue from the core,0,26658,cycle
393,5c42c79858c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
393,5c42c79858c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,26658,cycle
393,5c42c79858c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26658,cycle
393,5c42c79858c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26658,cycle
393,5c42c79858c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26659,cycle
393,5c42c79858c0,add2q_u,L1 receives message from the bus,0,26660,cycle
393,5c42c79858c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26660,cycle
393,5c42c79858c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
393,5c42c79858c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26660,cycle
393,5c42c79858c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26660,cycle
393,5c42c79858c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,26660,cycle
393,5c42c79858c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26917,cycle
393,5c42c79858c0,respond,LLC sends response message to the requesting L1,LLC,26917,cycle
393,5c42c79858c0,updaDat,LLC updates its data array,LLC,26917,cycle
393,5c42c79858c0,wrCache,LLC: New data written to cache,LLC,26917,cycle
393,5c42c79858c0,respond,LLC sends response message to the requesting L1,LLC,26918,cycle
393,5c42c79858c0,add2q_u,L1 receives message from the bus,0,26922,cycle
393,5c42c79858c0,respond,L1 responds to core,0,26922,cycle
393,5c42c79858c0,updaDat,L1 attempts to update its data array,0,26922,cycle
393,5c42c79858c0,wrCache,L1: New data written to cache,0,26922,cycle
394,5c42c79858c4,add2q_l,L1: The message is added to the processing queue from the core,0,26924,cycle
394,5c42c79858c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26924,cycle
394,5c42c79858c4,hitActn,L1: request is a hit,0,26924,cycle
395,5c42c79858c8,add2q_l,L1: The message is added to the processing queue from the core,0,26926,cycle
395,5c42c79858c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26926,cycle
395,5c42c79858c8,hitActn,L1: request is a hit,0,26926,cycle
396,5c42c79858cc,add2q_l,L1: The message is added to the processing queue from the core,0,26928,cycle
396,5c42c79858cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26928,cycle
396,5c42c79858cc,hitActn,L1: request is a hit,0,26928,cycle
397,5c42c79858d0,add2q_l,L1: The message is added to the processing queue from the core,0,26930,cycle
397,5c42c79858d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
397,5c42c79858d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,26930,cycle
397,5c42c79858d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26930,cycle
397,5c42c79858d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26930,cycle
397,5c42c79858d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26931,cycle
397,5c42c79858d0,add2q_u,L1 receives message from the bus,0,26932,cycle
397,5c42c79858d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26932,cycle
397,5c42c79858d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
397,5c42c79858d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26932,cycle
397,5c42c79858d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26932,cycle
397,5c42c79858d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,26932,cycle
397,5c42c79858d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,27189,cycle
397,5c42c79858d0,respond,LLC sends response message to the requesting L1,LLC,27189,cycle
397,5c42c79858d0,updaDat,LLC updates its data array,LLC,27189,cycle
397,5c42c79858d0,wrCache,LLC: New data written to cache,LLC,27189,cycle
397,5c42c79858d0,respond,LLC sends response message to the requesting L1,LLC,27190,cycle
397,5c42c79858d0,add2q_u,L1 receives message from the bus,0,27194,cycle
397,5c42c79858d0,respond,L1 responds to core,0,27194,cycle
397,5c42c79858d0,updaDat,L1 attempts to update its data array,0,27194,cycle
397,5c42c79858d0,wrCache,L1: New data written to cache,0,27194,cycle
398,5c42c79858d4,add2q_l,L1: The message is added to the processing queue from the core,0,27196,cycle
398,5c42c79858d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27196,cycle
398,5c42c79858d4,hitActn,L1: request is a hit,0,27196,cycle
399,5c42c79858d8,add2q_l,L1: The message is added to the processing queue from the core,0,27198,cycle
399,5c42c79858d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27198,cycle
399,5c42c79858d8,hitActn,L1: request is a hit,0,27198,cycle
400,5c42c79858dc,add2q_l,L1: The message is added to the processing queue from the core,0,27200,cycle
400,5c42c79858dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27200,cycle
400,5c42c79858dc,hitActn,L1: request is a hit,0,27200,cycle
401,5c42c79858e0,add2q_l,L1: The message is added to the processing queue from the core,0,27202,cycle
401,5c42c79858e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
401,5c42c79858e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,27202,cycle
401,5c42c79858e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27202,cycle
401,5c42c79858e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27202,cycle
401,5c42c79858e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27203,cycle
401,5c42c79858e0,add2q_u,L1 receives message from the bus,0,27204,cycle
401,5c42c79858e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,27204,cycle
401,5c42c79858e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
401,5c42c79858e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,27204,cycle
401,5c42c79858e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,27204,cycle
401,5c42c79858e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,27204,cycle
401,5c42c79858e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,27461,cycle
401,5c42c79858e0,respond,LLC sends response message to the requesting L1,LLC,27461,cycle
401,5c42c79858e0,updaDat,LLC updates its data array,LLC,27461,cycle
401,5c42c79858e0,wrCache,LLC: New data written to cache,LLC,27461,cycle
401,5c42c79858e0,respond,LLC sends response message to the requesting L1,LLC,27462,cycle
401,5c42c79858e0,add2q_u,L1 receives message from the bus,0,27466,cycle
401,5c42c79858e0,respond,L1 responds to core,0,27466,cycle
401,5c42c79858e0,updaDat,L1 attempts to update its data array,0,27466,cycle
401,5c42c79858e0,wrCache,L1: New data written to cache,0,27466,cycle
402,5c42c79858e4,add2q_l,L1: The message is added to the processing queue from the core,0,27468,cycle
402,5c42c79858e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27468,cycle
402,5c42c79858e4,hitActn,L1: request is a hit,0,27468,cycle
403,5c42c79858e8,add2q_l,L1: The message is added to the processing queue from the core,0,27470,cycle
403,5c42c79858e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27470,cycle
403,5c42c79858e8,hitActn,L1: request is a hit,0,27470,cycle
404,5c42c79858ec,add2q_l,L1: The message is added to the processing queue from the core,0,27472,cycle
404,5c42c79858ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27472,cycle
404,5c42c79858ec,hitActn,L1: request is a hit,0,27472,cycle
405,5c42c79858f0,add2q_l,L1: The message is added to the processing queue from the core,0,27474,cycle
405,5c42c79858f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
405,5c42c79858f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,27474,cycle
405,5c42c79858f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27474,cycle
405,5c42c79858f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27474,cycle
405,5c42c79858f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27475,cycle
405,5c42c79858f0,add2q_u,L1 receives message from the bus,0,27476,cycle
405,5c42c79858f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,27476,cycle
405,5c42c79858f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
405,5c42c79858f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,27476,cycle
405,5c42c79858f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,27476,cycle
405,5c42c79858f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,27476,cycle
405,5c42c79858f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,27733,cycle
405,5c42c79858f0,respond,LLC sends response message to the requesting L1,LLC,27733,cycle
405,5c42c79858f0,updaDat,LLC updates its data array,LLC,27733,cycle
405,5c42c79858f0,wrCache,LLC: New data written to cache,LLC,27733,cycle
405,5c42c79858f0,respond,LLC sends response message to the requesting L1,LLC,27734,cycle
405,5c42c79858f0,add2q_u,L1 receives message from the bus,0,27738,cycle
405,5c42c79858f0,respond,L1 responds to core,0,27738,cycle
405,5c42c79858f0,updaDat,L1 attempts to update its data array,0,27738,cycle
405,5c42c79858f0,wrCache,L1: New data written to cache,0,27738,cycle
406,5c42c79858f4,add2q_l,L1: The message is added to the processing queue from the core,0,27740,cycle
406,5c42c79858f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27740,cycle
406,5c42c79858f4,hitActn,L1: request is a hit,0,27740,cycle
407,5c42c79858f8,add2q_l,L1: The message is added to the processing queue from the core,0,27742,cycle
407,5c42c79858f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27742,cycle
407,5c42c79858f8,hitActn,L1: request is a hit,0,27742,cycle
408,5c42c79858fc,add2q_l,L1: The message is added to the processing queue from the core,0,27744,cycle
408,5c42c79858fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27744,cycle
408,5c42c79858fc,hitActn,L1: request is a hit,0,27744,cycle
409,5c42c7985900,add2q_l,L1: The message is added to the processing queue from the core,0,27746,cycle
409,5c42c7985900,Miss?  ,L1: Was the request a miss?,0,1,boolean
409,5c42c7985900,MSIredy,L1: Protocol determines message is now ready to be processed,0,27746,cycle
409,5c42c7985900,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27746,cycle
409,5c42c7985900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27746,cycle
409,5c42c7985900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27747,cycle
409,5c42c7985900,add2q_u,L1 receives message from the bus,0,27748,cycle
409,5c42c7985900,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,27748,cycle
409,5c42c7985900,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
409,5c42c7985900,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,27748,cycle
409,5c42c7985900,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,27748,cycle
409,5c42c7985900,add_req,LLC miss -> LLC sends request to DRAM,LLC,27748,cycle
409,5c42c7985900,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28005,cycle
409,5c42c7985900,respond,LLC sends response message to the requesting L1,LLC,28005,cycle
409,5c42c7985900,updaDat,LLC updates its data array,LLC,28005,cycle
409,5c42c7985900,wrCache,LLC: New data written to cache,LLC,28005,cycle
409,5c42c7985900,respond,LLC sends response message to the requesting L1,LLC,28006,cycle
409,5c42c7985900,add2q_u,L1 receives message from the bus,0,28010,cycle
409,5c42c7985900,respond,L1 responds to core,0,28010,cycle
409,5c42c7985900,updaDat,L1 attempts to update its data array,0,28010,cycle
409,5c42c7985900,wrCache,L1: New data written to cache,0,28010,cycle
410,5c42c7985904,add2q_l,L1: The message is added to the processing queue from the core,0,28012,cycle
410,5c42c7985904,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28012,cycle
410,5c42c7985904,hitActn,L1: request is a hit,0,28012,cycle
411,5c42c7985908,add2q_l,L1: The message is added to the processing queue from the core,0,28014,cycle
411,5c42c7985908,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28014,cycle
411,5c42c7985908,hitActn,L1: request is a hit,0,28014,cycle
412,5c42c798590c,add2q_l,L1: The message is added to the processing queue from the core,0,28016,cycle
412,5c42c798590c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28016,cycle
412,5c42c798590c,hitActn,L1: request is a hit,0,28016,cycle
413,5c42c7985910,add2q_l,L1: The message is added to the processing queue from the core,0,28018,cycle
413,5c42c7985910,Miss?  ,L1: Was the request a miss?,0,1,boolean
413,5c42c7985910,MSIredy,L1: Protocol determines message is now ready to be processed,0,28018,cycle
413,5c42c7985910,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28018,cycle
413,5c42c7985910,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28018,cycle
413,5c42c7985910,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28019,cycle
413,5c42c7985910,add2q_u,L1 receives message from the bus,0,28020,cycle
413,5c42c7985910,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28020,cycle
413,5c42c7985910,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
413,5c42c7985910,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28020,cycle
413,5c42c7985910,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28020,cycle
413,5c42c7985910,add_req,LLC miss -> LLC sends request to DRAM,LLC,28020,cycle
413,5c42c7985910,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28277,cycle
413,5c42c7985910,respond,LLC sends response message to the requesting L1,LLC,28277,cycle
413,5c42c7985910,updaDat,LLC updates its data array,LLC,28277,cycle
413,5c42c7985910,wrCache,LLC: New data written to cache,LLC,28277,cycle
413,5c42c7985910,respond,LLC sends response message to the requesting L1,LLC,28278,cycle
413,5c42c7985910,add2q_u,L1 receives message from the bus,0,28282,cycle
413,5c42c7985910,respond,L1 responds to core,0,28282,cycle
413,5c42c7985910,updaDat,L1 attempts to update its data array,0,28282,cycle
413,5c42c7985910,wrCache,L1: New data written to cache,0,28282,cycle
414,5c42c7985914,add2q_l,L1: The message is added to the processing queue from the core,0,28284,cycle
414,5c42c7985914,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28284,cycle
414,5c42c7985914,hitActn,L1: request is a hit,0,28284,cycle
415,5c42c7985918,add2q_l,L1: The message is added to the processing queue from the core,0,28286,cycle
415,5c42c7985918,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28286,cycle
415,5c42c7985918,hitActn,L1: request is a hit,0,28286,cycle
416,5c42c798591c,add2q_l,L1: The message is added to the processing queue from the core,0,28288,cycle
416,5c42c798591c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28288,cycle
416,5c42c798591c,hitActn,L1: request is a hit,0,28288,cycle
417,5c42c7985920,add2q_l,L1: The message is added to the processing queue from the core,0,28290,cycle
417,5c42c7985920,Miss?  ,L1: Was the request a miss?,0,1,boolean
417,5c42c7985920,MSIredy,L1: Protocol determines message is now ready to be processed,0,28290,cycle
417,5c42c7985920,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28290,cycle
417,5c42c7985920,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28290,cycle
417,5c42c7985920,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28291,cycle
417,5c42c7985920,add2q_u,L1 receives message from the bus,0,28292,cycle
417,5c42c7985920,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28292,cycle
417,5c42c7985920,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
417,5c42c7985920,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28292,cycle
417,5c42c7985920,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28292,cycle
417,5c42c7985920,add_req,LLC miss -> LLC sends request to DRAM,LLC,28292,cycle
417,5c42c7985920,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28549,cycle
417,5c42c7985920,respond,LLC sends response message to the requesting L1,LLC,28549,cycle
417,5c42c7985920,updaDat,LLC updates its data array,LLC,28549,cycle
417,5c42c7985920,wrCache,LLC: New data written to cache,LLC,28549,cycle
417,5c42c7985920,respond,LLC sends response message to the requesting L1,LLC,28550,cycle
417,5c42c7985920,add2q_u,L1 receives message from the bus,0,28554,cycle
417,5c42c7985920,respond,L1 responds to core,0,28554,cycle
417,5c42c7985920,updaDat,L1 attempts to update its data array,0,28554,cycle
417,5c42c7985920,wrCache,L1: New data written to cache,0,28554,cycle
418,5c42c7985924,add2q_l,L1: The message is added to the processing queue from the core,0,28556,cycle
418,5c42c7985924,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28556,cycle
418,5c42c7985924,hitActn,L1: request is a hit,0,28556,cycle
419,5c42c7985928,add2q_l,L1: The message is added to the processing queue from the core,0,28558,cycle
419,5c42c7985928,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28558,cycle
419,5c42c7985928,hitActn,L1: request is a hit,0,28558,cycle
420,5c42c798592c,add2q_l,L1: The message is added to the processing queue from the core,0,28560,cycle
420,5c42c798592c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28560,cycle
420,5c42c798592c,hitActn,L1: request is a hit,0,28560,cycle
421,5c42c7985930,add2q_l,L1: The message is added to the processing queue from the core,0,28562,cycle
421,5c42c7985930,Miss?  ,L1: Was the request a miss?,0,1,boolean
421,5c42c7985930,MSIredy,L1: Protocol determines message is now ready to be processed,0,28562,cycle
421,5c42c7985930,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28562,cycle
421,5c42c7985930,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28562,cycle
421,5c42c7985930,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28563,cycle
421,5c42c7985930,add2q_u,L1 receives message from the bus,0,28564,cycle
421,5c42c7985930,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28564,cycle
421,5c42c7985930,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
421,5c42c7985930,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28564,cycle
421,5c42c7985930,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28564,cycle
421,5c42c7985930,add_req,LLC miss -> LLC sends request to DRAM,LLC,28564,cycle
421,5c42c7985930,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28821,cycle
421,5c42c7985930,respond,LLC sends response message to the requesting L1,LLC,28821,cycle
421,5c42c7985930,updaDat,LLC updates its data array,LLC,28821,cycle
421,5c42c7985930,wrCache,LLC: New data written to cache,LLC,28821,cycle
421,5c42c7985930,respond,LLC sends response message to the requesting L1,LLC,28822,cycle
421,5c42c7985930,add2q_u,L1 receives message from the bus,0,28826,cycle
421,5c42c7985930,respond,L1 responds to core,0,28826,cycle
421,5c42c7985930,updaDat,L1 attempts to update its data array,0,28826,cycle
421,5c42c7985930,wrCache,L1: New data written to cache,0,28826,cycle
422,5c42c7985934,add2q_l,L1: The message is added to the processing queue from the core,0,28828,cycle
422,5c42c7985934,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28828,cycle
422,5c42c7985934,hitActn,L1: request is a hit,0,28828,cycle
423,5c42c7985938,add2q_l,L1: The message is added to the processing queue from the core,0,28830,cycle
423,5c42c7985938,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28830,cycle
423,5c42c7985938,hitActn,L1: request is a hit,0,28830,cycle
424,5c42c798593c,add2q_l,L1: The message is added to the processing queue from the core,0,28832,cycle
424,5c42c798593c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28832,cycle
424,5c42c798593c,hitActn,L1: request is a hit,0,28832,cycle
425,5c42c7985940,add2q_l,L1: The message is added to the processing queue from the core,0,28834,cycle
425,5c42c7985940,Miss?  ,L1: Was the request a miss?,0,1,boolean
425,5c42c7985940,MSIredy,L1: Protocol determines message is now ready to be processed,0,28834,cycle
425,5c42c7985940,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28834,cycle
425,5c42c7985940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28834,cycle
425,5c42c7985940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28835,cycle
425,5c42c7985940,add2q_u,L1 receives message from the bus,0,28836,cycle
425,5c42c7985940,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28836,cycle
425,5c42c7985940,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
425,5c42c7985940,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28836,cycle
425,5c42c7985940,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28836,cycle
425,5c42c7985940,add_req,LLC miss -> LLC sends request to DRAM,LLC,28836,cycle
425,5c42c7985940,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29093,cycle
425,5c42c7985940,respond,LLC sends response message to the requesting L1,LLC,29093,cycle
425,5c42c7985940,updaDat,LLC updates its data array,LLC,29093,cycle
425,5c42c7985940,wrCache,LLC: New data written to cache,LLC,29093,cycle
425,5c42c7985940,respond,LLC sends response message to the requesting L1,LLC,29094,cycle
425,5c42c7985940,add2q_u,L1 receives message from the bus,0,29098,cycle
425,5c42c7985940,respond,L1 responds to core,0,29098,cycle
425,5c42c7985940,updaDat,L1 attempts to update its data array,0,29098,cycle
425,5c42c7985940,wrCache,L1: New data written to cache,0,29098,cycle
426,5c42c7985944,add2q_l,L1: The message is added to the processing queue from the core,0,29100,cycle
426,5c42c7985944,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29100,cycle
426,5c42c7985944,hitActn,L1: request is a hit,0,29100,cycle
427,5c42c7985948,add2q_l,L1: The message is added to the processing queue from the core,0,29102,cycle
427,5c42c7985948,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29102,cycle
427,5c42c7985948,hitActn,L1: request is a hit,0,29102,cycle
428,5c42c798594c,add2q_l,L1: The message is added to the processing queue from the core,0,29104,cycle
428,5c42c798594c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29104,cycle
428,5c42c798594c,hitActn,L1: request is a hit,0,29104,cycle
429,5c42c7985950,add2q_l,L1: The message is added to the processing queue from the core,0,29106,cycle
429,5c42c7985950,Miss?  ,L1: Was the request a miss?,0,1,boolean
429,5c42c7985950,MSIredy,L1: Protocol determines message is now ready to be processed,0,29106,cycle
429,5c42c7985950,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29106,cycle
429,5c42c7985950,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29106,cycle
429,5c42c7985950,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29107,cycle
429,5c42c7985950,add2q_u,L1 receives message from the bus,0,29108,cycle
429,5c42c7985950,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29108,cycle
429,5c42c7985950,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
429,5c42c7985950,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29108,cycle
429,5c42c7985950,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29108,cycle
429,5c42c7985950,add_req,LLC miss -> LLC sends request to DRAM,LLC,29108,cycle
429,5c42c7985950,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29365,cycle
429,5c42c7985950,respond,LLC sends response message to the requesting L1,LLC,29365,cycle
429,5c42c7985950,updaDat,LLC updates its data array,LLC,29365,cycle
429,5c42c7985950,wrCache,LLC: New data written to cache,LLC,29365,cycle
429,5c42c7985950,respond,LLC sends response message to the requesting L1,LLC,29366,cycle
429,5c42c7985950,add2q_u,L1 receives message from the bus,0,29370,cycle
429,5c42c7985950,respond,L1 responds to core,0,29370,cycle
429,5c42c7985950,updaDat,L1 attempts to update its data array,0,29370,cycle
429,5c42c7985950,wrCache,L1: New data written to cache,0,29370,cycle
430,5c42c7985954,add2q_l,L1: The message is added to the processing queue from the core,0,29372,cycle
430,5c42c7985954,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29372,cycle
430,5c42c7985954,hitActn,L1: request is a hit,0,29372,cycle
431,5c42c7985958,add2q_l,L1: The message is added to the processing queue from the core,0,29374,cycle
431,5c42c7985958,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29374,cycle
431,5c42c7985958,hitActn,L1: request is a hit,0,29374,cycle
432,5c42c798595c,add2q_l,L1: The message is added to the processing queue from the core,0,29376,cycle
432,5c42c798595c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29376,cycle
432,5c42c798595c,hitActn,L1: request is a hit,0,29376,cycle
433,5c42c7985960,add2q_l,L1: The message is added to the processing queue from the core,0,29378,cycle
433,5c42c7985960,Miss?  ,L1: Was the request a miss?,0,1,boolean
433,5c42c7985960,MSIredy,L1: Protocol determines message is now ready to be processed,0,29378,cycle
433,5c42c7985960,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29378,cycle
433,5c42c7985960,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29378,cycle
433,5c42c7985960,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29379,cycle
433,5c42c7985960,add2q_u,L1 receives message from the bus,0,29380,cycle
433,5c42c7985960,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29380,cycle
433,5c42c7985960,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
433,5c42c7985960,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29380,cycle
433,5c42c7985960,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29380,cycle
433,5c42c7985960,add_req,LLC miss -> LLC sends request to DRAM,LLC,29380,cycle
433,5c42c7985960,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29637,cycle
433,5c42c7985960,respond,LLC sends response message to the requesting L1,LLC,29637,cycle
433,5c42c7985960,updaDat,LLC updates its data array,LLC,29637,cycle
433,5c42c7985960,wrCache,LLC: New data written to cache,LLC,29637,cycle
433,5c42c7985960,respond,LLC sends response message to the requesting L1,LLC,29638,cycle
433,5c42c7985960,add2q_u,L1 receives message from the bus,0,29642,cycle
433,5c42c7985960,respond,L1 responds to core,0,29642,cycle
433,5c42c7985960,updaDat,L1 attempts to update its data array,0,29642,cycle
433,5c42c7985960,wrCache,L1: New data written to cache,0,29642,cycle
434,5c42c7985964,add2q_l,L1: The message is added to the processing queue from the core,0,29644,cycle
434,5c42c7985964,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29644,cycle
434,5c42c7985964,hitActn,L1: request is a hit,0,29644,cycle
435,5c42c7985968,add2q_l,L1: The message is added to the processing queue from the core,0,29646,cycle
435,5c42c7985968,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29646,cycle
435,5c42c7985968,hitActn,L1: request is a hit,0,29646,cycle
436,5c42c798596c,add2q_l,L1: The message is added to the processing queue from the core,0,29648,cycle
436,5c42c798596c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29648,cycle
436,5c42c798596c,hitActn,L1: request is a hit,0,29648,cycle
437,5c42c7985970,add2q_l,L1: The message is added to the processing queue from the core,0,29650,cycle
437,5c42c7985970,Miss?  ,L1: Was the request a miss?,0,1,boolean
437,5c42c7985970,MSIredy,L1: Protocol determines message is now ready to be processed,0,29650,cycle
437,5c42c7985970,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29650,cycle
437,5c42c7985970,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29650,cycle
437,5c42c7985970,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29651,cycle
437,5c42c7985970,add2q_u,L1 receives message from the bus,0,29652,cycle
437,5c42c7985970,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29652,cycle
437,5c42c7985970,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
437,5c42c7985970,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29652,cycle
437,5c42c7985970,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29652,cycle
437,5c42c7985970,add_req,LLC miss -> LLC sends request to DRAM,LLC,29652,cycle
437,5c42c7985970,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29909,cycle
437,5c42c7985970,respond,LLC sends response message to the requesting L1,LLC,29909,cycle
437,5c42c7985970,updaDat,LLC updates its data array,LLC,29909,cycle
437,5c42c7985970,wrCache,LLC: New data written to cache,LLC,29909,cycle
437,5c42c7985970,respond,LLC sends response message to the requesting L1,LLC,29910,cycle
437,5c42c7985970,add2q_u,L1 receives message from the bus,0,29914,cycle
437,5c42c7985970,respond,L1 responds to core,0,29914,cycle
437,5c42c7985970,updaDat,L1 attempts to update its data array,0,29914,cycle
437,5c42c7985970,wrCache,L1: New data written to cache,0,29914,cycle
438,5c42c7985974,add2q_l,L1: The message is added to the processing queue from the core,0,29916,cycle
438,5c42c7985974,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29916,cycle
438,5c42c7985974,hitActn,L1: request is a hit,0,29916,cycle
439,5c42c7985978,add2q_l,L1: The message is added to the processing queue from the core,0,29918,cycle
439,5c42c7985978,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29918,cycle
439,5c42c7985978,hitActn,L1: request is a hit,0,29918,cycle
440,5c42c798597c,add2q_l,L1: The message is added to the processing queue from the core,0,29920,cycle
440,5c42c798597c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29920,cycle
440,5c42c798597c,hitActn,L1: request is a hit,0,29920,cycle
441,5c42c7985980,add2q_l,L1: The message is added to the processing queue from the core,0,29922,cycle
441,5c42c7985980,Miss?  ,L1: Was the request a miss?,0,1,boolean
441,5c42c7985980,MSIredy,L1: Protocol determines message is now ready to be processed,0,29922,cycle
441,5c42c7985980,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29922,cycle
441,5c42c7985980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29922,cycle
441,5c42c7985980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29923,cycle
441,5c42c7985980,add2q_u,L1 receives message from the bus,0,29924,cycle
441,5c42c7985980,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29924,cycle
441,5c42c7985980,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
441,5c42c7985980,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29924,cycle
441,5c42c7985980,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29924,cycle
441,5c42c7985980,add_req,LLC miss -> LLC sends request to DRAM,LLC,29924,cycle
441,5c42c7985980,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30181,cycle
441,5c42c7985980,respond,LLC sends response message to the requesting L1,LLC,30181,cycle
441,5c42c7985980,updaDat,LLC updates its data array,LLC,30181,cycle
441,5c42c7985980,wrCache,LLC: New data written to cache,LLC,30181,cycle
441,5c42c7985980,respond,LLC sends response message to the requesting L1,LLC,30182,cycle
441,5c42c7985980,add2q_u,L1 receives message from the bus,0,30186,cycle
441,5c42c7985980,respond,L1 responds to core,0,30186,cycle
441,5c42c7985980,updaDat,L1 attempts to update its data array,0,30186,cycle
441,5c42c7985980,wrCache,L1: New data written to cache,0,30186,cycle
442,5c42c7985984,add2q_l,L1: The message is added to the processing queue from the core,0,30188,cycle
442,5c42c7985984,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30188,cycle
442,5c42c7985984,hitActn,L1: request is a hit,0,30188,cycle
443,5c42c7985988,add2q_l,L1: The message is added to the processing queue from the core,0,30190,cycle
443,5c42c7985988,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30190,cycle
443,5c42c7985988,hitActn,L1: request is a hit,0,30190,cycle
444,5c42c798598c,add2q_l,L1: The message is added to the processing queue from the core,0,30192,cycle
444,5c42c798598c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30192,cycle
444,5c42c798598c,hitActn,L1: request is a hit,0,30192,cycle
445,5c42c7985990,add2q_l,L1: The message is added to the processing queue from the core,0,30194,cycle
445,5c42c7985990,Miss?  ,L1: Was the request a miss?,0,1,boolean
445,5c42c7985990,MSIredy,L1: Protocol determines message is now ready to be processed,0,30194,cycle
445,5c42c7985990,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30194,cycle
445,5c42c7985990,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30194,cycle
445,5c42c7985990,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30195,cycle
445,5c42c7985990,add2q_u,L1 receives message from the bus,0,30196,cycle
445,5c42c7985990,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,30196,cycle
445,5c42c7985990,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
445,5c42c7985990,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,30196,cycle
445,5c42c7985990,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,30196,cycle
445,5c42c7985990,add_req,LLC miss -> LLC sends request to DRAM,LLC,30196,cycle
445,5c42c7985990,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30453,cycle
445,5c42c7985990,respond,LLC sends response message to the requesting L1,LLC,30453,cycle
445,5c42c7985990,updaDat,LLC updates its data array,LLC,30453,cycle
445,5c42c7985990,wrCache,LLC: New data written to cache,LLC,30453,cycle
445,5c42c7985990,respond,LLC sends response message to the requesting L1,LLC,30454,cycle
445,5c42c7985990,add2q_u,L1 receives message from the bus,0,30458,cycle
445,5c42c7985990,respond,L1 responds to core,0,30458,cycle
445,5c42c7985990,updaDat,L1 attempts to update its data array,0,30458,cycle
445,5c42c7985990,wrCache,L1: New data written to cache,0,30458,cycle
446,5c42c7985994,add2q_l,L1: The message is added to the processing queue from the core,0,30460,cycle
446,5c42c7985994,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30460,cycle
446,5c42c7985994,hitActn,L1: request is a hit,0,30460,cycle
447,5c42c7985998,add2q_l,L1: The message is added to the processing queue from the core,0,30462,cycle
447,5c42c7985998,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30462,cycle
447,5c42c7985998,hitActn,L1: request is a hit,0,30462,cycle
448,5c42c798599c,add2q_l,L1: The message is added to the processing queue from the core,0,30464,cycle
448,5c42c798599c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30464,cycle
448,5c42c798599c,hitActn,L1: request is a hit,0,30464,cycle
449,5c42c79859a0,add2q_l,L1: The message is added to the processing queue from the core,0,30466,cycle
449,5c42c79859a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
449,5c42c79859a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,30466,cycle
449,5c42c79859a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30466,cycle
449,5c42c79859a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30466,cycle
449,5c42c79859a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30467,cycle
449,5c42c79859a0,add2q_u,L1 receives message from the bus,0,30468,cycle
449,5c42c79859a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,30468,cycle
449,5c42c79859a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
449,5c42c79859a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,30468,cycle
449,5c42c79859a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,30468,cycle
449,5c42c79859a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,30468,cycle
449,5c42c79859a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30725,cycle
449,5c42c79859a0,respond,LLC sends response message to the requesting L1,LLC,30725,cycle
449,5c42c79859a0,updaDat,LLC updates its data array,LLC,30725,cycle
449,5c42c79859a0,wrCache,LLC: New data written to cache,LLC,30725,cycle
449,5c42c79859a0,respond,LLC sends response message to the requesting L1,LLC,30726,cycle
449,5c42c79859a0,add2q_u,L1 receives message from the bus,0,30730,cycle
449,5c42c79859a0,respond,L1 responds to core,0,30730,cycle
449,5c42c79859a0,updaDat,L1 attempts to update its data array,0,30730,cycle
449,5c42c79859a0,wrCache,L1: New data written to cache,0,30730,cycle
450,5c42c79859a4,add2q_l,L1: The message is added to the processing queue from the core,0,30732,cycle
450,5c42c79859a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30732,cycle
450,5c42c79859a4,hitActn,L1: request is a hit,0,30732,cycle
451,5c42c79859a8,add2q_l,L1: The message is added to the processing queue from the core,0,30734,cycle
451,5c42c79859a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30734,cycle
451,5c42c79859a8,hitActn,L1: request is a hit,0,30734,cycle
452,5c42c79859ac,add2q_l,L1: The message is added to the processing queue from the core,0,30736,cycle
452,5c42c79859ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30736,cycle
452,5c42c79859ac,hitActn,L1: request is a hit,0,30736,cycle
453,5c42c79859b0,add2q_l,L1: The message is added to the processing queue from the core,0,30738,cycle
453,5c42c79859b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
453,5c42c79859b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,30738,cycle
453,5c42c79859b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30738,cycle
453,5c42c79859b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30738,cycle
453,5c42c79859b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30739,cycle
453,5c42c79859b0,add2q_u,L1 receives message from the bus,0,30740,cycle
453,5c42c79859b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,30740,cycle
453,5c42c79859b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
453,5c42c79859b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,30740,cycle
453,5c42c79859b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,30740,cycle
453,5c42c79859b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,30740,cycle
453,5c42c79859b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30997,cycle
453,5c42c79859b0,respond,LLC sends response message to the requesting L1,LLC,30997,cycle
453,5c42c79859b0,updaDat,LLC updates its data array,LLC,30997,cycle
453,5c42c79859b0,wrCache,LLC: New data written to cache,LLC,30997,cycle
453,5c42c79859b0,respond,LLC sends response message to the requesting L1,LLC,30998,cycle
453,5c42c79859b0,add2q_u,L1 receives message from the bus,0,31002,cycle
453,5c42c79859b0,respond,L1 responds to core,0,31002,cycle
453,5c42c79859b0,updaDat,L1 attempts to update its data array,0,31002,cycle
453,5c42c79859b0,wrCache,L1: New data written to cache,0,31002,cycle
454,5c42c79859b4,add2q_l,L1: The message is added to the processing queue from the core,0,31004,cycle
454,5c42c79859b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31004,cycle
454,5c42c79859b4,hitActn,L1: request is a hit,0,31004,cycle
455,5c42c79859b8,add2q_l,L1: The message is added to the processing queue from the core,0,31006,cycle
455,5c42c79859b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31006,cycle
455,5c42c79859b8,hitActn,L1: request is a hit,0,31006,cycle
456,5c42c79859bc,add2q_l,L1: The message is added to the processing queue from the core,0,31008,cycle
456,5c42c79859bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31008,cycle
456,5c42c79859bc,hitActn,L1: request is a hit,0,31008,cycle
457,5c42c79859c0,add2q_l,L1: The message is added to the processing queue from the core,0,31010,cycle
457,5c42c79859c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
457,5c42c79859c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,31010,cycle
457,5c42c79859c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31010,cycle
457,5c42c79859c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31010,cycle
457,5c42c79859c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31011,cycle
457,5c42c79859c0,add2q_u,L1 receives message from the bus,0,31012,cycle
457,5c42c79859c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31012,cycle
457,5c42c79859c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
457,5c42c79859c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31012,cycle
457,5c42c79859c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31012,cycle
457,5c42c79859c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,31012,cycle
457,5c42c79859c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,31269,cycle
457,5c42c79859c0,respond,LLC sends response message to the requesting L1,LLC,31269,cycle
457,5c42c79859c0,updaDat,LLC updates its data array,LLC,31269,cycle
457,5c42c79859c0,wrCache,LLC: New data written to cache,LLC,31269,cycle
457,5c42c79859c0,respond,LLC sends response message to the requesting L1,LLC,31270,cycle
457,5c42c79859c0,add2q_u,L1 receives message from the bus,0,31274,cycle
457,5c42c79859c0,respond,L1 responds to core,0,31274,cycle
457,5c42c79859c0,updaDat,L1 attempts to update its data array,0,31274,cycle
457,5c42c79859c0,wrCache,L1: New data written to cache,0,31274,cycle
458,5c42c79859c4,add2q_l,L1: The message is added to the processing queue from the core,0,31276,cycle
458,5c42c79859c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31276,cycle
458,5c42c79859c4,hitActn,L1: request is a hit,0,31276,cycle
459,5c42c79859c8,add2q_l,L1: The message is added to the processing queue from the core,0,31278,cycle
459,5c42c79859c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31278,cycle
459,5c42c79859c8,hitActn,L1: request is a hit,0,31278,cycle
460,5c42c79859cc,add2q_l,L1: The message is added to the processing queue from the core,0,31280,cycle
460,5c42c79859cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31280,cycle
460,5c42c79859cc,hitActn,L1: request is a hit,0,31280,cycle
461,5c42c79859d0,add2q_l,L1: The message is added to the processing queue from the core,0,31282,cycle
461,5c42c79859d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
461,5c42c79859d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,31282,cycle
461,5c42c79859d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31282,cycle
461,5c42c79859d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31282,cycle
461,5c42c79859d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31283,cycle
461,5c42c79859d0,add2q_u,L1 receives message from the bus,0,31284,cycle
461,5c42c79859d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31284,cycle
461,5c42c79859d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
461,5c42c79859d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31284,cycle
461,5c42c79859d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31284,cycle
461,5c42c79859d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,31284,cycle
461,5c42c79859d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,31541,cycle
461,5c42c79859d0,respond,LLC sends response message to the requesting L1,LLC,31541,cycle
461,5c42c79859d0,updaDat,LLC updates its data array,LLC,31541,cycle
461,5c42c79859d0,wrCache,LLC: New data written to cache,LLC,31541,cycle
461,5c42c79859d0,respond,LLC sends response message to the requesting L1,LLC,31542,cycle
461,5c42c79859d0,add2q_u,L1 receives message from the bus,0,31546,cycle
461,5c42c79859d0,respond,L1 responds to core,0,31546,cycle
461,5c42c79859d0,updaDat,L1 attempts to update its data array,0,31546,cycle
461,5c42c79859d0,wrCache,L1: New data written to cache,0,31546,cycle
462,5c42c79859d4,add2q_l,L1: The message is added to the processing queue from the core,0,31548,cycle
462,5c42c79859d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31548,cycle
462,5c42c79859d4,hitActn,L1: request is a hit,0,31548,cycle
463,5c42c79859d8,add2q_l,L1: The message is added to the processing queue from the core,0,31550,cycle
463,5c42c79859d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31550,cycle
463,5c42c79859d8,hitActn,L1: request is a hit,0,31550,cycle
464,5c42c79859dc,add2q_l,L1: The message is added to the processing queue from the core,0,31552,cycle
464,5c42c79859dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31552,cycle
464,5c42c79859dc,hitActn,L1: request is a hit,0,31552,cycle
465,5c42c79859e0,add2q_l,L1: The message is added to the processing queue from the core,0,31554,cycle
465,5c42c79859e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
465,5c42c79859e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,31554,cycle
465,5c42c79859e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31554,cycle
465,5c42c79859e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31554,cycle
465,5c42c79859e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31555,cycle
465,5c42c79859e0,add2q_u,L1 receives message from the bus,0,31556,cycle
465,5c42c79859e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31556,cycle
465,5c42c79859e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
465,5c42c79859e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31556,cycle
465,5c42c79859e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31556,cycle
465,5c42c79859e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,31556,cycle
465,5c42c79859e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,31813,cycle
465,5c42c79859e0,respond,LLC sends response message to the requesting L1,LLC,31813,cycle
465,5c42c79859e0,updaDat,LLC updates its data array,LLC,31813,cycle
465,5c42c79859e0,wrCache,LLC: New data written to cache,LLC,31813,cycle
465,5c42c79859e0,respond,LLC sends response message to the requesting L1,LLC,31814,cycle
465,5c42c79859e0,add2q_u,L1 receives message from the bus,0,31818,cycle
465,5c42c79859e0,respond,L1 responds to core,0,31818,cycle
465,5c42c79859e0,updaDat,L1 attempts to update its data array,0,31818,cycle
465,5c42c79859e0,wrCache,L1: New data written to cache,0,31818,cycle
466,5c42c79859e4,add2q_l,L1: The message is added to the processing queue from the core,0,31820,cycle
466,5c42c79859e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31820,cycle
466,5c42c79859e4,hitActn,L1: request is a hit,0,31820,cycle
467,5c42c79859e8,add2q_l,L1: The message is added to the processing queue from the core,0,31822,cycle
467,5c42c79859e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31822,cycle
467,5c42c79859e8,hitActn,L1: request is a hit,0,31822,cycle
468,5c42c79859ec,add2q_l,L1: The message is added to the processing queue from the core,0,31824,cycle
468,5c42c79859ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31824,cycle
468,5c42c79859ec,hitActn,L1: request is a hit,0,31824,cycle
469,5c42c79859f0,add2q_l,L1: The message is added to the processing queue from the core,0,31826,cycle
469,5c42c79859f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
469,5c42c79859f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,31826,cycle
469,5c42c79859f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31826,cycle
469,5c42c79859f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31826,cycle
469,5c42c79859f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31827,cycle
469,5c42c79859f0,add2q_u,L1 receives message from the bus,0,31828,cycle
469,5c42c79859f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31828,cycle
469,5c42c79859f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
469,5c42c79859f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31828,cycle
469,5c42c79859f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31828,cycle
469,5c42c79859f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,31828,cycle
469,5c42c79859f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32085,cycle
469,5c42c79859f0,respond,LLC sends response message to the requesting L1,LLC,32085,cycle
469,5c42c79859f0,updaDat,LLC updates its data array,LLC,32085,cycle
469,5c42c79859f0,wrCache,LLC: New data written to cache,LLC,32085,cycle
469,5c42c79859f0,respond,LLC sends response message to the requesting L1,LLC,32086,cycle
469,5c42c79859f0,add2q_u,L1 receives message from the bus,0,32090,cycle
469,5c42c79859f0,respond,L1 responds to core,0,32090,cycle
469,5c42c79859f0,updaDat,L1 attempts to update its data array,0,32090,cycle
469,5c42c79859f0,wrCache,L1: New data written to cache,0,32090,cycle
470,5c42c79859f4,add2q_l,L1: The message is added to the processing queue from the core,0,32092,cycle
470,5c42c79859f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32092,cycle
470,5c42c79859f4,hitActn,L1: request is a hit,0,32092,cycle
471,5c42c79859f8,add2q_l,L1: The message is added to the processing queue from the core,0,32094,cycle
471,5c42c79859f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32094,cycle
471,5c42c79859f8,hitActn,L1: request is a hit,0,32094,cycle
472,5c42c79859fc,add2q_l,L1: The message is added to the processing queue from the core,0,32096,cycle
472,5c42c79859fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32096,cycle
472,5c42c79859fc,hitActn,L1: request is a hit,0,32096,cycle
473,5c42c7985a00,add2q_l,L1: The message is added to the processing queue from the core,0,32098,cycle
473,5c42c7985a00,Miss?  ,L1: Was the request a miss?,0,1,boolean
473,5c42c7985a00,MSIredy,L1: Protocol determines message is now ready to be processed,0,32098,cycle
473,5c42c7985a00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32098,cycle
473,5c42c7985a00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32098,cycle
473,5c42c7985a00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32099,cycle
473,5c42c7985a00,add2q_u,L1 receives message from the bus,0,32100,cycle
473,5c42c7985a00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32100,cycle
473,5c42c7985a00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
473,5c42c7985a00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32100,cycle
473,5c42c7985a00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32100,cycle
473,5c42c7985a00,add_req,LLC miss -> LLC sends request to DRAM,LLC,32100,cycle
473,5c42c7985a00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32357,cycle
473,5c42c7985a00,respond,LLC sends response message to the requesting L1,LLC,32357,cycle
473,5c42c7985a00,updaDat,LLC updates its data array,LLC,32357,cycle
473,5c42c7985a00,wrCache,LLC: New data written to cache,LLC,32357,cycle
473,5c42c7985a00,respond,LLC sends response message to the requesting L1,LLC,32358,cycle
473,5c42c7985a00,add2q_u,L1 receives message from the bus,0,32362,cycle
473,5c42c7985a00,respond,L1 responds to core,0,32362,cycle
473,5c42c7985a00,updaDat,L1 attempts to update its data array,0,32362,cycle
473,5c42c7985a00,wrCache,L1: New data written to cache,0,32362,cycle
474,5c42c7985a04,add2q_l,L1: The message is added to the processing queue from the core,0,32364,cycle
474,5c42c7985a04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32364,cycle
474,5c42c7985a04,hitActn,L1: request is a hit,0,32364,cycle
475,5c42c7985a08,add2q_l,L1: The message is added to the processing queue from the core,0,32366,cycle
475,5c42c7985a08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32366,cycle
475,5c42c7985a08,hitActn,L1: request is a hit,0,32366,cycle
476,5c42c7985a0c,add2q_l,L1: The message is added to the processing queue from the core,0,32368,cycle
476,5c42c7985a0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32368,cycle
476,5c42c7985a0c,hitActn,L1: request is a hit,0,32368,cycle
477,5c42c7985a10,add2q_l,L1: The message is added to the processing queue from the core,0,32370,cycle
477,5c42c7985a10,Miss?  ,L1: Was the request a miss?,0,1,boolean
477,5c42c7985a10,MSIredy,L1: Protocol determines message is now ready to be processed,0,32370,cycle
477,5c42c7985a10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32370,cycle
477,5c42c7985a10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32370,cycle
477,5c42c7985a10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32371,cycle
477,5c42c7985a10,add2q_u,L1 receives message from the bus,0,32372,cycle
477,5c42c7985a10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32372,cycle
477,5c42c7985a10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
477,5c42c7985a10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32372,cycle
477,5c42c7985a10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32372,cycle
477,5c42c7985a10,add_req,LLC miss -> LLC sends request to DRAM,LLC,32372,cycle
477,5c42c7985a10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32629,cycle
477,5c42c7985a10,respond,LLC sends response message to the requesting L1,LLC,32629,cycle
477,5c42c7985a10,updaDat,LLC updates its data array,LLC,32629,cycle
477,5c42c7985a10,wrCache,LLC: New data written to cache,LLC,32629,cycle
477,5c42c7985a10,respond,LLC sends response message to the requesting L1,LLC,32630,cycle
477,5c42c7985a10,add2q_u,L1 receives message from the bus,0,32634,cycle
477,5c42c7985a10,respond,L1 responds to core,0,32634,cycle
477,5c42c7985a10,updaDat,L1 attempts to update its data array,0,32634,cycle
477,5c42c7985a10,wrCache,L1: New data written to cache,0,32634,cycle
478,5c42c7985a14,add2q_l,L1: The message is added to the processing queue from the core,0,32636,cycle
478,5c42c7985a14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32636,cycle
478,5c42c7985a14,hitActn,L1: request is a hit,0,32636,cycle
479,5c42c7985a18,add2q_l,L1: The message is added to the processing queue from the core,0,32638,cycle
479,5c42c7985a18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32638,cycle
479,5c42c7985a18,hitActn,L1: request is a hit,0,32638,cycle
480,5c42c7985a1c,add2q_l,L1: The message is added to the processing queue from the core,0,32640,cycle
480,5c42c7985a1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32640,cycle
480,5c42c7985a1c,hitActn,L1: request is a hit,0,32640,cycle
481,5c42c7985a20,add2q_l,L1: The message is added to the processing queue from the core,0,32642,cycle
481,5c42c7985a20,Miss?  ,L1: Was the request a miss?,0,1,boolean
481,5c42c7985a20,MSIredy,L1: Protocol determines message is now ready to be processed,0,32642,cycle
481,5c42c7985a20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32642,cycle
481,5c42c7985a20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32642,cycle
481,5c42c7985a20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32643,cycle
481,5c42c7985a20,add2q_u,L1 receives message from the bus,0,32644,cycle
481,5c42c7985a20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32644,cycle
481,5c42c7985a20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
481,5c42c7985a20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32644,cycle
481,5c42c7985a20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32644,cycle
481,5c42c7985a20,add_req,LLC miss -> LLC sends request to DRAM,LLC,32644,cycle
481,5c42c7985a20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32901,cycle
481,5c42c7985a20,respond,LLC sends response message to the requesting L1,LLC,32901,cycle
481,5c42c7985a20,updaDat,LLC updates its data array,LLC,32901,cycle
481,5c42c7985a20,wrCache,LLC: New data written to cache,LLC,32901,cycle
481,5c42c7985a20,respond,LLC sends response message to the requesting L1,LLC,32902,cycle
481,5c42c7985a20,add2q_u,L1 receives message from the bus,0,32906,cycle
481,5c42c7985a20,respond,L1 responds to core,0,32906,cycle
481,5c42c7985a20,updaDat,L1 attempts to update its data array,0,32906,cycle
481,5c42c7985a20,wrCache,L1: New data written to cache,0,32906,cycle
482,5c42c7985a24,add2q_l,L1: The message is added to the processing queue from the core,0,32908,cycle
482,5c42c7985a24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32908,cycle
482,5c42c7985a24,hitActn,L1: request is a hit,0,32908,cycle
483,5c42c7985a28,add2q_l,L1: The message is added to the processing queue from the core,0,32910,cycle
483,5c42c7985a28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32910,cycle
483,5c42c7985a28,hitActn,L1: request is a hit,0,32910,cycle
484,5c42c7985a2c,add2q_l,L1: The message is added to the processing queue from the core,0,32912,cycle
484,5c42c7985a2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32912,cycle
484,5c42c7985a2c,hitActn,L1: request is a hit,0,32912,cycle
485,5c42c7985a30,add2q_l,L1: The message is added to the processing queue from the core,0,32914,cycle
485,5c42c7985a30,Miss?  ,L1: Was the request a miss?,0,1,boolean
485,5c42c7985a30,MSIredy,L1: Protocol determines message is now ready to be processed,0,32914,cycle
485,5c42c7985a30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32914,cycle
485,5c42c7985a30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32914,cycle
485,5c42c7985a30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32915,cycle
485,5c42c7985a30,add2q_u,L1 receives message from the bus,0,32916,cycle
485,5c42c7985a30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32916,cycle
485,5c42c7985a30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
485,5c42c7985a30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32916,cycle
485,5c42c7985a30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32916,cycle
485,5c42c7985a30,add_req,LLC miss -> LLC sends request to DRAM,LLC,32916,cycle
485,5c42c7985a30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33173,cycle
485,5c42c7985a30,respond,LLC sends response message to the requesting L1,LLC,33173,cycle
485,5c42c7985a30,updaDat,LLC updates its data array,LLC,33173,cycle
485,5c42c7985a30,wrCache,LLC: New data written to cache,LLC,33173,cycle
485,5c42c7985a30,respond,LLC sends response message to the requesting L1,LLC,33174,cycle
485,5c42c7985a30,add2q_u,L1 receives message from the bus,0,33178,cycle
485,5c42c7985a30,respond,L1 responds to core,0,33178,cycle
485,5c42c7985a30,updaDat,L1 attempts to update its data array,0,33178,cycle
485,5c42c7985a30,wrCache,L1: New data written to cache,0,33178,cycle
486,5c42c7985a34,add2q_l,L1: The message is added to the processing queue from the core,0,33180,cycle
486,5c42c7985a34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33180,cycle
486,5c42c7985a34,hitActn,L1: request is a hit,0,33180,cycle
487,5c42c7985a38,add2q_l,L1: The message is added to the processing queue from the core,0,33182,cycle
487,5c42c7985a38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33182,cycle
487,5c42c7985a38,hitActn,L1: request is a hit,0,33182,cycle
488,5c42c7985a3c,add2q_l,L1: The message is added to the processing queue from the core,0,33184,cycle
488,5c42c7985a3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33184,cycle
488,5c42c7985a3c,hitActn,L1: request is a hit,0,33184,cycle
489,5c42c7985a40,add2q_l,L1: The message is added to the processing queue from the core,0,33186,cycle
489,5c42c7985a40,Miss?  ,L1: Was the request a miss?,0,1,boolean
489,5c42c7985a40,MSIredy,L1: Protocol determines message is now ready to be processed,0,33186,cycle
489,5c42c7985a40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33186,cycle
489,5c42c7985a40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33186,cycle
489,5c42c7985a40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33187,cycle
489,5c42c7985a40,add2q_u,L1 receives message from the bus,0,33188,cycle
489,5c42c7985a40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,33188,cycle
489,5c42c7985a40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
489,5c42c7985a40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,33188,cycle
489,5c42c7985a40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,33188,cycle
489,5c42c7985a40,add_req,LLC miss -> LLC sends request to DRAM,LLC,33188,cycle
489,5c42c7985a40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33445,cycle
489,5c42c7985a40,respond,LLC sends response message to the requesting L1,LLC,33445,cycle
489,5c42c7985a40,updaDat,LLC updates its data array,LLC,33445,cycle
489,5c42c7985a40,wrCache,LLC: New data written to cache,LLC,33445,cycle
489,5c42c7985a40,respond,LLC sends response message to the requesting L1,LLC,33446,cycle
489,5c42c7985a40,add2q_u,L1 receives message from the bus,0,33450,cycle
489,5c42c7985a40,respond,L1 responds to core,0,33450,cycle
489,5c42c7985a40,updaDat,L1 attempts to update its data array,0,33450,cycle
489,5c42c7985a40,wrCache,L1: New data written to cache,0,33450,cycle
490,5c42c7985a44,add2q_l,L1: The message is added to the processing queue from the core,0,33452,cycle
490,5c42c7985a44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33452,cycle
490,5c42c7985a44,hitActn,L1: request is a hit,0,33452,cycle
491,5c42c7985a48,add2q_l,L1: The message is added to the processing queue from the core,0,33454,cycle
491,5c42c7985a48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33454,cycle
491,5c42c7985a48,hitActn,L1: request is a hit,0,33454,cycle
492,5c42c7985a4c,add2q_l,L1: The message is added to the processing queue from the core,0,33456,cycle
492,5c42c7985a4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33456,cycle
492,5c42c7985a4c,hitActn,L1: request is a hit,0,33456,cycle
493,5c42c7985a50,add2q_l,L1: The message is added to the processing queue from the core,0,33458,cycle
493,5c42c7985a50,Miss?  ,L1: Was the request a miss?,0,1,boolean
493,5c42c7985a50,MSIredy,L1: Protocol determines message is now ready to be processed,0,33458,cycle
493,5c42c7985a50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33458,cycle
493,5c42c7985a50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33458,cycle
493,5c42c7985a50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33459,cycle
493,5c42c7985a50,add2q_u,L1 receives message from the bus,0,33460,cycle
493,5c42c7985a50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,33460,cycle
493,5c42c7985a50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
493,5c42c7985a50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,33460,cycle
493,5c42c7985a50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,33460,cycle
493,5c42c7985a50,add_req,LLC miss -> LLC sends request to DRAM,LLC,33460,cycle
493,5c42c7985a50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33717,cycle
493,5c42c7985a50,respond,LLC sends response message to the requesting L1,LLC,33717,cycle
493,5c42c7985a50,updaDat,LLC updates its data array,LLC,33717,cycle
493,5c42c7985a50,wrCache,LLC: New data written to cache,LLC,33717,cycle
493,5c42c7985a50,respond,LLC sends response message to the requesting L1,LLC,33718,cycle
493,5c42c7985a50,add2q_u,L1 receives message from the bus,0,33722,cycle
493,5c42c7985a50,respond,L1 responds to core,0,33722,cycle
493,5c42c7985a50,updaDat,L1 attempts to update its data array,0,33722,cycle
493,5c42c7985a50,wrCache,L1: New data written to cache,0,33722,cycle
494,5c42c7985a54,add2q_l,L1: The message is added to the processing queue from the core,0,33724,cycle
494,5c42c7985a54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33724,cycle
494,5c42c7985a54,hitActn,L1: request is a hit,0,33724,cycle
495,5c42c7985a58,add2q_l,L1: The message is added to the processing queue from the core,0,33726,cycle
495,5c42c7985a58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33726,cycle
495,5c42c7985a58,hitActn,L1: request is a hit,0,33726,cycle
496,5c42c7985a5c,add2q_l,L1: The message is added to the processing queue from the core,0,33728,cycle
496,5c42c7985a5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33728,cycle
496,5c42c7985a5c,hitActn,L1: request is a hit,0,33728,cycle
497,5c42c7985a60,add2q_l,L1: The message is added to the processing queue from the core,0,33730,cycle
497,5c42c7985a60,Miss?  ,L1: Was the request a miss?,0,1,boolean
497,5c42c7985a60,MSIredy,L1: Protocol determines message is now ready to be processed,0,33730,cycle
497,5c42c7985a60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33730,cycle
497,5c42c7985a60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33730,cycle
497,5c42c7985a60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33731,cycle
497,5c42c7985a60,add2q_u,L1 receives message from the bus,0,33732,cycle
497,5c42c7985a60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,33732,cycle
497,5c42c7985a60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
497,5c42c7985a60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,33732,cycle
497,5c42c7985a60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,33732,cycle
497,5c42c7985a60,add_req,LLC miss -> LLC sends request to DRAM,LLC,33732,cycle
497,5c42c7985a60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33989,cycle
497,5c42c7985a60,respond,LLC sends response message to the requesting L1,LLC,33989,cycle
497,5c42c7985a60,updaDat,LLC updates its data array,LLC,33989,cycle
497,5c42c7985a60,wrCache,LLC: New data written to cache,LLC,33989,cycle
497,5c42c7985a60,respond,LLC sends response message to the requesting L1,LLC,33990,cycle
497,5c42c7985a60,add2q_u,L1 receives message from the bus,0,33994,cycle
497,5c42c7985a60,respond,L1 responds to core,0,33994,cycle
497,5c42c7985a60,updaDat,L1 attempts to update its data array,0,33994,cycle
497,5c42c7985a60,wrCache,L1: New data written to cache,0,33994,cycle
498,5c42c7985a64,add2q_l,L1: The message is added to the processing queue from the core,0,33996,cycle
498,5c42c7985a64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33996,cycle
498,5c42c7985a64,hitActn,L1: request is a hit,0,33996,cycle
499,5c42c7985a68,add2q_l,L1: The message is added to the processing queue from the core,0,33998,cycle
499,5c42c7985a68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33998,cycle
499,5c42c7985a68,hitActn,L1: request is a hit,0,33998,cycle
500,5c42c7985a6c,add2q_l,L1: The message is added to the processing queue from the core,0,34000,cycle
500,5c42c7985a6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34000,cycle
500,5c42c7985a6c,hitActn,L1: request is a hit,0,34000,cycle
501,5c42c7985a70,add2q_l,L1: The message is added to the processing queue from the core,0,34002,cycle
501,5c42c7985a70,Miss?  ,L1: Was the request a miss?,0,1,boolean
501,5c42c7985a70,MSIredy,L1: Protocol determines message is now ready to be processed,0,34002,cycle
501,5c42c7985a70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34002,cycle
501,5c42c7985a70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34002,cycle
501,5c42c7985a70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34003,cycle
501,5c42c7985a70,add2q_u,L1 receives message from the bus,0,34004,cycle
501,5c42c7985a70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34004,cycle
501,5c42c7985a70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
501,5c42c7985a70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34004,cycle
501,5c42c7985a70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34004,cycle
501,5c42c7985a70,add_req,LLC miss -> LLC sends request to DRAM,LLC,34004,cycle
501,5c42c7985a70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,34261,cycle
501,5c42c7985a70,respond,LLC sends response message to the requesting L1,LLC,34261,cycle
501,5c42c7985a70,updaDat,LLC updates its data array,LLC,34261,cycle
501,5c42c7985a70,wrCache,LLC: New data written to cache,LLC,34261,cycle
501,5c42c7985a70,respond,LLC sends response message to the requesting L1,LLC,34262,cycle
501,5c42c7985a70,add2q_u,L1 receives message from the bus,0,34266,cycle
501,5c42c7985a70,respond,L1 responds to core,0,34266,cycle
501,5c42c7985a70,updaDat,L1 attempts to update its data array,0,34266,cycle
501,5c42c7985a70,wrCache,L1: New data written to cache,0,34266,cycle
502,5c42c7985a74,add2q_l,L1: The message is added to the processing queue from the core,0,34268,cycle
502,5c42c7985a74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34268,cycle
502,5c42c7985a74,hitActn,L1: request is a hit,0,34268,cycle
503,5c42c7985a78,add2q_l,L1: The message is added to the processing queue from the core,0,34270,cycle
503,5c42c7985a78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34270,cycle
503,5c42c7985a78,hitActn,L1: request is a hit,0,34270,cycle
504,5c42c7985a7c,add2q_l,L1: The message is added to the processing queue from the core,0,34272,cycle
504,5c42c7985a7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34272,cycle
504,5c42c7985a7c,hitActn,L1: request is a hit,0,34272,cycle
505,5c42c7985a80,add2q_l,L1: The message is added to the processing queue from the core,0,34274,cycle
505,5c42c7985a80,Miss?  ,L1: Was the request a miss?,0,1,boolean
505,5c42c7985a80,MSIredy,L1: Protocol determines message is now ready to be processed,0,34274,cycle
505,5c42c7985a80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34274,cycle
505,5c42c7985a80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34274,cycle
505,5c42c7985a80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34275,cycle
505,5c42c7985a80,add2q_u,L1 receives message from the bus,0,34276,cycle
505,5c42c7985a80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34276,cycle
505,5c42c7985a80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
505,5c42c7985a80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34276,cycle
505,5c42c7985a80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34276,cycle
505,5c42c7985a80,add_req,LLC miss -> LLC sends request to DRAM,LLC,34276,cycle
505,5c42c7985a80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,34533,cycle
505,5c42c7985a80,respond,LLC sends response message to the requesting L1,LLC,34533,cycle
505,5c42c7985a80,updaDat,LLC updates its data array,LLC,34533,cycle
505,5c42c7985a80,wrCache,LLC: New data written to cache,LLC,34533,cycle
505,5c42c7985a80,respond,LLC sends response message to the requesting L1,LLC,34534,cycle
505,5c42c7985a80,add2q_u,L1 receives message from the bus,0,34538,cycle
505,5c42c7985a80,respond,L1 responds to core,0,34538,cycle
505,5c42c7985a80,updaDat,L1 attempts to update its data array,0,34538,cycle
505,5c42c7985a80,wrCache,L1: New data written to cache,0,34538,cycle
506,5c42c7985a84,add2q_l,L1: The message is added to the processing queue from the core,0,34540,cycle
506,5c42c7985a84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34540,cycle
506,5c42c7985a84,hitActn,L1: request is a hit,0,34540,cycle
507,5c42c7985a88,add2q_l,L1: The message is added to the processing queue from the core,0,34542,cycle
507,5c42c7985a88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34542,cycle
507,5c42c7985a88,hitActn,L1: request is a hit,0,34542,cycle
508,5c42c7985a8c,add2q_l,L1: The message is added to the processing queue from the core,0,34544,cycle
508,5c42c7985a8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34544,cycle
508,5c42c7985a8c,hitActn,L1: request is a hit,0,34544,cycle
509,5c42c7985a90,add2q_l,L1: The message is added to the processing queue from the core,0,34546,cycle
509,5c42c7985a90,Miss?  ,L1: Was the request a miss?,0,1,boolean
509,5c42c7985a90,MSIredy,L1: Protocol determines message is now ready to be processed,0,34546,cycle
509,5c42c7985a90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34546,cycle
509,5c42c7985a90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34546,cycle
509,5c42c7985a90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34547,cycle
509,5c42c7985a90,add2q_u,L1 receives message from the bus,0,34548,cycle
509,5c42c7985a90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34548,cycle
509,5c42c7985a90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
509,5c42c7985a90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34548,cycle
509,5c42c7985a90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34548,cycle
509,5c42c7985a90,add_req,LLC miss -> LLC sends request to DRAM,LLC,34548,cycle
509,5c42c7985a90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,34805,cycle
509,5c42c7985a90,respond,LLC sends response message to the requesting L1,LLC,34805,cycle
509,5c42c7985a90,updaDat,LLC updates its data array,LLC,34805,cycle
509,5c42c7985a90,wrCache,LLC: New data written to cache,LLC,34805,cycle
509,5c42c7985a90,respond,LLC sends response message to the requesting L1,LLC,34806,cycle
509,5c42c7985a90,add2q_u,L1 receives message from the bus,0,34810,cycle
509,5c42c7985a90,respond,L1 responds to core,0,34810,cycle
509,5c42c7985a90,updaDat,L1 attempts to update its data array,0,34810,cycle
509,5c42c7985a90,wrCache,L1: New data written to cache,0,34810,cycle
510,5c42c7985a94,add2q_l,L1: The message is added to the processing queue from the core,0,34812,cycle
510,5c42c7985a94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34812,cycle
510,5c42c7985a94,hitActn,L1: request is a hit,0,34812,cycle
511,5c42c7985a98,add2q_l,L1: The message is added to the processing queue from the core,0,34814,cycle
511,5c42c7985a98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34814,cycle
511,5c42c7985a98,hitActn,L1: request is a hit,0,34814,cycle
512,5c42c7985a9c,add2q_l,L1: The message is added to the processing queue from the core,0,34816,cycle
512,5c42c7985a9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34816,cycle
512,5c42c7985a9c,hitActn,L1: request is a hit,0,34816,cycle
513,5c42c7985aa0,add2q_l,L1: The message is added to the processing queue from the core,0,34818,cycle
513,5c42c7985aa0,Miss?  ,L1: Was the request a miss?,0,1,boolean
513,5c42c7985aa0,MSIredy,L1: Protocol determines message is now ready to be processed,0,34818,cycle
513,5c42c7985aa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34818,cycle
513,5c42c7985aa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34818,cycle
513,5c42c7985aa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34819,cycle
513,5c42c7985aa0,add2q_u,L1 receives message from the bus,0,34820,cycle
513,5c42c7985aa0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34820,cycle
513,5c42c7985aa0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
513,5c42c7985aa0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34820,cycle
513,5c42c7985aa0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34820,cycle
513,5c42c7985aa0,add_req,LLC miss -> LLC sends request to DRAM,LLC,34820,cycle
513,5c42c7985aa0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35077,cycle
513,5c42c7985aa0,respond,LLC sends response message to the requesting L1,LLC,35077,cycle
513,5c42c7985aa0,updaDat,LLC updates its data array,LLC,35077,cycle
513,5c42c7985aa0,wrCache,LLC: New data written to cache,LLC,35077,cycle
513,5c42c7985aa0,respond,LLC sends response message to the requesting L1,LLC,35078,cycle
513,5c42c7985aa0,add2q_u,L1 receives message from the bus,0,35082,cycle
513,5c42c7985aa0,respond,L1 responds to core,0,35082,cycle
513,5c42c7985aa0,updaDat,L1 attempts to update its data array,0,35082,cycle
513,5c42c7985aa0,wrCache,L1: New data written to cache,0,35082,cycle
514,5c42c7985aa4,add2q_l,L1: The message is added to the processing queue from the core,0,35084,cycle
514,5c42c7985aa4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35084,cycle
514,5c42c7985aa4,hitActn,L1: request is a hit,0,35084,cycle
515,5c42c7985aa8,add2q_l,L1: The message is added to the processing queue from the core,0,35086,cycle
515,5c42c7985aa8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35086,cycle
515,5c42c7985aa8,hitActn,L1: request is a hit,0,35086,cycle
516,5c42c7985aac,add2q_l,L1: The message is added to the processing queue from the core,0,35088,cycle
516,5c42c7985aac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35088,cycle
516,5c42c7985aac,hitActn,L1: request is a hit,0,35088,cycle
517,5c42c7985ab0,add2q_l,L1: The message is added to the processing queue from the core,0,35090,cycle
517,5c42c7985ab0,Miss?  ,L1: Was the request a miss?,0,1,boolean
517,5c42c7985ab0,MSIredy,L1: Protocol determines message is now ready to be processed,0,35090,cycle
517,5c42c7985ab0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35090,cycle
517,5c42c7985ab0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35090,cycle
517,5c42c7985ab0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35091,cycle
517,5c42c7985ab0,add2q_u,L1 receives message from the bus,0,35092,cycle
517,5c42c7985ab0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35092,cycle
517,5c42c7985ab0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
517,5c42c7985ab0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35092,cycle
517,5c42c7985ab0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35092,cycle
517,5c42c7985ab0,add_req,LLC miss -> LLC sends request to DRAM,LLC,35092,cycle
517,5c42c7985ab0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35349,cycle
517,5c42c7985ab0,respond,LLC sends response message to the requesting L1,LLC,35349,cycle
517,5c42c7985ab0,updaDat,LLC updates its data array,LLC,35349,cycle
517,5c42c7985ab0,wrCache,LLC: New data written to cache,LLC,35349,cycle
517,5c42c7985ab0,respond,LLC sends response message to the requesting L1,LLC,35350,cycle
517,5c42c7985ab0,add2q_u,L1 receives message from the bus,0,35354,cycle
517,5c42c7985ab0,respond,L1 responds to core,0,35354,cycle
517,5c42c7985ab0,updaDat,L1 attempts to update its data array,0,35354,cycle
517,5c42c7985ab0,wrCache,L1: New data written to cache,0,35354,cycle
518,5c42c7985ab4,add2q_l,L1: The message is added to the processing queue from the core,0,35356,cycle
518,5c42c7985ab4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35356,cycle
518,5c42c7985ab4,hitActn,L1: request is a hit,0,35356,cycle
519,5c42c7985ab8,add2q_l,L1: The message is added to the processing queue from the core,0,35358,cycle
519,5c42c7985ab8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35358,cycle
519,5c42c7985ab8,hitActn,L1: request is a hit,0,35358,cycle
520,5c42c7985abc,add2q_l,L1: The message is added to the processing queue from the core,0,35360,cycle
520,5c42c7985abc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35360,cycle
520,5c42c7985abc,hitActn,L1: request is a hit,0,35360,cycle
521,5c42c7985ac0,add2q_l,L1: The message is added to the processing queue from the core,0,35362,cycle
521,5c42c7985ac0,Miss?  ,L1: Was the request a miss?,0,1,boolean
521,5c42c7985ac0,MSIredy,L1: Protocol determines message is now ready to be processed,0,35362,cycle
521,5c42c7985ac0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35362,cycle
521,5c42c7985ac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35362,cycle
521,5c42c7985ac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35363,cycle
521,5c42c7985ac0,add2q_u,L1 receives message from the bus,0,35364,cycle
521,5c42c7985ac0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35364,cycle
521,5c42c7985ac0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
521,5c42c7985ac0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35364,cycle
521,5c42c7985ac0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35364,cycle
521,5c42c7985ac0,add_req,LLC miss -> LLC sends request to DRAM,LLC,35364,cycle
521,5c42c7985ac0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35621,cycle
521,5c42c7985ac0,respond,LLC sends response message to the requesting L1,LLC,35621,cycle
521,5c42c7985ac0,updaDat,LLC updates its data array,LLC,35621,cycle
521,5c42c7985ac0,wrCache,LLC: New data written to cache,LLC,35621,cycle
521,5c42c7985ac0,respond,LLC sends response message to the requesting L1,LLC,35622,cycle
521,5c42c7985ac0,add2q_u,L1 receives message from the bus,0,35626,cycle
521,5c42c7985ac0,respond,L1 responds to core,0,35626,cycle
521,5c42c7985ac0,updaDat,L1 attempts to update its data array,0,35626,cycle
521,5c42c7985ac0,wrCache,L1: New data written to cache,0,35626,cycle
522,5c42c7985ac4,add2q_l,L1: The message is added to the processing queue from the core,0,35628,cycle
522,5c42c7985ac4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35628,cycle
522,5c42c7985ac4,hitActn,L1: request is a hit,0,35628,cycle
523,5c42c7985ac8,add2q_l,L1: The message is added to the processing queue from the core,0,35630,cycle
523,5c42c7985ac8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35630,cycle
523,5c42c7985ac8,hitActn,L1: request is a hit,0,35630,cycle
524,5c42c7985acc,add2q_l,L1: The message is added to the processing queue from the core,0,35632,cycle
524,5c42c7985acc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35632,cycle
524,5c42c7985acc,hitActn,L1: request is a hit,0,35632,cycle
525,5c42c7985ad0,add2q_l,L1: The message is added to the processing queue from the core,0,35634,cycle
525,5c42c7985ad0,Miss?  ,L1: Was the request a miss?,0,1,boolean
525,5c42c7985ad0,MSIredy,L1: Protocol determines message is now ready to be processed,0,35634,cycle
525,5c42c7985ad0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35634,cycle
525,5c42c7985ad0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35634,cycle
525,5c42c7985ad0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35635,cycle
525,5c42c7985ad0,add2q_u,L1 receives message from the bus,0,35636,cycle
525,5c42c7985ad0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35636,cycle
525,5c42c7985ad0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
525,5c42c7985ad0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35636,cycle
525,5c42c7985ad0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35636,cycle
525,5c42c7985ad0,add_req,LLC miss -> LLC sends request to DRAM,LLC,35636,cycle
525,5c42c7985ad0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35893,cycle
525,5c42c7985ad0,respond,LLC sends response message to the requesting L1,LLC,35893,cycle
525,5c42c7985ad0,updaDat,LLC updates its data array,LLC,35893,cycle
525,5c42c7985ad0,wrCache,LLC: New data written to cache,LLC,35893,cycle
525,5c42c7985ad0,respond,LLC sends response message to the requesting L1,LLC,35894,cycle
525,5c42c7985ad0,add2q_u,L1 receives message from the bus,0,35898,cycle
525,5c42c7985ad0,respond,L1 responds to core,0,35898,cycle
525,5c42c7985ad0,updaDat,L1 attempts to update its data array,0,35898,cycle
525,5c42c7985ad0,wrCache,L1: New data written to cache,0,35898,cycle
526,5c42c7985ad4,add2q_l,L1: The message is added to the processing queue from the core,0,35900,cycle
526,5c42c7985ad4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35900,cycle
526,5c42c7985ad4,hitActn,L1: request is a hit,0,35900,cycle
527,5c42c7985ad8,add2q_l,L1: The message is added to the processing queue from the core,0,35902,cycle
527,5c42c7985ad8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35902,cycle
527,5c42c7985ad8,hitActn,L1: request is a hit,0,35902,cycle
528,5c42c7985adc,add2q_l,L1: The message is added to the processing queue from the core,0,35904,cycle
528,5c42c7985adc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35904,cycle
528,5c42c7985adc,hitActn,L1: request is a hit,0,35904,cycle
529,5c42c7985ae0,add2q_l,L1: The message is added to the processing queue from the core,0,35906,cycle
529,5c42c7985ae0,Miss?  ,L1: Was the request a miss?,0,1,boolean
529,5c42c7985ae0,MSIredy,L1: Protocol determines message is now ready to be processed,0,35906,cycle
529,5c42c7985ae0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35906,cycle
529,5c42c7985ae0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35906,cycle
529,5c42c7985ae0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35907,cycle
529,5c42c7985ae0,add2q_u,L1 receives message from the bus,0,35908,cycle
529,5c42c7985ae0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35908,cycle
529,5c42c7985ae0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
529,5c42c7985ae0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35908,cycle
529,5c42c7985ae0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35908,cycle
529,5c42c7985ae0,add_req,LLC miss -> LLC sends request to DRAM,LLC,35908,cycle
529,5c42c7985ae0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36165,cycle
529,5c42c7985ae0,respond,LLC sends response message to the requesting L1,LLC,36165,cycle
529,5c42c7985ae0,updaDat,LLC updates its data array,LLC,36165,cycle
529,5c42c7985ae0,wrCache,LLC: New data written to cache,LLC,36165,cycle
529,5c42c7985ae0,respond,LLC sends response message to the requesting L1,LLC,36166,cycle
529,5c42c7985ae0,add2q_u,L1 receives message from the bus,0,36170,cycle
529,5c42c7985ae0,respond,L1 responds to core,0,36170,cycle
529,5c42c7985ae0,updaDat,L1 attempts to update its data array,0,36170,cycle
529,5c42c7985ae0,wrCache,L1: New data written to cache,0,36170,cycle
530,5c42c7985ae4,add2q_l,L1: The message is added to the processing queue from the core,0,36172,cycle
530,5c42c7985ae4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36172,cycle
530,5c42c7985ae4,hitActn,L1: request is a hit,0,36172,cycle
531,5c42c7985ae8,add2q_l,L1: The message is added to the processing queue from the core,0,36174,cycle
531,5c42c7985ae8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36174,cycle
531,5c42c7985ae8,hitActn,L1: request is a hit,0,36174,cycle
532,5c42c7985aec,add2q_l,L1: The message is added to the processing queue from the core,0,36176,cycle
532,5c42c7985aec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36176,cycle
532,5c42c7985aec,hitActn,L1: request is a hit,0,36176,cycle
533,5c42c7985af0,add2q_l,L1: The message is added to the processing queue from the core,0,36178,cycle
533,5c42c7985af0,Miss?  ,L1: Was the request a miss?,0,1,boolean
533,5c42c7985af0,MSIredy,L1: Protocol determines message is now ready to be processed,0,36178,cycle
533,5c42c7985af0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36178,cycle
533,5c42c7985af0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36178,cycle
533,5c42c7985af0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36179,cycle
533,5c42c7985af0,add2q_u,L1 receives message from the bus,0,36180,cycle
533,5c42c7985af0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36180,cycle
533,5c42c7985af0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
533,5c42c7985af0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36180,cycle
533,5c42c7985af0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36180,cycle
533,5c42c7985af0,add_req,LLC miss -> LLC sends request to DRAM,LLC,36180,cycle
533,5c42c7985af0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36437,cycle
533,5c42c7985af0,respond,LLC sends response message to the requesting L1,LLC,36437,cycle
533,5c42c7985af0,updaDat,LLC updates its data array,LLC,36437,cycle
533,5c42c7985af0,wrCache,LLC: New data written to cache,LLC,36437,cycle
533,5c42c7985af0,respond,LLC sends response message to the requesting L1,LLC,36438,cycle
533,5c42c7985af0,add2q_u,L1 receives message from the bus,0,36442,cycle
533,5c42c7985af0,respond,L1 responds to core,0,36442,cycle
533,5c42c7985af0,updaDat,L1 attempts to update its data array,0,36442,cycle
533,5c42c7985af0,wrCache,L1: New data written to cache,0,36442,cycle
534,5c42c7985af4,add2q_l,L1: The message is added to the processing queue from the core,0,36444,cycle
534,5c42c7985af4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36444,cycle
534,5c42c7985af4,hitActn,L1: request is a hit,0,36444,cycle
535,5c42c7985af8,add2q_l,L1: The message is added to the processing queue from the core,0,36446,cycle
535,5c42c7985af8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36446,cycle
535,5c42c7985af8,hitActn,L1: request is a hit,0,36446,cycle
536,5c42c7985afc,add2q_l,L1: The message is added to the processing queue from the core,0,36448,cycle
536,5c42c7985afc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36448,cycle
536,5c42c7985afc,hitActn,L1: request is a hit,0,36448,cycle
537,5c42c7985b00,add2q_l,L1: The message is added to the processing queue from the core,0,36450,cycle
537,5c42c7985b00,Miss?  ,L1: Was the request a miss?,0,1,boolean
537,5c42c7985b00,MSIredy,L1: Protocol determines message is now ready to be processed,0,36450,cycle
537,5c42c7985b00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36450,cycle
537,5c42c7985b00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36450,cycle
537,5c42c7985b00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36451,cycle
537,5c42c7985b00,add2q_u,L1 receives message from the bus,0,36452,cycle
537,5c42c7985b00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36452,cycle
537,5c42c7985b00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
537,5c42c7985b00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36452,cycle
537,5c42c7985b00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36452,cycle
537,5c42c7985b00,add_req,LLC miss -> LLC sends request to DRAM,LLC,36452,cycle
537,5c42c7985b00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36709,cycle
537,5c42c7985b00,respond,LLC sends response message to the requesting L1,LLC,36709,cycle
537,5c42c7985b00,updaDat,LLC updates its data array,LLC,36709,cycle
537,5c42c7985b00,wrCache,LLC: New data written to cache,LLC,36709,cycle
537,5c42c7985b00,respond,LLC sends response message to the requesting L1,LLC,36710,cycle
537,5c42c7985b00,add2q_u,L1 receives message from the bus,0,36714,cycle
537,5c42c7985b00,respond,L1 responds to core,0,36714,cycle
537,5c42c7985b00,updaDat,L1 attempts to update its data array,0,36714,cycle
537,5c42c7985b00,wrCache,L1: New data written to cache,0,36714,cycle
538,5c42c7985b04,add2q_l,L1: The message is added to the processing queue from the core,0,36716,cycle
538,5c42c7985b04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36716,cycle
538,5c42c7985b04,hitActn,L1: request is a hit,0,36716,cycle
539,5c42c7985b08,add2q_l,L1: The message is added to the processing queue from the core,0,36718,cycle
539,5c42c7985b08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36718,cycle
539,5c42c7985b08,hitActn,L1: request is a hit,0,36718,cycle
540,5c42c7985b0c,add2q_l,L1: The message is added to the processing queue from the core,0,36720,cycle
540,5c42c7985b0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36720,cycle
540,5c42c7985b0c,hitActn,L1: request is a hit,0,36720,cycle
541,5c42c7985b10,add2q_l,L1: The message is added to the processing queue from the core,0,36722,cycle
541,5c42c7985b10,Miss?  ,L1: Was the request a miss?,0,1,boolean
541,5c42c7985b10,MSIredy,L1: Protocol determines message is now ready to be processed,0,36722,cycle
541,5c42c7985b10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36722,cycle
541,5c42c7985b10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36722,cycle
541,5c42c7985b10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36723,cycle
541,5c42c7985b10,add2q_u,L1 receives message from the bus,0,36724,cycle
541,5c42c7985b10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36724,cycle
541,5c42c7985b10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
541,5c42c7985b10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36724,cycle
541,5c42c7985b10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36724,cycle
541,5c42c7985b10,add_req,LLC miss -> LLC sends request to DRAM,LLC,36724,cycle
541,5c42c7985b10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36981,cycle
541,5c42c7985b10,respond,LLC sends response message to the requesting L1,LLC,36981,cycle
541,5c42c7985b10,updaDat,LLC updates its data array,LLC,36981,cycle
541,5c42c7985b10,wrCache,LLC: New data written to cache,LLC,36981,cycle
541,5c42c7985b10,respond,LLC sends response message to the requesting L1,LLC,36982,cycle
541,5c42c7985b10,add2q_u,L1 receives message from the bus,0,36986,cycle
541,5c42c7985b10,respond,L1 responds to core,0,36986,cycle
541,5c42c7985b10,updaDat,L1 attempts to update its data array,0,36986,cycle
541,5c42c7985b10,wrCache,L1: New data written to cache,0,36986,cycle
542,5c42c7985b14,add2q_l,L1: The message is added to the processing queue from the core,0,36988,cycle
542,5c42c7985b14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36988,cycle
542,5c42c7985b14,hitActn,L1: request is a hit,0,36988,cycle
543,5c42c7985b18,add2q_l,L1: The message is added to the processing queue from the core,0,36990,cycle
543,5c42c7985b18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36990,cycle
543,5c42c7985b18,hitActn,L1: request is a hit,0,36990,cycle
544,5c42c7985b1c,add2q_l,L1: The message is added to the processing queue from the core,0,36992,cycle
544,5c42c7985b1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36992,cycle
544,5c42c7985b1c,hitActn,L1: request is a hit,0,36992,cycle
545,5c42c7985b20,add2q_l,L1: The message is added to the processing queue from the core,0,36994,cycle
545,5c42c7985b20,Miss?  ,L1: Was the request a miss?,0,1,boolean
545,5c42c7985b20,MSIredy,L1: Protocol determines message is now ready to be processed,0,36994,cycle
545,5c42c7985b20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36994,cycle
545,5c42c7985b20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36994,cycle
545,5c42c7985b20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36995,cycle
545,5c42c7985b20,add2q_u,L1 receives message from the bus,0,36996,cycle
545,5c42c7985b20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36996,cycle
545,5c42c7985b20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
545,5c42c7985b20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36996,cycle
545,5c42c7985b20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36996,cycle
545,5c42c7985b20,add_req,LLC miss -> LLC sends request to DRAM,LLC,36996,cycle
545,5c42c7985b20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,37253,cycle
545,5c42c7985b20,respond,LLC sends response message to the requesting L1,LLC,37253,cycle
545,5c42c7985b20,updaDat,LLC updates its data array,LLC,37253,cycle
545,5c42c7985b20,wrCache,LLC: New data written to cache,LLC,37253,cycle
545,5c42c7985b20,respond,LLC sends response message to the requesting L1,LLC,37254,cycle
545,5c42c7985b20,add2q_u,L1 receives message from the bus,0,37258,cycle
545,5c42c7985b20,respond,L1 responds to core,0,37258,cycle
545,5c42c7985b20,updaDat,L1 attempts to update its data array,0,37258,cycle
545,5c42c7985b20,wrCache,L1: New data written to cache,0,37258,cycle
546,5c42c7985b24,add2q_l,L1: The message is added to the processing queue from the core,0,37260,cycle
546,5c42c7985b24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37260,cycle
546,5c42c7985b24,hitActn,L1: request is a hit,0,37260,cycle
547,5c42c7985b28,add2q_l,L1: The message is added to the processing queue from the core,0,37262,cycle
547,5c42c7985b28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37262,cycle
547,5c42c7985b28,hitActn,L1: request is a hit,0,37262,cycle
548,5c42c7985b2c,add2q_l,L1: The message is added to the processing queue from the core,0,37264,cycle
548,5c42c7985b2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37264,cycle
548,5c42c7985b2c,hitActn,L1: request is a hit,0,37264,cycle
549,5c42c7985b30,add2q_l,L1: The message is added to the processing queue from the core,0,37266,cycle
549,5c42c7985b30,Miss?  ,L1: Was the request a miss?,0,1,boolean
549,5c42c7985b30,MSIredy,L1: Protocol determines message is now ready to be processed,0,37266,cycle
549,5c42c7985b30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37266,cycle
549,5c42c7985b30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37266,cycle
549,5c42c7985b30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37267,cycle
549,5c42c7985b30,add2q_u,L1 receives message from the bus,0,37268,cycle
549,5c42c7985b30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,37268,cycle
549,5c42c7985b30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
549,5c42c7985b30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,37268,cycle
549,5c42c7985b30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,37268,cycle
549,5c42c7985b30,add_req,LLC miss -> LLC sends request to DRAM,LLC,37268,cycle
549,5c42c7985b30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,37525,cycle
549,5c42c7985b30,respond,LLC sends response message to the requesting L1,LLC,37525,cycle
549,5c42c7985b30,updaDat,LLC updates its data array,LLC,37525,cycle
549,5c42c7985b30,wrCache,LLC: New data written to cache,LLC,37525,cycle
549,5c42c7985b30,respond,LLC sends response message to the requesting L1,LLC,37526,cycle
549,5c42c7985b30,add2q_u,L1 receives message from the bus,0,37530,cycle
549,5c42c7985b30,respond,L1 responds to core,0,37530,cycle
549,5c42c7985b30,updaDat,L1 attempts to update its data array,0,37530,cycle
549,5c42c7985b30,wrCache,L1: New data written to cache,0,37530,cycle
550,5c42c7985b34,add2q_l,L1: The message is added to the processing queue from the core,0,37532,cycle
550,5c42c7985b34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37532,cycle
550,5c42c7985b34,hitActn,L1: request is a hit,0,37532,cycle
551,5c42c7985b38,add2q_l,L1: The message is added to the processing queue from the core,0,37534,cycle
551,5c42c7985b38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37534,cycle
551,5c42c7985b38,hitActn,L1: request is a hit,0,37534,cycle
552,5c42c7985b3c,add2q_l,L1: The message is added to the processing queue from the core,0,37536,cycle
552,5c42c7985b3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37536,cycle
552,5c42c7985b3c,hitActn,L1: request is a hit,0,37536,cycle
553,5c42c7985b40,add2q_l,L1: The message is added to the processing queue from the core,0,37538,cycle
553,5c42c7985b40,Miss?  ,L1: Was the request a miss?,0,1,boolean
553,5c42c7985b40,MSIredy,L1: Protocol determines message is now ready to be processed,0,37538,cycle
553,5c42c7985b40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37538,cycle
553,5c42c7985b40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37538,cycle
553,5c42c7985b40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37539,cycle
553,5c42c7985b40,add2q_u,L1 receives message from the bus,0,37540,cycle
553,5c42c7985b40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,37540,cycle
553,5c42c7985b40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
553,5c42c7985b40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,37540,cycle
553,5c42c7985b40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,37540,cycle
553,5c42c7985b40,add_req,LLC miss -> LLC sends request to DRAM,LLC,37540,cycle
553,5c42c7985b40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,37797,cycle
553,5c42c7985b40,respond,LLC sends response message to the requesting L1,LLC,37797,cycle
553,5c42c7985b40,updaDat,LLC updates its data array,LLC,37797,cycle
553,5c42c7985b40,wrCache,LLC: New data written to cache,LLC,37797,cycle
553,5c42c7985b40,respond,LLC sends response message to the requesting L1,LLC,37798,cycle
553,5c42c7985b40,add2q_u,L1 receives message from the bus,0,37802,cycle
553,5c42c7985b40,respond,L1 responds to core,0,37802,cycle
553,5c42c7985b40,updaDat,L1 attempts to update its data array,0,37802,cycle
553,5c42c7985b40,wrCache,L1: New data written to cache,0,37802,cycle
554,5c42c7985b44,add2q_l,L1: The message is added to the processing queue from the core,0,37804,cycle
554,5c42c7985b44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37804,cycle
554,5c42c7985b44,hitActn,L1: request is a hit,0,37804,cycle
555,5c42c7985b48,add2q_l,L1: The message is added to the processing queue from the core,0,37806,cycle
555,5c42c7985b48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37806,cycle
555,5c42c7985b48,hitActn,L1: request is a hit,0,37806,cycle
556,5c42c7985b4c,add2q_l,L1: The message is added to the processing queue from the core,0,37808,cycle
556,5c42c7985b4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37808,cycle
556,5c42c7985b4c,hitActn,L1: request is a hit,0,37808,cycle
557,5c42c7985b50,add2q_l,L1: The message is added to the processing queue from the core,0,37810,cycle
557,5c42c7985b50,Miss?  ,L1: Was the request a miss?,0,1,boolean
557,5c42c7985b50,MSIredy,L1: Protocol determines message is now ready to be processed,0,37810,cycle
557,5c42c7985b50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37810,cycle
557,5c42c7985b50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37810,cycle
557,5c42c7985b50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37811,cycle
557,5c42c7985b50,add2q_u,L1 receives message from the bus,0,37812,cycle
557,5c42c7985b50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,37812,cycle
557,5c42c7985b50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
557,5c42c7985b50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,37812,cycle
557,5c42c7985b50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,37812,cycle
557,5c42c7985b50,add_req,LLC miss -> LLC sends request to DRAM,LLC,37812,cycle
557,5c42c7985b50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38069,cycle
557,5c42c7985b50,respond,LLC sends response message to the requesting L1,LLC,38069,cycle
557,5c42c7985b50,updaDat,LLC updates its data array,LLC,38069,cycle
557,5c42c7985b50,wrCache,LLC: New data written to cache,LLC,38069,cycle
557,5c42c7985b50,respond,LLC sends response message to the requesting L1,LLC,38070,cycle
557,5c42c7985b50,add2q_u,L1 receives message from the bus,0,38074,cycle
557,5c42c7985b50,respond,L1 responds to core,0,38074,cycle
557,5c42c7985b50,updaDat,L1 attempts to update its data array,0,38074,cycle
557,5c42c7985b50,wrCache,L1: New data written to cache,0,38074,cycle
558,5c42c7985b54,add2q_l,L1: The message is added to the processing queue from the core,0,38076,cycle
558,5c42c7985b54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38076,cycle
558,5c42c7985b54,hitActn,L1: request is a hit,0,38076,cycle
559,5c42c7985b58,add2q_l,L1: The message is added to the processing queue from the core,0,38078,cycle
559,5c42c7985b58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38078,cycle
559,5c42c7985b58,hitActn,L1: request is a hit,0,38078,cycle
560,5c42c7985b5c,add2q_l,L1: The message is added to the processing queue from the core,0,38080,cycle
560,5c42c7985b5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38080,cycle
560,5c42c7985b5c,hitActn,L1: request is a hit,0,38080,cycle
561,5c42c7985b60,add2q_l,L1: The message is added to the processing queue from the core,0,38082,cycle
561,5c42c7985b60,Miss?  ,L1: Was the request a miss?,0,1,boolean
561,5c42c7985b60,MSIredy,L1: Protocol determines message is now ready to be processed,0,38082,cycle
561,5c42c7985b60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38082,cycle
561,5c42c7985b60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38082,cycle
561,5c42c7985b60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38083,cycle
561,5c42c7985b60,add2q_u,L1 receives message from the bus,0,38084,cycle
561,5c42c7985b60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38084,cycle
561,5c42c7985b60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
561,5c42c7985b60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38084,cycle
561,5c42c7985b60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38084,cycle
561,5c42c7985b60,add_req,LLC miss -> LLC sends request to DRAM,LLC,38084,cycle
561,5c42c7985b60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38341,cycle
561,5c42c7985b60,respond,LLC sends response message to the requesting L1,LLC,38341,cycle
561,5c42c7985b60,updaDat,LLC updates its data array,LLC,38341,cycle
561,5c42c7985b60,wrCache,LLC: New data written to cache,LLC,38341,cycle
561,5c42c7985b60,respond,LLC sends response message to the requesting L1,LLC,38342,cycle
561,5c42c7985b60,add2q_u,L1 receives message from the bus,0,38346,cycle
561,5c42c7985b60,respond,L1 responds to core,0,38346,cycle
561,5c42c7985b60,updaDat,L1 attempts to update its data array,0,38346,cycle
561,5c42c7985b60,wrCache,L1: New data written to cache,0,38346,cycle
562,5c42c7985b64,add2q_l,L1: The message is added to the processing queue from the core,0,38348,cycle
562,5c42c7985b64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38348,cycle
562,5c42c7985b64,hitActn,L1: request is a hit,0,38348,cycle
563,5c42c7985b68,add2q_l,L1: The message is added to the processing queue from the core,0,38350,cycle
563,5c42c7985b68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38350,cycle
563,5c42c7985b68,hitActn,L1: request is a hit,0,38350,cycle
564,5c42c7985b6c,add2q_l,L1: The message is added to the processing queue from the core,0,38352,cycle
564,5c42c7985b6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38352,cycle
564,5c42c7985b6c,hitActn,L1: request is a hit,0,38352,cycle
565,5c42c7985b70,add2q_l,L1: The message is added to the processing queue from the core,0,38354,cycle
565,5c42c7985b70,Miss?  ,L1: Was the request a miss?,0,1,boolean
565,5c42c7985b70,MSIredy,L1: Protocol determines message is now ready to be processed,0,38354,cycle
565,5c42c7985b70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38354,cycle
565,5c42c7985b70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38354,cycle
565,5c42c7985b70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38355,cycle
565,5c42c7985b70,add2q_u,L1 receives message from the bus,0,38356,cycle
565,5c42c7985b70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38356,cycle
565,5c42c7985b70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
565,5c42c7985b70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38356,cycle
565,5c42c7985b70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38356,cycle
565,5c42c7985b70,add_req,LLC miss -> LLC sends request to DRAM,LLC,38356,cycle
565,5c42c7985b70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38613,cycle
565,5c42c7985b70,respond,LLC sends response message to the requesting L1,LLC,38613,cycle
565,5c42c7985b70,updaDat,LLC updates its data array,LLC,38613,cycle
565,5c42c7985b70,wrCache,LLC: New data written to cache,LLC,38613,cycle
565,5c42c7985b70,respond,LLC sends response message to the requesting L1,LLC,38614,cycle
565,5c42c7985b70,add2q_u,L1 receives message from the bus,0,38618,cycle
565,5c42c7985b70,respond,L1 responds to core,0,38618,cycle
565,5c42c7985b70,updaDat,L1 attempts to update its data array,0,38618,cycle
565,5c42c7985b70,wrCache,L1: New data written to cache,0,38618,cycle
566,5c42c7985b74,add2q_l,L1: The message is added to the processing queue from the core,0,38620,cycle
566,5c42c7985b74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38620,cycle
566,5c42c7985b74,hitActn,L1: request is a hit,0,38620,cycle
567,5c42c7985b78,add2q_l,L1: The message is added to the processing queue from the core,0,38622,cycle
567,5c42c7985b78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38622,cycle
567,5c42c7985b78,hitActn,L1: request is a hit,0,38622,cycle
568,5c42c7985b7c,add2q_l,L1: The message is added to the processing queue from the core,0,38624,cycle
568,5c42c7985b7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38624,cycle
568,5c42c7985b7c,hitActn,L1: request is a hit,0,38624,cycle
569,5c42c7985b80,add2q_l,L1: The message is added to the processing queue from the core,0,38626,cycle
569,5c42c7985b80,Miss?  ,L1: Was the request a miss?,0,1,boolean
569,5c42c7985b80,MSIredy,L1: Protocol determines message is now ready to be processed,0,38626,cycle
569,5c42c7985b80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38626,cycle
569,5c42c7985b80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38626,cycle
569,5c42c7985b80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38627,cycle
569,5c42c7985b80,add2q_u,L1 receives message from the bus,0,38628,cycle
569,5c42c7985b80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38628,cycle
569,5c42c7985b80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
569,5c42c7985b80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38628,cycle
569,5c42c7985b80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38628,cycle
569,5c42c7985b80,add_req,LLC miss -> LLC sends request to DRAM,LLC,38628,cycle
569,5c42c7985b80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38885,cycle
569,5c42c7985b80,respond,LLC sends response message to the requesting L1,LLC,38885,cycle
569,5c42c7985b80,updaDat,LLC updates its data array,LLC,38885,cycle
569,5c42c7985b80,wrCache,LLC: New data written to cache,LLC,38885,cycle
569,5c42c7985b80,respond,LLC sends response message to the requesting L1,LLC,38886,cycle
569,5c42c7985b80,add2q_u,L1 receives message from the bus,0,38890,cycle
569,5c42c7985b80,respond,L1 responds to core,0,38890,cycle
569,5c42c7985b80,updaDat,L1 attempts to update its data array,0,38890,cycle
569,5c42c7985b80,wrCache,L1: New data written to cache,0,38890,cycle
570,5c42c7985b84,add2q_l,L1: The message is added to the processing queue from the core,0,38892,cycle
570,5c42c7985b84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38892,cycle
570,5c42c7985b84,hitActn,L1: request is a hit,0,38892,cycle
571,5c42c7985b88,add2q_l,L1: The message is added to the processing queue from the core,0,38894,cycle
571,5c42c7985b88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38894,cycle
571,5c42c7985b88,hitActn,L1: request is a hit,0,38894,cycle
572,5c42c7985b8c,add2q_l,L1: The message is added to the processing queue from the core,0,38896,cycle
572,5c42c7985b8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38896,cycle
572,5c42c7985b8c,hitActn,L1: request is a hit,0,38896,cycle
573,5c42c7985b90,add2q_l,L1: The message is added to the processing queue from the core,0,38898,cycle
573,5c42c7985b90,Miss?  ,L1: Was the request a miss?,0,1,boolean
573,5c42c7985b90,MSIredy,L1: Protocol determines message is now ready to be processed,0,38898,cycle
573,5c42c7985b90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38898,cycle
573,5c42c7985b90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38898,cycle
573,5c42c7985b90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38899,cycle
573,5c42c7985b90,add2q_u,L1 receives message from the bus,0,38900,cycle
573,5c42c7985b90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38900,cycle
573,5c42c7985b90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
573,5c42c7985b90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38900,cycle
573,5c42c7985b90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38900,cycle
573,5c42c7985b90,add_req,LLC miss -> LLC sends request to DRAM,LLC,38900,cycle
573,5c42c7985b90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39157,cycle
573,5c42c7985b90,respond,LLC sends response message to the requesting L1,LLC,39157,cycle
573,5c42c7985b90,updaDat,LLC updates its data array,LLC,39157,cycle
573,5c42c7985b90,wrCache,LLC: New data written to cache,LLC,39157,cycle
573,5c42c7985b90,respond,LLC sends response message to the requesting L1,LLC,39158,cycle
573,5c42c7985b90,add2q_u,L1 receives message from the bus,0,39162,cycle
573,5c42c7985b90,respond,L1 responds to core,0,39162,cycle
573,5c42c7985b90,updaDat,L1 attempts to update its data array,0,39162,cycle
573,5c42c7985b90,wrCache,L1: New data written to cache,0,39162,cycle
574,5c42c7985b94,add2q_l,L1: The message is added to the processing queue from the core,0,39164,cycle
574,5c42c7985b94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39164,cycle
574,5c42c7985b94,hitActn,L1: request is a hit,0,39164,cycle
575,5c42c7985b98,add2q_l,L1: The message is added to the processing queue from the core,0,39166,cycle
575,5c42c7985b98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39166,cycle
575,5c42c7985b98,hitActn,L1: request is a hit,0,39166,cycle
576,5c42c7985b9c,add2q_l,L1: The message is added to the processing queue from the core,0,39168,cycle
576,5c42c7985b9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39168,cycle
576,5c42c7985b9c,hitActn,L1: request is a hit,0,39168,cycle
577,5c42c7985ba0,add2q_l,L1: The message is added to the processing queue from the core,0,39170,cycle
577,5c42c7985ba0,Miss?  ,L1: Was the request a miss?,0,1,boolean
577,5c42c7985ba0,MSIredy,L1: Protocol determines message is now ready to be processed,0,39170,cycle
577,5c42c7985ba0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39170,cycle
577,5c42c7985ba0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39170,cycle
577,5c42c7985ba0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39171,cycle
577,5c42c7985ba0,add2q_u,L1 receives message from the bus,0,39172,cycle
577,5c42c7985ba0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39172,cycle
577,5c42c7985ba0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
577,5c42c7985ba0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39172,cycle
577,5c42c7985ba0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39172,cycle
577,5c42c7985ba0,add_req,LLC miss -> LLC sends request to DRAM,LLC,39172,cycle
577,5c42c7985ba0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39429,cycle
577,5c42c7985ba0,respond,LLC sends response message to the requesting L1,LLC,39429,cycle
577,5c42c7985ba0,updaDat,LLC updates its data array,LLC,39429,cycle
577,5c42c7985ba0,wrCache,LLC: New data written to cache,LLC,39429,cycle
577,5c42c7985ba0,respond,LLC sends response message to the requesting L1,LLC,39430,cycle
577,5c42c7985ba0,add2q_u,L1 receives message from the bus,0,39434,cycle
577,5c42c7985ba0,respond,L1 responds to core,0,39434,cycle
577,5c42c7985ba0,updaDat,L1 attempts to update its data array,0,39434,cycle
577,5c42c7985ba0,wrCache,L1: New data written to cache,0,39434,cycle
578,5c42c7985ba4,add2q_l,L1: The message is added to the processing queue from the core,0,39436,cycle
578,5c42c7985ba4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39436,cycle
578,5c42c7985ba4,hitActn,L1: request is a hit,0,39436,cycle
579,5c42c7985ba8,add2q_l,L1: The message is added to the processing queue from the core,0,39438,cycle
579,5c42c7985ba8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39438,cycle
579,5c42c7985ba8,hitActn,L1: request is a hit,0,39438,cycle
580,5c42c7985bac,add2q_l,L1: The message is added to the processing queue from the core,0,39440,cycle
580,5c42c7985bac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39440,cycle
580,5c42c7985bac,hitActn,L1: request is a hit,0,39440,cycle
581,5c42c7985bb0,add2q_l,L1: The message is added to the processing queue from the core,0,39442,cycle
581,5c42c7985bb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
581,5c42c7985bb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,39442,cycle
581,5c42c7985bb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39442,cycle
581,5c42c7985bb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39442,cycle
581,5c42c7985bb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39443,cycle
581,5c42c7985bb0,add2q_u,L1 receives message from the bus,0,39444,cycle
581,5c42c7985bb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39444,cycle
581,5c42c7985bb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
581,5c42c7985bb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39444,cycle
581,5c42c7985bb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39444,cycle
581,5c42c7985bb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,39444,cycle
581,5c42c7985bb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39701,cycle
581,5c42c7985bb0,respond,LLC sends response message to the requesting L1,LLC,39701,cycle
581,5c42c7985bb0,updaDat,LLC updates its data array,LLC,39701,cycle
581,5c42c7985bb0,wrCache,LLC: New data written to cache,LLC,39701,cycle
581,5c42c7985bb0,respond,LLC sends response message to the requesting L1,LLC,39702,cycle
581,5c42c7985bb0,add2q_u,L1 receives message from the bus,0,39706,cycle
581,5c42c7985bb0,respond,L1 responds to core,0,39706,cycle
581,5c42c7985bb0,updaDat,L1 attempts to update its data array,0,39706,cycle
581,5c42c7985bb0,wrCache,L1: New data written to cache,0,39706,cycle
582,5c42c7985bb4,add2q_l,L1: The message is added to the processing queue from the core,0,39708,cycle
582,5c42c7985bb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39708,cycle
582,5c42c7985bb4,hitActn,L1: request is a hit,0,39708,cycle
583,5c42c7985bb8,add2q_l,L1: The message is added to the processing queue from the core,0,39710,cycle
583,5c42c7985bb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39710,cycle
583,5c42c7985bb8,hitActn,L1: request is a hit,0,39710,cycle
584,5c42c7985bbc,add2q_l,L1: The message is added to the processing queue from the core,0,39712,cycle
584,5c42c7985bbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39712,cycle
584,5c42c7985bbc,hitActn,L1: request is a hit,0,39712,cycle
585,5c42c7985bc0,add2q_l,L1: The message is added to the processing queue from the core,0,39714,cycle
585,5c42c7985bc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
585,5c42c7985bc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,39714,cycle
585,5c42c7985bc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39714,cycle
585,5c42c7985bc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39714,cycle
585,5c42c7985bc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39715,cycle
585,5c42c7985bc0,add2q_u,L1 receives message from the bus,0,39716,cycle
585,5c42c7985bc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39716,cycle
585,5c42c7985bc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
585,5c42c7985bc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39716,cycle
585,5c42c7985bc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39716,cycle
585,5c42c7985bc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,39716,cycle
585,5c42c7985bc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39973,cycle
585,5c42c7985bc0,respond,LLC sends response message to the requesting L1,LLC,39973,cycle
585,5c42c7985bc0,updaDat,LLC updates its data array,LLC,39973,cycle
585,5c42c7985bc0,wrCache,LLC: New data written to cache,LLC,39973,cycle
585,5c42c7985bc0,respond,LLC sends response message to the requesting L1,LLC,39974,cycle
585,5c42c7985bc0,add2q_u,L1 receives message from the bus,0,39978,cycle
585,5c42c7985bc0,respond,L1 responds to core,0,39978,cycle
585,5c42c7985bc0,updaDat,L1 attempts to update its data array,0,39978,cycle
585,5c42c7985bc0,wrCache,L1: New data written to cache,0,39978,cycle
586,5c42c7985bc4,add2q_l,L1: The message is added to the processing queue from the core,0,39980,cycle
586,5c42c7985bc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39980,cycle
586,5c42c7985bc4,hitActn,L1: request is a hit,0,39980,cycle
587,5c42c7985bc8,add2q_l,L1: The message is added to the processing queue from the core,0,39982,cycle
587,5c42c7985bc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39982,cycle
587,5c42c7985bc8,hitActn,L1: request is a hit,0,39982,cycle
588,5c42c7985bcc,add2q_l,L1: The message is added to the processing queue from the core,0,39984,cycle
588,5c42c7985bcc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39984,cycle
588,5c42c7985bcc,hitActn,L1: request is a hit,0,39984,cycle
589,5c42c7985bd0,add2q_l,L1: The message is added to the processing queue from the core,0,39986,cycle
589,5c42c7985bd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
589,5c42c7985bd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,39986,cycle
589,5c42c7985bd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39986,cycle
589,5c42c7985bd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39986,cycle
589,5c42c7985bd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39987,cycle
589,5c42c7985bd0,add2q_u,L1 receives message from the bus,0,39988,cycle
589,5c42c7985bd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39988,cycle
589,5c42c7985bd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
589,5c42c7985bd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39988,cycle
589,5c42c7985bd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39988,cycle
589,5c42c7985bd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,39988,cycle
589,5c42c7985bd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,40245,cycle
589,5c42c7985bd0,respond,LLC sends response message to the requesting L1,LLC,40245,cycle
589,5c42c7985bd0,updaDat,LLC updates its data array,LLC,40245,cycle
589,5c42c7985bd0,wrCache,LLC: New data written to cache,LLC,40245,cycle
589,5c42c7985bd0,respond,LLC sends response message to the requesting L1,LLC,40246,cycle
589,5c42c7985bd0,add2q_u,L1 receives message from the bus,0,40250,cycle
589,5c42c7985bd0,respond,L1 responds to core,0,40250,cycle
589,5c42c7985bd0,updaDat,L1 attempts to update its data array,0,40250,cycle
589,5c42c7985bd0,wrCache,L1: New data written to cache,0,40250,cycle
590,5c42c7985bd4,add2q_l,L1: The message is added to the processing queue from the core,0,40252,cycle
590,5c42c7985bd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40252,cycle
590,5c42c7985bd4,hitActn,L1: request is a hit,0,40252,cycle
591,5c42c7985bd8,add2q_l,L1: The message is added to the processing queue from the core,0,40254,cycle
591,5c42c7985bd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40254,cycle
591,5c42c7985bd8,hitActn,L1: request is a hit,0,40254,cycle
592,5c42c7985bdc,add2q_l,L1: The message is added to the processing queue from the core,0,40256,cycle
592,5c42c7985bdc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40256,cycle
592,5c42c7985bdc,hitActn,L1: request is a hit,0,40256,cycle
593,5c42c7985be0,add2q_l,L1: The message is added to the processing queue from the core,0,40258,cycle
593,5c42c7985be0,Miss?  ,L1: Was the request a miss?,0,1,boolean
593,5c42c7985be0,MSIredy,L1: Protocol determines message is now ready to be processed,0,40258,cycle
593,5c42c7985be0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40258,cycle
593,5c42c7985be0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40258,cycle
593,5c42c7985be0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40259,cycle
593,5c42c7985be0,add2q_u,L1 receives message from the bus,0,40260,cycle
593,5c42c7985be0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,40260,cycle
593,5c42c7985be0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
593,5c42c7985be0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,40260,cycle
593,5c42c7985be0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,40260,cycle
593,5c42c7985be0,add_req,LLC miss -> LLC sends request to DRAM,LLC,40260,cycle
593,5c42c7985be0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,40517,cycle
593,5c42c7985be0,respond,LLC sends response message to the requesting L1,LLC,40517,cycle
593,5c42c7985be0,updaDat,LLC updates its data array,LLC,40517,cycle
593,5c42c7985be0,wrCache,LLC: New data written to cache,LLC,40517,cycle
593,5c42c7985be0,respond,LLC sends response message to the requesting L1,LLC,40518,cycle
593,5c42c7985be0,add2q_u,L1 receives message from the bus,0,40522,cycle
593,5c42c7985be0,respond,L1 responds to core,0,40522,cycle
593,5c42c7985be0,updaDat,L1 attempts to update its data array,0,40522,cycle
593,5c42c7985be0,wrCache,L1: New data written to cache,0,40522,cycle
594,5c42c7985be4,add2q_l,L1: The message is added to the processing queue from the core,0,40524,cycle
594,5c42c7985be4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40524,cycle
594,5c42c7985be4,hitActn,L1: request is a hit,0,40524,cycle
595,5c42c7985be8,add2q_l,L1: The message is added to the processing queue from the core,0,40526,cycle
595,5c42c7985be8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40526,cycle
595,5c42c7985be8,hitActn,L1: request is a hit,0,40526,cycle
596,5c42c7985bec,add2q_l,L1: The message is added to the processing queue from the core,0,40528,cycle
596,5c42c7985bec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40528,cycle
596,5c42c7985bec,hitActn,L1: request is a hit,0,40528,cycle
597,5c42c7985bf0,add2q_l,L1: The message is added to the processing queue from the core,0,40530,cycle
597,5c42c7985bf0,Miss?  ,L1: Was the request a miss?,0,1,boolean
597,5c42c7985bf0,MSIredy,L1: Protocol determines message is now ready to be processed,0,40530,cycle
597,5c42c7985bf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40530,cycle
597,5c42c7985bf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40530,cycle
597,5c42c7985bf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40531,cycle
597,5c42c7985bf0,add2q_u,L1 receives message from the bus,0,40532,cycle
597,5c42c7985bf0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,40532,cycle
597,5c42c7985bf0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
597,5c42c7985bf0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,40532,cycle
597,5c42c7985bf0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,40532,cycle
597,5c42c7985bf0,add_req,LLC miss -> LLC sends request to DRAM,LLC,40532,cycle
597,5c42c7985bf0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,40789,cycle
597,5c42c7985bf0,respond,LLC sends response message to the requesting L1,LLC,40789,cycle
597,5c42c7985bf0,updaDat,LLC updates its data array,LLC,40789,cycle
597,5c42c7985bf0,wrCache,LLC: New data written to cache,LLC,40789,cycle
597,5c42c7985bf0,respond,LLC sends response message to the requesting L1,LLC,40790,cycle
597,5c42c7985bf0,add2q_u,L1 receives message from the bus,0,40794,cycle
597,5c42c7985bf0,respond,L1 responds to core,0,40794,cycle
597,5c42c7985bf0,updaDat,L1 attempts to update its data array,0,40794,cycle
597,5c42c7985bf0,wrCache,L1: New data written to cache,0,40794,cycle
598,5c42c7985bf4,add2q_l,L1: The message is added to the processing queue from the core,0,40796,cycle
598,5c42c7985bf4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40796,cycle
598,5c42c7985bf4,hitActn,L1: request is a hit,0,40796,cycle
599,5c42c7985bf8,add2q_l,L1: The message is added to the processing queue from the core,0,40798,cycle
599,5c42c7985bf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40798,cycle
599,5c42c7985bf8,hitActn,L1: request is a hit,0,40798,cycle
600,5c42c7985bfc,add2q_l,L1: The message is added to the processing queue from the core,0,40800,cycle
600,5c42c7985bfc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40800,cycle
600,5c42c7985bfc,hitActn,L1: request is a hit,0,40800,cycle
601,5c42c7985c00,add2q_l,L1: The message is added to the processing queue from the core,0,40802,cycle
601,5c42c7985c00,Miss?  ,L1: Was the request a miss?,0,1,boolean
601,5c42c7985c00,MSIredy,L1: Protocol determines message is now ready to be processed,0,40802,cycle
601,5c42c7985c00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40802,cycle
601,5c42c7985c00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40802,cycle
601,5c42c7985c00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40803,cycle
601,5c42c7985c00,add2q_u,L1 receives message from the bus,0,40804,cycle
601,5c42c7985c00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,40804,cycle
601,5c42c7985c00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
601,5c42c7985c00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,40804,cycle
601,5c42c7985c00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,40804,cycle
601,5c42c7985c00,add_req,LLC miss -> LLC sends request to DRAM,LLC,40804,cycle
601,5c42c7985c00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41061,cycle
601,5c42c7985c00,respond,LLC sends response message to the requesting L1,LLC,41061,cycle
601,5c42c7985c00,updaDat,LLC updates its data array,LLC,41061,cycle
601,5c42c7985c00,wrCache,LLC: New data written to cache,LLC,41061,cycle
601,5c42c7985c00,respond,LLC sends response message to the requesting L1,LLC,41062,cycle
601,5c42c7985c00,add2q_u,L1 receives message from the bus,0,41066,cycle
601,5c42c7985c00,respond,L1 responds to core,0,41066,cycle
601,5c42c7985c00,updaDat,L1 attempts to update its data array,0,41066,cycle
601,5c42c7985c00,wrCache,L1: New data written to cache,0,41066,cycle
602,5c42c7985c04,add2q_l,L1: The message is added to the processing queue from the core,0,41068,cycle
602,5c42c7985c04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41068,cycle
602,5c42c7985c04,hitActn,L1: request is a hit,0,41068,cycle
603,5c42c7985c08,add2q_l,L1: The message is added to the processing queue from the core,0,41070,cycle
603,5c42c7985c08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41070,cycle
603,5c42c7985c08,hitActn,L1: request is a hit,0,41070,cycle
604,5c42c7985c0c,add2q_l,L1: The message is added to the processing queue from the core,0,41072,cycle
604,5c42c7985c0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41072,cycle
604,5c42c7985c0c,hitActn,L1: request is a hit,0,41072,cycle
605,5c42c7985c10,add2q_l,L1: The message is added to the processing queue from the core,0,41074,cycle
605,5c42c7985c10,Miss?  ,L1: Was the request a miss?,0,1,boolean
605,5c42c7985c10,MSIredy,L1: Protocol determines message is now ready to be processed,0,41074,cycle
605,5c42c7985c10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41074,cycle
605,5c42c7985c10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41074,cycle
605,5c42c7985c10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41075,cycle
605,5c42c7985c10,add2q_u,L1 receives message from the bus,0,41076,cycle
605,5c42c7985c10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41076,cycle
605,5c42c7985c10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
605,5c42c7985c10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41076,cycle
605,5c42c7985c10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41076,cycle
605,5c42c7985c10,add_req,LLC miss -> LLC sends request to DRAM,LLC,41076,cycle
605,5c42c7985c10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41333,cycle
605,5c42c7985c10,respond,LLC sends response message to the requesting L1,LLC,41333,cycle
605,5c42c7985c10,updaDat,LLC updates its data array,LLC,41333,cycle
605,5c42c7985c10,wrCache,LLC: New data written to cache,LLC,41333,cycle
605,5c42c7985c10,respond,LLC sends response message to the requesting L1,LLC,41334,cycle
605,5c42c7985c10,add2q_u,L1 receives message from the bus,0,41338,cycle
605,5c42c7985c10,respond,L1 responds to core,0,41338,cycle
605,5c42c7985c10,updaDat,L1 attempts to update its data array,0,41338,cycle
605,5c42c7985c10,wrCache,L1: New data written to cache,0,41338,cycle
606,5c42c7985c14,add2q_l,L1: The message is added to the processing queue from the core,0,41340,cycle
606,5c42c7985c14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41340,cycle
606,5c42c7985c14,hitActn,L1: request is a hit,0,41340,cycle
607,5c42c7985c18,add2q_l,L1: The message is added to the processing queue from the core,0,41342,cycle
607,5c42c7985c18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41342,cycle
607,5c42c7985c18,hitActn,L1: request is a hit,0,41342,cycle
608,5c42c7985c1c,add2q_l,L1: The message is added to the processing queue from the core,0,41344,cycle
608,5c42c7985c1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41344,cycle
608,5c42c7985c1c,hitActn,L1: request is a hit,0,41344,cycle
609,5c42c7985c20,add2q_l,L1: The message is added to the processing queue from the core,0,41346,cycle
609,5c42c7985c20,Miss?  ,L1: Was the request a miss?,0,1,boolean
609,5c42c7985c20,MSIredy,L1: Protocol determines message is now ready to be processed,0,41346,cycle
609,5c42c7985c20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41346,cycle
609,5c42c7985c20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41346,cycle
609,5c42c7985c20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41347,cycle
609,5c42c7985c20,add2q_u,L1 receives message from the bus,0,41348,cycle
609,5c42c7985c20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41348,cycle
609,5c42c7985c20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
609,5c42c7985c20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41348,cycle
609,5c42c7985c20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41348,cycle
609,5c42c7985c20,add_req,LLC miss -> LLC sends request to DRAM,LLC,41348,cycle
609,5c42c7985c20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41605,cycle
609,5c42c7985c20,respond,LLC sends response message to the requesting L1,LLC,41605,cycle
609,5c42c7985c20,updaDat,LLC updates its data array,LLC,41605,cycle
609,5c42c7985c20,wrCache,LLC: New data written to cache,LLC,41605,cycle
609,5c42c7985c20,respond,LLC sends response message to the requesting L1,LLC,41606,cycle
609,5c42c7985c20,add2q_u,L1 receives message from the bus,0,41610,cycle
609,5c42c7985c20,respond,L1 responds to core,0,41610,cycle
609,5c42c7985c20,updaDat,L1 attempts to update its data array,0,41610,cycle
609,5c42c7985c20,wrCache,L1: New data written to cache,0,41610,cycle
610,5c42c7985c24,add2q_l,L1: The message is added to the processing queue from the core,0,41612,cycle
610,5c42c7985c24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41612,cycle
610,5c42c7985c24,hitActn,L1: request is a hit,0,41612,cycle
611,5c42c7985c28,add2q_l,L1: The message is added to the processing queue from the core,0,41614,cycle
611,5c42c7985c28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41614,cycle
611,5c42c7985c28,hitActn,L1: request is a hit,0,41614,cycle
612,5c42c7985c2c,add2q_l,L1: The message is added to the processing queue from the core,0,41616,cycle
612,5c42c7985c2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41616,cycle
612,5c42c7985c2c,hitActn,L1: request is a hit,0,41616,cycle
613,5c42c7985c30,add2q_l,L1: The message is added to the processing queue from the core,0,41618,cycle
613,5c42c7985c30,Miss?  ,L1: Was the request a miss?,0,1,boolean
613,5c42c7985c30,MSIredy,L1: Protocol determines message is now ready to be processed,0,41618,cycle
613,5c42c7985c30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41618,cycle
613,5c42c7985c30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41618,cycle
613,5c42c7985c30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41619,cycle
613,5c42c7985c30,add2q_u,L1 receives message from the bus,0,41620,cycle
613,5c42c7985c30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41620,cycle
613,5c42c7985c30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
613,5c42c7985c30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41620,cycle
613,5c42c7985c30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41620,cycle
613,5c42c7985c30,add_req,LLC miss -> LLC sends request to DRAM,LLC,41620,cycle
613,5c42c7985c30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41877,cycle
613,5c42c7985c30,respond,LLC sends response message to the requesting L1,LLC,41877,cycle
613,5c42c7985c30,updaDat,LLC updates its data array,LLC,41877,cycle
613,5c42c7985c30,wrCache,LLC: New data written to cache,LLC,41877,cycle
613,5c42c7985c30,respond,LLC sends response message to the requesting L1,LLC,41878,cycle
613,5c42c7985c30,add2q_u,L1 receives message from the bus,0,41882,cycle
613,5c42c7985c30,respond,L1 responds to core,0,41882,cycle
613,5c42c7985c30,updaDat,L1 attempts to update its data array,0,41882,cycle
613,5c42c7985c30,wrCache,L1: New data written to cache,0,41882,cycle
614,5c42c7985c34,add2q_l,L1: The message is added to the processing queue from the core,0,41884,cycle
614,5c42c7985c34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41884,cycle
614,5c42c7985c34,hitActn,L1: request is a hit,0,41884,cycle
615,5c42c7985c38,add2q_l,L1: The message is added to the processing queue from the core,0,41886,cycle
615,5c42c7985c38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41886,cycle
615,5c42c7985c38,hitActn,L1: request is a hit,0,41886,cycle
616,5c42c7985c3c,add2q_l,L1: The message is added to the processing queue from the core,0,41888,cycle
616,5c42c7985c3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41888,cycle
616,5c42c7985c3c,hitActn,L1: request is a hit,0,41888,cycle
617,5c42c7985c40,add2q_l,L1: The message is added to the processing queue from the core,0,41890,cycle
617,5c42c7985c40,Miss?  ,L1: Was the request a miss?,0,1,boolean
617,5c42c7985c40,MSIredy,L1: Protocol determines message is now ready to be processed,0,41890,cycle
617,5c42c7985c40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41890,cycle
617,5c42c7985c40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41890,cycle
617,5c42c7985c40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41891,cycle
617,5c42c7985c40,add2q_u,L1 receives message from the bus,0,41892,cycle
617,5c42c7985c40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41892,cycle
617,5c42c7985c40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
617,5c42c7985c40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41892,cycle
617,5c42c7985c40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41892,cycle
617,5c42c7985c40,add_req,LLC miss -> LLC sends request to DRAM,LLC,41892,cycle
617,5c42c7985c40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42149,cycle
617,5c42c7985c40,respond,LLC sends response message to the requesting L1,LLC,42149,cycle
617,5c42c7985c40,updaDat,LLC updates its data array,LLC,42149,cycle
617,5c42c7985c40,wrCache,LLC: New data written to cache,LLC,42149,cycle
617,5c42c7985c40,respond,LLC sends response message to the requesting L1,LLC,42150,cycle
617,5c42c7985c40,add2q_u,L1 receives message from the bus,0,42154,cycle
617,5c42c7985c40,respond,L1 responds to core,0,42154,cycle
617,5c42c7985c40,updaDat,L1 attempts to update its data array,0,42154,cycle
617,5c42c7985c40,wrCache,L1: New data written to cache,0,42154,cycle
618,5c42c7985c44,add2q_l,L1: The message is added to the processing queue from the core,0,42156,cycle
618,5c42c7985c44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42156,cycle
618,5c42c7985c44,hitActn,L1: request is a hit,0,42156,cycle
619,5c42c7985c48,add2q_l,L1: The message is added to the processing queue from the core,0,42158,cycle
619,5c42c7985c48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42158,cycle
619,5c42c7985c48,hitActn,L1: request is a hit,0,42158,cycle
620,5c42c7985c4c,add2q_l,L1: The message is added to the processing queue from the core,0,42160,cycle
620,5c42c7985c4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42160,cycle
620,5c42c7985c4c,hitActn,L1: request is a hit,0,42160,cycle
621,5c42c7985c50,add2q_l,L1: The message is added to the processing queue from the core,0,42162,cycle
621,5c42c7985c50,Miss?  ,L1: Was the request a miss?,0,1,boolean
621,5c42c7985c50,MSIredy,L1: Protocol determines message is now ready to be processed,0,42162,cycle
621,5c42c7985c50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42162,cycle
621,5c42c7985c50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42162,cycle
621,5c42c7985c50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42163,cycle
621,5c42c7985c50,add2q_u,L1 receives message from the bus,0,42164,cycle
621,5c42c7985c50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42164,cycle
621,5c42c7985c50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
621,5c42c7985c50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42164,cycle
621,5c42c7985c50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42164,cycle
621,5c42c7985c50,add_req,LLC miss -> LLC sends request to DRAM,LLC,42164,cycle
621,5c42c7985c50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42421,cycle
621,5c42c7985c50,respond,LLC sends response message to the requesting L1,LLC,42421,cycle
621,5c42c7985c50,updaDat,LLC updates its data array,LLC,42421,cycle
621,5c42c7985c50,wrCache,LLC: New data written to cache,LLC,42421,cycle
621,5c42c7985c50,respond,LLC sends response message to the requesting L1,LLC,42422,cycle
621,5c42c7985c50,add2q_u,L1 receives message from the bus,0,42426,cycle
621,5c42c7985c50,respond,L1 responds to core,0,42426,cycle
621,5c42c7985c50,updaDat,L1 attempts to update its data array,0,42426,cycle
621,5c42c7985c50,wrCache,L1: New data written to cache,0,42426,cycle
622,5c42c7985c54,add2q_l,L1: The message is added to the processing queue from the core,0,42428,cycle
622,5c42c7985c54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42428,cycle
622,5c42c7985c54,hitActn,L1: request is a hit,0,42428,cycle
623,5c42c7985c58,add2q_l,L1: The message is added to the processing queue from the core,0,42430,cycle
623,5c42c7985c58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42430,cycle
623,5c42c7985c58,hitActn,L1: request is a hit,0,42430,cycle
624,5c42c7985c5c,add2q_l,L1: The message is added to the processing queue from the core,0,42432,cycle
624,5c42c7985c5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42432,cycle
624,5c42c7985c5c,hitActn,L1: request is a hit,0,42432,cycle
625,5c42c7985c60,add2q_l,L1: The message is added to the processing queue from the core,0,42434,cycle
625,5c42c7985c60,Miss?  ,L1: Was the request a miss?,0,1,boolean
625,5c42c7985c60,MSIredy,L1: Protocol determines message is now ready to be processed,0,42434,cycle
625,5c42c7985c60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42434,cycle
625,5c42c7985c60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42434,cycle
625,5c42c7985c60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42435,cycle
625,5c42c7985c60,add2q_u,L1 receives message from the bus,0,42436,cycle
625,5c42c7985c60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42436,cycle
625,5c42c7985c60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
625,5c42c7985c60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42436,cycle
625,5c42c7985c60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42436,cycle
625,5c42c7985c60,add_req,LLC miss -> LLC sends request to DRAM,LLC,42436,cycle
625,5c42c7985c60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42693,cycle
625,5c42c7985c60,respond,LLC sends response message to the requesting L1,LLC,42693,cycle
625,5c42c7985c60,updaDat,LLC updates its data array,LLC,42693,cycle
625,5c42c7985c60,wrCache,LLC: New data written to cache,LLC,42693,cycle
625,5c42c7985c60,respond,LLC sends response message to the requesting L1,LLC,42694,cycle
625,5c42c7985c60,add2q_u,L1 receives message from the bus,0,42698,cycle
625,5c42c7985c60,respond,L1 responds to core,0,42698,cycle
625,5c42c7985c60,updaDat,L1 attempts to update its data array,0,42698,cycle
625,5c42c7985c60,wrCache,L1: New data written to cache,0,42698,cycle
626,5c42c7985c64,add2q_l,L1: The message is added to the processing queue from the core,0,42700,cycle
626,5c42c7985c64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42700,cycle
626,5c42c7985c64,hitActn,L1: request is a hit,0,42700,cycle
627,5c42c7985c68,add2q_l,L1: The message is added to the processing queue from the core,0,42702,cycle
627,5c42c7985c68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42702,cycle
627,5c42c7985c68,hitActn,L1: request is a hit,0,42702,cycle
628,5c42c7985c6c,add2q_l,L1: The message is added to the processing queue from the core,0,42704,cycle
628,5c42c7985c6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42704,cycle
628,5c42c7985c6c,hitActn,L1: request is a hit,0,42704,cycle
629,5c42c7985c70,add2q_l,L1: The message is added to the processing queue from the core,0,42706,cycle
629,5c42c7985c70,Miss?  ,L1: Was the request a miss?,0,1,boolean
629,5c42c7985c70,MSIredy,L1: Protocol determines message is now ready to be processed,0,42706,cycle
629,5c42c7985c70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42706,cycle
629,5c42c7985c70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42706,cycle
629,5c42c7985c70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42707,cycle
629,5c42c7985c70,add2q_u,L1 receives message from the bus,0,42708,cycle
629,5c42c7985c70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42708,cycle
629,5c42c7985c70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
629,5c42c7985c70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42708,cycle
629,5c42c7985c70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42708,cycle
629,5c42c7985c70,add_req,LLC miss -> LLC sends request to DRAM,LLC,42708,cycle
629,5c42c7985c70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42965,cycle
629,5c42c7985c70,respond,LLC sends response message to the requesting L1,LLC,42965,cycle
629,5c42c7985c70,updaDat,LLC updates its data array,LLC,42965,cycle
629,5c42c7985c70,wrCache,LLC: New data written to cache,LLC,42965,cycle
629,5c42c7985c70,respond,LLC sends response message to the requesting L1,LLC,42966,cycle
629,5c42c7985c70,add2q_u,L1 receives message from the bus,0,42970,cycle
629,5c42c7985c70,respond,L1 responds to core,0,42970,cycle
629,5c42c7985c70,updaDat,L1 attempts to update its data array,0,42970,cycle
629,5c42c7985c70,wrCache,L1: New data written to cache,0,42970,cycle
630,5c42c7985c74,add2q_l,L1: The message is added to the processing queue from the core,0,42972,cycle
630,5c42c7985c74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42972,cycle
630,5c42c7985c74,hitActn,L1: request is a hit,0,42972,cycle
631,5c42c7985c78,add2q_l,L1: The message is added to the processing queue from the core,0,42974,cycle
631,5c42c7985c78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42974,cycle
631,5c42c7985c78,hitActn,L1: request is a hit,0,42974,cycle
632,5c42c7985c7c,add2q_l,L1: The message is added to the processing queue from the core,0,42976,cycle
632,5c42c7985c7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42976,cycle
632,5c42c7985c7c,hitActn,L1: request is a hit,0,42976,cycle
633,5c42c7985c80,add2q_l,L1: The message is added to the processing queue from the core,0,42978,cycle
633,5c42c7985c80,Miss?  ,L1: Was the request a miss?,0,1,boolean
633,5c42c7985c80,MSIredy,L1: Protocol determines message is now ready to be processed,0,42978,cycle
633,5c42c7985c80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42978,cycle
633,5c42c7985c80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42978,cycle
633,5c42c7985c80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42979,cycle
633,5c42c7985c80,add2q_u,L1 receives message from the bus,0,42980,cycle
633,5c42c7985c80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42980,cycle
633,5c42c7985c80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
633,5c42c7985c80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42980,cycle
633,5c42c7985c80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42980,cycle
633,5c42c7985c80,add_req,LLC miss -> LLC sends request to DRAM,LLC,42980,cycle
633,5c42c7985c80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,43237,cycle
633,5c42c7985c80,respond,LLC sends response message to the requesting L1,LLC,43237,cycle
633,5c42c7985c80,updaDat,LLC updates its data array,LLC,43237,cycle
633,5c42c7985c80,wrCache,LLC: New data written to cache,LLC,43237,cycle
633,5c42c7985c80,respond,LLC sends response message to the requesting L1,LLC,43238,cycle
633,5c42c7985c80,add2q_u,L1 receives message from the bus,0,43242,cycle
633,5c42c7985c80,respond,L1 responds to core,0,43242,cycle
633,5c42c7985c80,updaDat,L1 attempts to update its data array,0,43242,cycle
633,5c42c7985c80,wrCache,L1: New data written to cache,0,43242,cycle
634,5c42c7985c84,add2q_l,L1: The message is added to the processing queue from the core,0,43244,cycle
634,5c42c7985c84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43244,cycle
634,5c42c7985c84,hitActn,L1: request is a hit,0,43244,cycle
635,5c42c7985c88,add2q_l,L1: The message is added to the processing queue from the core,0,43246,cycle
635,5c42c7985c88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43246,cycle
635,5c42c7985c88,hitActn,L1: request is a hit,0,43246,cycle
636,5c42c7985c8c,add2q_l,L1: The message is added to the processing queue from the core,0,43248,cycle
636,5c42c7985c8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43248,cycle
636,5c42c7985c8c,hitActn,L1: request is a hit,0,43248,cycle
637,5c42c7985c90,add2q_l,L1: The message is added to the processing queue from the core,0,43250,cycle
637,5c42c7985c90,Miss?  ,L1: Was the request a miss?,0,1,boolean
637,5c42c7985c90,MSIredy,L1: Protocol determines message is now ready to be processed,0,43250,cycle
637,5c42c7985c90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43250,cycle
637,5c42c7985c90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43250,cycle
637,5c42c7985c90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43251,cycle
637,5c42c7985c90,add2q_u,L1 receives message from the bus,0,43252,cycle
637,5c42c7985c90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,43252,cycle
637,5c42c7985c90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
637,5c42c7985c90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,43252,cycle
637,5c42c7985c90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,43252,cycle
637,5c42c7985c90,add_req,LLC miss -> LLC sends request to DRAM,LLC,43252,cycle
637,5c42c7985c90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,43509,cycle
637,5c42c7985c90,respond,LLC sends response message to the requesting L1,LLC,43509,cycle
637,5c42c7985c90,updaDat,LLC updates its data array,LLC,43509,cycle
637,5c42c7985c90,wrCache,LLC: New data written to cache,LLC,43509,cycle
637,5c42c7985c90,respond,LLC sends response message to the requesting L1,LLC,43510,cycle
637,5c42c7985c90,add2q_u,L1 receives message from the bus,0,43514,cycle
637,5c42c7985c90,respond,L1 responds to core,0,43514,cycle
637,5c42c7985c90,updaDat,L1 attempts to update its data array,0,43514,cycle
637,5c42c7985c90,wrCache,L1: New data written to cache,0,43514,cycle
638,5c42c7985c94,add2q_l,L1: The message is added to the processing queue from the core,0,43516,cycle
638,5c42c7985c94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43516,cycle
638,5c42c7985c94,hitActn,L1: request is a hit,0,43516,cycle
639,5c42c7985c98,add2q_l,L1: The message is added to the processing queue from the core,0,43518,cycle
639,5c42c7985c98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43518,cycle
639,5c42c7985c98,hitActn,L1: request is a hit,0,43518,cycle
640,5c42c7985c9c,add2q_l,L1: The message is added to the processing queue from the core,0,43520,cycle
640,5c42c7985c9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43520,cycle
640,5c42c7985c9c,hitActn,L1: request is a hit,0,43520,cycle
641,5c42c7985ca0,add2q_l,L1: The message is added to the processing queue from the core,0,43522,cycle
641,5c42c7985ca0,Miss?  ,L1: Was the request a miss?,0,1,boolean
641,5c42c7985ca0,MSIredy,L1: Protocol determines message is now ready to be processed,0,43522,cycle
641,5c42c7985ca0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43522,cycle
641,5c42c7985ca0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43522,cycle
641,5c42c7985ca0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43523,cycle
641,5c42c7985ca0,add2q_u,L1 receives message from the bus,0,43524,cycle
641,5c42c7985ca0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,43524,cycle
641,5c42c7985ca0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
641,5c42c7985ca0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,43524,cycle
641,5c42c7985ca0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,43524,cycle
641,5c42c7985ca0,add_req,LLC miss -> LLC sends request to DRAM,LLC,43524,cycle
641,5c42c7985ca0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,43781,cycle
641,5c42c7985ca0,respond,LLC sends response message to the requesting L1,LLC,43781,cycle
641,5c42c7985ca0,updaDat,LLC updates its data array,LLC,43781,cycle
641,5c42c7985ca0,wrCache,LLC: New data written to cache,LLC,43781,cycle
641,5c42c7985ca0,respond,LLC sends response message to the requesting L1,LLC,43782,cycle
641,5c42c7985ca0,add2q_u,L1 receives message from the bus,0,43786,cycle
641,5c42c7985ca0,respond,L1 responds to core,0,43786,cycle
641,5c42c7985ca0,updaDat,L1 attempts to update its data array,0,43786,cycle
641,5c42c7985ca0,wrCache,L1: New data written to cache,0,43786,cycle
642,5c42c7985ca4,add2q_l,L1: The message is added to the processing queue from the core,0,43788,cycle
642,5c42c7985ca4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43788,cycle
642,5c42c7985ca4,hitActn,L1: request is a hit,0,43788,cycle
643,5c42c7985ca8,add2q_l,L1: The message is added to the processing queue from the core,0,43790,cycle
643,5c42c7985ca8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43790,cycle
643,5c42c7985ca8,hitActn,L1: request is a hit,0,43790,cycle
644,5c42c7985cac,add2q_l,L1: The message is added to the processing queue from the core,0,43792,cycle
644,5c42c7985cac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43792,cycle
644,5c42c7985cac,hitActn,L1: request is a hit,0,43792,cycle
645,5c42c7985cb0,add2q_l,L1: The message is added to the processing queue from the core,0,43794,cycle
645,5c42c7985cb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
645,5c42c7985cb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,43794,cycle
645,5c42c7985cb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43794,cycle
645,5c42c7985cb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43794,cycle
645,5c42c7985cb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43795,cycle
645,5c42c7985cb0,add2q_u,L1 receives message from the bus,0,43796,cycle
645,5c42c7985cb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,43796,cycle
645,5c42c7985cb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
645,5c42c7985cb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,43796,cycle
645,5c42c7985cb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,43796,cycle
645,5c42c7985cb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,43796,cycle
645,5c42c7985cb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44053,cycle
645,5c42c7985cb0,respond,LLC sends response message to the requesting L1,LLC,44053,cycle
645,5c42c7985cb0,updaDat,LLC updates its data array,LLC,44053,cycle
645,5c42c7985cb0,wrCache,LLC: New data written to cache,LLC,44053,cycle
645,5c42c7985cb0,respond,LLC sends response message to the requesting L1,LLC,44054,cycle
645,5c42c7985cb0,add2q_u,L1 receives message from the bus,0,44058,cycle
645,5c42c7985cb0,respond,L1 responds to core,0,44058,cycle
645,5c42c7985cb0,updaDat,L1 attempts to update its data array,0,44058,cycle
645,5c42c7985cb0,wrCache,L1: New data written to cache,0,44058,cycle
646,5c42c7985cb4,add2q_l,L1: The message is added to the processing queue from the core,0,44060,cycle
646,5c42c7985cb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44060,cycle
646,5c42c7985cb4,hitActn,L1: request is a hit,0,44060,cycle
647,5c42c7985cb8,add2q_l,L1: The message is added to the processing queue from the core,0,44062,cycle
647,5c42c7985cb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44062,cycle
647,5c42c7985cb8,hitActn,L1: request is a hit,0,44062,cycle
648,5c42c7985cbc,add2q_l,L1: The message is added to the processing queue from the core,0,44064,cycle
648,5c42c7985cbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44064,cycle
648,5c42c7985cbc,hitActn,L1: request is a hit,0,44064,cycle
649,5c42c7985cc0,add2q_l,L1: The message is added to the processing queue from the core,0,44066,cycle
649,5c42c7985cc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
649,5c42c7985cc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,44066,cycle
649,5c42c7985cc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44066,cycle
649,5c42c7985cc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44066,cycle
649,5c42c7985cc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44067,cycle
649,5c42c7985cc0,add2q_u,L1 receives message from the bus,0,44068,cycle
649,5c42c7985cc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44068,cycle
649,5c42c7985cc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
649,5c42c7985cc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44068,cycle
649,5c42c7985cc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44068,cycle
649,5c42c7985cc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,44068,cycle
649,5c42c7985cc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44325,cycle
649,5c42c7985cc0,respond,LLC sends response message to the requesting L1,LLC,44325,cycle
649,5c42c7985cc0,updaDat,LLC updates its data array,LLC,44325,cycle
649,5c42c7985cc0,wrCache,LLC: New data written to cache,LLC,44325,cycle
649,5c42c7985cc0,respond,LLC sends response message to the requesting L1,LLC,44326,cycle
649,5c42c7985cc0,add2q_u,L1 receives message from the bus,0,44330,cycle
649,5c42c7985cc0,respond,L1 responds to core,0,44330,cycle
649,5c42c7985cc0,updaDat,L1 attempts to update its data array,0,44330,cycle
649,5c42c7985cc0,wrCache,L1: New data written to cache,0,44330,cycle
650,5c42c7985cc4,add2q_l,L1: The message is added to the processing queue from the core,0,44332,cycle
650,5c42c7985cc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44332,cycle
650,5c42c7985cc4,hitActn,L1: request is a hit,0,44332,cycle
651,5c42c7985cc8,add2q_l,L1: The message is added to the processing queue from the core,0,44334,cycle
651,5c42c7985cc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44334,cycle
651,5c42c7985cc8,hitActn,L1: request is a hit,0,44334,cycle
652,5c42c7985ccc,add2q_l,L1: The message is added to the processing queue from the core,0,44336,cycle
652,5c42c7985ccc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44336,cycle
652,5c42c7985ccc,hitActn,L1: request is a hit,0,44336,cycle
653,5c42c7985cd0,add2q_l,L1: The message is added to the processing queue from the core,0,44338,cycle
653,5c42c7985cd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
653,5c42c7985cd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,44338,cycle
653,5c42c7985cd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44338,cycle
653,5c42c7985cd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44338,cycle
653,5c42c7985cd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44339,cycle
653,5c42c7985cd0,add2q_u,L1 receives message from the bus,0,44340,cycle
653,5c42c7985cd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44340,cycle
653,5c42c7985cd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
653,5c42c7985cd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44340,cycle
653,5c42c7985cd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44340,cycle
653,5c42c7985cd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,44340,cycle
653,5c42c7985cd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44597,cycle
653,5c42c7985cd0,respond,LLC sends response message to the requesting L1,LLC,44597,cycle
653,5c42c7985cd0,updaDat,LLC updates its data array,LLC,44597,cycle
653,5c42c7985cd0,wrCache,LLC: New data written to cache,LLC,44597,cycle
653,5c42c7985cd0,respond,LLC sends response message to the requesting L1,LLC,44598,cycle
653,5c42c7985cd0,add2q_u,L1 receives message from the bus,0,44602,cycle
653,5c42c7985cd0,respond,L1 responds to core,0,44602,cycle
653,5c42c7985cd0,updaDat,L1 attempts to update its data array,0,44602,cycle
653,5c42c7985cd0,wrCache,L1: New data written to cache,0,44602,cycle
654,5c42c7985cd4,add2q_l,L1: The message is added to the processing queue from the core,0,44604,cycle
654,5c42c7985cd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44604,cycle
654,5c42c7985cd4,hitActn,L1: request is a hit,0,44604,cycle
655,5c42c7985cd8,add2q_l,L1: The message is added to the processing queue from the core,0,44606,cycle
655,5c42c7985cd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44606,cycle
655,5c42c7985cd8,hitActn,L1: request is a hit,0,44606,cycle
656,5c42c7985cdc,add2q_l,L1: The message is added to the processing queue from the core,0,44608,cycle
656,5c42c7985cdc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44608,cycle
656,5c42c7985cdc,hitActn,L1: request is a hit,0,44608,cycle
657,5c42c7985ce0,add2q_l,L1: The message is added to the processing queue from the core,0,44610,cycle
657,5c42c7985ce0,Miss?  ,L1: Was the request a miss?,0,1,boolean
657,5c42c7985ce0,MSIredy,L1: Protocol determines message is now ready to be processed,0,44610,cycle
657,5c42c7985ce0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44610,cycle
657,5c42c7985ce0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44610,cycle
657,5c42c7985ce0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44611,cycle
657,5c42c7985ce0,add2q_u,L1 receives message from the bus,0,44612,cycle
657,5c42c7985ce0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44612,cycle
657,5c42c7985ce0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
657,5c42c7985ce0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44612,cycle
657,5c42c7985ce0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44612,cycle
657,5c42c7985ce0,add_req,LLC miss -> LLC sends request to DRAM,LLC,44612,cycle
657,5c42c7985ce0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44869,cycle
657,5c42c7985ce0,respond,LLC sends response message to the requesting L1,LLC,44869,cycle
657,5c42c7985ce0,updaDat,LLC updates its data array,LLC,44869,cycle
657,5c42c7985ce0,wrCache,LLC: New data written to cache,LLC,44869,cycle
657,5c42c7985ce0,respond,LLC sends response message to the requesting L1,LLC,44870,cycle
657,5c42c7985ce0,add2q_u,L1 receives message from the bus,0,44874,cycle
657,5c42c7985ce0,respond,L1 responds to core,0,44874,cycle
657,5c42c7985ce0,updaDat,L1 attempts to update its data array,0,44874,cycle
657,5c42c7985ce0,wrCache,L1: New data written to cache,0,44874,cycle
658,5c42c7985ce4,add2q_l,L1: The message is added to the processing queue from the core,0,44876,cycle
658,5c42c7985ce4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44876,cycle
658,5c42c7985ce4,hitActn,L1: request is a hit,0,44876,cycle
659,5c42c7985ce8,add2q_l,L1: The message is added to the processing queue from the core,0,44878,cycle
659,5c42c7985ce8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44878,cycle
659,5c42c7985ce8,hitActn,L1: request is a hit,0,44878,cycle
660,5c42c7985cec,add2q_l,L1: The message is added to the processing queue from the core,0,44880,cycle
660,5c42c7985cec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44880,cycle
660,5c42c7985cec,hitActn,L1: request is a hit,0,44880,cycle
661,5c42c7985cf0,add2q_l,L1: The message is added to the processing queue from the core,0,44882,cycle
661,5c42c7985cf0,Miss?  ,L1: Was the request a miss?,0,1,boolean
661,5c42c7985cf0,MSIredy,L1: Protocol determines message is now ready to be processed,0,44882,cycle
661,5c42c7985cf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44882,cycle
661,5c42c7985cf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44882,cycle
661,5c42c7985cf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44883,cycle
661,5c42c7985cf0,add2q_u,L1 receives message from the bus,0,44884,cycle
661,5c42c7985cf0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44884,cycle
661,5c42c7985cf0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
661,5c42c7985cf0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44884,cycle
661,5c42c7985cf0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44884,cycle
661,5c42c7985cf0,add_req,LLC miss -> LLC sends request to DRAM,LLC,44884,cycle
661,5c42c7985cf0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45141,cycle
661,5c42c7985cf0,respond,LLC sends response message to the requesting L1,LLC,45141,cycle
661,5c42c7985cf0,updaDat,LLC updates its data array,LLC,45141,cycle
661,5c42c7985cf0,wrCache,LLC: New data written to cache,LLC,45141,cycle
661,5c42c7985cf0,respond,LLC sends response message to the requesting L1,LLC,45142,cycle
661,5c42c7985cf0,add2q_u,L1 receives message from the bus,0,45146,cycle
661,5c42c7985cf0,respond,L1 responds to core,0,45146,cycle
661,5c42c7985cf0,updaDat,L1 attempts to update its data array,0,45146,cycle
661,5c42c7985cf0,wrCache,L1: New data written to cache,0,45146,cycle
662,5c42c7985cf4,add2q_l,L1: The message is added to the processing queue from the core,0,45148,cycle
662,5c42c7985cf4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45148,cycle
662,5c42c7985cf4,hitActn,L1: request is a hit,0,45148,cycle
663,5c42c7985cf8,add2q_l,L1: The message is added to the processing queue from the core,0,45150,cycle
663,5c42c7985cf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45150,cycle
663,5c42c7985cf8,hitActn,L1: request is a hit,0,45150,cycle
664,5c42c7985cfc,add2q_l,L1: The message is added to the processing queue from the core,0,45152,cycle
664,5c42c7985cfc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45152,cycle
664,5c42c7985cfc,hitActn,L1: request is a hit,0,45152,cycle
665,5c42c7985d00,add2q_l,L1: The message is added to the processing queue from the core,0,45154,cycle
665,5c42c7985d00,Miss?  ,L1: Was the request a miss?,0,1,boolean
665,5c42c7985d00,MSIredy,L1: Protocol determines message is now ready to be processed,0,45154,cycle
665,5c42c7985d00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45154,cycle
665,5c42c7985d00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45154,cycle
665,5c42c7985d00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45155,cycle
665,5c42c7985d00,add2q_u,L1 receives message from the bus,0,45156,cycle
665,5c42c7985d00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45156,cycle
665,5c42c7985d00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
665,5c42c7985d00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45156,cycle
665,5c42c7985d00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45156,cycle
665,5c42c7985d00,add_req,LLC miss -> LLC sends request to DRAM,LLC,45156,cycle
665,5c42c7985d00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45413,cycle
665,5c42c7985d00,respond,LLC sends response message to the requesting L1,LLC,45413,cycle
665,5c42c7985d00,updaDat,LLC updates its data array,LLC,45413,cycle
665,5c42c7985d00,wrCache,LLC: New data written to cache,LLC,45413,cycle
665,5c42c7985d00,respond,LLC sends response message to the requesting L1,LLC,45414,cycle
665,5c42c7985d00,add2q_u,L1 receives message from the bus,0,45418,cycle
665,5c42c7985d00,respond,L1 responds to core,0,45418,cycle
665,5c42c7985d00,updaDat,L1 attempts to update its data array,0,45418,cycle
665,5c42c7985d00,wrCache,L1: New data written to cache,0,45418,cycle
666,5c42c7985d04,add2q_l,L1: The message is added to the processing queue from the core,0,45420,cycle
666,5c42c7985d04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45420,cycle
666,5c42c7985d04,hitActn,L1: request is a hit,0,45420,cycle
667,5c42c7985d08,add2q_l,L1: The message is added to the processing queue from the core,0,45422,cycle
667,5c42c7985d08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45422,cycle
667,5c42c7985d08,hitActn,L1: request is a hit,0,45422,cycle
668,5c42c7985d0c,add2q_l,L1: The message is added to the processing queue from the core,0,45424,cycle
668,5c42c7985d0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45424,cycle
668,5c42c7985d0c,hitActn,L1: request is a hit,0,45424,cycle
669,5c42c7985d10,add2q_l,L1: The message is added to the processing queue from the core,0,45426,cycle
669,5c42c7985d10,Miss?  ,L1: Was the request a miss?,0,1,boolean
669,5c42c7985d10,MSIredy,L1: Protocol determines message is now ready to be processed,0,45426,cycle
669,5c42c7985d10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45426,cycle
669,5c42c7985d10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45426,cycle
669,5c42c7985d10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45427,cycle
669,5c42c7985d10,add2q_u,L1 receives message from the bus,0,45428,cycle
669,5c42c7985d10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45428,cycle
669,5c42c7985d10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
669,5c42c7985d10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45428,cycle
669,5c42c7985d10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45428,cycle
669,5c42c7985d10,add_req,LLC miss -> LLC sends request to DRAM,LLC,45428,cycle
669,5c42c7985d10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45685,cycle
669,5c42c7985d10,respond,LLC sends response message to the requesting L1,LLC,45685,cycle
669,5c42c7985d10,updaDat,LLC updates its data array,LLC,45685,cycle
669,5c42c7985d10,wrCache,LLC: New data written to cache,LLC,45685,cycle
669,5c42c7985d10,respond,LLC sends response message to the requesting L1,LLC,45686,cycle
669,5c42c7985d10,add2q_u,L1 receives message from the bus,0,45690,cycle
669,5c42c7985d10,respond,L1 responds to core,0,45690,cycle
669,5c42c7985d10,updaDat,L1 attempts to update its data array,0,45690,cycle
669,5c42c7985d10,wrCache,L1: New data written to cache,0,45690,cycle
670,5c42c7985d14,add2q_l,L1: The message is added to the processing queue from the core,0,45692,cycle
670,5c42c7985d14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45692,cycle
670,5c42c7985d14,hitActn,L1: request is a hit,0,45692,cycle
671,5c42c7985d18,add2q_l,L1: The message is added to the processing queue from the core,0,45694,cycle
671,5c42c7985d18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45694,cycle
671,5c42c7985d18,hitActn,L1: request is a hit,0,45694,cycle
672,5c42c7985d1c,add2q_l,L1: The message is added to the processing queue from the core,0,45696,cycle
672,5c42c7985d1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45696,cycle
672,5c42c7985d1c,hitActn,L1: request is a hit,0,45696,cycle
673,5c42c7985d20,add2q_l,L1: The message is added to the processing queue from the core,0,45698,cycle
673,5c42c7985d20,Miss?  ,L1: Was the request a miss?,0,1,boolean
673,5c42c7985d20,MSIredy,L1: Protocol determines message is now ready to be processed,0,45698,cycle
673,5c42c7985d20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45698,cycle
673,5c42c7985d20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45698,cycle
673,5c42c7985d20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45699,cycle
673,5c42c7985d20,add2q_u,L1 receives message from the bus,0,45700,cycle
673,5c42c7985d20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45700,cycle
673,5c42c7985d20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
673,5c42c7985d20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45700,cycle
673,5c42c7985d20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45700,cycle
673,5c42c7985d20,add_req,LLC miss -> LLC sends request to DRAM,LLC,45700,cycle
673,5c42c7985d20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45957,cycle
673,5c42c7985d20,respond,LLC sends response message to the requesting L1,LLC,45957,cycle
673,5c42c7985d20,updaDat,LLC updates its data array,LLC,45957,cycle
673,5c42c7985d20,wrCache,LLC: New data written to cache,LLC,45957,cycle
673,5c42c7985d20,respond,LLC sends response message to the requesting L1,LLC,45958,cycle
673,5c42c7985d20,add2q_u,L1 receives message from the bus,0,45962,cycle
673,5c42c7985d20,respond,L1 responds to core,0,45962,cycle
673,5c42c7985d20,updaDat,L1 attempts to update its data array,0,45962,cycle
673,5c42c7985d20,wrCache,L1: New data written to cache,0,45962,cycle
674,5c42c7985d24,add2q_l,L1: The message is added to the processing queue from the core,0,45964,cycle
674,5c42c7985d24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45964,cycle
674,5c42c7985d24,hitActn,L1: request is a hit,0,45964,cycle
675,5c42c7985d28,add2q_l,L1: The message is added to the processing queue from the core,0,45966,cycle
675,5c42c7985d28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45966,cycle
675,5c42c7985d28,hitActn,L1: request is a hit,0,45966,cycle
676,5c42c7985d2c,add2q_l,L1: The message is added to the processing queue from the core,0,45968,cycle
676,5c42c7985d2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45968,cycle
676,5c42c7985d2c,hitActn,L1: request is a hit,0,45968,cycle
677,5c42c7985d30,add2q_l,L1: The message is added to the processing queue from the core,0,45970,cycle
677,5c42c7985d30,Miss?  ,L1: Was the request a miss?,0,1,boolean
677,5c42c7985d30,MSIredy,L1: Protocol determines message is now ready to be processed,0,45970,cycle
677,5c42c7985d30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45970,cycle
677,5c42c7985d30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45970,cycle
677,5c42c7985d30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45971,cycle
677,5c42c7985d30,add2q_u,L1 receives message from the bus,0,45972,cycle
677,5c42c7985d30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45972,cycle
677,5c42c7985d30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
677,5c42c7985d30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45972,cycle
677,5c42c7985d30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45972,cycle
677,5c42c7985d30,add_req,LLC miss -> LLC sends request to DRAM,LLC,45972,cycle
677,5c42c7985d30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,46229,cycle
677,5c42c7985d30,respond,LLC sends response message to the requesting L1,LLC,46229,cycle
677,5c42c7985d30,updaDat,LLC updates its data array,LLC,46229,cycle
677,5c42c7985d30,wrCache,LLC: New data written to cache,LLC,46229,cycle
677,5c42c7985d30,respond,LLC sends response message to the requesting L1,LLC,46230,cycle
677,5c42c7985d30,add2q_u,L1 receives message from the bus,0,46234,cycle
677,5c42c7985d30,respond,L1 responds to core,0,46234,cycle
677,5c42c7985d30,updaDat,L1 attempts to update its data array,0,46234,cycle
677,5c42c7985d30,wrCache,L1: New data written to cache,0,46234,cycle
678,5c42c7985d34,add2q_l,L1: The message is added to the processing queue from the core,0,46236,cycle
678,5c42c7985d34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46236,cycle
678,5c42c7985d34,hitActn,L1: request is a hit,0,46236,cycle
679,5c42c7985d38,add2q_l,L1: The message is added to the processing queue from the core,0,46238,cycle
679,5c42c7985d38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46238,cycle
679,5c42c7985d38,hitActn,L1: request is a hit,0,46238,cycle
680,5c42c7985d3c,add2q_l,L1: The message is added to the processing queue from the core,0,46240,cycle
680,5c42c7985d3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46240,cycle
680,5c42c7985d3c,hitActn,L1: request is a hit,0,46240,cycle
681,5c42c7985d40,add2q_l,L1: The message is added to the processing queue from the core,0,46242,cycle
681,5c42c7985d40,Miss?  ,L1: Was the request a miss?,0,1,boolean
681,5c42c7985d40,MSIredy,L1: Protocol determines message is now ready to be processed,0,46242,cycle
681,5c42c7985d40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46242,cycle
681,5c42c7985d40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46242,cycle
681,5c42c7985d40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46243,cycle
681,5c42c7985d40,add2q_u,L1 receives message from the bus,0,46244,cycle
681,5c42c7985d40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,46244,cycle
681,5c42c7985d40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
681,5c42c7985d40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,46244,cycle
681,5c42c7985d40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,46244,cycle
681,5c42c7985d40,add_req,LLC miss -> LLC sends request to DRAM,LLC,46244,cycle
681,5c42c7985d40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,46501,cycle
681,5c42c7985d40,respond,LLC sends response message to the requesting L1,LLC,46501,cycle
681,5c42c7985d40,updaDat,LLC updates its data array,LLC,46501,cycle
681,5c42c7985d40,wrCache,LLC: New data written to cache,LLC,46501,cycle
681,5c42c7985d40,respond,LLC sends response message to the requesting L1,LLC,46502,cycle
681,5c42c7985d40,add2q_u,L1 receives message from the bus,0,46506,cycle
681,5c42c7985d40,respond,L1 responds to core,0,46506,cycle
681,5c42c7985d40,updaDat,L1 attempts to update its data array,0,46506,cycle
681,5c42c7985d40,wrCache,L1: New data written to cache,0,46506,cycle
682,5c42c7985d44,add2q_l,L1: The message is added to the processing queue from the core,0,46508,cycle
682,5c42c7985d44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46508,cycle
682,5c42c7985d44,hitActn,L1: request is a hit,0,46508,cycle
683,5c42c7985d48,add2q_l,L1: The message is added to the processing queue from the core,0,46510,cycle
683,5c42c7985d48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46510,cycle
683,5c42c7985d48,hitActn,L1: request is a hit,0,46510,cycle
684,5c42c7985d4c,add2q_l,L1: The message is added to the processing queue from the core,0,46512,cycle
684,5c42c7985d4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46512,cycle
684,5c42c7985d4c,hitActn,L1: request is a hit,0,46512,cycle
685,5c42c7985d50,add2q_l,L1: The message is added to the processing queue from the core,0,46514,cycle
685,5c42c7985d50,Miss?  ,L1: Was the request a miss?,0,1,boolean
685,5c42c7985d50,MSIredy,L1: Protocol determines message is now ready to be processed,0,46514,cycle
685,5c42c7985d50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46514,cycle
685,5c42c7985d50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46514,cycle
685,5c42c7985d50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46515,cycle
685,5c42c7985d50,add2q_u,L1 receives message from the bus,0,46516,cycle
685,5c42c7985d50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,46516,cycle
685,5c42c7985d50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
685,5c42c7985d50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,46516,cycle
685,5c42c7985d50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,46516,cycle
685,5c42c7985d50,add_req,LLC miss -> LLC sends request to DRAM,LLC,46516,cycle
685,5c42c7985d50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,46773,cycle
685,5c42c7985d50,respond,LLC sends response message to the requesting L1,LLC,46773,cycle
685,5c42c7985d50,updaDat,LLC updates its data array,LLC,46773,cycle
685,5c42c7985d50,wrCache,LLC: New data written to cache,LLC,46773,cycle
685,5c42c7985d50,respond,LLC sends response message to the requesting L1,LLC,46774,cycle
685,5c42c7985d50,add2q_u,L1 receives message from the bus,0,46778,cycle
685,5c42c7985d50,respond,L1 responds to core,0,46778,cycle
685,5c42c7985d50,updaDat,L1 attempts to update its data array,0,46778,cycle
685,5c42c7985d50,wrCache,L1: New data written to cache,0,46778,cycle
686,5c42c7985d54,add2q_l,L1: The message is added to the processing queue from the core,0,46780,cycle
686,5c42c7985d54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46780,cycle
686,5c42c7985d54,hitActn,L1: request is a hit,0,46780,cycle
687,5c42c7985d58,add2q_l,L1: The message is added to the processing queue from the core,0,46782,cycle
687,5c42c7985d58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46782,cycle
687,5c42c7985d58,hitActn,L1: request is a hit,0,46782,cycle
688,5c42c7985d5c,add2q_l,L1: The message is added to the processing queue from the core,0,46784,cycle
688,5c42c7985d5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46784,cycle
688,5c42c7985d5c,hitActn,L1: request is a hit,0,46784,cycle
689,5c42c7985d60,add2q_l,L1: The message is added to the processing queue from the core,0,46786,cycle
689,5c42c7985d60,Miss?  ,L1: Was the request a miss?,0,1,boolean
689,5c42c7985d60,MSIredy,L1: Protocol determines message is now ready to be processed,0,46786,cycle
689,5c42c7985d60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46786,cycle
689,5c42c7985d60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46786,cycle
689,5c42c7985d60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46787,cycle
689,5c42c7985d60,add2q_u,L1 receives message from the bus,0,46788,cycle
689,5c42c7985d60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,46788,cycle
689,5c42c7985d60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
689,5c42c7985d60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,46788,cycle
689,5c42c7985d60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,46788,cycle
689,5c42c7985d60,add_req,LLC miss -> LLC sends request to DRAM,LLC,46788,cycle
689,5c42c7985d60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47045,cycle
689,5c42c7985d60,respond,LLC sends response message to the requesting L1,LLC,47045,cycle
689,5c42c7985d60,updaDat,LLC updates its data array,LLC,47045,cycle
689,5c42c7985d60,wrCache,LLC: New data written to cache,LLC,47045,cycle
689,5c42c7985d60,respond,LLC sends response message to the requesting L1,LLC,47046,cycle
689,5c42c7985d60,add2q_u,L1 receives message from the bus,0,47050,cycle
689,5c42c7985d60,respond,L1 responds to core,0,47050,cycle
689,5c42c7985d60,updaDat,L1 attempts to update its data array,0,47050,cycle
689,5c42c7985d60,wrCache,L1: New data written to cache,0,47050,cycle
690,5c42c7985d64,add2q_l,L1: The message is added to the processing queue from the core,0,47052,cycle
690,5c42c7985d64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47052,cycle
690,5c42c7985d64,hitActn,L1: request is a hit,0,47052,cycle
691,5c42c7985d68,add2q_l,L1: The message is added to the processing queue from the core,0,47054,cycle
691,5c42c7985d68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47054,cycle
691,5c42c7985d68,hitActn,L1: request is a hit,0,47054,cycle
692,5c42c7985d6c,add2q_l,L1: The message is added to the processing queue from the core,0,47056,cycle
692,5c42c7985d6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47056,cycle
692,5c42c7985d6c,hitActn,L1: request is a hit,0,47056,cycle
693,5c42c7985d70,add2q_l,L1: The message is added to the processing queue from the core,0,47058,cycle
693,5c42c7985d70,Miss?  ,L1: Was the request a miss?,0,1,boolean
693,5c42c7985d70,MSIredy,L1: Protocol determines message is now ready to be processed,0,47058,cycle
693,5c42c7985d70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47058,cycle
693,5c42c7985d70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47058,cycle
693,5c42c7985d70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47059,cycle
693,5c42c7985d70,add2q_u,L1 receives message from the bus,0,47060,cycle
693,5c42c7985d70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47060,cycle
693,5c42c7985d70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
693,5c42c7985d70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47060,cycle
693,5c42c7985d70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47060,cycle
693,5c42c7985d70,add_req,LLC miss -> LLC sends request to DRAM,LLC,47060,cycle
693,5c42c7985d70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47317,cycle
693,5c42c7985d70,respond,LLC sends response message to the requesting L1,LLC,47317,cycle
693,5c42c7985d70,updaDat,LLC updates its data array,LLC,47317,cycle
693,5c42c7985d70,wrCache,LLC: New data written to cache,LLC,47317,cycle
693,5c42c7985d70,respond,LLC sends response message to the requesting L1,LLC,47318,cycle
693,5c42c7985d70,add2q_u,L1 receives message from the bus,0,47322,cycle
693,5c42c7985d70,respond,L1 responds to core,0,47322,cycle
693,5c42c7985d70,updaDat,L1 attempts to update its data array,0,47322,cycle
693,5c42c7985d70,wrCache,L1: New data written to cache,0,47322,cycle
694,5c42c7985d74,add2q_l,L1: The message is added to the processing queue from the core,0,47324,cycle
694,5c42c7985d74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47324,cycle
694,5c42c7985d74,hitActn,L1: request is a hit,0,47324,cycle
695,5c42c7985d78,add2q_l,L1: The message is added to the processing queue from the core,0,47326,cycle
695,5c42c7985d78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47326,cycle
695,5c42c7985d78,hitActn,L1: request is a hit,0,47326,cycle
696,5c42c7985d7c,add2q_l,L1: The message is added to the processing queue from the core,0,47328,cycle
696,5c42c7985d7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47328,cycle
696,5c42c7985d7c,hitActn,L1: request is a hit,0,47328,cycle
697,5c42c7985d80,add2q_l,L1: The message is added to the processing queue from the core,0,47330,cycle
697,5c42c7985d80,Miss?  ,L1: Was the request a miss?,0,1,boolean
697,5c42c7985d80,MSIredy,L1: Protocol determines message is now ready to be processed,0,47330,cycle
697,5c42c7985d80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47330,cycle
697,5c42c7985d80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47330,cycle
697,5c42c7985d80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47331,cycle
697,5c42c7985d80,add2q_u,L1 receives message from the bus,0,47332,cycle
697,5c42c7985d80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47332,cycle
697,5c42c7985d80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
697,5c42c7985d80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47332,cycle
697,5c42c7985d80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47332,cycle
697,5c42c7985d80,add_req,LLC miss -> LLC sends request to DRAM,LLC,47332,cycle
697,5c42c7985d80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47589,cycle
697,5c42c7985d80,respond,LLC sends response message to the requesting L1,LLC,47589,cycle
697,5c42c7985d80,updaDat,LLC updates its data array,LLC,47589,cycle
697,5c42c7985d80,wrCache,LLC: New data written to cache,LLC,47589,cycle
697,5c42c7985d80,respond,LLC sends response message to the requesting L1,LLC,47590,cycle
697,5c42c7985d80,add2q_u,L1 receives message from the bus,0,47594,cycle
697,5c42c7985d80,respond,L1 responds to core,0,47594,cycle
697,5c42c7985d80,updaDat,L1 attempts to update its data array,0,47594,cycle
697,5c42c7985d80,wrCache,L1: New data written to cache,0,47594,cycle
698,5c42c7985d84,add2q_l,L1: The message is added to the processing queue from the core,0,47596,cycle
698,5c42c7985d84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47596,cycle
698,5c42c7985d84,hitActn,L1: request is a hit,0,47596,cycle
699,5c42c7985d88,add2q_l,L1: The message is added to the processing queue from the core,0,47598,cycle
699,5c42c7985d88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47598,cycle
699,5c42c7985d88,hitActn,L1: request is a hit,0,47598,cycle
700,5c42c7985d8c,add2q_l,L1: The message is added to the processing queue from the core,0,47600,cycle
700,5c42c7985d8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47600,cycle
700,5c42c7985d8c,hitActn,L1: request is a hit,0,47600,cycle
701,5c42c7985d90,add2q_l,L1: The message is added to the processing queue from the core,0,47602,cycle
701,5c42c7985d90,Miss?  ,L1: Was the request a miss?,0,1,boolean
701,5c42c7985d90,MSIredy,L1: Protocol determines message is now ready to be processed,0,47602,cycle
701,5c42c7985d90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47602,cycle
701,5c42c7985d90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47602,cycle
701,5c42c7985d90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47603,cycle
701,5c42c7985d90,add2q_u,L1 receives message from the bus,0,47604,cycle
701,5c42c7985d90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47604,cycle
701,5c42c7985d90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
701,5c42c7985d90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47604,cycle
701,5c42c7985d90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47604,cycle
701,5c42c7985d90,add_req,LLC miss -> LLC sends request to DRAM,LLC,47604,cycle
701,5c42c7985d90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47861,cycle
701,5c42c7985d90,respond,LLC sends response message to the requesting L1,LLC,47861,cycle
701,5c42c7985d90,updaDat,LLC updates its data array,LLC,47861,cycle
701,5c42c7985d90,wrCache,LLC: New data written to cache,LLC,47861,cycle
701,5c42c7985d90,respond,LLC sends response message to the requesting L1,LLC,47862,cycle
701,5c42c7985d90,add2q_u,L1 receives message from the bus,0,47866,cycle
701,5c42c7985d90,respond,L1 responds to core,0,47866,cycle
701,5c42c7985d90,updaDat,L1 attempts to update its data array,0,47866,cycle
701,5c42c7985d90,wrCache,L1: New data written to cache,0,47866,cycle
702,5c42c7985d94,add2q_l,L1: The message is added to the processing queue from the core,0,47868,cycle
702,5c42c7985d94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47868,cycle
702,5c42c7985d94,hitActn,L1: request is a hit,0,47868,cycle
703,5c42c7985d98,add2q_l,L1: The message is added to the processing queue from the core,0,47870,cycle
703,5c42c7985d98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47870,cycle
703,5c42c7985d98,hitActn,L1: request is a hit,0,47870,cycle
704,5c42c7985d9c,add2q_l,L1: The message is added to the processing queue from the core,0,47872,cycle
704,5c42c7985d9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47872,cycle
704,5c42c7985d9c,hitActn,L1: request is a hit,0,47872,cycle
705,5c42c7985da0,add2q_l,L1: The message is added to the processing queue from the core,0,47874,cycle
705,5c42c7985da0,Miss?  ,L1: Was the request a miss?,0,1,boolean
705,5c42c7985da0,MSIredy,L1: Protocol determines message is now ready to be processed,0,47874,cycle
705,5c42c7985da0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47874,cycle
705,5c42c7985da0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47874,cycle
705,5c42c7985da0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47875,cycle
705,5c42c7985da0,add2q_u,L1 receives message from the bus,0,47876,cycle
705,5c42c7985da0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47876,cycle
705,5c42c7985da0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
705,5c42c7985da0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47876,cycle
705,5c42c7985da0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47876,cycle
705,5c42c7985da0,add_req,LLC miss -> LLC sends request to DRAM,LLC,47876,cycle
705,5c42c7985da0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48133,cycle
705,5c42c7985da0,respond,LLC sends response message to the requesting L1,LLC,48133,cycle
705,5c42c7985da0,updaDat,LLC updates its data array,LLC,48133,cycle
705,5c42c7985da0,wrCache,LLC: New data written to cache,LLC,48133,cycle
705,5c42c7985da0,respond,LLC sends response message to the requesting L1,LLC,48134,cycle
705,5c42c7985da0,add2q_u,L1 receives message from the bus,0,48138,cycle
705,5c42c7985da0,respond,L1 responds to core,0,48138,cycle
705,5c42c7985da0,updaDat,L1 attempts to update its data array,0,48138,cycle
705,5c42c7985da0,wrCache,L1: New data written to cache,0,48138,cycle
706,5c42c7985da4,add2q_l,L1: The message is added to the processing queue from the core,0,48140,cycle
706,5c42c7985da4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48140,cycle
706,5c42c7985da4,hitActn,L1: request is a hit,0,48140,cycle
707,5c42c7985da8,add2q_l,L1: The message is added to the processing queue from the core,0,48142,cycle
707,5c42c7985da8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48142,cycle
707,5c42c7985da8,hitActn,L1: request is a hit,0,48142,cycle
708,5c42c7985dac,add2q_l,L1: The message is added to the processing queue from the core,0,48144,cycle
708,5c42c7985dac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48144,cycle
708,5c42c7985dac,hitActn,L1: request is a hit,0,48144,cycle
709,5c42c7985db0,add2q_l,L1: The message is added to the processing queue from the core,0,48146,cycle
709,5c42c7985db0,Miss?  ,L1: Was the request a miss?,0,1,boolean
709,5c42c7985db0,MSIredy,L1: Protocol determines message is now ready to be processed,0,48146,cycle
709,5c42c7985db0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48146,cycle
709,5c42c7985db0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48146,cycle
709,5c42c7985db0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48147,cycle
709,5c42c7985db0,add2q_u,L1 receives message from the bus,0,48148,cycle
709,5c42c7985db0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48148,cycle
709,5c42c7985db0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
709,5c42c7985db0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48148,cycle
709,5c42c7985db0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48148,cycle
709,5c42c7985db0,add_req,LLC miss -> LLC sends request to DRAM,LLC,48148,cycle
709,5c42c7985db0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48405,cycle
709,5c42c7985db0,respond,LLC sends response message to the requesting L1,LLC,48405,cycle
709,5c42c7985db0,updaDat,LLC updates its data array,LLC,48405,cycle
709,5c42c7985db0,wrCache,LLC: New data written to cache,LLC,48405,cycle
709,5c42c7985db0,respond,LLC sends response message to the requesting L1,LLC,48406,cycle
709,5c42c7985db0,add2q_u,L1 receives message from the bus,0,48410,cycle
709,5c42c7985db0,respond,L1 responds to core,0,48410,cycle
709,5c42c7985db0,updaDat,L1 attempts to update its data array,0,48410,cycle
709,5c42c7985db0,wrCache,L1: New data written to cache,0,48410,cycle
710,5c42c7985db4,add2q_l,L1: The message is added to the processing queue from the core,0,48412,cycle
710,5c42c7985db4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48412,cycle
710,5c42c7985db4,hitActn,L1: request is a hit,0,48412,cycle
711,5c42c7985db8,add2q_l,L1: The message is added to the processing queue from the core,0,48414,cycle
711,5c42c7985db8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48414,cycle
711,5c42c7985db8,hitActn,L1: request is a hit,0,48414,cycle
712,5c42c7985dbc,add2q_l,L1: The message is added to the processing queue from the core,0,48416,cycle
712,5c42c7985dbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48416,cycle
712,5c42c7985dbc,hitActn,L1: request is a hit,0,48416,cycle
713,5c42c7985dc0,add2q_l,L1: The message is added to the processing queue from the core,0,48418,cycle
713,5c42c7985dc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
713,5c42c7985dc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,48418,cycle
713,5c42c7985dc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48418,cycle
713,5c42c7985dc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48418,cycle
713,5c42c7985dc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48419,cycle
713,5c42c7985dc0,add2q_u,L1 receives message from the bus,0,48420,cycle
713,5c42c7985dc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48420,cycle
713,5c42c7985dc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
713,5c42c7985dc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48420,cycle
713,5c42c7985dc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48420,cycle
713,5c42c7985dc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,48420,cycle
713,5c42c7985dc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48677,cycle
713,5c42c7985dc0,respond,LLC sends response message to the requesting L1,LLC,48677,cycle
713,5c42c7985dc0,updaDat,LLC updates its data array,LLC,48677,cycle
713,5c42c7985dc0,wrCache,LLC: New data written to cache,LLC,48677,cycle
713,5c42c7985dc0,respond,LLC sends response message to the requesting L1,LLC,48678,cycle
713,5c42c7985dc0,add2q_u,L1 receives message from the bus,0,48682,cycle
713,5c42c7985dc0,respond,L1 responds to core,0,48682,cycle
713,5c42c7985dc0,updaDat,L1 attempts to update its data array,0,48682,cycle
713,5c42c7985dc0,wrCache,L1: New data written to cache,0,48682,cycle
714,5c42c7985dc4,add2q_l,L1: The message is added to the processing queue from the core,0,48684,cycle
714,5c42c7985dc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48684,cycle
714,5c42c7985dc4,hitActn,L1: request is a hit,0,48684,cycle
715,5c42c7985dc8,add2q_l,L1: The message is added to the processing queue from the core,0,48686,cycle
715,5c42c7985dc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48686,cycle
715,5c42c7985dc8,hitActn,L1: request is a hit,0,48686,cycle
716,5c42c7985dcc,add2q_l,L1: The message is added to the processing queue from the core,0,48688,cycle
716,5c42c7985dcc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48688,cycle
716,5c42c7985dcc,hitActn,L1: request is a hit,0,48688,cycle
717,5c42c7985dd0,add2q_l,L1: The message is added to the processing queue from the core,0,48690,cycle
717,5c42c7985dd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
717,5c42c7985dd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,48690,cycle
717,5c42c7985dd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48690,cycle
717,5c42c7985dd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48690,cycle
717,5c42c7985dd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48691,cycle
717,5c42c7985dd0,add2q_u,L1 receives message from the bus,0,48692,cycle
717,5c42c7985dd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48692,cycle
717,5c42c7985dd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
717,5c42c7985dd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48692,cycle
717,5c42c7985dd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48692,cycle
717,5c42c7985dd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,48692,cycle
717,5c42c7985dd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48949,cycle
717,5c42c7985dd0,respond,LLC sends response message to the requesting L1,LLC,48949,cycle
717,5c42c7985dd0,updaDat,LLC updates its data array,LLC,48949,cycle
717,5c42c7985dd0,wrCache,LLC: New data written to cache,LLC,48949,cycle
717,5c42c7985dd0,respond,LLC sends response message to the requesting L1,LLC,48950,cycle
717,5c42c7985dd0,add2q_u,L1 receives message from the bus,0,48954,cycle
717,5c42c7985dd0,respond,L1 responds to core,0,48954,cycle
717,5c42c7985dd0,updaDat,L1 attempts to update its data array,0,48954,cycle
717,5c42c7985dd0,wrCache,L1: New data written to cache,0,48954,cycle
718,5c42c7985dd4,add2q_l,L1: The message is added to the processing queue from the core,0,48956,cycle
718,5c42c7985dd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48956,cycle
718,5c42c7985dd4,hitActn,L1: request is a hit,0,48956,cycle
719,5c42c7985dd8,add2q_l,L1: The message is added to the processing queue from the core,0,48958,cycle
719,5c42c7985dd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48958,cycle
719,5c42c7985dd8,hitActn,L1: request is a hit,0,48958,cycle
720,5c42c7985ddc,add2q_l,L1: The message is added to the processing queue from the core,0,48960,cycle
720,5c42c7985ddc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48960,cycle
720,5c42c7985ddc,hitActn,L1: request is a hit,0,48960,cycle
721,5c42c7985de0,add2q_l,L1: The message is added to the processing queue from the core,0,48962,cycle
721,5c42c7985de0,Miss?  ,L1: Was the request a miss?,0,1,boolean
721,5c42c7985de0,MSIredy,L1: Protocol determines message is now ready to be processed,0,48962,cycle
721,5c42c7985de0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48962,cycle
721,5c42c7985de0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48962,cycle
721,5c42c7985de0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48963,cycle
721,5c42c7985de0,add2q_u,L1 receives message from the bus,0,48964,cycle
721,5c42c7985de0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48964,cycle
721,5c42c7985de0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
721,5c42c7985de0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48964,cycle
721,5c42c7985de0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48964,cycle
721,5c42c7985de0,add_req,LLC miss -> LLC sends request to DRAM,LLC,48964,cycle
721,5c42c7985de0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,49221,cycle
721,5c42c7985de0,respond,LLC sends response message to the requesting L1,LLC,49221,cycle
721,5c42c7985de0,updaDat,LLC updates its data array,LLC,49221,cycle
721,5c42c7985de0,wrCache,LLC: New data written to cache,LLC,49221,cycle
721,5c42c7985de0,respond,LLC sends response message to the requesting L1,LLC,49222,cycle
721,5c42c7985de0,add2q_u,L1 receives message from the bus,0,49226,cycle
721,5c42c7985de0,respond,L1 responds to core,0,49226,cycle
721,5c42c7985de0,updaDat,L1 attempts to update its data array,0,49226,cycle
721,5c42c7985de0,wrCache,L1: New data written to cache,0,49226,cycle
722,5c42c7985de4,add2q_l,L1: The message is added to the processing queue from the core,0,49228,cycle
722,5c42c7985de4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49228,cycle
722,5c42c7985de4,hitActn,L1: request is a hit,0,49228,cycle
723,5c42c7985de8,add2q_l,L1: The message is added to the processing queue from the core,0,49230,cycle
723,5c42c7985de8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49230,cycle
723,5c42c7985de8,hitActn,L1: request is a hit,0,49230,cycle
724,5c42c7985dec,add2q_l,L1: The message is added to the processing queue from the core,0,49232,cycle
724,5c42c7985dec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49232,cycle
724,5c42c7985dec,hitActn,L1: request is a hit,0,49232,cycle
725,5c42c7985df0,add2q_l,L1: The message is added to the processing queue from the core,0,49234,cycle
725,5c42c7985df0,Miss?  ,L1: Was the request a miss?,0,1,boolean
725,5c42c7985df0,MSIredy,L1: Protocol determines message is now ready to be processed,0,49234,cycle
725,5c42c7985df0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49234,cycle
725,5c42c7985df0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49234,cycle
725,5c42c7985df0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49235,cycle
725,5c42c7985df0,add2q_u,L1 receives message from the bus,0,49236,cycle
725,5c42c7985df0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,49236,cycle
725,5c42c7985df0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
725,5c42c7985df0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,49236,cycle
725,5c42c7985df0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,49236,cycle
725,5c42c7985df0,add_req,LLC miss -> LLC sends request to DRAM,LLC,49236,cycle
725,5c42c7985df0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,49493,cycle
725,5c42c7985df0,respond,LLC sends response message to the requesting L1,LLC,49493,cycle
725,5c42c7985df0,updaDat,LLC updates its data array,LLC,49493,cycle
725,5c42c7985df0,wrCache,LLC: New data written to cache,LLC,49493,cycle
725,5c42c7985df0,respond,LLC sends response message to the requesting L1,LLC,49494,cycle
725,5c42c7985df0,add2q_u,L1 receives message from the bus,0,49498,cycle
725,5c42c7985df0,respond,L1 responds to core,0,49498,cycle
725,5c42c7985df0,updaDat,L1 attempts to update its data array,0,49498,cycle
725,5c42c7985df0,wrCache,L1: New data written to cache,0,49498,cycle
726,5c42c7985df4,add2q_l,L1: The message is added to the processing queue from the core,0,49500,cycle
726,5c42c7985df4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49500,cycle
726,5c42c7985df4,hitActn,L1: request is a hit,0,49500,cycle
727,5c42c7985df8,add2q_l,L1: The message is added to the processing queue from the core,0,49502,cycle
727,5c42c7985df8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49502,cycle
727,5c42c7985df8,hitActn,L1: request is a hit,0,49502,cycle
728,5c42c7985dfc,add2q_l,L1: The message is added to the processing queue from the core,0,49504,cycle
728,5c42c7985dfc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49504,cycle
728,5c42c7985dfc,hitActn,L1: request is a hit,0,49504,cycle
729,5c42c7985e00,add2q_l,L1: The message is added to the processing queue from the core,0,49506,cycle
729,5c42c7985e00,Miss?  ,L1: Was the request a miss?,0,1,boolean
729,5c42c7985e00,MSIredy,L1: Protocol determines message is now ready to be processed,0,49506,cycle
729,5c42c7985e00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49506,cycle
729,5c42c7985e00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49506,cycle
729,5c42c7985e00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49507,cycle
729,5c42c7985e00,add2q_u,L1 receives message from the bus,0,49508,cycle
729,5c42c7985e00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,49508,cycle
729,5c42c7985e00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
729,5c42c7985e00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,49508,cycle
729,5c42c7985e00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,49508,cycle
729,5c42c7985e00,add_req,LLC miss -> LLC sends request to DRAM,LLC,49508,cycle
729,5c42c7985e00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,49765,cycle
729,5c42c7985e00,respond,LLC sends response message to the requesting L1,LLC,49765,cycle
729,5c42c7985e00,updaDat,LLC updates its data array,LLC,49765,cycle
729,5c42c7985e00,wrCache,LLC: New data written to cache,LLC,49765,cycle
729,5c42c7985e00,respond,LLC sends response message to the requesting L1,LLC,49766,cycle
729,5c42c7985e00,add2q_u,L1 receives message from the bus,0,49770,cycle
729,5c42c7985e00,respond,L1 responds to core,0,49770,cycle
729,5c42c7985e00,updaDat,L1 attempts to update its data array,0,49770,cycle
729,5c42c7985e00,wrCache,L1: New data written to cache,0,49770,cycle
730,5c42c7985e04,add2q_l,L1: The message is added to the processing queue from the core,0,49772,cycle
730,5c42c7985e04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49772,cycle
730,5c42c7985e04,hitActn,L1: request is a hit,0,49772,cycle
731,5c42c7985e08,add2q_l,L1: The message is added to the processing queue from the core,0,49774,cycle
731,5c42c7985e08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49774,cycle
731,5c42c7985e08,hitActn,L1: request is a hit,0,49774,cycle
732,5c42c7985e0c,add2q_l,L1: The message is added to the processing queue from the core,0,49776,cycle
732,5c42c7985e0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49776,cycle
732,5c42c7985e0c,hitActn,L1: request is a hit,0,49776,cycle
733,5c42c7985e10,add2q_l,L1: The message is added to the processing queue from the core,0,49778,cycle
733,5c42c7985e10,Miss?  ,L1: Was the request a miss?,0,1,boolean
733,5c42c7985e10,MSIredy,L1: Protocol determines message is now ready to be processed,0,49778,cycle
733,5c42c7985e10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49778,cycle
733,5c42c7985e10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49778,cycle
733,5c42c7985e10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49779,cycle
733,5c42c7985e10,add2q_u,L1 receives message from the bus,0,49780,cycle
733,5c42c7985e10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,49780,cycle
733,5c42c7985e10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
733,5c42c7985e10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,49780,cycle
733,5c42c7985e10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,49780,cycle
733,5c42c7985e10,add_req,LLC miss -> LLC sends request to DRAM,LLC,49780,cycle
733,5c42c7985e10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50037,cycle
733,5c42c7985e10,respond,LLC sends response message to the requesting L1,LLC,50037,cycle
733,5c42c7985e10,updaDat,LLC updates its data array,LLC,50037,cycle
733,5c42c7985e10,wrCache,LLC: New data written to cache,LLC,50037,cycle
733,5c42c7985e10,respond,LLC sends response message to the requesting L1,LLC,50038,cycle
733,5c42c7985e10,add2q_u,L1 receives message from the bus,0,50042,cycle
733,5c42c7985e10,respond,L1 responds to core,0,50042,cycle
733,5c42c7985e10,updaDat,L1 attempts to update its data array,0,50042,cycle
733,5c42c7985e10,wrCache,L1: New data written to cache,0,50042,cycle
734,5c42c7985e14,add2q_l,L1: The message is added to the processing queue from the core,0,50044,cycle
734,5c42c7985e14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50044,cycle
734,5c42c7985e14,hitActn,L1: request is a hit,0,50044,cycle
735,5c42c7985e18,add2q_l,L1: The message is added to the processing queue from the core,0,50046,cycle
735,5c42c7985e18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50046,cycle
735,5c42c7985e18,hitActn,L1: request is a hit,0,50046,cycle
736,5c42c7985e1c,add2q_l,L1: The message is added to the processing queue from the core,0,50048,cycle
736,5c42c7985e1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50048,cycle
736,5c42c7985e1c,hitActn,L1: request is a hit,0,50048,cycle
737,5c42c7985e20,add2q_l,L1: The message is added to the processing queue from the core,0,50050,cycle
737,5c42c7985e20,Miss?  ,L1: Was the request a miss?,0,1,boolean
737,5c42c7985e20,MSIredy,L1: Protocol determines message is now ready to be processed,0,50050,cycle
737,5c42c7985e20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50050,cycle
737,5c42c7985e20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50050,cycle
737,5c42c7985e20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50051,cycle
737,5c42c7985e20,add2q_u,L1 receives message from the bus,0,50052,cycle
737,5c42c7985e20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50052,cycle
737,5c42c7985e20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
737,5c42c7985e20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50052,cycle
737,5c42c7985e20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50052,cycle
737,5c42c7985e20,add_req,LLC miss -> LLC sends request to DRAM,LLC,50052,cycle
737,5c42c7985e20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50309,cycle
737,5c42c7985e20,respond,LLC sends response message to the requesting L1,LLC,50309,cycle
737,5c42c7985e20,updaDat,LLC updates its data array,LLC,50309,cycle
737,5c42c7985e20,wrCache,LLC: New data written to cache,LLC,50309,cycle
737,5c42c7985e20,respond,LLC sends response message to the requesting L1,LLC,50310,cycle
737,5c42c7985e20,add2q_u,L1 receives message from the bus,0,50314,cycle
737,5c42c7985e20,respond,L1 responds to core,0,50314,cycle
737,5c42c7985e20,updaDat,L1 attempts to update its data array,0,50314,cycle
737,5c42c7985e20,wrCache,L1: New data written to cache,0,50314,cycle
738,5c42c7985e24,add2q_l,L1: The message is added to the processing queue from the core,0,50316,cycle
738,5c42c7985e24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50316,cycle
738,5c42c7985e24,hitActn,L1: request is a hit,0,50316,cycle
739,5c42c7985e28,add2q_l,L1: The message is added to the processing queue from the core,0,50318,cycle
739,5c42c7985e28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50318,cycle
739,5c42c7985e28,hitActn,L1: request is a hit,0,50318,cycle
740,5c42c7985e2c,add2q_l,L1: The message is added to the processing queue from the core,0,50320,cycle
740,5c42c7985e2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50320,cycle
740,5c42c7985e2c,hitActn,L1: request is a hit,0,50320,cycle
741,5c42c7985e30,add2q_l,L1: The message is added to the processing queue from the core,0,50322,cycle
741,5c42c7985e30,Miss?  ,L1: Was the request a miss?,0,1,boolean
741,5c42c7985e30,MSIredy,L1: Protocol determines message is now ready to be processed,0,50322,cycle
741,5c42c7985e30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50322,cycle
741,5c42c7985e30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50322,cycle
741,5c42c7985e30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50323,cycle
741,5c42c7985e30,add2q_u,L1 receives message from the bus,0,50324,cycle
741,5c42c7985e30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50324,cycle
741,5c42c7985e30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
741,5c42c7985e30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50324,cycle
741,5c42c7985e30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50324,cycle
741,5c42c7985e30,add_req,LLC miss -> LLC sends request to DRAM,LLC,50324,cycle
741,5c42c7985e30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50581,cycle
741,5c42c7985e30,respond,LLC sends response message to the requesting L1,LLC,50581,cycle
741,5c42c7985e30,updaDat,LLC updates its data array,LLC,50581,cycle
741,5c42c7985e30,wrCache,LLC: New data written to cache,LLC,50581,cycle
741,5c42c7985e30,respond,LLC sends response message to the requesting L1,LLC,50582,cycle
741,5c42c7985e30,add2q_u,L1 receives message from the bus,0,50586,cycle
741,5c42c7985e30,respond,L1 responds to core,0,50586,cycle
741,5c42c7985e30,updaDat,L1 attempts to update its data array,0,50586,cycle
741,5c42c7985e30,wrCache,L1: New data written to cache,0,50586,cycle
742,5c42c7985e34,add2q_l,L1: The message is added to the processing queue from the core,0,50588,cycle
742,5c42c7985e34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50588,cycle
742,5c42c7985e34,hitActn,L1: request is a hit,0,50588,cycle
743,5c42c7985e38,add2q_l,L1: The message is added to the processing queue from the core,0,50590,cycle
743,5c42c7985e38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50590,cycle
743,5c42c7985e38,hitActn,L1: request is a hit,0,50590,cycle
744,5c42c7985e3c,add2q_l,L1: The message is added to the processing queue from the core,0,50592,cycle
744,5c42c7985e3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50592,cycle
744,5c42c7985e3c,hitActn,L1: request is a hit,0,50592,cycle
745,5c42c7985e40,add2q_l,L1: The message is added to the processing queue from the core,0,50594,cycle
745,5c42c7985e40,Miss?  ,L1: Was the request a miss?,0,1,boolean
745,5c42c7985e40,MSIredy,L1: Protocol determines message is now ready to be processed,0,50594,cycle
745,5c42c7985e40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50594,cycle
745,5c42c7985e40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50594,cycle
745,5c42c7985e40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50595,cycle
745,5c42c7985e40,add2q_u,L1 receives message from the bus,0,50596,cycle
745,5c42c7985e40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50596,cycle
745,5c42c7985e40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
745,5c42c7985e40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50596,cycle
745,5c42c7985e40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50596,cycle
745,5c42c7985e40,add_req,LLC miss -> LLC sends request to DRAM,LLC,50596,cycle
745,5c42c7985e40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50853,cycle
745,5c42c7985e40,respond,LLC sends response message to the requesting L1,LLC,50853,cycle
745,5c42c7985e40,updaDat,LLC updates its data array,LLC,50853,cycle
745,5c42c7985e40,wrCache,LLC: New data written to cache,LLC,50853,cycle
745,5c42c7985e40,respond,LLC sends response message to the requesting L1,LLC,50854,cycle
745,5c42c7985e40,add2q_u,L1 receives message from the bus,0,50858,cycle
745,5c42c7985e40,respond,L1 responds to core,0,50858,cycle
745,5c42c7985e40,updaDat,L1 attempts to update its data array,0,50858,cycle
745,5c42c7985e40,wrCache,L1: New data written to cache,0,50858,cycle
746,5c42c7985e44,add2q_l,L1: The message is added to the processing queue from the core,0,50860,cycle
746,5c42c7985e44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50860,cycle
746,5c42c7985e44,hitActn,L1: request is a hit,0,50860,cycle
747,5c42c7985e48,add2q_l,L1: The message is added to the processing queue from the core,0,50862,cycle
747,5c42c7985e48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50862,cycle
747,5c42c7985e48,hitActn,L1: request is a hit,0,50862,cycle
748,5c42c7985e4c,add2q_l,L1: The message is added to the processing queue from the core,0,50864,cycle
748,5c42c7985e4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50864,cycle
748,5c42c7985e4c,hitActn,L1: request is a hit,0,50864,cycle
749,5c42c7985e50,add2q_l,L1: The message is added to the processing queue from the core,0,50866,cycle
749,5c42c7985e50,Miss?  ,L1: Was the request a miss?,0,1,boolean
749,5c42c7985e50,MSIredy,L1: Protocol determines message is now ready to be processed,0,50866,cycle
749,5c42c7985e50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50866,cycle
749,5c42c7985e50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50866,cycle
749,5c42c7985e50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50867,cycle
749,5c42c7985e50,add2q_u,L1 receives message from the bus,0,50868,cycle
749,5c42c7985e50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50868,cycle
749,5c42c7985e50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
749,5c42c7985e50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50868,cycle
749,5c42c7985e50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50868,cycle
749,5c42c7985e50,add_req,LLC miss -> LLC sends request to DRAM,LLC,50868,cycle
749,5c42c7985e50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51125,cycle
749,5c42c7985e50,respond,LLC sends response message to the requesting L1,LLC,51125,cycle
749,5c42c7985e50,updaDat,LLC updates its data array,LLC,51125,cycle
749,5c42c7985e50,wrCache,LLC: New data written to cache,LLC,51125,cycle
749,5c42c7985e50,respond,LLC sends response message to the requesting L1,LLC,51126,cycle
749,5c42c7985e50,add2q_u,L1 receives message from the bus,0,51130,cycle
749,5c42c7985e50,respond,L1 responds to core,0,51130,cycle
749,5c42c7985e50,updaDat,L1 attempts to update its data array,0,51130,cycle
749,5c42c7985e50,wrCache,L1: New data written to cache,0,51130,cycle
750,5c42c7985e54,add2q_l,L1: The message is added to the processing queue from the core,0,51132,cycle
750,5c42c7985e54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51132,cycle
750,5c42c7985e54,hitActn,L1: request is a hit,0,51132,cycle
751,5c42c7985e58,add2q_l,L1: The message is added to the processing queue from the core,0,51134,cycle
751,5c42c7985e58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51134,cycle
751,5c42c7985e58,hitActn,L1: request is a hit,0,51134,cycle
752,5c42c7985e5c,add2q_l,L1: The message is added to the processing queue from the core,0,51136,cycle
752,5c42c7985e5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51136,cycle
752,5c42c7985e5c,hitActn,L1: request is a hit,0,51136,cycle
753,5c42c7985e60,add2q_l,L1: The message is added to the processing queue from the core,0,51138,cycle
753,5c42c7985e60,Miss?  ,L1: Was the request a miss?,0,1,boolean
753,5c42c7985e60,MSIredy,L1: Protocol determines message is now ready to be processed,0,51138,cycle
753,5c42c7985e60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51138,cycle
753,5c42c7985e60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51138,cycle
753,5c42c7985e60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51139,cycle
753,5c42c7985e60,add2q_u,L1 receives message from the bus,0,51140,cycle
753,5c42c7985e60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51140,cycle
753,5c42c7985e60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
753,5c42c7985e60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51140,cycle
753,5c42c7985e60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51140,cycle
753,5c42c7985e60,add_req,LLC miss -> LLC sends request to DRAM,LLC,51140,cycle
753,5c42c7985e60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51397,cycle
753,5c42c7985e60,respond,LLC sends response message to the requesting L1,LLC,51397,cycle
753,5c42c7985e60,updaDat,LLC updates its data array,LLC,51397,cycle
753,5c42c7985e60,wrCache,LLC: New data written to cache,LLC,51397,cycle
753,5c42c7985e60,respond,LLC sends response message to the requesting L1,LLC,51398,cycle
753,5c42c7985e60,add2q_u,L1 receives message from the bus,0,51402,cycle
753,5c42c7985e60,respond,L1 responds to core,0,51402,cycle
753,5c42c7985e60,updaDat,L1 attempts to update its data array,0,51402,cycle
753,5c42c7985e60,wrCache,L1: New data written to cache,0,51402,cycle
754,5c42c7985e64,add2q_l,L1: The message is added to the processing queue from the core,0,51404,cycle
754,5c42c7985e64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51404,cycle
754,5c42c7985e64,hitActn,L1: request is a hit,0,51404,cycle
755,5c42c7985e68,add2q_l,L1: The message is added to the processing queue from the core,0,51406,cycle
755,5c42c7985e68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51406,cycle
755,5c42c7985e68,hitActn,L1: request is a hit,0,51406,cycle
756,5c42c7985e6c,add2q_l,L1: The message is added to the processing queue from the core,0,51408,cycle
756,5c42c7985e6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51408,cycle
756,5c42c7985e6c,hitActn,L1: request is a hit,0,51408,cycle
757,5c42c7985e70,add2q_l,L1: The message is added to the processing queue from the core,0,51410,cycle
757,5c42c7985e70,Miss?  ,L1: Was the request a miss?,0,1,boolean
757,5c42c7985e70,MSIredy,L1: Protocol determines message is now ready to be processed,0,51410,cycle
757,5c42c7985e70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51410,cycle
757,5c42c7985e70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51410,cycle
757,5c42c7985e70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51411,cycle
757,5c42c7985e70,add2q_u,L1 receives message from the bus,0,51412,cycle
757,5c42c7985e70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51412,cycle
757,5c42c7985e70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
757,5c42c7985e70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51412,cycle
757,5c42c7985e70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51412,cycle
757,5c42c7985e70,add_req,LLC miss -> LLC sends request to DRAM,LLC,51412,cycle
757,5c42c7985e70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51669,cycle
757,5c42c7985e70,respond,LLC sends response message to the requesting L1,LLC,51669,cycle
757,5c42c7985e70,updaDat,LLC updates its data array,LLC,51669,cycle
757,5c42c7985e70,wrCache,LLC: New data written to cache,LLC,51669,cycle
757,5c42c7985e70,respond,LLC sends response message to the requesting L1,LLC,51670,cycle
757,5c42c7985e70,add2q_u,L1 receives message from the bus,0,51674,cycle
757,5c42c7985e70,respond,L1 responds to core,0,51674,cycle
757,5c42c7985e70,updaDat,L1 attempts to update its data array,0,51674,cycle
757,5c42c7985e70,wrCache,L1: New data written to cache,0,51674,cycle
758,5c42c7985e74,add2q_l,L1: The message is added to the processing queue from the core,0,51676,cycle
758,5c42c7985e74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51676,cycle
758,5c42c7985e74,hitActn,L1: request is a hit,0,51676,cycle
759,5c42c7985e78,add2q_l,L1: The message is added to the processing queue from the core,0,51678,cycle
759,5c42c7985e78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51678,cycle
759,5c42c7985e78,hitActn,L1: request is a hit,0,51678,cycle
760,5c42c7985e7c,add2q_l,L1: The message is added to the processing queue from the core,0,51680,cycle
760,5c42c7985e7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51680,cycle
760,5c42c7985e7c,hitActn,L1: request is a hit,0,51680,cycle
761,5c42c7985e80,add2q_l,L1: The message is added to the processing queue from the core,0,51682,cycle
761,5c42c7985e80,Miss?  ,L1: Was the request a miss?,0,1,boolean
761,5c42c7985e80,MSIredy,L1: Protocol determines message is now ready to be processed,0,51682,cycle
761,5c42c7985e80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51682,cycle
761,5c42c7985e80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51682,cycle
761,5c42c7985e80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51683,cycle
761,5c42c7985e80,add2q_u,L1 receives message from the bus,0,51684,cycle
761,5c42c7985e80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51684,cycle
761,5c42c7985e80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
761,5c42c7985e80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51684,cycle
761,5c42c7985e80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51684,cycle
761,5c42c7985e80,add_req,LLC miss -> LLC sends request to DRAM,LLC,51684,cycle
761,5c42c7985e80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51941,cycle
761,5c42c7985e80,respond,LLC sends response message to the requesting L1,LLC,51941,cycle
761,5c42c7985e80,updaDat,LLC updates its data array,LLC,51941,cycle
761,5c42c7985e80,wrCache,LLC: New data written to cache,LLC,51941,cycle
761,5c42c7985e80,respond,LLC sends response message to the requesting L1,LLC,51942,cycle
761,5c42c7985e80,add2q_u,L1 receives message from the bus,0,51946,cycle
761,5c42c7985e80,respond,L1 responds to core,0,51946,cycle
761,5c42c7985e80,updaDat,L1 attempts to update its data array,0,51946,cycle
761,5c42c7985e80,wrCache,L1: New data written to cache,0,51946,cycle
762,5c42c7985e84,add2q_l,L1: The message is added to the processing queue from the core,0,51948,cycle
762,5c42c7985e84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51948,cycle
762,5c42c7985e84,hitActn,L1: request is a hit,0,51948,cycle
763,5c42c7985e88,add2q_l,L1: The message is added to the processing queue from the core,0,51950,cycle
763,5c42c7985e88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51950,cycle
763,5c42c7985e88,hitActn,L1: request is a hit,0,51950,cycle
764,5c42c7985e8c,add2q_l,L1: The message is added to the processing queue from the core,0,51952,cycle
764,5c42c7985e8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51952,cycle
764,5c42c7985e8c,hitActn,L1: request is a hit,0,51952,cycle
765,5c42c7985e90,add2q_l,L1: The message is added to the processing queue from the core,0,51954,cycle
765,5c42c7985e90,Miss?  ,L1: Was the request a miss?,0,1,boolean
765,5c42c7985e90,MSIredy,L1: Protocol determines message is now ready to be processed,0,51954,cycle
765,5c42c7985e90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51954,cycle
765,5c42c7985e90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51954,cycle
765,5c42c7985e90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51955,cycle
765,5c42c7985e90,add2q_u,L1 receives message from the bus,0,51956,cycle
765,5c42c7985e90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51956,cycle
765,5c42c7985e90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
765,5c42c7985e90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51956,cycle
765,5c42c7985e90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51956,cycle
765,5c42c7985e90,add_req,LLC miss -> LLC sends request to DRAM,LLC,51956,cycle
765,5c42c7985e90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,52213,cycle
765,5c42c7985e90,respond,LLC sends response message to the requesting L1,LLC,52213,cycle
765,5c42c7985e90,updaDat,LLC updates its data array,LLC,52213,cycle
765,5c42c7985e90,wrCache,LLC: New data written to cache,LLC,52213,cycle
765,5c42c7985e90,respond,LLC sends response message to the requesting L1,LLC,52214,cycle
765,5c42c7985e90,add2q_u,L1 receives message from the bus,0,52218,cycle
765,5c42c7985e90,respond,L1 responds to core,0,52218,cycle
765,5c42c7985e90,updaDat,L1 attempts to update its data array,0,52218,cycle
765,5c42c7985e90,wrCache,L1: New data written to cache,0,52218,cycle
766,5c42c7985e94,add2q_l,L1: The message is added to the processing queue from the core,0,52220,cycle
766,5c42c7985e94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52220,cycle
766,5c42c7985e94,hitActn,L1: request is a hit,0,52220,cycle
767,5c42c7985e98,add2q_l,L1: The message is added to the processing queue from the core,0,52222,cycle
767,5c42c7985e98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52222,cycle
767,5c42c7985e98,hitActn,L1: request is a hit,0,52222,cycle
768,5c42c7985e9c,add2q_l,L1: The message is added to the processing queue from the core,0,52224,cycle
768,5c42c7985e9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52224,cycle
768,5c42c7985e9c,hitActn,L1: request is a hit,0,52224,cycle
769,5c42c7985ea0,add2q_l,L1: The message is added to the processing queue from the core,0,52226,cycle
769,5c42c7985ea0,Miss?  ,L1: Was the request a miss?,0,1,boolean
769,5c42c7985ea0,MSIredy,L1: Protocol determines message is now ready to be processed,0,52226,cycle
769,5c42c7985ea0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52226,cycle
769,5c42c7985ea0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52226,cycle
769,5c42c7985ea0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52227,cycle
769,5c42c7985ea0,add2q_u,L1 receives message from the bus,0,52228,cycle
769,5c42c7985ea0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,52228,cycle
769,5c42c7985ea0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
769,5c42c7985ea0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,52228,cycle
769,5c42c7985ea0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,52228,cycle
769,5c42c7985ea0,add_req,LLC miss -> LLC sends request to DRAM,LLC,52228,cycle
769,5c42c7985ea0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,52485,cycle
769,5c42c7985ea0,respond,LLC sends response message to the requesting L1,LLC,52485,cycle
769,5c42c7985ea0,updaDat,LLC updates its data array,LLC,52485,cycle
769,5c42c7985ea0,wrCache,LLC: New data written to cache,LLC,52485,cycle
769,5c42c7985ea0,respond,LLC sends response message to the requesting L1,LLC,52486,cycle
769,5c42c7985ea0,add2q_u,L1 receives message from the bus,0,52490,cycle
769,5c42c7985ea0,respond,L1 responds to core,0,52490,cycle
769,5c42c7985ea0,updaDat,L1 attempts to update its data array,0,52490,cycle
769,5c42c7985ea0,wrCache,L1: New data written to cache,0,52490,cycle
770,5c42c7985ea4,add2q_l,L1: The message is added to the processing queue from the core,0,52492,cycle
770,5c42c7985ea4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52492,cycle
770,5c42c7985ea4,hitActn,L1: request is a hit,0,52492,cycle
771,5c42c7985ea8,add2q_l,L1: The message is added to the processing queue from the core,0,52494,cycle
771,5c42c7985ea8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52494,cycle
771,5c42c7985ea8,hitActn,L1: request is a hit,0,52494,cycle
772,5c42c7985eac,add2q_l,L1: The message is added to the processing queue from the core,0,52496,cycle
772,5c42c7985eac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52496,cycle
772,5c42c7985eac,hitActn,L1: request is a hit,0,52496,cycle
773,5c42c7985eb0,add2q_l,L1: The message is added to the processing queue from the core,0,52498,cycle
773,5c42c7985eb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
773,5c42c7985eb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,52498,cycle
773,5c42c7985eb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52498,cycle
773,5c42c7985eb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52498,cycle
773,5c42c7985eb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52499,cycle
773,5c42c7985eb0,add2q_u,L1 receives message from the bus,0,52500,cycle
773,5c42c7985eb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,52500,cycle
773,5c42c7985eb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
773,5c42c7985eb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,52500,cycle
773,5c42c7985eb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,52500,cycle
773,5c42c7985eb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,52500,cycle
773,5c42c7985eb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,52757,cycle
773,5c42c7985eb0,respond,LLC sends response message to the requesting L1,LLC,52757,cycle
773,5c42c7985eb0,updaDat,LLC updates its data array,LLC,52757,cycle
773,5c42c7985eb0,wrCache,LLC: New data written to cache,LLC,52757,cycle
773,5c42c7985eb0,respond,LLC sends response message to the requesting L1,LLC,52758,cycle
773,5c42c7985eb0,add2q_u,L1 receives message from the bus,0,52762,cycle
773,5c42c7985eb0,respond,L1 responds to core,0,52762,cycle
773,5c42c7985eb0,updaDat,L1 attempts to update its data array,0,52762,cycle
773,5c42c7985eb0,wrCache,L1: New data written to cache,0,52762,cycle
774,5c42c7985eb4,add2q_l,L1: The message is added to the processing queue from the core,0,52764,cycle
774,5c42c7985eb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52764,cycle
774,5c42c7985eb4,hitActn,L1: request is a hit,0,52764,cycle
775,5c42c7985eb8,add2q_l,L1: The message is added to the processing queue from the core,0,52766,cycle
775,5c42c7985eb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52766,cycle
775,5c42c7985eb8,hitActn,L1: request is a hit,0,52766,cycle
776,5c42c7985ebc,add2q_l,L1: The message is added to the processing queue from the core,0,52768,cycle
776,5c42c7985ebc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52768,cycle
776,5c42c7985ebc,hitActn,L1: request is a hit,0,52768,cycle
777,5c42c7985ec0,add2q_l,L1: The message is added to the processing queue from the core,0,52770,cycle
777,5c42c7985ec0,Miss?  ,L1: Was the request a miss?,0,1,boolean
777,5c42c7985ec0,MSIredy,L1: Protocol determines message is now ready to be processed,0,52770,cycle
777,5c42c7985ec0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52770,cycle
777,5c42c7985ec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52770,cycle
777,5c42c7985ec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52771,cycle
777,5c42c7985ec0,add2q_u,L1 receives message from the bus,0,52772,cycle
777,5c42c7985ec0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,52772,cycle
777,5c42c7985ec0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
777,5c42c7985ec0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,52772,cycle
777,5c42c7985ec0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,52772,cycle
777,5c42c7985ec0,add_req,LLC miss -> LLC sends request to DRAM,LLC,52772,cycle
777,5c42c7985ec0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53029,cycle
777,5c42c7985ec0,respond,LLC sends response message to the requesting L1,LLC,53029,cycle
777,5c42c7985ec0,updaDat,LLC updates its data array,LLC,53029,cycle
777,5c42c7985ec0,wrCache,LLC: New data written to cache,LLC,53029,cycle
777,5c42c7985ec0,respond,LLC sends response message to the requesting L1,LLC,53030,cycle
777,5c42c7985ec0,add2q_u,L1 receives message from the bus,0,53034,cycle
777,5c42c7985ec0,respond,L1 responds to core,0,53034,cycle
777,5c42c7985ec0,updaDat,L1 attempts to update its data array,0,53034,cycle
777,5c42c7985ec0,wrCache,L1: New data written to cache,0,53034,cycle
778,5c42c7985ec4,add2q_l,L1: The message is added to the processing queue from the core,0,53036,cycle
778,5c42c7985ec4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53036,cycle
778,5c42c7985ec4,hitActn,L1: request is a hit,0,53036,cycle
779,5c42c7985ec8,add2q_l,L1: The message is added to the processing queue from the core,0,53038,cycle
779,5c42c7985ec8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53038,cycle
779,5c42c7985ec8,hitActn,L1: request is a hit,0,53038,cycle
780,5c42c7985ecc,add2q_l,L1: The message is added to the processing queue from the core,0,53040,cycle
780,5c42c7985ecc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53040,cycle
780,5c42c7985ecc,hitActn,L1: request is a hit,0,53040,cycle
781,5c42c7985ed0,add2q_l,L1: The message is added to the processing queue from the core,0,53042,cycle
781,5c42c7985ed0,Miss?  ,L1: Was the request a miss?,0,1,boolean
781,5c42c7985ed0,MSIredy,L1: Protocol determines message is now ready to be processed,0,53042,cycle
781,5c42c7985ed0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53042,cycle
781,5c42c7985ed0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53042,cycle
781,5c42c7985ed0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53043,cycle
781,5c42c7985ed0,add2q_u,L1 receives message from the bus,0,53044,cycle
781,5c42c7985ed0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53044,cycle
781,5c42c7985ed0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
781,5c42c7985ed0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53044,cycle
781,5c42c7985ed0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53044,cycle
781,5c42c7985ed0,add_req,LLC miss -> LLC sends request to DRAM,LLC,53044,cycle
781,5c42c7985ed0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53301,cycle
781,5c42c7985ed0,respond,LLC sends response message to the requesting L1,LLC,53301,cycle
781,5c42c7985ed0,updaDat,LLC updates its data array,LLC,53301,cycle
781,5c42c7985ed0,wrCache,LLC: New data written to cache,LLC,53301,cycle
781,5c42c7985ed0,respond,LLC sends response message to the requesting L1,LLC,53302,cycle
781,5c42c7985ed0,add2q_u,L1 receives message from the bus,0,53306,cycle
781,5c42c7985ed0,respond,L1 responds to core,0,53306,cycle
781,5c42c7985ed0,updaDat,L1 attempts to update its data array,0,53306,cycle
781,5c42c7985ed0,wrCache,L1: New data written to cache,0,53306,cycle
782,5c42c7985ed4,add2q_l,L1: The message is added to the processing queue from the core,0,53308,cycle
782,5c42c7985ed4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53308,cycle
782,5c42c7985ed4,hitActn,L1: request is a hit,0,53308,cycle
783,5c42c7985ed8,add2q_l,L1: The message is added to the processing queue from the core,0,53310,cycle
783,5c42c7985ed8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53310,cycle
783,5c42c7985ed8,hitActn,L1: request is a hit,0,53310,cycle
784,5c42c7985edc,add2q_l,L1: The message is added to the processing queue from the core,0,53312,cycle
784,5c42c7985edc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53312,cycle
784,5c42c7985edc,hitActn,L1: request is a hit,0,53312,cycle
785,5c42c7985ee0,add2q_l,L1: The message is added to the processing queue from the core,0,53314,cycle
785,5c42c7985ee0,Miss?  ,L1: Was the request a miss?,0,1,boolean
785,5c42c7985ee0,MSIredy,L1: Protocol determines message is now ready to be processed,0,53314,cycle
785,5c42c7985ee0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53314,cycle
785,5c42c7985ee0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53314,cycle
785,5c42c7985ee0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53315,cycle
785,5c42c7985ee0,add2q_u,L1 receives message from the bus,0,53316,cycle
785,5c42c7985ee0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53316,cycle
785,5c42c7985ee0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
785,5c42c7985ee0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53316,cycle
785,5c42c7985ee0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53316,cycle
785,5c42c7985ee0,add_req,LLC miss -> LLC sends request to DRAM,LLC,53316,cycle
785,5c42c7985ee0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53573,cycle
785,5c42c7985ee0,respond,LLC sends response message to the requesting L1,LLC,53573,cycle
785,5c42c7985ee0,updaDat,LLC updates its data array,LLC,53573,cycle
785,5c42c7985ee0,wrCache,LLC: New data written to cache,LLC,53573,cycle
785,5c42c7985ee0,respond,LLC sends response message to the requesting L1,LLC,53574,cycle
785,5c42c7985ee0,add2q_u,L1 receives message from the bus,0,53578,cycle
785,5c42c7985ee0,respond,L1 responds to core,0,53578,cycle
785,5c42c7985ee0,updaDat,L1 attempts to update its data array,0,53578,cycle
785,5c42c7985ee0,wrCache,L1: New data written to cache,0,53578,cycle
786,5c42c7985ee4,add2q_l,L1: The message is added to the processing queue from the core,0,53580,cycle
786,5c42c7985ee4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53580,cycle
786,5c42c7985ee4,hitActn,L1: request is a hit,0,53580,cycle
787,5c42c7985ee8,add2q_l,L1: The message is added to the processing queue from the core,0,53582,cycle
787,5c42c7985ee8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53582,cycle
787,5c42c7985ee8,hitActn,L1: request is a hit,0,53582,cycle
788,5c42c7985eec,add2q_l,L1: The message is added to the processing queue from the core,0,53584,cycle
788,5c42c7985eec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53584,cycle
788,5c42c7985eec,hitActn,L1: request is a hit,0,53584,cycle
789,5c42c7985ef0,add2q_l,L1: The message is added to the processing queue from the core,0,53586,cycle
789,5c42c7985ef0,Miss?  ,L1: Was the request a miss?,0,1,boolean
789,5c42c7985ef0,MSIredy,L1: Protocol determines message is now ready to be processed,0,53586,cycle
789,5c42c7985ef0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53586,cycle
789,5c42c7985ef0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53586,cycle
789,5c42c7985ef0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53587,cycle
789,5c42c7985ef0,add2q_u,L1 receives message from the bus,0,53588,cycle
789,5c42c7985ef0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53588,cycle
789,5c42c7985ef0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
789,5c42c7985ef0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53588,cycle
789,5c42c7985ef0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53588,cycle
789,5c42c7985ef0,add_req,LLC miss -> LLC sends request to DRAM,LLC,53588,cycle
789,5c42c7985ef0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53845,cycle
789,5c42c7985ef0,respond,LLC sends response message to the requesting L1,LLC,53845,cycle
789,5c42c7985ef0,updaDat,LLC updates its data array,LLC,53845,cycle
789,5c42c7985ef0,wrCache,LLC: New data written to cache,LLC,53845,cycle
789,5c42c7985ef0,respond,LLC sends response message to the requesting L1,LLC,53846,cycle
789,5c42c7985ef0,add2q_u,L1 receives message from the bus,0,53850,cycle
789,5c42c7985ef0,respond,L1 responds to core,0,53850,cycle
789,5c42c7985ef0,updaDat,L1 attempts to update its data array,0,53850,cycle
789,5c42c7985ef0,wrCache,L1: New data written to cache,0,53850,cycle
790,5c42c7985ef4,add2q_l,L1: The message is added to the processing queue from the core,0,53852,cycle
790,5c42c7985ef4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53852,cycle
790,5c42c7985ef4,hitActn,L1: request is a hit,0,53852,cycle
791,5c42c7985ef8,add2q_l,L1: The message is added to the processing queue from the core,0,53854,cycle
791,5c42c7985ef8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53854,cycle
791,5c42c7985ef8,hitActn,L1: request is a hit,0,53854,cycle
792,5c42c7985efc,add2q_l,L1: The message is added to the processing queue from the core,0,53856,cycle
792,5c42c7985efc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53856,cycle
792,5c42c7985efc,hitActn,L1: request is a hit,0,53856,cycle
793,5c42c7985f00,add2q_l,L1: The message is added to the processing queue from the core,0,53858,cycle
793,5c42c7985f00,Miss?  ,L1: Was the request a miss?,0,1,boolean
793,5c42c7985f00,MSIredy,L1: Protocol determines message is now ready to be processed,0,53858,cycle
793,5c42c7985f00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53858,cycle
793,5c42c7985f00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53858,cycle
793,5c42c7985f00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53859,cycle
793,5c42c7985f00,add2q_u,L1 receives message from the bus,0,53860,cycle
793,5c42c7985f00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53860,cycle
793,5c42c7985f00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
793,5c42c7985f00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53860,cycle
793,5c42c7985f00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53860,cycle
793,5c42c7985f00,add_req,LLC miss -> LLC sends request to DRAM,LLC,53860,cycle
793,5c42c7985f00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54117,cycle
793,5c42c7985f00,respond,LLC sends response message to the requesting L1,LLC,54117,cycle
793,5c42c7985f00,updaDat,LLC updates its data array,LLC,54117,cycle
793,5c42c7985f00,wrCache,LLC: New data written to cache,LLC,54117,cycle
793,5c42c7985f00,respond,LLC sends response message to the requesting L1,LLC,54118,cycle
793,5c42c7985f00,add2q_u,L1 receives message from the bus,0,54122,cycle
793,5c42c7985f00,respond,L1 responds to core,0,54122,cycle
793,5c42c7985f00,updaDat,L1 attempts to update its data array,0,54122,cycle
793,5c42c7985f00,wrCache,L1: New data written to cache,0,54122,cycle
794,5c42c7985f04,add2q_l,L1: The message is added to the processing queue from the core,0,54124,cycle
794,5c42c7985f04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54124,cycle
794,5c42c7985f04,hitActn,L1: request is a hit,0,54124,cycle
795,5c42c7985f08,add2q_l,L1: The message is added to the processing queue from the core,0,54126,cycle
795,5c42c7985f08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54126,cycle
795,5c42c7985f08,hitActn,L1: request is a hit,0,54126,cycle
796,5c42c7985f0c,add2q_l,L1: The message is added to the processing queue from the core,0,54128,cycle
796,5c42c7985f0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54128,cycle
796,5c42c7985f0c,hitActn,L1: request is a hit,0,54128,cycle
797,5c42c7985f10,add2q_l,L1: The message is added to the processing queue from the core,0,54130,cycle
797,5c42c7985f10,Miss?  ,L1: Was the request a miss?,0,1,boolean
797,5c42c7985f10,MSIredy,L1: Protocol determines message is now ready to be processed,0,54130,cycle
797,5c42c7985f10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54130,cycle
797,5c42c7985f10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54130,cycle
797,5c42c7985f10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54131,cycle
797,5c42c7985f10,add2q_u,L1 receives message from the bus,0,54132,cycle
797,5c42c7985f10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54132,cycle
797,5c42c7985f10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
797,5c42c7985f10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54132,cycle
797,5c42c7985f10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54132,cycle
797,5c42c7985f10,add_req,LLC miss -> LLC sends request to DRAM,LLC,54132,cycle
797,5c42c7985f10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54389,cycle
797,5c42c7985f10,respond,LLC sends response message to the requesting L1,LLC,54389,cycle
797,5c42c7985f10,updaDat,LLC updates its data array,LLC,54389,cycle
797,5c42c7985f10,wrCache,LLC: New data written to cache,LLC,54389,cycle
797,5c42c7985f10,respond,LLC sends response message to the requesting L1,LLC,54390,cycle
797,5c42c7985f10,add2q_u,L1 receives message from the bus,0,54394,cycle
797,5c42c7985f10,respond,L1 responds to core,0,54394,cycle
797,5c42c7985f10,updaDat,L1 attempts to update its data array,0,54394,cycle
797,5c42c7985f10,wrCache,L1: New data written to cache,0,54394,cycle
798,5c42c7985f14,add2q_l,L1: The message is added to the processing queue from the core,0,54396,cycle
798,5c42c7985f14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54396,cycle
798,5c42c7985f14,hitActn,L1: request is a hit,0,54396,cycle
799,5c42c7985f18,add2q_l,L1: The message is added to the processing queue from the core,0,54398,cycle
799,5c42c7985f18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54398,cycle
799,5c42c7985f18,hitActn,L1: request is a hit,0,54398,cycle
800,5c42c7985f1c,add2q_l,L1: The message is added to the processing queue from the core,0,54400,cycle
800,5c42c7985f1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54400,cycle
800,5c42c7985f1c,hitActn,L1: request is a hit,0,54400,cycle
801,5c42c7985f20,add2q_l,L1: The message is added to the processing queue from the core,0,54402,cycle
801,5c42c7985f20,Miss?  ,L1: Was the request a miss?,0,1,boolean
801,5c42c7985f20,MSIredy,L1: Protocol determines message is now ready to be processed,0,54402,cycle
801,5c42c7985f20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54402,cycle
801,5c42c7985f20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54402,cycle
801,5c42c7985f20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54403,cycle
801,5c42c7985f20,add2q_u,L1 receives message from the bus,0,54404,cycle
801,5c42c7985f20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54404,cycle
801,5c42c7985f20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
801,5c42c7985f20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54404,cycle
801,5c42c7985f20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54404,cycle
801,5c42c7985f20,add_req,LLC miss -> LLC sends request to DRAM,LLC,54404,cycle
801,5c42c7985f20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54661,cycle
801,5c42c7985f20,respond,LLC sends response message to the requesting L1,LLC,54661,cycle
801,5c42c7985f20,updaDat,LLC updates its data array,LLC,54661,cycle
801,5c42c7985f20,wrCache,LLC: New data written to cache,LLC,54661,cycle
801,5c42c7985f20,respond,LLC sends response message to the requesting L1,LLC,54662,cycle
801,5c42c7985f20,add2q_u,L1 receives message from the bus,0,54666,cycle
801,5c42c7985f20,respond,L1 responds to core,0,54666,cycle
801,5c42c7985f20,updaDat,L1 attempts to update its data array,0,54666,cycle
801,5c42c7985f20,wrCache,L1: New data written to cache,0,54666,cycle
802,5c42c7985f24,add2q_l,L1: The message is added to the processing queue from the core,0,54668,cycle
802,5c42c7985f24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54668,cycle
802,5c42c7985f24,hitActn,L1: request is a hit,0,54668,cycle
803,5c42c7985f28,add2q_l,L1: The message is added to the processing queue from the core,0,54670,cycle
803,5c42c7985f28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54670,cycle
803,5c42c7985f28,hitActn,L1: request is a hit,0,54670,cycle
804,5c42c7985f2c,add2q_l,L1: The message is added to the processing queue from the core,0,54672,cycle
804,5c42c7985f2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54672,cycle
804,5c42c7985f2c,hitActn,L1: request is a hit,0,54672,cycle
805,5c42c7985f30,add2q_l,L1: The message is added to the processing queue from the core,0,54674,cycle
805,5c42c7985f30,Miss?  ,L1: Was the request a miss?,0,1,boolean
805,5c42c7985f30,MSIredy,L1: Protocol determines message is now ready to be processed,0,54674,cycle
805,5c42c7985f30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54674,cycle
805,5c42c7985f30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54674,cycle
805,5c42c7985f30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54675,cycle
805,5c42c7985f30,add2q_u,L1 receives message from the bus,0,54676,cycle
805,5c42c7985f30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54676,cycle
805,5c42c7985f30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
805,5c42c7985f30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54676,cycle
805,5c42c7985f30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54676,cycle
805,5c42c7985f30,add_req,LLC miss -> LLC sends request to DRAM,LLC,54676,cycle
805,5c42c7985f30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54933,cycle
805,5c42c7985f30,respond,LLC sends response message to the requesting L1,LLC,54933,cycle
805,5c42c7985f30,updaDat,LLC updates its data array,LLC,54933,cycle
805,5c42c7985f30,wrCache,LLC: New data written to cache,LLC,54933,cycle
805,5c42c7985f30,respond,LLC sends response message to the requesting L1,LLC,54934,cycle
805,5c42c7985f30,add2q_u,L1 receives message from the bus,0,54938,cycle
805,5c42c7985f30,respond,L1 responds to core,0,54938,cycle
805,5c42c7985f30,updaDat,L1 attempts to update its data array,0,54938,cycle
805,5c42c7985f30,wrCache,L1: New data written to cache,0,54938,cycle
806,5c42c7985f34,add2q_l,L1: The message is added to the processing queue from the core,0,54940,cycle
806,5c42c7985f34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54940,cycle
806,5c42c7985f34,hitActn,L1: request is a hit,0,54940,cycle
807,5c42c7985f38,add2q_l,L1: The message is added to the processing queue from the core,0,54942,cycle
807,5c42c7985f38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54942,cycle
807,5c42c7985f38,hitActn,L1: request is a hit,0,54942,cycle
808,5c42c7985f3c,add2q_l,L1: The message is added to the processing queue from the core,0,54944,cycle
808,5c42c7985f3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54944,cycle
808,5c42c7985f3c,hitActn,L1: request is a hit,0,54944,cycle
809,5c42c7985f40,add2q_l,L1: The message is added to the processing queue from the core,0,54946,cycle
809,5c42c7985f40,Miss?  ,L1: Was the request a miss?,0,1,boolean
809,5c42c7985f40,MSIredy,L1: Protocol determines message is now ready to be processed,0,54946,cycle
809,5c42c7985f40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54946,cycle
809,5c42c7985f40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54946,cycle
809,5c42c7985f40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54947,cycle
809,5c42c7985f40,add2q_u,L1 receives message from the bus,0,54948,cycle
809,5c42c7985f40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54948,cycle
809,5c42c7985f40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
809,5c42c7985f40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54948,cycle
809,5c42c7985f40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54948,cycle
809,5c42c7985f40,add_req,LLC miss -> LLC sends request to DRAM,LLC,54948,cycle
809,5c42c7985f40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,55205,cycle
809,5c42c7985f40,respond,LLC sends response message to the requesting L1,LLC,55205,cycle
809,5c42c7985f40,updaDat,LLC updates its data array,LLC,55205,cycle
809,5c42c7985f40,wrCache,LLC: New data written to cache,LLC,55205,cycle
809,5c42c7985f40,respond,LLC sends response message to the requesting L1,LLC,55206,cycle
809,5c42c7985f40,add2q_u,L1 receives message from the bus,0,55210,cycle
809,5c42c7985f40,respond,L1 responds to core,0,55210,cycle
809,5c42c7985f40,updaDat,L1 attempts to update its data array,0,55210,cycle
809,5c42c7985f40,wrCache,L1: New data written to cache,0,55210,cycle
810,5c42c7985f44,add2q_l,L1: The message is added to the processing queue from the core,0,55212,cycle
810,5c42c7985f44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55212,cycle
810,5c42c7985f44,hitActn,L1: request is a hit,0,55212,cycle
811,5c42c7985f48,add2q_l,L1: The message is added to the processing queue from the core,0,55214,cycle
811,5c42c7985f48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55214,cycle
811,5c42c7985f48,hitActn,L1: request is a hit,0,55214,cycle
812,5c42c7985f4c,add2q_l,L1: The message is added to the processing queue from the core,0,55216,cycle
812,5c42c7985f4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55216,cycle
812,5c42c7985f4c,hitActn,L1: request is a hit,0,55216,cycle
813,5c42c7985f50,add2q_l,L1: The message is added to the processing queue from the core,0,55218,cycle
813,5c42c7985f50,Miss?  ,L1: Was the request a miss?,0,1,boolean
813,5c42c7985f50,MSIredy,L1: Protocol determines message is now ready to be processed,0,55218,cycle
813,5c42c7985f50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55218,cycle
813,5c42c7985f50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55218,cycle
813,5c42c7985f50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55219,cycle
813,5c42c7985f50,add2q_u,L1 receives message from the bus,0,55220,cycle
813,5c42c7985f50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,55220,cycle
813,5c42c7985f50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
813,5c42c7985f50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,55220,cycle
813,5c42c7985f50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,55220,cycle
813,5c42c7985f50,add_req,LLC miss -> LLC sends request to DRAM,LLC,55220,cycle
813,5c42c7985f50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,55477,cycle
813,5c42c7985f50,respond,LLC sends response message to the requesting L1,LLC,55477,cycle
813,5c42c7985f50,updaDat,LLC updates its data array,LLC,55477,cycle
813,5c42c7985f50,wrCache,LLC: New data written to cache,LLC,55477,cycle
813,5c42c7985f50,respond,LLC sends response message to the requesting L1,LLC,55478,cycle
813,5c42c7985f50,add2q_u,L1 receives message from the bus,0,55482,cycle
813,5c42c7985f50,respond,L1 responds to core,0,55482,cycle
813,5c42c7985f50,updaDat,L1 attempts to update its data array,0,55482,cycle
813,5c42c7985f50,wrCache,L1: New data written to cache,0,55482,cycle
814,5c42c7985f54,add2q_l,L1: The message is added to the processing queue from the core,0,55484,cycle
814,5c42c7985f54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55484,cycle
814,5c42c7985f54,hitActn,L1: request is a hit,0,55484,cycle
815,5c42c7985f58,add2q_l,L1: The message is added to the processing queue from the core,0,55486,cycle
815,5c42c7985f58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55486,cycle
815,5c42c7985f58,hitActn,L1: request is a hit,0,55486,cycle
816,5c42c7985f5c,add2q_l,L1: The message is added to the processing queue from the core,0,55488,cycle
816,5c42c7985f5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55488,cycle
816,5c42c7985f5c,hitActn,L1: request is a hit,0,55488,cycle
817,5c42c7985f60,add2q_l,L1: The message is added to the processing queue from the core,0,55490,cycle
817,5c42c7985f60,Miss?  ,L1: Was the request a miss?,0,1,boolean
817,5c42c7985f60,MSIredy,L1: Protocol determines message is now ready to be processed,0,55490,cycle
817,5c42c7985f60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55490,cycle
817,5c42c7985f60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55490,cycle
817,5c42c7985f60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55491,cycle
817,5c42c7985f60,add2q_u,L1 receives message from the bus,0,55492,cycle
817,5c42c7985f60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,55492,cycle
817,5c42c7985f60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
817,5c42c7985f60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,55492,cycle
817,5c42c7985f60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,55492,cycle
817,5c42c7985f60,add_req,LLC miss -> LLC sends request to DRAM,LLC,55492,cycle
817,5c42c7985f60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,55749,cycle
817,5c42c7985f60,respond,LLC sends response message to the requesting L1,LLC,55749,cycle
817,5c42c7985f60,updaDat,LLC updates its data array,LLC,55749,cycle
817,5c42c7985f60,wrCache,LLC: New data written to cache,LLC,55749,cycle
817,5c42c7985f60,respond,LLC sends response message to the requesting L1,LLC,55750,cycle
817,5c42c7985f60,add2q_u,L1 receives message from the bus,0,55754,cycle
817,5c42c7985f60,respond,L1 responds to core,0,55754,cycle
817,5c42c7985f60,updaDat,L1 attempts to update its data array,0,55754,cycle
817,5c42c7985f60,wrCache,L1: New data written to cache,0,55754,cycle
818,5c42c7985f64,add2q_l,L1: The message is added to the processing queue from the core,0,55756,cycle
818,5c42c7985f64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55756,cycle
818,5c42c7985f64,hitActn,L1: request is a hit,0,55756,cycle
819,5c42c7985f68,add2q_l,L1: The message is added to the processing queue from the core,0,55758,cycle
819,5c42c7985f68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55758,cycle
819,5c42c7985f68,hitActn,L1: request is a hit,0,55758,cycle
820,5c42c7985f6c,add2q_l,L1: The message is added to the processing queue from the core,0,55760,cycle
820,5c42c7985f6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55760,cycle
820,5c42c7985f6c,hitActn,L1: request is a hit,0,55760,cycle
821,5c42c7985f70,add2q_l,L1: The message is added to the processing queue from the core,0,55762,cycle
821,5c42c7985f70,Miss?  ,L1: Was the request a miss?,0,1,boolean
821,5c42c7985f70,MSIredy,L1: Protocol determines message is now ready to be processed,0,55762,cycle
821,5c42c7985f70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55762,cycle
821,5c42c7985f70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55762,cycle
821,5c42c7985f70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55763,cycle
821,5c42c7985f70,add2q_u,L1 receives message from the bus,0,55764,cycle
821,5c42c7985f70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,55764,cycle
821,5c42c7985f70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
821,5c42c7985f70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,55764,cycle
821,5c42c7985f70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,55764,cycle
821,5c42c7985f70,add_req,LLC miss -> LLC sends request to DRAM,LLC,55764,cycle
821,5c42c7985f70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56021,cycle
821,5c42c7985f70,respond,LLC sends response message to the requesting L1,LLC,56021,cycle
821,5c42c7985f70,updaDat,LLC updates its data array,LLC,56021,cycle
821,5c42c7985f70,wrCache,LLC: New data written to cache,LLC,56021,cycle
821,5c42c7985f70,respond,LLC sends response message to the requesting L1,LLC,56022,cycle
821,5c42c7985f70,add2q_u,L1 receives message from the bus,0,56026,cycle
821,5c42c7985f70,respond,L1 responds to core,0,56026,cycle
821,5c42c7985f70,updaDat,L1 attempts to update its data array,0,56026,cycle
821,5c42c7985f70,wrCache,L1: New data written to cache,0,56026,cycle
822,5c42c7985f74,add2q_l,L1: The message is added to the processing queue from the core,0,56028,cycle
822,5c42c7985f74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56028,cycle
822,5c42c7985f74,hitActn,L1: request is a hit,0,56028,cycle
823,5c42c7985f78,add2q_l,L1: The message is added to the processing queue from the core,0,56030,cycle
823,5c42c7985f78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56030,cycle
823,5c42c7985f78,hitActn,L1: request is a hit,0,56030,cycle
824,5c42c7985f7c,add2q_l,L1: The message is added to the processing queue from the core,0,56032,cycle
824,5c42c7985f7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56032,cycle
824,5c42c7985f7c,hitActn,L1: request is a hit,0,56032,cycle
825,5c42c7985f80,add2q_l,L1: The message is added to the processing queue from the core,0,56034,cycle
825,5c42c7985f80,Miss?  ,L1: Was the request a miss?,0,1,boolean
825,5c42c7985f80,MSIredy,L1: Protocol determines message is now ready to be processed,0,56034,cycle
825,5c42c7985f80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56034,cycle
825,5c42c7985f80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56034,cycle
825,5c42c7985f80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56035,cycle
825,5c42c7985f80,add2q_u,L1 receives message from the bus,0,56036,cycle
825,5c42c7985f80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56036,cycle
825,5c42c7985f80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
825,5c42c7985f80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56036,cycle
825,5c42c7985f80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56036,cycle
825,5c42c7985f80,add_req,LLC miss -> LLC sends request to DRAM,LLC,56036,cycle
825,5c42c7985f80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56293,cycle
825,5c42c7985f80,respond,LLC sends response message to the requesting L1,LLC,56293,cycle
825,5c42c7985f80,updaDat,LLC updates its data array,LLC,56293,cycle
825,5c42c7985f80,wrCache,LLC: New data written to cache,LLC,56293,cycle
825,5c42c7985f80,respond,LLC sends response message to the requesting L1,LLC,56294,cycle
825,5c42c7985f80,add2q_u,L1 receives message from the bus,0,56298,cycle
825,5c42c7985f80,respond,L1 responds to core,0,56298,cycle
825,5c42c7985f80,updaDat,L1 attempts to update its data array,0,56298,cycle
825,5c42c7985f80,wrCache,L1: New data written to cache,0,56298,cycle
826,5c42c7985f84,add2q_l,L1: The message is added to the processing queue from the core,0,56300,cycle
826,5c42c7985f84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56300,cycle
826,5c42c7985f84,hitActn,L1: request is a hit,0,56300,cycle
827,5c42c7985f88,add2q_l,L1: The message is added to the processing queue from the core,0,56302,cycle
827,5c42c7985f88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56302,cycle
827,5c42c7985f88,hitActn,L1: request is a hit,0,56302,cycle
828,5c42c7985f8c,add2q_l,L1: The message is added to the processing queue from the core,0,56304,cycle
828,5c42c7985f8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56304,cycle
828,5c42c7985f8c,hitActn,L1: request is a hit,0,56304,cycle
829,5c42c7985f90,add2q_l,L1: The message is added to the processing queue from the core,0,56306,cycle
829,5c42c7985f90,Miss?  ,L1: Was the request a miss?,0,1,boolean
829,5c42c7985f90,MSIredy,L1: Protocol determines message is now ready to be processed,0,56306,cycle
829,5c42c7985f90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56306,cycle
829,5c42c7985f90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56306,cycle
829,5c42c7985f90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56307,cycle
829,5c42c7985f90,add2q_u,L1 receives message from the bus,0,56308,cycle
829,5c42c7985f90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56308,cycle
829,5c42c7985f90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
829,5c42c7985f90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56308,cycle
829,5c42c7985f90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56308,cycle
829,5c42c7985f90,add_req,LLC miss -> LLC sends request to DRAM,LLC,56308,cycle
829,5c42c7985f90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56565,cycle
829,5c42c7985f90,respond,LLC sends response message to the requesting L1,LLC,56565,cycle
829,5c42c7985f90,updaDat,LLC updates its data array,LLC,56565,cycle
829,5c42c7985f90,wrCache,LLC: New data written to cache,LLC,56565,cycle
829,5c42c7985f90,respond,LLC sends response message to the requesting L1,LLC,56566,cycle
829,5c42c7985f90,add2q_u,L1 receives message from the bus,0,56570,cycle
829,5c42c7985f90,respond,L1 responds to core,0,56570,cycle
829,5c42c7985f90,updaDat,L1 attempts to update its data array,0,56570,cycle
829,5c42c7985f90,wrCache,L1: New data written to cache,0,56570,cycle
830,5c42c7985f94,add2q_l,L1: The message is added to the processing queue from the core,0,56572,cycle
830,5c42c7985f94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56572,cycle
830,5c42c7985f94,hitActn,L1: request is a hit,0,56572,cycle
831,5c42c7985f98,add2q_l,L1: The message is added to the processing queue from the core,0,56574,cycle
831,5c42c7985f98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56574,cycle
831,5c42c7985f98,hitActn,L1: request is a hit,0,56574,cycle
832,5c42c7985f9c,add2q_l,L1: The message is added to the processing queue from the core,0,56576,cycle
832,5c42c7985f9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56576,cycle
832,5c42c7985f9c,hitActn,L1: request is a hit,0,56576,cycle
833,5c42c7985fa0,add2q_l,L1: The message is added to the processing queue from the core,0,56578,cycle
833,5c42c7985fa0,Miss?  ,L1: Was the request a miss?,0,1,boolean
833,5c42c7985fa0,MSIredy,L1: Protocol determines message is now ready to be processed,0,56578,cycle
833,5c42c7985fa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56578,cycle
833,5c42c7985fa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56578,cycle
833,5c42c7985fa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56579,cycle
833,5c42c7985fa0,add2q_u,L1 receives message from the bus,0,56580,cycle
833,5c42c7985fa0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56580,cycle
833,5c42c7985fa0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
833,5c42c7985fa0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56580,cycle
833,5c42c7985fa0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56580,cycle
833,5c42c7985fa0,add_req,LLC miss -> LLC sends request to DRAM,LLC,56580,cycle
833,5c42c7985fa0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56837,cycle
833,5c42c7985fa0,respond,LLC sends response message to the requesting L1,LLC,56837,cycle
833,5c42c7985fa0,updaDat,LLC updates its data array,LLC,56837,cycle
833,5c42c7985fa0,wrCache,LLC: New data written to cache,LLC,56837,cycle
833,5c42c7985fa0,respond,LLC sends response message to the requesting L1,LLC,56838,cycle
833,5c42c7985fa0,add2q_u,L1 receives message from the bus,0,56842,cycle
833,5c42c7985fa0,respond,L1 responds to core,0,56842,cycle
833,5c42c7985fa0,updaDat,L1 attempts to update its data array,0,56842,cycle
833,5c42c7985fa0,wrCache,L1: New data written to cache,0,56842,cycle
834,5c42c7985fa4,add2q_l,L1: The message is added to the processing queue from the core,0,56844,cycle
834,5c42c7985fa4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56844,cycle
834,5c42c7985fa4,hitActn,L1: request is a hit,0,56844,cycle
835,5c42c7985fa8,add2q_l,L1: The message is added to the processing queue from the core,0,56846,cycle
835,5c42c7985fa8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56846,cycle
835,5c42c7985fa8,hitActn,L1: request is a hit,0,56846,cycle
836,5c42c7985fac,add2q_l,L1: The message is added to the processing queue from the core,0,56848,cycle
836,5c42c7985fac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56848,cycle
836,5c42c7985fac,hitActn,L1: request is a hit,0,56848,cycle
837,5c42c7985fb0,add2q_l,L1: The message is added to the processing queue from the core,0,56850,cycle
837,5c42c7985fb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
837,5c42c7985fb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,56850,cycle
837,5c42c7985fb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56850,cycle
837,5c42c7985fb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56850,cycle
837,5c42c7985fb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56851,cycle
837,5c42c7985fb0,add2q_u,L1 receives message from the bus,0,56852,cycle
837,5c42c7985fb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56852,cycle
837,5c42c7985fb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
837,5c42c7985fb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56852,cycle
837,5c42c7985fb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56852,cycle
837,5c42c7985fb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,56852,cycle
837,5c42c7985fb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57109,cycle
837,5c42c7985fb0,respond,LLC sends response message to the requesting L1,LLC,57109,cycle
837,5c42c7985fb0,updaDat,LLC updates its data array,LLC,57109,cycle
837,5c42c7985fb0,wrCache,LLC: New data written to cache,LLC,57109,cycle
837,5c42c7985fb0,respond,LLC sends response message to the requesting L1,LLC,57110,cycle
837,5c42c7985fb0,add2q_u,L1 receives message from the bus,0,57114,cycle
837,5c42c7985fb0,respond,L1 responds to core,0,57114,cycle
837,5c42c7985fb0,updaDat,L1 attempts to update its data array,0,57114,cycle
837,5c42c7985fb0,wrCache,L1: New data written to cache,0,57114,cycle
838,5c42c7985fb4,add2q_l,L1: The message is added to the processing queue from the core,0,57116,cycle
838,5c42c7985fb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57116,cycle
838,5c42c7985fb4,hitActn,L1: request is a hit,0,57116,cycle
839,5c42c7985fb8,add2q_l,L1: The message is added to the processing queue from the core,0,57118,cycle
839,5c42c7985fb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57118,cycle
839,5c42c7985fb8,hitActn,L1: request is a hit,0,57118,cycle
840,5c42c7985fbc,add2q_l,L1: The message is added to the processing queue from the core,0,57120,cycle
840,5c42c7985fbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57120,cycle
840,5c42c7985fbc,hitActn,L1: request is a hit,0,57120,cycle
841,5c42c7985fc0,add2q_l,L1: The message is added to the processing queue from the core,0,57122,cycle
841,5c42c7985fc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
841,5c42c7985fc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,57122,cycle
841,5c42c7985fc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57122,cycle
841,5c42c7985fc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57122,cycle
841,5c42c7985fc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57123,cycle
841,5c42c7985fc0,add2q_u,L1 receives message from the bus,0,57124,cycle
841,5c42c7985fc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57124,cycle
841,5c42c7985fc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
841,5c42c7985fc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57124,cycle
841,5c42c7985fc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57124,cycle
841,5c42c7985fc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,57124,cycle
841,5c42c7985fc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57381,cycle
841,5c42c7985fc0,respond,LLC sends response message to the requesting L1,LLC,57381,cycle
841,5c42c7985fc0,updaDat,LLC updates its data array,LLC,57381,cycle
841,5c42c7985fc0,wrCache,LLC: New data written to cache,LLC,57381,cycle
841,5c42c7985fc0,respond,LLC sends response message to the requesting L1,LLC,57382,cycle
841,5c42c7985fc0,add2q_u,L1 receives message from the bus,0,57386,cycle
841,5c42c7985fc0,respond,L1 responds to core,0,57386,cycle
841,5c42c7985fc0,updaDat,L1 attempts to update its data array,0,57386,cycle
841,5c42c7985fc0,wrCache,L1: New data written to cache,0,57386,cycle
842,5c42c7985fc4,add2q_l,L1: The message is added to the processing queue from the core,0,57388,cycle
842,5c42c7985fc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57388,cycle
842,5c42c7985fc4,hitActn,L1: request is a hit,0,57388,cycle
843,5c42c7985fc8,add2q_l,L1: The message is added to the processing queue from the core,0,57390,cycle
843,5c42c7985fc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57390,cycle
843,5c42c7985fc8,hitActn,L1: request is a hit,0,57390,cycle
844,5c42c7985fcc,add2q_l,L1: The message is added to the processing queue from the core,0,57392,cycle
844,5c42c7985fcc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57392,cycle
844,5c42c7985fcc,hitActn,L1: request is a hit,0,57392,cycle
845,5c42c7985fd0,add2q_l,L1: The message is added to the processing queue from the core,0,57394,cycle
845,5c42c7985fd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
845,5c42c7985fd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,57394,cycle
845,5c42c7985fd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57394,cycle
845,5c42c7985fd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57394,cycle
845,5c42c7985fd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57395,cycle
845,5c42c7985fd0,add2q_u,L1 receives message from the bus,0,57396,cycle
845,5c42c7985fd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57396,cycle
845,5c42c7985fd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
845,5c42c7985fd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57396,cycle
845,5c42c7985fd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57396,cycle
845,5c42c7985fd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,57396,cycle
845,5c42c7985fd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57653,cycle
845,5c42c7985fd0,respond,LLC sends response message to the requesting L1,LLC,57653,cycle
845,5c42c7985fd0,updaDat,LLC updates its data array,LLC,57653,cycle
845,5c42c7985fd0,wrCache,LLC: New data written to cache,LLC,57653,cycle
845,5c42c7985fd0,respond,LLC sends response message to the requesting L1,LLC,57654,cycle
845,5c42c7985fd0,add2q_u,L1 receives message from the bus,0,57658,cycle
845,5c42c7985fd0,respond,L1 responds to core,0,57658,cycle
845,5c42c7985fd0,updaDat,L1 attempts to update its data array,0,57658,cycle
845,5c42c7985fd0,wrCache,L1: New data written to cache,0,57658,cycle
846,5c42c7985fd4,add2q_l,L1: The message is added to the processing queue from the core,0,57660,cycle
846,5c42c7985fd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57660,cycle
846,5c42c7985fd4,hitActn,L1: request is a hit,0,57660,cycle
847,5c42c7985fd8,add2q_l,L1: The message is added to the processing queue from the core,0,57662,cycle
847,5c42c7985fd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57662,cycle
847,5c42c7985fd8,hitActn,L1: request is a hit,0,57662,cycle
848,5c42c7985fdc,add2q_l,L1: The message is added to the processing queue from the core,0,57664,cycle
848,5c42c7985fdc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57664,cycle
848,5c42c7985fdc,hitActn,L1: request is a hit,0,57664,cycle
849,5c42c7985fe0,add2q_l,L1: The message is added to the processing queue from the core,0,57666,cycle
849,5c42c7985fe0,Miss?  ,L1: Was the request a miss?,0,1,boolean
849,5c42c7985fe0,MSIredy,L1: Protocol determines message is now ready to be processed,0,57666,cycle
849,5c42c7985fe0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57666,cycle
849,5c42c7985fe0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57666,cycle
849,5c42c7985fe0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57667,cycle
849,5c42c7985fe0,add2q_u,L1 receives message from the bus,0,57668,cycle
849,5c42c7985fe0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57668,cycle
849,5c42c7985fe0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
849,5c42c7985fe0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57668,cycle
849,5c42c7985fe0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57668,cycle
849,5c42c7985fe0,add_req,LLC miss -> LLC sends request to DRAM,LLC,57668,cycle
849,5c42c7985fe0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57925,cycle
849,5c42c7985fe0,respond,LLC sends response message to the requesting L1,LLC,57925,cycle
849,5c42c7985fe0,updaDat,LLC updates its data array,LLC,57925,cycle
849,5c42c7985fe0,wrCache,LLC: New data written to cache,LLC,57925,cycle
849,5c42c7985fe0,respond,LLC sends response message to the requesting L1,LLC,57926,cycle
849,5c42c7985fe0,add2q_u,L1 receives message from the bus,0,57930,cycle
849,5c42c7985fe0,respond,L1 responds to core,0,57930,cycle
849,5c42c7985fe0,updaDat,L1 attempts to update its data array,0,57930,cycle
849,5c42c7985fe0,wrCache,L1: New data written to cache,0,57930,cycle
850,5c42c7985fe4,add2q_l,L1: The message is added to the processing queue from the core,0,57932,cycle
850,5c42c7985fe4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57932,cycle
850,5c42c7985fe4,hitActn,L1: request is a hit,0,57932,cycle
851,5c42c7985fe8,add2q_l,L1: The message is added to the processing queue from the core,0,57934,cycle
851,5c42c7985fe8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57934,cycle
851,5c42c7985fe8,hitActn,L1: request is a hit,0,57934,cycle
852,5c42c7985fec,add2q_l,L1: The message is added to the processing queue from the core,0,57936,cycle
852,5c42c7985fec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57936,cycle
852,5c42c7985fec,hitActn,L1: request is a hit,0,57936,cycle
853,5c42c7985ff0,add2q_l,L1: The message is added to the processing queue from the core,0,57938,cycle
853,5c42c7985ff0,Miss?  ,L1: Was the request a miss?,0,1,boolean
853,5c42c7985ff0,MSIredy,L1: Protocol determines message is now ready to be processed,0,57938,cycle
853,5c42c7985ff0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57938,cycle
853,5c42c7985ff0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57938,cycle
853,5c42c7985ff0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57939,cycle
853,5c42c7985ff0,add2q_u,L1 receives message from the bus,0,57940,cycle
853,5c42c7985ff0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57940,cycle
853,5c42c7985ff0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
853,5c42c7985ff0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57940,cycle
853,5c42c7985ff0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57940,cycle
853,5c42c7985ff0,add_req,LLC miss -> LLC sends request to DRAM,LLC,57940,cycle
853,5c42c7985ff0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,58197,cycle
853,5c42c7985ff0,respond,LLC sends response message to the requesting L1,LLC,58197,cycle
853,5c42c7985ff0,updaDat,LLC updates its data array,LLC,58197,cycle
853,5c42c7985ff0,wrCache,LLC: New data written to cache,LLC,58197,cycle
853,5c42c7985ff0,respond,LLC sends response message to the requesting L1,LLC,58198,cycle
853,5c42c7985ff0,add2q_u,L1 receives message from the bus,0,58202,cycle
853,5c42c7985ff0,respond,L1 responds to core,0,58202,cycle
853,5c42c7985ff0,updaDat,L1 attempts to update its data array,0,58202,cycle
853,5c42c7985ff0,wrCache,L1: New data written to cache,0,58202,cycle
854,5c42c7985ff4,add2q_l,L1: The message is added to the processing queue from the core,0,58204,cycle
854,5c42c7985ff4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58204,cycle
854,5c42c7985ff4,hitActn,L1: request is a hit,0,58204,cycle
855,5c42c7985ff8,add2q_l,L1: The message is added to the processing queue from the core,0,58206,cycle
855,5c42c7985ff8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58206,cycle
855,5c42c7985ff8,hitActn,L1: request is a hit,0,58206,cycle
856,5c42c7985ffc,add2q_l,L1: The message is added to the processing queue from the core,0,58208,cycle
856,5c42c7985ffc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58208,cycle
856,5c42c7985ffc,hitActn,L1: request is a hit,0,58208,cycle
857,5c42c7986000,add2q_l,L1: The message is added to the processing queue from the core,0,58210,cycle
857,5c42c7986000,Miss?  ,L1: Was the request a miss?,0,1,boolean
857,5c42c7986000,MSIredy,L1: Protocol determines message is now ready to be processed,0,58210,cycle
857,5c42c7986000,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58210,cycle
857,5c42c7986000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58210,cycle
857,5c42c7986000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58211,cycle
857,5c42c7986000,add2q_u,L1 receives message from the bus,0,58212,cycle
857,5c42c7986000,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,58212,cycle
857,5c42c7986000,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
857,5c42c7986000,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,58212,cycle
857,5c42c7986000,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,58212,cycle
857,5c42c7986000,add_req,LLC miss -> LLC sends request to DRAM,LLC,58212,cycle
857,5c42c7986000,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,58469,cycle
857,5c42c7986000,respond,LLC sends response message to the requesting L1,LLC,58469,cycle
857,5c42c7986000,updaDat,LLC updates its data array,LLC,58469,cycle
857,5c42c7986000,wrCache,LLC: New data written to cache,LLC,58469,cycle
857,5c42c7986000,respond,LLC sends response message to the requesting L1,LLC,58470,cycle
857,5c42c7986000,add2q_u,L1 receives message from the bus,0,58474,cycle
857,5c42c7986000,respond,L1 responds to core,0,58474,cycle
857,5c42c7986000,updaDat,L1 attempts to update its data array,0,58474,cycle
857,5c42c7986000,wrCache,L1: New data written to cache,0,58474,cycle
858,5c42c7986004,add2q_l,L1: The message is added to the processing queue from the core,0,58476,cycle
858,5c42c7986004,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58476,cycle
858,5c42c7986004,hitActn,L1: request is a hit,0,58476,cycle
859,5c42c7986008,add2q_l,L1: The message is added to the processing queue from the core,0,58478,cycle
859,5c42c7986008,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58478,cycle
859,5c42c7986008,hitActn,L1: request is a hit,0,58478,cycle
860,5c42c798600c,add2q_l,L1: The message is added to the processing queue from the core,0,58480,cycle
860,5c42c798600c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58480,cycle
860,5c42c798600c,hitActn,L1: request is a hit,0,58480,cycle
861,5c42c7986010,add2q_l,L1: The message is added to the processing queue from the core,0,58482,cycle
861,5c42c7986010,Miss?  ,L1: Was the request a miss?,0,1,boolean
861,5c42c7986010,MSIredy,L1: Protocol determines message is now ready to be processed,0,58482,cycle
861,5c42c7986010,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58482,cycle
861,5c42c7986010,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58482,cycle
861,5c42c7986010,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58483,cycle
861,5c42c7986010,add2q_u,L1 receives message from the bus,0,58484,cycle
861,5c42c7986010,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,58484,cycle
861,5c42c7986010,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
861,5c42c7986010,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,58484,cycle
861,5c42c7986010,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,58484,cycle
861,5c42c7986010,add_req,LLC miss -> LLC sends request to DRAM,LLC,58484,cycle
861,5c42c7986010,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,58741,cycle
861,5c42c7986010,respond,LLC sends response message to the requesting L1,LLC,58741,cycle
861,5c42c7986010,updaDat,LLC updates its data array,LLC,58741,cycle
861,5c42c7986010,wrCache,LLC: New data written to cache,LLC,58741,cycle
861,5c42c7986010,respond,LLC sends response message to the requesting L1,LLC,58742,cycle
861,5c42c7986010,add2q_u,L1 receives message from the bus,0,58746,cycle
861,5c42c7986010,respond,L1 responds to core,0,58746,cycle
861,5c42c7986010,updaDat,L1 attempts to update its data array,0,58746,cycle
861,5c42c7986010,wrCache,L1: New data written to cache,0,58746,cycle
862,5c42c7986014,add2q_l,L1: The message is added to the processing queue from the core,0,58748,cycle
862,5c42c7986014,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58748,cycle
862,5c42c7986014,hitActn,L1: request is a hit,0,58748,cycle
863,5c42c7986018,add2q_l,L1: The message is added to the processing queue from the core,0,58750,cycle
863,5c42c7986018,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58750,cycle
863,5c42c7986018,hitActn,L1: request is a hit,0,58750,cycle
864,5c42c798601c,add2q_l,L1: The message is added to the processing queue from the core,0,58752,cycle
864,5c42c798601c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58752,cycle
864,5c42c798601c,hitActn,L1: request is a hit,0,58752,cycle
865,5c42c7986020,add2q_l,L1: The message is added to the processing queue from the core,0,58754,cycle
865,5c42c7986020,Miss?  ,L1: Was the request a miss?,0,1,boolean
865,5c42c7986020,MSIredy,L1: Protocol determines message is now ready to be processed,0,58754,cycle
865,5c42c7986020,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58754,cycle
865,5c42c7986020,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58754,cycle
865,5c42c7986020,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58755,cycle
865,5c42c7986020,add2q_u,L1 receives message from the bus,0,58756,cycle
865,5c42c7986020,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,58756,cycle
865,5c42c7986020,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
865,5c42c7986020,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,58756,cycle
865,5c42c7986020,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,58756,cycle
865,5c42c7986020,add_req,LLC miss -> LLC sends request to DRAM,LLC,58756,cycle
865,5c42c7986020,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59013,cycle
865,5c42c7986020,respond,LLC sends response message to the requesting L1,LLC,59013,cycle
865,5c42c7986020,updaDat,LLC updates its data array,LLC,59013,cycle
865,5c42c7986020,wrCache,LLC: New data written to cache,LLC,59013,cycle
865,5c42c7986020,respond,LLC sends response message to the requesting L1,LLC,59014,cycle
865,5c42c7986020,add2q_u,L1 receives message from the bus,0,59018,cycle
865,5c42c7986020,respond,L1 responds to core,0,59018,cycle
865,5c42c7986020,updaDat,L1 attempts to update its data array,0,59018,cycle
865,5c42c7986020,wrCache,L1: New data written to cache,0,59018,cycle
866,5c42c7986024,add2q_l,L1: The message is added to the processing queue from the core,0,59020,cycle
866,5c42c7986024,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59020,cycle
866,5c42c7986024,hitActn,L1: request is a hit,0,59020,cycle
867,5c42c7986028,add2q_l,L1: The message is added to the processing queue from the core,0,59022,cycle
867,5c42c7986028,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59022,cycle
867,5c42c7986028,hitActn,L1: request is a hit,0,59022,cycle
868,5c42c798602c,add2q_l,L1: The message is added to the processing queue from the core,0,59024,cycle
868,5c42c798602c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59024,cycle
868,5c42c798602c,hitActn,L1: request is a hit,0,59024,cycle
869,5c42c7986030,add2q_l,L1: The message is added to the processing queue from the core,0,59026,cycle
869,5c42c7986030,Miss?  ,L1: Was the request a miss?,0,1,boolean
869,5c42c7986030,MSIredy,L1: Protocol determines message is now ready to be processed,0,59026,cycle
869,5c42c7986030,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59026,cycle
869,5c42c7986030,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59026,cycle
869,5c42c7986030,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59027,cycle
869,5c42c7986030,add2q_u,L1 receives message from the bus,0,59028,cycle
869,5c42c7986030,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59028,cycle
869,5c42c7986030,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
869,5c42c7986030,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59028,cycle
869,5c42c7986030,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59028,cycle
869,5c42c7986030,add_req,LLC miss -> LLC sends request to DRAM,LLC,59028,cycle
869,5c42c7986030,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59285,cycle
869,5c42c7986030,respond,LLC sends response message to the requesting L1,LLC,59285,cycle
869,5c42c7986030,updaDat,LLC updates its data array,LLC,59285,cycle
869,5c42c7986030,wrCache,LLC: New data written to cache,LLC,59285,cycle
869,5c42c7986030,respond,LLC sends response message to the requesting L1,LLC,59286,cycle
869,5c42c7986030,add2q_u,L1 receives message from the bus,0,59290,cycle
869,5c42c7986030,respond,L1 responds to core,0,59290,cycle
869,5c42c7986030,updaDat,L1 attempts to update its data array,0,59290,cycle
869,5c42c7986030,wrCache,L1: New data written to cache,0,59290,cycle
870,5c42c7986034,add2q_l,L1: The message is added to the processing queue from the core,0,59292,cycle
870,5c42c7986034,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59292,cycle
870,5c42c7986034,hitActn,L1: request is a hit,0,59292,cycle
871,5c42c7986038,add2q_l,L1: The message is added to the processing queue from the core,0,59294,cycle
871,5c42c7986038,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59294,cycle
871,5c42c7986038,hitActn,L1: request is a hit,0,59294,cycle
872,5c42c798603c,add2q_l,L1: The message is added to the processing queue from the core,0,59296,cycle
872,5c42c798603c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59296,cycle
872,5c42c798603c,hitActn,L1: request is a hit,0,59296,cycle
873,5c42c7986040,add2q_l,L1: The message is added to the processing queue from the core,0,59298,cycle
873,5c42c7986040,Miss?  ,L1: Was the request a miss?,0,1,boolean
873,5c42c7986040,MSIredy,L1: Protocol determines message is now ready to be processed,0,59298,cycle
873,5c42c7986040,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59298,cycle
873,5c42c7986040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59298,cycle
873,5c42c7986040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59299,cycle
873,5c42c7986040,add2q_u,L1 receives message from the bus,0,59300,cycle
873,5c42c7986040,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59300,cycle
873,5c42c7986040,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
873,5c42c7986040,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59300,cycle
873,5c42c7986040,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59300,cycle
873,5c42c7986040,add_req,LLC miss -> LLC sends request to DRAM,LLC,59300,cycle
873,5c42c7986040,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59557,cycle
873,5c42c7986040,respond,LLC sends response message to the requesting L1,LLC,59557,cycle
873,5c42c7986040,updaDat,LLC updates its data array,LLC,59557,cycle
873,5c42c7986040,wrCache,LLC: New data written to cache,LLC,59557,cycle
873,5c42c7986040,respond,LLC sends response message to the requesting L1,LLC,59558,cycle
873,5c42c7986040,add2q_u,L1 receives message from the bus,0,59562,cycle
873,5c42c7986040,respond,L1 responds to core,0,59562,cycle
873,5c42c7986040,updaDat,L1 attempts to update its data array,0,59562,cycle
873,5c42c7986040,wrCache,L1: New data written to cache,0,59562,cycle
874,5c42c7986044,add2q_l,L1: The message is added to the processing queue from the core,0,59564,cycle
874,5c42c7986044,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59564,cycle
874,5c42c7986044,hitActn,L1: request is a hit,0,59564,cycle
875,5c42c7986048,add2q_l,L1: The message is added to the processing queue from the core,0,59566,cycle
875,5c42c7986048,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59566,cycle
875,5c42c7986048,hitActn,L1: request is a hit,0,59566,cycle
876,5c42c798604c,add2q_l,L1: The message is added to the processing queue from the core,0,59568,cycle
876,5c42c798604c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59568,cycle
876,5c42c798604c,hitActn,L1: request is a hit,0,59568,cycle
877,5c42c7986050,add2q_l,L1: The message is added to the processing queue from the core,0,59570,cycle
877,5c42c7986050,Miss?  ,L1: Was the request a miss?,0,1,boolean
877,5c42c7986050,MSIredy,L1: Protocol determines message is now ready to be processed,0,59570,cycle
877,5c42c7986050,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59570,cycle
877,5c42c7986050,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59570,cycle
877,5c42c7986050,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59571,cycle
877,5c42c7986050,add2q_u,L1 receives message from the bus,0,59572,cycle
877,5c42c7986050,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59572,cycle
877,5c42c7986050,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
877,5c42c7986050,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59572,cycle
877,5c42c7986050,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59572,cycle
877,5c42c7986050,add_req,LLC miss -> LLC sends request to DRAM,LLC,59572,cycle
877,5c42c7986050,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59829,cycle
877,5c42c7986050,respond,LLC sends response message to the requesting L1,LLC,59829,cycle
877,5c42c7986050,updaDat,LLC updates its data array,LLC,59829,cycle
877,5c42c7986050,wrCache,LLC: New data written to cache,LLC,59829,cycle
877,5c42c7986050,respond,LLC sends response message to the requesting L1,LLC,59830,cycle
877,5c42c7986050,add2q_u,L1 receives message from the bus,0,59834,cycle
877,5c42c7986050,respond,L1 responds to core,0,59834,cycle
877,5c42c7986050,updaDat,L1 attempts to update its data array,0,59834,cycle
877,5c42c7986050,wrCache,L1: New data written to cache,0,59834,cycle
878,5c42c7986054,add2q_l,L1: The message is added to the processing queue from the core,0,59836,cycle
878,5c42c7986054,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59836,cycle
878,5c42c7986054,hitActn,L1: request is a hit,0,59836,cycle
879,5c42c7986058,add2q_l,L1: The message is added to the processing queue from the core,0,59838,cycle
879,5c42c7986058,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59838,cycle
879,5c42c7986058,hitActn,L1: request is a hit,0,59838,cycle
880,5c42c798605c,add2q_l,L1: The message is added to the processing queue from the core,0,59840,cycle
880,5c42c798605c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59840,cycle
880,5c42c798605c,hitActn,L1: request is a hit,0,59840,cycle
881,5c42c7986060,add2q_l,L1: The message is added to the processing queue from the core,0,59842,cycle
881,5c42c7986060,Miss?  ,L1: Was the request a miss?,0,1,boolean
881,5c42c7986060,MSIredy,L1: Protocol determines message is now ready to be processed,0,59842,cycle
881,5c42c7986060,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59842,cycle
881,5c42c7986060,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59842,cycle
881,5c42c7986060,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59843,cycle
881,5c42c7986060,add2q_u,L1 receives message from the bus,0,59844,cycle
881,5c42c7986060,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59844,cycle
881,5c42c7986060,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
881,5c42c7986060,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59844,cycle
881,5c42c7986060,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59844,cycle
881,5c42c7986060,add_req,LLC miss -> LLC sends request to DRAM,LLC,59844,cycle
881,5c42c7986060,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60101,cycle
881,5c42c7986060,respond,LLC sends response message to the requesting L1,LLC,60101,cycle
881,5c42c7986060,updaDat,LLC updates its data array,LLC,60101,cycle
881,5c42c7986060,wrCache,LLC: New data written to cache,LLC,60101,cycle
881,5c42c7986060,respond,LLC sends response message to the requesting L1,LLC,60102,cycle
881,5c42c7986060,add2q_u,L1 receives message from the bus,0,60106,cycle
881,5c42c7986060,respond,L1 responds to core,0,60106,cycle
881,5c42c7986060,updaDat,L1 attempts to update its data array,0,60106,cycle
881,5c42c7986060,wrCache,L1: New data written to cache,0,60106,cycle
882,5c42c7986064,add2q_l,L1: The message is added to the processing queue from the core,0,60108,cycle
882,5c42c7986064,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60108,cycle
882,5c42c7986064,hitActn,L1: request is a hit,0,60108,cycle
883,5c42c7986068,add2q_l,L1: The message is added to the processing queue from the core,0,60110,cycle
883,5c42c7986068,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60110,cycle
883,5c42c7986068,hitActn,L1: request is a hit,0,60110,cycle
884,5c42c798606c,add2q_l,L1: The message is added to the processing queue from the core,0,60112,cycle
884,5c42c798606c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60112,cycle
884,5c42c798606c,hitActn,L1: request is a hit,0,60112,cycle
885,5c42c7986070,add2q_l,L1: The message is added to the processing queue from the core,0,60114,cycle
885,5c42c7986070,Miss?  ,L1: Was the request a miss?,0,1,boolean
885,5c42c7986070,MSIredy,L1: Protocol determines message is now ready to be processed,0,60114,cycle
885,5c42c7986070,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60114,cycle
885,5c42c7986070,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60114,cycle
885,5c42c7986070,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60115,cycle
885,5c42c7986070,add2q_u,L1 receives message from the bus,0,60116,cycle
885,5c42c7986070,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60116,cycle
885,5c42c7986070,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
885,5c42c7986070,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60116,cycle
885,5c42c7986070,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60116,cycle
885,5c42c7986070,add_req,LLC miss -> LLC sends request to DRAM,LLC,60116,cycle
885,5c42c7986070,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60373,cycle
885,5c42c7986070,respond,LLC sends response message to the requesting L1,LLC,60373,cycle
885,5c42c7986070,updaDat,LLC updates its data array,LLC,60373,cycle
885,5c42c7986070,wrCache,LLC: New data written to cache,LLC,60373,cycle
885,5c42c7986070,respond,LLC sends response message to the requesting L1,LLC,60374,cycle
885,5c42c7986070,add2q_u,L1 receives message from the bus,0,60378,cycle
885,5c42c7986070,respond,L1 responds to core,0,60378,cycle
885,5c42c7986070,updaDat,L1 attempts to update its data array,0,60378,cycle
885,5c42c7986070,wrCache,L1: New data written to cache,0,60378,cycle
886,5c42c7986074,add2q_l,L1: The message is added to the processing queue from the core,0,60380,cycle
886,5c42c7986074,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60380,cycle
886,5c42c7986074,hitActn,L1: request is a hit,0,60380,cycle
887,5c42c7986078,add2q_l,L1: The message is added to the processing queue from the core,0,60382,cycle
887,5c42c7986078,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60382,cycle
887,5c42c7986078,hitActn,L1: request is a hit,0,60382,cycle
888,5c42c798607c,add2q_l,L1: The message is added to the processing queue from the core,0,60384,cycle
888,5c42c798607c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60384,cycle
888,5c42c798607c,hitActn,L1: request is a hit,0,60384,cycle
889,5c42c7986080,add2q_l,L1: The message is added to the processing queue from the core,0,60386,cycle
889,5c42c7986080,Miss?  ,L1: Was the request a miss?,0,1,boolean
889,5c42c7986080,MSIredy,L1: Protocol determines message is now ready to be processed,0,60386,cycle
889,5c42c7986080,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60386,cycle
889,5c42c7986080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60386,cycle
889,5c42c7986080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60387,cycle
889,5c42c7986080,add2q_u,L1 receives message from the bus,0,60388,cycle
889,5c42c7986080,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60388,cycle
889,5c42c7986080,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
889,5c42c7986080,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60388,cycle
889,5c42c7986080,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60388,cycle
889,5c42c7986080,add_req,LLC miss -> LLC sends request to DRAM,LLC,60388,cycle
889,5c42c7986080,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60645,cycle
889,5c42c7986080,respond,LLC sends response message to the requesting L1,LLC,60645,cycle
889,5c42c7986080,updaDat,LLC updates its data array,LLC,60645,cycle
889,5c42c7986080,wrCache,LLC: New data written to cache,LLC,60645,cycle
889,5c42c7986080,respond,LLC sends response message to the requesting L1,LLC,60646,cycle
889,5c42c7986080,add2q_u,L1 receives message from the bus,0,60650,cycle
889,5c42c7986080,respond,L1 responds to core,0,60650,cycle
889,5c42c7986080,updaDat,L1 attempts to update its data array,0,60650,cycle
889,5c42c7986080,wrCache,L1: New data written to cache,0,60650,cycle
890,5c42c7986084,add2q_l,L1: The message is added to the processing queue from the core,0,60652,cycle
890,5c42c7986084,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60652,cycle
890,5c42c7986084,hitActn,L1: request is a hit,0,60652,cycle
891,5c42c7986088,add2q_l,L1: The message is added to the processing queue from the core,0,60654,cycle
891,5c42c7986088,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60654,cycle
891,5c42c7986088,hitActn,L1: request is a hit,0,60654,cycle
892,5c42c798608c,add2q_l,L1: The message is added to the processing queue from the core,0,60656,cycle
892,5c42c798608c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60656,cycle
892,5c42c798608c,hitActn,L1: request is a hit,0,60656,cycle
893,5c42c7986090,add2q_l,L1: The message is added to the processing queue from the core,0,60658,cycle
893,5c42c7986090,Miss?  ,L1: Was the request a miss?,0,1,boolean
893,5c42c7986090,MSIredy,L1: Protocol determines message is now ready to be processed,0,60658,cycle
893,5c42c7986090,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60658,cycle
893,5c42c7986090,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60658,cycle
893,5c42c7986090,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60659,cycle
893,5c42c7986090,add2q_u,L1 receives message from the bus,0,60660,cycle
893,5c42c7986090,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60660,cycle
893,5c42c7986090,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
893,5c42c7986090,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60660,cycle
893,5c42c7986090,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60660,cycle
893,5c42c7986090,add_req,LLC miss -> LLC sends request to DRAM,LLC,60660,cycle
893,5c42c7986090,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60917,cycle
893,5c42c7986090,respond,LLC sends response message to the requesting L1,LLC,60917,cycle
893,5c42c7986090,updaDat,LLC updates its data array,LLC,60917,cycle
893,5c42c7986090,wrCache,LLC: New data written to cache,LLC,60917,cycle
893,5c42c7986090,respond,LLC sends response message to the requesting L1,LLC,60918,cycle
893,5c42c7986090,add2q_u,L1 receives message from the bus,0,60922,cycle
893,5c42c7986090,respond,L1 responds to core,0,60922,cycle
893,5c42c7986090,updaDat,L1 attempts to update its data array,0,60922,cycle
893,5c42c7986090,wrCache,L1: New data written to cache,0,60922,cycle
894,5c42c7986094,add2q_l,L1: The message is added to the processing queue from the core,0,60924,cycle
894,5c42c7986094,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60924,cycle
894,5c42c7986094,hitActn,L1: request is a hit,0,60924,cycle
895,5c42c7986098,add2q_l,L1: The message is added to the processing queue from the core,0,60926,cycle
895,5c42c7986098,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60926,cycle
895,5c42c7986098,hitActn,L1: request is a hit,0,60926,cycle
896,5c42c798609c,add2q_l,L1: The message is added to the processing queue from the core,0,60928,cycle
896,5c42c798609c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60928,cycle
896,5c42c798609c,hitActn,L1: request is a hit,0,60928,cycle
897,5c42c79860a0,add2q_l,L1: The message is added to the processing queue from the core,0,60930,cycle
897,5c42c79860a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
897,5c42c79860a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,60930,cycle
897,5c42c79860a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60930,cycle
897,5c42c79860a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60930,cycle
897,5c42c79860a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60931,cycle
897,5c42c79860a0,add2q_u,L1 receives message from the bus,0,60932,cycle
897,5c42c79860a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60932,cycle
897,5c42c79860a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
897,5c42c79860a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60932,cycle
897,5c42c79860a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60932,cycle
897,5c42c79860a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,60932,cycle
897,5c42c79860a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,61189,cycle
897,5c42c79860a0,respond,LLC sends response message to the requesting L1,LLC,61189,cycle
897,5c42c79860a0,updaDat,LLC updates its data array,LLC,61189,cycle
897,5c42c79860a0,wrCache,LLC: New data written to cache,LLC,61189,cycle
897,5c42c79860a0,respond,LLC sends response message to the requesting L1,LLC,61190,cycle
897,5c42c79860a0,add2q_u,L1 receives message from the bus,0,61194,cycle
897,5c42c79860a0,respond,L1 responds to core,0,61194,cycle
897,5c42c79860a0,updaDat,L1 attempts to update its data array,0,61194,cycle
897,5c42c79860a0,wrCache,L1: New data written to cache,0,61194,cycle
898,5c42c79860a4,add2q_l,L1: The message is added to the processing queue from the core,0,61196,cycle
898,5c42c79860a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61196,cycle
898,5c42c79860a4,hitActn,L1: request is a hit,0,61196,cycle
899,5c42c79860a8,add2q_l,L1: The message is added to the processing queue from the core,0,61198,cycle
899,5c42c79860a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61198,cycle
899,5c42c79860a8,hitActn,L1: request is a hit,0,61198,cycle
900,5c42c79860ac,add2q_l,L1: The message is added to the processing queue from the core,0,61200,cycle
900,5c42c79860ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61200,cycle
900,5c42c79860ac,hitActn,L1: request is a hit,0,61200,cycle
901,5c42c79860b0,add2q_l,L1: The message is added to the processing queue from the core,0,61202,cycle
901,5c42c79860b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
901,5c42c79860b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,61202,cycle
901,5c42c79860b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61202,cycle
901,5c42c79860b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61202,cycle
901,5c42c79860b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61203,cycle
901,5c42c79860b0,add2q_u,L1 receives message from the bus,0,61204,cycle
901,5c42c79860b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,61204,cycle
901,5c42c79860b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
901,5c42c79860b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,61204,cycle
901,5c42c79860b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,61204,cycle
901,5c42c79860b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,61204,cycle
901,5c42c79860b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,61461,cycle
901,5c42c79860b0,respond,LLC sends response message to the requesting L1,LLC,61461,cycle
901,5c42c79860b0,updaDat,LLC updates its data array,LLC,61461,cycle
901,5c42c79860b0,wrCache,LLC: New data written to cache,LLC,61461,cycle
901,5c42c79860b0,respond,LLC sends response message to the requesting L1,LLC,61462,cycle
901,5c42c79860b0,add2q_u,L1 receives message from the bus,0,61466,cycle
901,5c42c79860b0,respond,L1 responds to core,0,61466,cycle
901,5c42c79860b0,updaDat,L1 attempts to update its data array,0,61466,cycle
901,5c42c79860b0,wrCache,L1: New data written to cache,0,61466,cycle
902,5c42c79860b4,add2q_l,L1: The message is added to the processing queue from the core,0,61468,cycle
902,5c42c79860b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61468,cycle
902,5c42c79860b4,hitActn,L1: request is a hit,0,61468,cycle
903,5c42c79860b8,add2q_l,L1: The message is added to the processing queue from the core,0,61470,cycle
903,5c42c79860b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61470,cycle
903,5c42c79860b8,hitActn,L1: request is a hit,0,61470,cycle
904,5c42c79860bc,add2q_l,L1: The message is added to the processing queue from the core,0,61472,cycle
904,5c42c79860bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61472,cycle
904,5c42c79860bc,hitActn,L1: request is a hit,0,61472,cycle
905,5c42c79860c0,add2q_l,L1: The message is added to the processing queue from the core,0,61474,cycle
905,5c42c79860c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
905,5c42c79860c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,61474,cycle
905,5c42c79860c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61474,cycle
905,5c42c79860c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61474,cycle
905,5c42c79860c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61475,cycle
905,5c42c79860c0,add2q_u,L1 receives message from the bus,0,61476,cycle
905,5c42c79860c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,61476,cycle
905,5c42c79860c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
905,5c42c79860c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,61476,cycle
905,5c42c79860c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,61476,cycle
905,5c42c79860c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,61476,cycle
905,5c42c79860c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,61733,cycle
905,5c42c79860c0,respond,LLC sends response message to the requesting L1,LLC,61733,cycle
905,5c42c79860c0,updaDat,LLC updates its data array,LLC,61733,cycle
905,5c42c79860c0,wrCache,LLC: New data written to cache,LLC,61733,cycle
905,5c42c79860c0,respond,LLC sends response message to the requesting L1,LLC,61734,cycle
905,5c42c79860c0,add2q_u,L1 receives message from the bus,0,61738,cycle
905,5c42c79860c0,respond,L1 responds to core,0,61738,cycle
905,5c42c79860c0,updaDat,L1 attempts to update its data array,0,61738,cycle
905,5c42c79860c0,wrCache,L1: New data written to cache,0,61738,cycle
906,5c42c79860c4,add2q_l,L1: The message is added to the processing queue from the core,0,61740,cycle
906,5c42c79860c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61740,cycle
906,5c42c79860c4,hitActn,L1: request is a hit,0,61740,cycle
907,5c42c79860c8,add2q_l,L1: The message is added to the processing queue from the core,0,61742,cycle
907,5c42c79860c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61742,cycle
907,5c42c79860c8,hitActn,L1: request is a hit,0,61742,cycle
908,5c42c79860cc,add2q_l,L1: The message is added to the processing queue from the core,0,61744,cycle
908,5c42c79860cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61744,cycle
908,5c42c79860cc,hitActn,L1: request is a hit,0,61744,cycle
909,5c42c79860d0,add2q_l,L1: The message is added to the processing queue from the core,0,61746,cycle
909,5c42c79860d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
909,5c42c79860d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,61746,cycle
909,5c42c79860d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61746,cycle
909,5c42c79860d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61746,cycle
909,5c42c79860d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61747,cycle
909,5c42c79860d0,add2q_u,L1 receives message from the bus,0,61748,cycle
909,5c42c79860d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,61748,cycle
909,5c42c79860d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
909,5c42c79860d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,61748,cycle
909,5c42c79860d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,61748,cycle
909,5c42c79860d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,61748,cycle
909,5c42c79860d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62005,cycle
909,5c42c79860d0,respond,LLC sends response message to the requesting L1,LLC,62005,cycle
909,5c42c79860d0,updaDat,LLC updates its data array,LLC,62005,cycle
909,5c42c79860d0,wrCache,LLC: New data written to cache,LLC,62005,cycle
909,5c42c79860d0,respond,LLC sends response message to the requesting L1,LLC,62006,cycle
909,5c42c79860d0,add2q_u,L1 receives message from the bus,0,62010,cycle
909,5c42c79860d0,respond,L1 responds to core,0,62010,cycle
909,5c42c79860d0,updaDat,L1 attempts to update its data array,0,62010,cycle
909,5c42c79860d0,wrCache,L1: New data written to cache,0,62010,cycle
910,5c42c79860d4,add2q_l,L1: The message is added to the processing queue from the core,0,62012,cycle
910,5c42c79860d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62012,cycle
910,5c42c79860d4,hitActn,L1: request is a hit,0,62012,cycle
911,5c42c79860d8,add2q_l,L1: The message is added to the processing queue from the core,0,62014,cycle
911,5c42c79860d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62014,cycle
911,5c42c79860d8,hitActn,L1: request is a hit,0,62014,cycle
912,5c42c79860dc,add2q_l,L1: The message is added to the processing queue from the core,0,62016,cycle
912,5c42c79860dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62016,cycle
912,5c42c79860dc,hitActn,L1: request is a hit,0,62016,cycle
913,5c42c79860e0,add2q_l,L1: The message is added to the processing queue from the core,0,62018,cycle
913,5c42c79860e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
913,5c42c79860e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,62018,cycle
913,5c42c79860e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62018,cycle
913,5c42c79860e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62018,cycle
913,5c42c79860e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62019,cycle
913,5c42c79860e0,add2q_u,L1 receives message from the bus,0,62020,cycle
913,5c42c79860e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62020,cycle
913,5c42c79860e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
913,5c42c79860e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62020,cycle
913,5c42c79860e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62020,cycle
913,5c42c79860e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,62020,cycle
913,5c42c79860e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62277,cycle
913,5c42c79860e0,respond,LLC sends response message to the requesting L1,LLC,62277,cycle
913,5c42c79860e0,updaDat,LLC updates its data array,LLC,62277,cycle
913,5c42c79860e0,wrCache,LLC: New data written to cache,LLC,62277,cycle
913,5c42c79860e0,respond,LLC sends response message to the requesting L1,LLC,62278,cycle
913,5c42c79860e0,add2q_u,L1 receives message from the bus,0,62282,cycle
913,5c42c79860e0,respond,L1 responds to core,0,62282,cycle
913,5c42c79860e0,updaDat,L1 attempts to update its data array,0,62282,cycle
913,5c42c79860e0,wrCache,L1: New data written to cache,0,62282,cycle
914,5c42c79860e4,add2q_l,L1: The message is added to the processing queue from the core,0,62284,cycle
914,5c42c79860e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62284,cycle
914,5c42c79860e4,hitActn,L1: request is a hit,0,62284,cycle
915,5c42c79860e8,add2q_l,L1: The message is added to the processing queue from the core,0,62286,cycle
915,5c42c79860e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62286,cycle
915,5c42c79860e8,hitActn,L1: request is a hit,0,62286,cycle
916,5c42c79860ec,add2q_l,L1: The message is added to the processing queue from the core,0,62288,cycle
916,5c42c79860ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62288,cycle
916,5c42c79860ec,hitActn,L1: request is a hit,0,62288,cycle
917,5c42c79860f0,add2q_l,L1: The message is added to the processing queue from the core,0,62290,cycle
917,5c42c79860f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
917,5c42c79860f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,62290,cycle
917,5c42c79860f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62290,cycle
917,5c42c79860f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62290,cycle
917,5c42c79860f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62291,cycle
917,5c42c79860f0,add2q_u,L1 receives message from the bus,0,62292,cycle
917,5c42c79860f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62292,cycle
917,5c42c79860f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
917,5c42c79860f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62292,cycle
917,5c42c79860f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62292,cycle
917,5c42c79860f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,62292,cycle
917,5c42c79860f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62549,cycle
917,5c42c79860f0,respond,LLC sends response message to the requesting L1,LLC,62549,cycle
917,5c42c79860f0,updaDat,LLC updates its data array,LLC,62549,cycle
917,5c42c79860f0,wrCache,LLC: New data written to cache,LLC,62549,cycle
917,5c42c79860f0,respond,LLC sends response message to the requesting L1,LLC,62550,cycle
917,5c42c79860f0,add2q_u,L1 receives message from the bus,0,62554,cycle
917,5c42c79860f0,respond,L1 responds to core,0,62554,cycle
917,5c42c79860f0,updaDat,L1 attempts to update its data array,0,62554,cycle
917,5c42c79860f0,wrCache,L1: New data written to cache,0,62554,cycle
918,5c42c79860f4,add2q_l,L1: The message is added to the processing queue from the core,0,62556,cycle
918,5c42c79860f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62556,cycle
918,5c42c79860f4,hitActn,L1: request is a hit,0,62556,cycle
919,5c42c79860f8,add2q_l,L1: The message is added to the processing queue from the core,0,62558,cycle
919,5c42c79860f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62558,cycle
919,5c42c79860f8,hitActn,L1: request is a hit,0,62558,cycle
920,5c42c79860fc,add2q_l,L1: The message is added to the processing queue from the core,0,62560,cycle
920,5c42c79860fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62560,cycle
920,5c42c79860fc,hitActn,L1: request is a hit,0,62560,cycle
921,5c42c7986100,add2q_l,L1: The message is added to the processing queue from the core,0,62562,cycle
921,5c42c7986100,Miss?  ,L1: Was the request a miss?,0,1,boolean
921,5c42c7986100,MSIredy,L1: Protocol determines message is now ready to be processed,0,62562,cycle
921,5c42c7986100,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62562,cycle
921,5c42c7986100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62562,cycle
921,5c42c7986100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62563,cycle
921,5c42c7986100,add2q_u,L1 receives message from the bus,0,62564,cycle
921,5c42c7986100,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62564,cycle
921,5c42c7986100,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
921,5c42c7986100,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62564,cycle
921,5c42c7986100,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62564,cycle
921,5c42c7986100,add_req,LLC miss -> LLC sends request to DRAM,LLC,62564,cycle
921,5c42c7986100,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62821,cycle
921,5c42c7986100,respond,LLC sends response message to the requesting L1,LLC,62821,cycle
921,5c42c7986100,updaDat,LLC updates its data array,LLC,62821,cycle
921,5c42c7986100,wrCache,LLC: New data written to cache,LLC,62821,cycle
921,5c42c7986100,respond,LLC sends response message to the requesting L1,LLC,62822,cycle
921,5c42c7986100,add2q_u,L1 receives message from the bus,0,62826,cycle
921,5c42c7986100,respond,L1 responds to core,0,62826,cycle
921,5c42c7986100,updaDat,L1 attempts to update its data array,0,62826,cycle
921,5c42c7986100,wrCache,L1: New data written to cache,0,62826,cycle
922,5c42c7986104,add2q_l,L1: The message is added to the processing queue from the core,0,62828,cycle
922,5c42c7986104,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62828,cycle
922,5c42c7986104,hitActn,L1: request is a hit,0,62828,cycle
923,5c42c7986108,add2q_l,L1: The message is added to the processing queue from the core,0,62830,cycle
923,5c42c7986108,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62830,cycle
923,5c42c7986108,hitActn,L1: request is a hit,0,62830,cycle
924,5c42c798610c,add2q_l,L1: The message is added to the processing queue from the core,0,62832,cycle
924,5c42c798610c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62832,cycle
924,5c42c798610c,hitActn,L1: request is a hit,0,62832,cycle
925,5c42c7986110,add2q_l,L1: The message is added to the processing queue from the core,0,62834,cycle
925,5c42c7986110,Miss?  ,L1: Was the request a miss?,0,1,boolean
925,5c42c7986110,MSIredy,L1: Protocol determines message is now ready to be processed,0,62834,cycle
925,5c42c7986110,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62834,cycle
925,5c42c7986110,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62834,cycle
925,5c42c7986110,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62835,cycle
925,5c42c7986110,add2q_u,L1 receives message from the bus,0,62836,cycle
925,5c42c7986110,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62836,cycle
925,5c42c7986110,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
925,5c42c7986110,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62836,cycle
925,5c42c7986110,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62836,cycle
925,5c42c7986110,add_req,LLC miss -> LLC sends request to DRAM,LLC,62836,cycle
925,5c42c7986110,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63093,cycle
925,5c42c7986110,respond,LLC sends response message to the requesting L1,LLC,63093,cycle
925,5c42c7986110,updaDat,LLC updates its data array,LLC,63093,cycle
925,5c42c7986110,wrCache,LLC: New data written to cache,LLC,63093,cycle
925,5c42c7986110,respond,LLC sends response message to the requesting L1,LLC,63094,cycle
925,5c42c7986110,add2q_u,L1 receives message from the bus,0,63098,cycle
925,5c42c7986110,respond,L1 responds to core,0,63098,cycle
925,5c42c7986110,updaDat,L1 attempts to update its data array,0,63098,cycle
925,5c42c7986110,wrCache,L1: New data written to cache,0,63098,cycle
926,5c42c7986114,add2q_l,L1: The message is added to the processing queue from the core,0,63100,cycle
926,5c42c7986114,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63100,cycle
926,5c42c7986114,hitActn,L1: request is a hit,0,63100,cycle
927,5c42c7986118,add2q_l,L1: The message is added to the processing queue from the core,0,63102,cycle
927,5c42c7986118,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63102,cycle
927,5c42c7986118,hitActn,L1: request is a hit,0,63102,cycle
928,5c42c798611c,add2q_l,L1: The message is added to the processing queue from the core,0,63104,cycle
928,5c42c798611c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63104,cycle
928,5c42c798611c,hitActn,L1: request is a hit,0,63104,cycle
929,5c42c7986120,add2q_l,L1: The message is added to the processing queue from the core,0,63106,cycle
929,5c42c7986120,Miss?  ,L1: Was the request a miss?,0,1,boolean
929,5c42c7986120,MSIredy,L1: Protocol determines message is now ready to be processed,0,63106,cycle
929,5c42c7986120,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63106,cycle
929,5c42c7986120,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63106,cycle
929,5c42c7986120,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63107,cycle
929,5c42c7986120,add2q_u,L1 receives message from the bus,0,63108,cycle
929,5c42c7986120,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63108,cycle
929,5c42c7986120,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
929,5c42c7986120,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63108,cycle
929,5c42c7986120,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63108,cycle
929,5c42c7986120,add_req,LLC miss -> LLC sends request to DRAM,LLC,63108,cycle
929,5c42c7986120,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63365,cycle
929,5c42c7986120,respond,LLC sends response message to the requesting L1,LLC,63365,cycle
929,5c42c7986120,updaDat,LLC updates its data array,LLC,63365,cycle
929,5c42c7986120,wrCache,LLC: New data written to cache,LLC,63365,cycle
929,5c42c7986120,respond,LLC sends response message to the requesting L1,LLC,63366,cycle
929,5c42c7986120,add2q_u,L1 receives message from the bus,0,63370,cycle
929,5c42c7986120,respond,L1 responds to core,0,63370,cycle
929,5c42c7986120,updaDat,L1 attempts to update its data array,0,63370,cycle
929,5c42c7986120,wrCache,L1: New data written to cache,0,63370,cycle
930,5c42c7986124,add2q_l,L1: The message is added to the processing queue from the core,0,63372,cycle
930,5c42c7986124,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63372,cycle
930,5c42c7986124,hitActn,L1: request is a hit,0,63372,cycle
931,5c42c7986128,add2q_l,L1: The message is added to the processing queue from the core,0,63374,cycle
931,5c42c7986128,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63374,cycle
931,5c42c7986128,hitActn,L1: request is a hit,0,63374,cycle
932,5c42c798612c,add2q_l,L1: The message is added to the processing queue from the core,0,63376,cycle
932,5c42c798612c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63376,cycle
932,5c42c798612c,hitActn,L1: request is a hit,0,63376,cycle
933,5c42c7986130,add2q_l,L1: The message is added to the processing queue from the core,0,63378,cycle
933,5c42c7986130,Miss?  ,L1: Was the request a miss?,0,1,boolean
933,5c42c7986130,MSIredy,L1: Protocol determines message is now ready to be processed,0,63378,cycle
933,5c42c7986130,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63378,cycle
933,5c42c7986130,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63378,cycle
933,5c42c7986130,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63379,cycle
933,5c42c7986130,add2q_u,L1 receives message from the bus,0,63380,cycle
933,5c42c7986130,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63380,cycle
933,5c42c7986130,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
933,5c42c7986130,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63380,cycle
933,5c42c7986130,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63380,cycle
933,5c42c7986130,add_req,LLC miss -> LLC sends request to DRAM,LLC,63380,cycle
933,5c42c7986130,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63637,cycle
933,5c42c7986130,respond,LLC sends response message to the requesting L1,LLC,63637,cycle
933,5c42c7986130,updaDat,LLC updates its data array,LLC,63637,cycle
933,5c42c7986130,wrCache,LLC: New data written to cache,LLC,63637,cycle
933,5c42c7986130,respond,LLC sends response message to the requesting L1,LLC,63638,cycle
933,5c42c7986130,add2q_u,L1 receives message from the bus,0,63642,cycle
933,5c42c7986130,respond,L1 responds to core,0,63642,cycle
933,5c42c7986130,updaDat,L1 attempts to update its data array,0,63642,cycle
933,5c42c7986130,wrCache,L1: New data written to cache,0,63642,cycle
934,5c42c7986134,add2q_l,L1: The message is added to the processing queue from the core,0,63644,cycle
934,5c42c7986134,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63644,cycle
934,5c42c7986134,hitActn,L1: request is a hit,0,63644,cycle
935,5c42c7986138,add2q_l,L1: The message is added to the processing queue from the core,0,63646,cycle
935,5c42c7986138,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63646,cycle
935,5c42c7986138,hitActn,L1: request is a hit,0,63646,cycle
936,5c42c798613c,add2q_l,L1: The message is added to the processing queue from the core,0,63648,cycle
936,5c42c798613c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63648,cycle
936,5c42c798613c,hitActn,L1: request is a hit,0,63648,cycle
937,5c42c7986140,add2q_l,L1: The message is added to the processing queue from the core,0,63650,cycle
937,5c42c7986140,Miss?  ,L1: Was the request a miss?,0,1,boolean
937,5c42c7986140,MSIredy,L1: Protocol determines message is now ready to be processed,0,63650,cycle
937,5c42c7986140,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63650,cycle
937,5c42c7986140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63650,cycle
937,5c42c7986140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63651,cycle
937,5c42c7986140,add2q_u,L1 receives message from the bus,0,63652,cycle
937,5c42c7986140,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63652,cycle
937,5c42c7986140,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
937,5c42c7986140,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63652,cycle
937,5c42c7986140,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63652,cycle
937,5c42c7986140,add_req,LLC miss -> LLC sends request to DRAM,LLC,63652,cycle
937,5c42c7986140,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63909,cycle
937,5c42c7986140,respond,LLC sends response message to the requesting L1,LLC,63909,cycle
937,5c42c7986140,updaDat,LLC updates its data array,LLC,63909,cycle
937,5c42c7986140,wrCache,LLC: New data written to cache,LLC,63909,cycle
937,5c42c7986140,respond,LLC sends response message to the requesting L1,LLC,63910,cycle
937,5c42c7986140,add2q_u,L1 receives message from the bus,0,63914,cycle
937,5c42c7986140,respond,L1 responds to core,0,63914,cycle
937,5c42c7986140,updaDat,L1 attempts to update its data array,0,63914,cycle
937,5c42c7986140,wrCache,L1: New data written to cache,0,63914,cycle
938,5c42c7986144,add2q_l,L1: The message is added to the processing queue from the core,0,63916,cycle
938,5c42c7986144,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63916,cycle
938,5c42c7986144,hitActn,L1: request is a hit,0,63916,cycle
939,5c42c7986148,add2q_l,L1: The message is added to the processing queue from the core,0,63918,cycle
939,5c42c7986148,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63918,cycle
939,5c42c7986148,hitActn,L1: request is a hit,0,63918,cycle
940,5c42c798614c,add2q_l,L1: The message is added to the processing queue from the core,0,63920,cycle
940,5c42c798614c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63920,cycle
940,5c42c798614c,hitActn,L1: request is a hit,0,63920,cycle
941,5c42c7986150,add2q_l,L1: The message is added to the processing queue from the core,0,63922,cycle
941,5c42c7986150,Miss?  ,L1: Was the request a miss?,0,1,boolean
941,5c42c7986150,MSIredy,L1: Protocol determines message is now ready to be processed,0,63922,cycle
941,5c42c7986150,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63922,cycle
941,5c42c7986150,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63922,cycle
941,5c42c7986150,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63923,cycle
941,5c42c7986150,add2q_u,L1 receives message from the bus,0,63924,cycle
941,5c42c7986150,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63924,cycle
941,5c42c7986150,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
941,5c42c7986150,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63924,cycle
941,5c42c7986150,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63924,cycle
941,5c42c7986150,add_req,LLC miss -> LLC sends request to DRAM,LLC,63924,cycle
941,5c42c7986150,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64181,cycle
941,5c42c7986150,respond,LLC sends response message to the requesting L1,LLC,64181,cycle
941,5c42c7986150,updaDat,LLC updates its data array,LLC,64181,cycle
941,5c42c7986150,wrCache,LLC: New data written to cache,LLC,64181,cycle
941,5c42c7986150,respond,LLC sends response message to the requesting L1,LLC,64182,cycle
941,5c42c7986150,add2q_u,L1 receives message from the bus,0,64186,cycle
941,5c42c7986150,respond,L1 responds to core,0,64186,cycle
941,5c42c7986150,updaDat,L1 attempts to update its data array,0,64186,cycle
941,5c42c7986150,wrCache,L1: New data written to cache,0,64186,cycle
942,5c42c7986154,add2q_l,L1: The message is added to the processing queue from the core,0,64188,cycle
942,5c42c7986154,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64188,cycle
942,5c42c7986154,hitActn,L1: request is a hit,0,64188,cycle
943,5c42c7986158,add2q_l,L1: The message is added to the processing queue from the core,0,64190,cycle
943,5c42c7986158,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64190,cycle
943,5c42c7986158,hitActn,L1: request is a hit,0,64190,cycle
944,5c42c798615c,add2q_l,L1: The message is added to the processing queue from the core,0,64192,cycle
944,5c42c798615c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64192,cycle
944,5c42c798615c,hitActn,L1: request is a hit,0,64192,cycle
945,5c42c7986160,add2q_l,L1: The message is added to the processing queue from the core,0,64194,cycle
945,5c42c7986160,Miss?  ,L1: Was the request a miss?,0,1,boolean
945,5c42c7986160,MSIredy,L1: Protocol determines message is now ready to be processed,0,64194,cycle
945,5c42c7986160,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64194,cycle
945,5c42c7986160,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64194,cycle
945,5c42c7986160,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64195,cycle
945,5c42c7986160,add2q_u,L1 receives message from the bus,0,64196,cycle
945,5c42c7986160,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,64196,cycle
945,5c42c7986160,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
945,5c42c7986160,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,64196,cycle
945,5c42c7986160,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,64196,cycle
945,5c42c7986160,add_req,LLC miss -> LLC sends request to DRAM,LLC,64196,cycle
945,5c42c7986160,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64453,cycle
945,5c42c7986160,respond,LLC sends response message to the requesting L1,LLC,64453,cycle
945,5c42c7986160,updaDat,LLC updates its data array,LLC,64453,cycle
945,5c42c7986160,wrCache,LLC: New data written to cache,LLC,64453,cycle
945,5c42c7986160,respond,LLC sends response message to the requesting L1,LLC,64454,cycle
945,5c42c7986160,add2q_u,L1 receives message from the bus,0,64458,cycle
945,5c42c7986160,respond,L1 responds to core,0,64458,cycle
945,5c42c7986160,updaDat,L1 attempts to update its data array,0,64458,cycle
945,5c42c7986160,wrCache,L1: New data written to cache,0,64458,cycle
946,5c42c7986164,add2q_l,L1: The message is added to the processing queue from the core,0,64460,cycle
946,5c42c7986164,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64460,cycle
946,5c42c7986164,hitActn,L1: request is a hit,0,64460,cycle
947,5c42c7986168,add2q_l,L1: The message is added to the processing queue from the core,0,64462,cycle
947,5c42c7986168,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64462,cycle
947,5c42c7986168,hitActn,L1: request is a hit,0,64462,cycle
948,5c42c798616c,add2q_l,L1: The message is added to the processing queue from the core,0,64464,cycle
948,5c42c798616c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64464,cycle
948,5c42c798616c,hitActn,L1: request is a hit,0,64464,cycle
949,5c42c7986170,add2q_l,L1: The message is added to the processing queue from the core,0,64466,cycle
949,5c42c7986170,Miss?  ,L1: Was the request a miss?,0,1,boolean
949,5c42c7986170,MSIredy,L1: Protocol determines message is now ready to be processed,0,64466,cycle
949,5c42c7986170,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64466,cycle
949,5c42c7986170,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64466,cycle
949,5c42c7986170,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64467,cycle
949,5c42c7986170,add2q_u,L1 receives message from the bus,0,64468,cycle
949,5c42c7986170,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,64468,cycle
949,5c42c7986170,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
949,5c42c7986170,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,64468,cycle
949,5c42c7986170,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,64468,cycle
949,5c42c7986170,add_req,LLC miss -> LLC sends request to DRAM,LLC,64468,cycle
949,5c42c7986170,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64725,cycle
949,5c42c7986170,respond,LLC sends response message to the requesting L1,LLC,64725,cycle
949,5c42c7986170,updaDat,LLC updates its data array,LLC,64725,cycle
949,5c42c7986170,wrCache,LLC: New data written to cache,LLC,64725,cycle
949,5c42c7986170,respond,LLC sends response message to the requesting L1,LLC,64726,cycle
949,5c42c7986170,add2q_u,L1 receives message from the bus,0,64730,cycle
949,5c42c7986170,respond,L1 responds to core,0,64730,cycle
949,5c42c7986170,updaDat,L1 attempts to update its data array,0,64730,cycle
949,5c42c7986170,wrCache,L1: New data written to cache,0,64730,cycle
950,5c42c7986174,add2q_l,L1: The message is added to the processing queue from the core,0,64732,cycle
950,5c42c7986174,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64732,cycle
950,5c42c7986174,hitActn,L1: request is a hit,0,64732,cycle
951,5c42c7986178,add2q_l,L1: The message is added to the processing queue from the core,0,64734,cycle
951,5c42c7986178,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64734,cycle
951,5c42c7986178,hitActn,L1: request is a hit,0,64734,cycle
952,5c42c798617c,add2q_l,L1: The message is added to the processing queue from the core,0,64736,cycle
952,5c42c798617c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64736,cycle
952,5c42c798617c,hitActn,L1: request is a hit,0,64736,cycle
953,5c42c7986180,add2q_l,L1: The message is added to the processing queue from the core,0,64738,cycle
953,5c42c7986180,Miss?  ,L1: Was the request a miss?,0,1,boolean
953,5c42c7986180,MSIredy,L1: Protocol determines message is now ready to be processed,0,64738,cycle
953,5c42c7986180,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64738,cycle
953,5c42c7986180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64738,cycle
953,5c42c7986180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64739,cycle
953,5c42c7986180,add2q_u,L1 receives message from the bus,0,64740,cycle
953,5c42c7986180,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,64740,cycle
953,5c42c7986180,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
953,5c42c7986180,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,64740,cycle
953,5c42c7986180,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,64740,cycle
953,5c42c7986180,add_req,LLC miss -> LLC sends request to DRAM,LLC,64740,cycle
953,5c42c7986180,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64997,cycle
953,5c42c7986180,respond,LLC sends response message to the requesting L1,LLC,64997,cycle
953,5c42c7986180,updaDat,LLC updates its data array,LLC,64997,cycle
953,5c42c7986180,wrCache,LLC: New data written to cache,LLC,64997,cycle
953,5c42c7986180,respond,LLC sends response message to the requesting L1,LLC,64998,cycle
953,5c42c7986180,add2q_u,L1 receives message from the bus,0,65002,cycle
953,5c42c7986180,respond,L1 responds to core,0,65002,cycle
953,5c42c7986180,updaDat,L1 attempts to update its data array,0,65002,cycle
953,5c42c7986180,wrCache,L1: New data written to cache,0,65002,cycle
954,5c42c7986184,add2q_l,L1: The message is added to the processing queue from the core,0,65004,cycle
954,5c42c7986184,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65004,cycle
954,5c42c7986184,hitActn,L1: request is a hit,0,65004,cycle
955,5c42c7986188,add2q_l,L1: The message is added to the processing queue from the core,0,65006,cycle
955,5c42c7986188,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65006,cycle
955,5c42c7986188,hitActn,L1: request is a hit,0,65006,cycle
956,5c42c798618c,add2q_l,L1: The message is added to the processing queue from the core,0,65008,cycle
956,5c42c798618c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65008,cycle
956,5c42c798618c,hitActn,L1: request is a hit,0,65008,cycle
957,5c42c7986190,add2q_l,L1: The message is added to the processing queue from the core,0,65010,cycle
957,5c42c7986190,Miss?  ,L1: Was the request a miss?,0,1,boolean
957,5c42c7986190,MSIredy,L1: Protocol determines message is now ready to be processed,0,65010,cycle
957,5c42c7986190,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65010,cycle
957,5c42c7986190,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65010,cycle
957,5c42c7986190,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65011,cycle
957,5c42c7986190,add2q_u,L1 receives message from the bus,0,65012,cycle
957,5c42c7986190,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65012,cycle
957,5c42c7986190,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
957,5c42c7986190,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65012,cycle
957,5c42c7986190,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65012,cycle
957,5c42c7986190,add_req,LLC miss -> LLC sends request to DRAM,LLC,65012,cycle
957,5c42c7986190,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,65269,cycle
957,5c42c7986190,respond,LLC sends response message to the requesting L1,LLC,65269,cycle
957,5c42c7986190,updaDat,LLC updates its data array,LLC,65269,cycle
957,5c42c7986190,wrCache,LLC: New data written to cache,LLC,65269,cycle
957,5c42c7986190,respond,LLC sends response message to the requesting L1,LLC,65270,cycle
957,5c42c7986190,add2q_u,L1 receives message from the bus,0,65274,cycle
957,5c42c7986190,respond,L1 responds to core,0,65274,cycle
957,5c42c7986190,updaDat,L1 attempts to update its data array,0,65274,cycle
957,5c42c7986190,wrCache,L1: New data written to cache,0,65274,cycle
958,5c42c7986194,add2q_l,L1: The message is added to the processing queue from the core,0,65276,cycle
958,5c42c7986194,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65276,cycle
958,5c42c7986194,hitActn,L1: request is a hit,0,65276,cycle
959,5c42c7986198,add2q_l,L1: The message is added to the processing queue from the core,0,65278,cycle
959,5c42c7986198,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65278,cycle
959,5c42c7986198,hitActn,L1: request is a hit,0,65278,cycle
960,5c42c798619c,add2q_l,L1: The message is added to the processing queue from the core,0,65280,cycle
960,5c42c798619c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65280,cycle
960,5c42c798619c,hitActn,L1: request is a hit,0,65280,cycle
961,5c42c79861a0,add2q_l,L1: The message is added to the processing queue from the core,0,65282,cycle
961,5c42c79861a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
961,5c42c79861a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,65282,cycle
961,5c42c79861a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65282,cycle
961,5c42c79861a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65282,cycle
961,5c42c79861a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65283,cycle
961,5c42c79861a0,add2q_u,L1 receives message from the bus,0,65284,cycle
961,5c42c79861a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65284,cycle
961,5c42c79861a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
961,5c42c79861a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65284,cycle
961,5c42c79861a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65284,cycle
961,5c42c79861a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,65284,cycle
961,5c42c79861a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,65541,cycle
961,5c42c79861a0,respond,LLC sends response message to the requesting L1,LLC,65541,cycle
961,5c42c79861a0,updaDat,LLC updates its data array,LLC,65541,cycle
961,5c42c79861a0,wrCache,LLC: New data written to cache,LLC,65541,cycle
961,5c42c79861a0,respond,LLC sends response message to the requesting L1,LLC,65542,cycle
961,5c42c79861a0,add2q_u,L1 receives message from the bus,0,65546,cycle
961,5c42c79861a0,respond,L1 responds to core,0,65546,cycle
961,5c42c79861a0,updaDat,L1 attempts to update its data array,0,65546,cycle
961,5c42c79861a0,wrCache,L1: New data written to cache,0,65546,cycle
962,5c42c79861a4,add2q_l,L1: The message is added to the processing queue from the core,0,65548,cycle
962,5c42c79861a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65548,cycle
962,5c42c79861a4,hitActn,L1: request is a hit,0,65548,cycle
963,5c42c79861a8,add2q_l,L1: The message is added to the processing queue from the core,0,65550,cycle
963,5c42c79861a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65550,cycle
963,5c42c79861a8,hitActn,L1: request is a hit,0,65550,cycle
964,5c42c79861ac,add2q_l,L1: The message is added to the processing queue from the core,0,65552,cycle
964,5c42c79861ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65552,cycle
964,5c42c79861ac,hitActn,L1: request is a hit,0,65552,cycle
965,5c42c79861b0,add2q_l,L1: The message is added to the processing queue from the core,0,65554,cycle
965,5c42c79861b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
965,5c42c79861b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,65554,cycle
965,5c42c79861b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65554,cycle
965,5c42c79861b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65554,cycle
965,5c42c79861b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65555,cycle
965,5c42c79861b0,add2q_u,L1 receives message from the bus,0,65556,cycle
965,5c42c79861b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65556,cycle
965,5c42c79861b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
965,5c42c79861b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65556,cycle
965,5c42c79861b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65556,cycle
965,5c42c79861b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,65556,cycle
965,5c42c79861b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,65813,cycle
965,5c42c79861b0,respond,LLC sends response message to the requesting L1,LLC,65813,cycle
965,5c42c79861b0,updaDat,LLC updates its data array,LLC,65813,cycle
965,5c42c79861b0,wrCache,LLC: New data written to cache,LLC,65813,cycle
965,5c42c79861b0,respond,LLC sends response message to the requesting L1,LLC,65814,cycle
965,5c42c79861b0,add2q_u,L1 receives message from the bus,0,65818,cycle
965,5c42c79861b0,respond,L1 responds to core,0,65818,cycle
965,5c42c79861b0,updaDat,L1 attempts to update its data array,0,65818,cycle
965,5c42c79861b0,wrCache,L1: New data written to cache,0,65818,cycle
966,5c42c79861b4,add2q_l,L1: The message is added to the processing queue from the core,0,65820,cycle
966,5c42c79861b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65820,cycle
966,5c42c79861b4,hitActn,L1: request is a hit,0,65820,cycle
967,5c42c79861b8,add2q_l,L1: The message is added to the processing queue from the core,0,65822,cycle
967,5c42c79861b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65822,cycle
967,5c42c79861b8,hitActn,L1: request is a hit,0,65822,cycle
968,5c42c79861bc,add2q_l,L1: The message is added to the processing queue from the core,0,65824,cycle
968,5c42c79861bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65824,cycle
968,5c42c79861bc,hitActn,L1: request is a hit,0,65824,cycle
969,5c42c79861c0,add2q_l,L1: The message is added to the processing queue from the core,0,65826,cycle
969,5c42c79861c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
969,5c42c79861c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,65826,cycle
969,5c42c79861c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65826,cycle
969,5c42c79861c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65826,cycle
969,5c42c79861c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65827,cycle
969,5c42c79861c0,add2q_u,L1 receives message from the bus,0,65828,cycle
969,5c42c79861c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65828,cycle
969,5c42c79861c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
969,5c42c79861c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65828,cycle
969,5c42c79861c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65828,cycle
969,5c42c79861c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,65828,cycle
969,5c42c79861c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66085,cycle
969,5c42c79861c0,respond,LLC sends response message to the requesting L1,LLC,66085,cycle
969,5c42c79861c0,updaDat,LLC updates its data array,LLC,66085,cycle
969,5c42c79861c0,wrCache,LLC: New data written to cache,LLC,66085,cycle
969,5c42c79861c0,respond,LLC sends response message to the requesting L1,LLC,66086,cycle
969,5c42c79861c0,add2q_u,L1 receives message from the bus,0,66090,cycle
969,5c42c79861c0,respond,L1 responds to core,0,66090,cycle
969,5c42c79861c0,updaDat,L1 attempts to update its data array,0,66090,cycle
969,5c42c79861c0,wrCache,L1: New data written to cache,0,66090,cycle
970,5c42c79861c4,add2q_l,L1: The message is added to the processing queue from the core,0,66092,cycle
970,5c42c79861c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66092,cycle
970,5c42c79861c4,hitActn,L1: request is a hit,0,66092,cycle
971,5c42c79861c8,add2q_l,L1: The message is added to the processing queue from the core,0,66094,cycle
971,5c42c79861c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66094,cycle
971,5c42c79861c8,hitActn,L1: request is a hit,0,66094,cycle
972,5c42c79861cc,add2q_l,L1: The message is added to the processing queue from the core,0,66096,cycle
972,5c42c79861cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66096,cycle
972,5c42c79861cc,hitActn,L1: request is a hit,0,66096,cycle
973,5c42c79861d0,add2q_l,L1: The message is added to the processing queue from the core,0,66098,cycle
973,5c42c79861d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
973,5c42c79861d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,66098,cycle
973,5c42c79861d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66098,cycle
973,5c42c79861d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66098,cycle
973,5c42c79861d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66099,cycle
973,5c42c79861d0,add2q_u,L1 receives message from the bus,0,66100,cycle
973,5c42c79861d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66100,cycle
973,5c42c79861d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
973,5c42c79861d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66100,cycle
973,5c42c79861d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66100,cycle
973,5c42c79861d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,66100,cycle
973,5c42c79861d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66357,cycle
973,5c42c79861d0,respond,LLC sends response message to the requesting L1,LLC,66357,cycle
973,5c42c79861d0,updaDat,LLC updates its data array,LLC,66357,cycle
973,5c42c79861d0,wrCache,LLC: New data written to cache,LLC,66357,cycle
973,5c42c79861d0,respond,LLC sends response message to the requesting L1,LLC,66358,cycle
973,5c42c79861d0,add2q_u,L1 receives message from the bus,0,66362,cycle
973,5c42c79861d0,respond,L1 responds to core,0,66362,cycle
973,5c42c79861d0,updaDat,L1 attempts to update its data array,0,66362,cycle
973,5c42c79861d0,wrCache,L1: New data written to cache,0,66362,cycle
974,5c42c79861d4,add2q_l,L1: The message is added to the processing queue from the core,0,66364,cycle
974,5c42c79861d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66364,cycle
974,5c42c79861d4,hitActn,L1: request is a hit,0,66364,cycle
975,5c42c79861d8,add2q_l,L1: The message is added to the processing queue from the core,0,66366,cycle
975,5c42c79861d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66366,cycle
975,5c42c79861d8,hitActn,L1: request is a hit,0,66366,cycle
976,5c42c79861dc,add2q_l,L1: The message is added to the processing queue from the core,0,66368,cycle
976,5c42c79861dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66368,cycle
976,5c42c79861dc,hitActn,L1: request is a hit,0,66368,cycle
977,5c42c79861e0,add2q_l,L1: The message is added to the processing queue from the core,0,66370,cycle
977,5c42c79861e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
977,5c42c79861e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,66370,cycle
977,5c42c79861e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66370,cycle
977,5c42c79861e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66370,cycle
977,5c42c79861e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66371,cycle
977,5c42c79861e0,add2q_u,L1 receives message from the bus,0,66372,cycle
977,5c42c79861e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66372,cycle
977,5c42c79861e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
977,5c42c79861e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66372,cycle
977,5c42c79861e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66372,cycle
977,5c42c79861e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,66372,cycle
977,5c42c79861e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66629,cycle
977,5c42c79861e0,respond,LLC sends response message to the requesting L1,LLC,66629,cycle
977,5c42c79861e0,updaDat,LLC updates its data array,LLC,66629,cycle
977,5c42c79861e0,wrCache,LLC: New data written to cache,LLC,66629,cycle
977,5c42c79861e0,respond,LLC sends response message to the requesting L1,LLC,66630,cycle
977,5c42c79861e0,add2q_u,L1 receives message from the bus,0,66634,cycle
977,5c42c79861e0,respond,L1 responds to core,0,66634,cycle
977,5c42c79861e0,updaDat,L1 attempts to update its data array,0,66634,cycle
977,5c42c79861e0,wrCache,L1: New data written to cache,0,66634,cycle
978,5c42c79861e4,add2q_l,L1: The message is added to the processing queue from the core,0,66636,cycle
978,5c42c79861e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66636,cycle
978,5c42c79861e4,hitActn,L1: request is a hit,0,66636,cycle
979,5c42c79861e8,add2q_l,L1: The message is added to the processing queue from the core,0,66638,cycle
979,5c42c79861e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66638,cycle
979,5c42c79861e8,hitActn,L1: request is a hit,0,66638,cycle
980,5c42c79861ec,add2q_l,L1: The message is added to the processing queue from the core,0,66640,cycle
980,5c42c79861ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66640,cycle
980,5c42c79861ec,hitActn,L1: request is a hit,0,66640,cycle
981,5c42c79861f0,add2q_l,L1: The message is added to the processing queue from the core,0,66642,cycle
981,5c42c79861f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
981,5c42c79861f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,66642,cycle
981,5c42c79861f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66642,cycle
981,5c42c79861f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66642,cycle
981,5c42c79861f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66643,cycle
981,5c42c79861f0,add2q_u,L1 receives message from the bus,0,66644,cycle
981,5c42c79861f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66644,cycle
981,5c42c79861f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
981,5c42c79861f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66644,cycle
981,5c42c79861f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66644,cycle
981,5c42c79861f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,66644,cycle
981,5c42c79861f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66901,cycle
981,5c42c79861f0,respond,LLC sends response message to the requesting L1,LLC,66901,cycle
981,5c42c79861f0,updaDat,LLC updates its data array,LLC,66901,cycle
981,5c42c79861f0,wrCache,LLC: New data written to cache,LLC,66901,cycle
981,5c42c79861f0,respond,LLC sends response message to the requesting L1,LLC,66902,cycle
981,5c42c79861f0,add2q_u,L1 receives message from the bus,0,66906,cycle
981,5c42c79861f0,respond,L1 responds to core,0,66906,cycle
981,5c42c79861f0,updaDat,L1 attempts to update its data array,0,66906,cycle
981,5c42c79861f0,wrCache,L1: New data written to cache,0,66906,cycle
982,5c42c79861f4,add2q_l,L1: The message is added to the processing queue from the core,0,66908,cycle
982,5c42c79861f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66908,cycle
982,5c42c79861f4,hitActn,L1: request is a hit,0,66908,cycle
983,5c42c79861f8,add2q_l,L1: The message is added to the processing queue from the core,0,66910,cycle
983,5c42c79861f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66910,cycle
983,5c42c79861f8,hitActn,L1: request is a hit,0,66910,cycle
984,5c42c79861fc,add2q_l,L1: The message is added to the processing queue from the core,0,66912,cycle
984,5c42c79861fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66912,cycle
984,5c42c79861fc,hitActn,L1: request is a hit,0,66912,cycle
985,5c42c7986200,add2q_l,L1: The message is added to the processing queue from the core,0,66914,cycle
985,5c42c7986200,Miss?  ,L1: Was the request a miss?,0,1,boolean
985,5c42c7986200,MSIredy,L1: Protocol determines message is now ready to be processed,0,66914,cycle
985,5c42c7986200,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66914,cycle
985,5c42c7986200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66914,cycle
985,5c42c7986200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66915,cycle
985,5c42c7986200,add2q_u,L1 receives message from the bus,0,66916,cycle
985,5c42c7986200,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66916,cycle
985,5c42c7986200,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
985,5c42c7986200,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66916,cycle
985,5c42c7986200,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66916,cycle
985,5c42c7986200,add_req,LLC miss -> LLC sends request to DRAM,LLC,66916,cycle
985,5c42c7986200,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67173,cycle
985,5c42c7986200,respond,LLC sends response message to the requesting L1,LLC,67173,cycle
985,5c42c7986200,updaDat,LLC updates its data array,LLC,67173,cycle
985,5c42c7986200,wrCache,LLC: New data written to cache,LLC,67173,cycle
985,5c42c7986200,respond,LLC sends response message to the requesting L1,LLC,67174,cycle
985,5c42c7986200,add2q_u,L1 receives message from the bus,0,67178,cycle
985,5c42c7986200,respond,L1 responds to core,0,67178,cycle
985,5c42c7986200,updaDat,L1 attempts to update its data array,0,67178,cycle
985,5c42c7986200,wrCache,L1: New data written to cache,0,67178,cycle
986,5c42c7986204,add2q_l,L1: The message is added to the processing queue from the core,0,67180,cycle
986,5c42c7986204,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67180,cycle
986,5c42c7986204,hitActn,L1: request is a hit,0,67180,cycle
987,5c42c7986208,add2q_l,L1: The message is added to the processing queue from the core,0,67182,cycle
987,5c42c7986208,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67182,cycle
987,5c42c7986208,hitActn,L1: request is a hit,0,67182,cycle
988,5c42c798620c,add2q_l,L1: The message is added to the processing queue from the core,0,67184,cycle
988,5c42c798620c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67184,cycle
988,5c42c798620c,hitActn,L1: request is a hit,0,67184,cycle
989,5c42c7986210,add2q_l,L1: The message is added to the processing queue from the core,0,67186,cycle
989,5c42c7986210,Miss?  ,L1: Was the request a miss?,0,1,boolean
989,5c42c7986210,MSIredy,L1: Protocol determines message is now ready to be processed,0,67186,cycle
989,5c42c7986210,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67186,cycle
989,5c42c7986210,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67186,cycle
989,5c42c7986210,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67187,cycle
989,5c42c7986210,add2q_u,L1 receives message from the bus,0,67188,cycle
989,5c42c7986210,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,67188,cycle
989,5c42c7986210,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
989,5c42c7986210,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,67188,cycle
989,5c42c7986210,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,67188,cycle
989,5c42c7986210,add_req,LLC miss -> LLC sends request to DRAM,LLC,67188,cycle
989,5c42c7986210,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67445,cycle
989,5c42c7986210,respond,LLC sends response message to the requesting L1,LLC,67445,cycle
989,5c42c7986210,updaDat,LLC updates its data array,LLC,67445,cycle
989,5c42c7986210,wrCache,LLC: New data written to cache,LLC,67445,cycle
989,5c42c7986210,respond,LLC sends response message to the requesting L1,LLC,67446,cycle
989,5c42c7986210,add2q_u,L1 receives message from the bus,0,67450,cycle
989,5c42c7986210,respond,L1 responds to core,0,67450,cycle
989,5c42c7986210,updaDat,L1 attempts to update its data array,0,67450,cycle
989,5c42c7986210,wrCache,L1: New data written to cache,0,67450,cycle
990,5c42c7986214,add2q_l,L1: The message is added to the processing queue from the core,0,67452,cycle
990,5c42c7986214,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67452,cycle
990,5c42c7986214,hitActn,L1: request is a hit,0,67452,cycle
991,5c42c7986218,add2q_l,L1: The message is added to the processing queue from the core,0,67454,cycle
991,5c42c7986218,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67454,cycle
991,5c42c7986218,hitActn,L1: request is a hit,0,67454,cycle
992,5c42c798621c,add2q_l,L1: The message is added to the processing queue from the core,0,67456,cycle
992,5c42c798621c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67456,cycle
992,5c42c798621c,hitActn,L1: request is a hit,0,67456,cycle
993,5c42c7986220,add2q_l,L1: The message is added to the processing queue from the core,0,67458,cycle
993,5c42c7986220,Miss?  ,L1: Was the request a miss?,0,1,boolean
993,5c42c7986220,MSIredy,L1: Protocol determines message is now ready to be processed,0,67458,cycle
993,5c42c7986220,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67458,cycle
993,5c42c7986220,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67458,cycle
993,5c42c7986220,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67459,cycle
993,5c42c7986220,add2q_u,L1 receives message from the bus,0,67460,cycle
993,5c42c7986220,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,67460,cycle
993,5c42c7986220,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
993,5c42c7986220,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,67460,cycle
993,5c42c7986220,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,67460,cycle
993,5c42c7986220,add_req,LLC miss -> LLC sends request to DRAM,LLC,67460,cycle
993,5c42c7986220,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67717,cycle
993,5c42c7986220,respond,LLC sends response message to the requesting L1,LLC,67717,cycle
993,5c42c7986220,updaDat,LLC updates its data array,LLC,67717,cycle
993,5c42c7986220,wrCache,LLC: New data written to cache,LLC,67717,cycle
993,5c42c7986220,respond,LLC sends response message to the requesting L1,LLC,67718,cycle
993,5c42c7986220,add2q_u,L1 receives message from the bus,0,67722,cycle
993,5c42c7986220,respond,L1 responds to core,0,67722,cycle
993,5c42c7986220,updaDat,L1 attempts to update its data array,0,67722,cycle
993,5c42c7986220,wrCache,L1: New data written to cache,0,67722,cycle
994,5c42c7986224,add2q_l,L1: The message is added to the processing queue from the core,0,67724,cycle
994,5c42c7986224,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67724,cycle
994,5c42c7986224,hitActn,L1: request is a hit,0,67724,cycle
995,5c42c7986228,add2q_l,L1: The message is added to the processing queue from the core,0,67726,cycle
995,5c42c7986228,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67726,cycle
995,5c42c7986228,hitActn,L1: request is a hit,0,67726,cycle
996,5c42c798622c,add2q_l,L1: The message is added to the processing queue from the core,0,67728,cycle
996,5c42c798622c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67728,cycle
996,5c42c798622c,hitActn,L1: request is a hit,0,67728,cycle
997,5c42c7986230,add2q_l,L1: The message is added to the processing queue from the core,0,67730,cycle
997,5c42c7986230,Miss?  ,L1: Was the request a miss?,0,1,boolean
997,5c42c7986230,MSIredy,L1: Protocol determines message is now ready to be processed,0,67730,cycle
997,5c42c7986230,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67730,cycle
997,5c42c7986230,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67730,cycle
997,5c42c7986230,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67731,cycle
997,5c42c7986230,add2q_u,L1 receives message from the bus,0,67732,cycle
997,5c42c7986230,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,67732,cycle
997,5c42c7986230,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
997,5c42c7986230,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,67732,cycle
997,5c42c7986230,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,67732,cycle
997,5c42c7986230,add_req,LLC miss -> LLC sends request to DRAM,LLC,67732,cycle
997,5c42c7986230,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67989,cycle
997,5c42c7986230,respond,LLC sends response message to the requesting L1,LLC,67989,cycle
997,5c42c7986230,updaDat,LLC updates its data array,LLC,67989,cycle
997,5c42c7986230,wrCache,LLC: New data written to cache,LLC,67989,cycle
997,5c42c7986230,respond,LLC sends response message to the requesting L1,LLC,67990,cycle
997,5c42c7986230,add2q_u,L1 receives message from the bus,0,67994,cycle
997,5c42c7986230,respond,L1 responds to core,0,67994,cycle
997,5c42c7986230,updaDat,L1 attempts to update its data array,0,67994,cycle
997,5c42c7986230,wrCache,L1: New data written to cache,0,67994,cycle
998,5c42c7986234,add2q_l,L1: The message is added to the processing queue from the core,0,67996,cycle
998,5c42c7986234,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67996,cycle
998,5c42c7986234,hitActn,L1: request is a hit,0,67996,cycle
999,5c42c7986238,add2q_l,L1: The message is added to the processing queue from the core,0,67998,cycle
999,5c42c7986238,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67998,cycle
999,5c42c7986238,hitActn,L1: request is a hit,0,67998,cycle
1000,5c42c798623c,add2q_l,L1: The message is added to the processing queue from the core,0,68000,cycle
1000,5c42c798623c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68000,cycle
1000,5c42c798623c,hitActn,L1: request is a hit,0,68000,cycle
1001,5c42c7986240,add2q_l,L1: The message is added to the processing queue from the core,0,68002,cycle
1001,5c42c7986240,Miss?  ,L1: Was the request a miss?,0,1,boolean
1001,5c42c7986240,MSIredy,L1: Protocol determines message is now ready to be processed,0,68002,cycle
1001,5c42c7986240,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68002,cycle
1001,5c42c7986240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68002,cycle
1001,5c42c7986240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68003,cycle
1001,5c42c7986240,add2q_u,L1 receives message from the bus,0,68004,cycle
1001,5c42c7986240,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68004,cycle
1001,5c42c7986240,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1001,5c42c7986240,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68004,cycle
1001,5c42c7986240,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68004,cycle
1001,5c42c7986240,add_req,LLC miss -> LLC sends request to DRAM,LLC,68004,cycle
1001,5c42c7986240,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,68261,cycle
1001,5c42c7986240,respond,LLC sends response message to the requesting L1,LLC,68261,cycle
1001,5c42c7986240,updaDat,LLC updates its data array,LLC,68261,cycle
1001,5c42c7986240,wrCache,LLC: New data written to cache,LLC,68261,cycle
1001,5c42c7986240,respond,LLC sends response message to the requesting L1,LLC,68262,cycle
1001,5c42c7986240,add2q_u,L1 receives message from the bus,0,68266,cycle
1001,5c42c7986240,respond,L1 responds to core,0,68266,cycle
1001,5c42c7986240,updaDat,L1 attempts to update its data array,0,68266,cycle
1001,5c42c7986240,wrCache,L1: New data written to cache,0,68266,cycle
1002,5c42c7986244,add2q_l,L1: The message is added to the processing queue from the core,0,68268,cycle
1002,5c42c7986244,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68268,cycle
1002,5c42c7986244,hitActn,L1: request is a hit,0,68268,cycle
1003,5c42c7986248,add2q_l,L1: The message is added to the processing queue from the core,0,68270,cycle
1003,5c42c7986248,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68270,cycle
1003,5c42c7986248,hitActn,L1: request is a hit,0,68270,cycle
1004,5c42c798624c,add2q_l,L1: The message is added to the processing queue from the core,0,68272,cycle
1004,5c42c798624c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68272,cycle
1004,5c42c798624c,hitActn,L1: request is a hit,0,68272,cycle
1005,5c42c7986250,add2q_l,L1: The message is added to the processing queue from the core,0,68274,cycle
1005,5c42c7986250,Miss?  ,L1: Was the request a miss?,0,1,boolean
1005,5c42c7986250,MSIredy,L1: Protocol determines message is now ready to be processed,0,68274,cycle
1005,5c42c7986250,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68274,cycle
1005,5c42c7986250,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68274,cycle
1005,5c42c7986250,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68275,cycle
1005,5c42c7986250,add2q_u,L1 receives message from the bus,0,68276,cycle
1005,5c42c7986250,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68276,cycle
1005,5c42c7986250,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1005,5c42c7986250,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68276,cycle
1005,5c42c7986250,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68276,cycle
1005,5c42c7986250,add_req,LLC miss -> LLC sends request to DRAM,LLC,68276,cycle
1005,5c42c7986250,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,68533,cycle
1005,5c42c7986250,respond,LLC sends response message to the requesting L1,LLC,68533,cycle
1005,5c42c7986250,updaDat,LLC updates its data array,LLC,68533,cycle
1005,5c42c7986250,wrCache,LLC: New data written to cache,LLC,68533,cycle
1005,5c42c7986250,respond,LLC sends response message to the requesting L1,LLC,68534,cycle
1005,5c42c7986250,add2q_u,L1 receives message from the bus,0,68538,cycle
1005,5c42c7986250,respond,L1 responds to core,0,68538,cycle
1005,5c42c7986250,updaDat,L1 attempts to update its data array,0,68538,cycle
1005,5c42c7986250,wrCache,L1: New data written to cache,0,68538,cycle
1006,5c42c7986254,add2q_l,L1: The message is added to the processing queue from the core,0,68540,cycle
1006,5c42c7986254,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68540,cycle
1006,5c42c7986254,hitActn,L1: request is a hit,0,68540,cycle
1007,5c42c7986258,add2q_l,L1: The message is added to the processing queue from the core,0,68542,cycle
1007,5c42c7986258,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68542,cycle
1007,5c42c7986258,hitActn,L1: request is a hit,0,68542,cycle
1008,5c42c798625c,add2q_l,L1: The message is added to the processing queue from the core,0,68544,cycle
1008,5c42c798625c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68544,cycle
1008,5c42c798625c,hitActn,L1: request is a hit,0,68544,cycle
1009,5c42c7986260,add2q_l,L1: The message is added to the processing queue from the core,0,68546,cycle
1009,5c42c7986260,Miss?  ,L1: Was the request a miss?,0,1,boolean
1009,5c42c7986260,MSIredy,L1: Protocol determines message is now ready to be processed,0,68546,cycle
1009,5c42c7986260,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68546,cycle
1009,5c42c7986260,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68546,cycle
1009,5c42c7986260,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68547,cycle
1009,5c42c7986260,add2q_u,L1 receives message from the bus,0,68548,cycle
1009,5c42c7986260,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68548,cycle
1009,5c42c7986260,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1009,5c42c7986260,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68548,cycle
1009,5c42c7986260,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68548,cycle
1009,5c42c7986260,add_req,LLC miss -> LLC sends request to DRAM,LLC,68548,cycle
1009,5c42c7986260,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,68805,cycle
1009,5c42c7986260,respond,LLC sends response message to the requesting L1,LLC,68805,cycle
1009,5c42c7986260,updaDat,LLC updates its data array,LLC,68805,cycle
1009,5c42c7986260,wrCache,LLC: New data written to cache,LLC,68805,cycle
1009,5c42c7986260,respond,LLC sends response message to the requesting L1,LLC,68806,cycle
1009,5c42c7986260,add2q_u,L1 receives message from the bus,0,68810,cycle
1009,5c42c7986260,respond,L1 responds to core,0,68810,cycle
1009,5c42c7986260,updaDat,L1 attempts to update its data array,0,68810,cycle
1009,5c42c7986260,wrCache,L1: New data written to cache,0,68810,cycle
1010,5c42c7986264,add2q_l,L1: The message is added to the processing queue from the core,0,68812,cycle
1010,5c42c7986264,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68812,cycle
1010,5c42c7986264,hitActn,L1: request is a hit,0,68812,cycle
1011,5c42c7986268,add2q_l,L1: The message is added to the processing queue from the core,0,68814,cycle
1011,5c42c7986268,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68814,cycle
1011,5c42c7986268,hitActn,L1: request is a hit,0,68814,cycle
1012,5c42c798626c,add2q_l,L1: The message is added to the processing queue from the core,0,68816,cycle
1012,5c42c798626c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68816,cycle
1012,5c42c798626c,hitActn,L1: request is a hit,0,68816,cycle
1013,5c42c7986270,add2q_l,L1: The message is added to the processing queue from the core,0,68818,cycle
1013,5c42c7986270,Miss?  ,L1: Was the request a miss?,0,1,boolean
1013,5c42c7986270,MSIredy,L1: Protocol determines message is now ready to be processed,0,68818,cycle
1013,5c42c7986270,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68818,cycle
1013,5c42c7986270,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68818,cycle
1013,5c42c7986270,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68819,cycle
1013,5c42c7986270,add2q_u,L1 receives message from the bus,0,68820,cycle
1013,5c42c7986270,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68820,cycle
1013,5c42c7986270,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1013,5c42c7986270,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68820,cycle
1013,5c42c7986270,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68820,cycle
1013,5c42c7986270,add_req,LLC miss -> LLC sends request to DRAM,LLC,68820,cycle
1013,5c42c7986270,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69077,cycle
1013,5c42c7986270,respond,LLC sends response message to the requesting L1,LLC,69077,cycle
1013,5c42c7986270,updaDat,LLC updates its data array,LLC,69077,cycle
1013,5c42c7986270,wrCache,LLC: New data written to cache,LLC,69077,cycle
1013,5c42c7986270,respond,LLC sends response message to the requesting L1,LLC,69078,cycle
1013,5c42c7986270,add2q_u,L1 receives message from the bus,0,69082,cycle
1013,5c42c7986270,respond,L1 responds to core,0,69082,cycle
1013,5c42c7986270,updaDat,L1 attempts to update its data array,0,69082,cycle
1013,5c42c7986270,wrCache,L1: New data written to cache,0,69082,cycle
1014,5c42c7986274,add2q_l,L1: The message is added to the processing queue from the core,0,69084,cycle
1014,5c42c7986274,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69084,cycle
1014,5c42c7986274,hitActn,L1: request is a hit,0,69084,cycle
1015,5c42c7986278,add2q_l,L1: The message is added to the processing queue from the core,0,69086,cycle
1015,5c42c7986278,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69086,cycle
1015,5c42c7986278,hitActn,L1: request is a hit,0,69086,cycle
1016,5c42c798627c,add2q_l,L1: The message is added to the processing queue from the core,0,69088,cycle
1016,5c42c798627c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69088,cycle
1016,5c42c798627c,hitActn,L1: request is a hit,0,69088,cycle
1017,5c42c7986280,add2q_l,L1: The message is added to the processing queue from the core,0,69090,cycle
1017,5c42c7986280,Miss?  ,L1: Was the request a miss?,0,1,boolean
1017,5c42c7986280,MSIredy,L1: Protocol determines message is now ready to be processed,0,69090,cycle
1017,5c42c7986280,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69090,cycle
1017,5c42c7986280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69090,cycle
1017,5c42c7986280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69091,cycle
1017,5c42c7986280,add2q_u,L1 receives message from the bus,0,69092,cycle
1017,5c42c7986280,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,69092,cycle
1017,5c42c7986280,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1017,5c42c7986280,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,69092,cycle
1017,5c42c7986280,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,69092,cycle
1017,5c42c7986280,add_req,LLC miss -> LLC sends request to DRAM,LLC,69092,cycle
1017,5c42c7986280,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69349,cycle
1017,5c42c7986280,respond,LLC sends response message to the requesting L1,LLC,69349,cycle
1017,5c42c7986280,updaDat,LLC updates its data array,LLC,69349,cycle
1017,5c42c7986280,wrCache,LLC: New data written to cache,LLC,69349,cycle
1017,5c42c7986280,respond,LLC sends response message to the requesting L1,LLC,69350,cycle
1017,5c42c7986280,add2q_u,L1 receives message from the bus,0,69354,cycle
1017,5c42c7986280,respond,L1 responds to core,0,69354,cycle
1017,5c42c7986280,updaDat,L1 attempts to update its data array,0,69354,cycle
1017,5c42c7986280,wrCache,L1: New data written to cache,0,69354,cycle
1018,5c42c7986284,add2q_l,L1: The message is added to the processing queue from the core,0,69356,cycle
1018,5c42c7986284,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69356,cycle
1018,5c42c7986284,hitActn,L1: request is a hit,0,69356,cycle
1019,5c42c7986288,add2q_l,L1: The message is added to the processing queue from the core,0,69358,cycle
1019,5c42c7986288,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69358,cycle
1019,5c42c7986288,hitActn,L1: request is a hit,0,69358,cycle
1020,5c42c798628c,add2q_l,L1: The message is added to the processing queue from the core,0,69360,cycle
1020,5c42c798628c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69360,cycle
1020,5c42c798628c,hitActn,L1: request is a hit,0,69360,cycle
1021,5c42c7986290,add2q_l,L1: The message is added to the processing queue from the core,0,69362,cycle
1021,5c42c7986290,Miss?  ,L1: Was the request a miss?,0,1,boolean
1021,5c42c7986290,MSIredy,L1: Protocol determines message is now ready to be processed,0,69362,cycle
1021,5c42c7986290,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69362,cycle
1021,5c42c7986290,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69362,cycle
1021,5c42c7986290,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69363,cycle
1021,5c42c7986290,add2q_u,L1 receives message from the bus,0,69364,cycle
1021,5c42c7986290,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,69364,cycle
1021,5c42c7986290,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1021,5c42c7986290,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,69364,cycle
1021,5c42c7986290,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,69364,cycle
1021,5c42c7986290,add_req,LLC miss -> LLC sends request to DRAM,LLC,69364,cycle
1021,5c42c7986290,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69621,cycle
1021,5c42c7986290,respond,LLC sends response message to the requesting L1,LLC,69621,cycle
1021,5c42c7986290,updaDat,LLC updates its data array,LLC,69621,cycle
1021,5c42c7986290,wrCache,LLC: New data written to cache,LLC,69621,cycle
1021,5c42c7986290,respond,LLC sends response message to the requesting L1,LLC,69622,cycle
1021,5c42c7986290,add2q_u,L1 receives message from the bus,0,69626,cycle
1021,5c42c7986290,respond,L1 responds to core,0,69626,cycle
1021,5c42c7986290,updaDat,L1 attempts to update its data array,0,69626,cycle
1021,5c42c7986290,wrCache,L1: New data written to cache,0,69626,cycle
1022,5c42c7986294,add2q_l,L1: The message is added to the processing queue from the core,0,69628,cycle
1022,5c42c7986294,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69628,cycle
1022,5c42c7986294,hitActn,L1: request is a hit,0,69628,cycle
1023,5c42c7986298,add2q_l,L1: The message is added to the processing queue from the core,0,69630,cycle
1023,5c42c7986298,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69630,cycle
1023,5c42c7986298,hitActn,L1: request is a hit,0,69630,cycle
1024,5c42c798629c,add2q_l,L1: The message is added to the processing queue from the core,0,69632,cycle
1024,5c42c798629c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69632,cycle
1024,5c42c798629c,hitActn,L1: request is a hit,0,69632,cycle
1025,7ffde1423f38,add2q_l,L1: The message is added to the processing queue from the core,0,69634,cycle
1025,7ffde1423f38,Miss?  ,L1: Was the request a miss?,0,1,boolean
1025,7ffde1423f38,Miss?  ,L1: Was the request a miss?,0,1,boolean
1025,7ffde1423f38,MSIredy,L1: Protocol determines message is now ready to be processed,0,69635,cycle
1025,7ffde1423f38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69635,cycle
1025,7ffde1423f38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69635,cycle
1025,7ffde1423f38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69636,cycle
1025,7ffde1423f38,add2q_u,L1 receives message from the bus,0,69637,cycle
1025,7ffde1423f38,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,69637,cycle
1025,7ffde1423f38,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1025,7ffde1423f38,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,69637,cycle
1025,7ffde1423f38,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,69637,cycle
1025,7ffde1423f38,add_req,LLC miss -> LLC sends request to DRAM,LLC,69637,cycle
1025,7ffde1423f38,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69894,cycle
1025,7ffde1423f38,respond,LLC sends response message to the requesting L1,LLC,69894,cycle
1025,7ffde1423f38,updaDat,LLC updates its data array,LLC,69894,cycle
1025,7ffde1423f38,wrCache,LLC: New data written to cache,LLC,69894,cycle
1025,7ffde1423f38,respond,LLC sends response message to the requesting L1,LLC,69895,cycle
1025,7ffde1423f38,add2q_u,L1 receives message from the bus,0,69899,cycle
1025,7ffde1423f38,respond,L1 responds to core,0,69899,cycle
1025,7ffde1423f38,updaDat,L1 attempts to update its data array,0,69899,cycle
1025,7ffde1423f38,wrCache,L1: New data written to cache,0,69899,cycle
