# CodTech VLSI Internship – Final Submission

## 👩‍💻 Submitted by:
**Bende Rasagnya**  
**Malla Reddy College of Engineering and Technology**  
**Internship Domain: VLSI Design**  
**GitHub Repository Link:**https://github.com/Rasagnya2508/VLSI-Internship-CodTech

---

## ✅ Tasks Overview

### 🔹 Task 1: ALU Design
- ✔ Verilog Code
- ✔ Testbench
- ✔ Simulation
- ✔ README

### 🔹 Task 2: Synchronous RAM
- ✔ Verilog Code
- ✔ Testbench
- ✔ Simulation
- ✔ README

### 🔹 Task 3: 4-Stage Pipeline Processor
- ✔ Verilog Code
- ✔ Testbench
- ✔ Pipeline Stage Simulation
- ✔ README

### 🔹 Task 4: FIR Filter
- ✔ Verilog Code
- ✔ Testbench
- ✔ Filter Output
- ✔ README

---

## 🛠️ Tools Used
- **Verilog HDL**
- **ModelSim/Vivado**
- **GitHub** for version control and task submission

---

