{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1572755098746 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalClock EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"DigitalClock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572755098795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572755098855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572755098855 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572755098984 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572755099126 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572755099126 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572755099126 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572755099126 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 6043 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572755099138 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 6045 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572755099138 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 6047 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572755099138 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 6049 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572755099138 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572755099138 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572755099141 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1572755099175 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "200 " "TimeQuest Timing Analyzer is analyzing 200 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1572755099932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalClock.sdc " "Synopsys Design Constraints File file not found: 'DigitalClock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572755099936 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572755099936 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[0\]~12\|combout " "Node \"utt8\|day1\[0\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099957 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set1\[0\]~10\|datad " "Node \"utt9\|day_set1\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099957 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set1\[0\]~10\|combout " "Node \"utt9\|day_set1\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099957 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[0\]~32\|datab " "Node \"utt8\|day1\[0\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099957 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[0\]~32\|combout " "Node \"utt8\|day1\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099957 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[0\]~12\|datac " "Node \"utt8\|day1\[0\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099957 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099957 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[0\]~12\|combout " "Node \"utt8\|year1\[0\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099959 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set1\[0\]~10\|datad " "Node \"utt9\|year_set1\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099959 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set1\[0\]~10\|combout " "Node \"utt9\|year_set1\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099959 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[0\]~29\|datab " "Node \"utt8\|year1\[0\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099959 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[0\]~29\|combout " "Node \"utt8\|year1\[0\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099959 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[0\]~12\|datac " "Node \"utt8\|year1\[0\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099959 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099959 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[0\]~12\|combout " "Node \"utt8\|month1\[0\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099960 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set1\[0\]~10\|datad " "Node \"utt9\|month_set1\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099960 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set1\[0\]~10\|combout " "Node \"utt9\|month_set1\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099960 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[0\]~28\|datab " "Node \"utt8\|month1\[0\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099960 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[0\]~28\|combout " "Node \"utt8\|month1\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099960 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[0\]~12\|datac " "Node \"utt8\|month1\[0\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099960 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099960 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[1\]~7\|combout " "Node \"utt8\|day1\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099961 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set1\[1\]~6\|datad " "Node \"utt9\|day_set1\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099961 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set1\[1\]~6\|combout " "Node \"utt9\|day_set1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099961 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[1\]~39\|datab " "Node \"utt8\|day1\[1\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099961 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[1\]~39\|combout " "Node \"utt8\|day1\[1\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099961 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[1\]~7\|datac " "Node \"utt8\|day1\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099961 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099961 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[1\]~7\|combout " "Node \"utt8\|year1\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099962 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set1\[1\]~6\|datad " "Node \"utt9\|year_set1\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099962 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set1\[1\]~6\|combout " "Node \"utt9\|year_set1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099962 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[1\]~32\|datab " "Node \"utt8\|year1\[1\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099962 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[1\]~32\|combout " "Node \"utt8\|year1\[1\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099962 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[1\]~7\|datac " "Node \"utt8\|year1\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099962 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099962 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[1\]~7\|combout " "Node \"utt8\|month1\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099963 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set1\[1\]~6\|datad " "Node \"utt9\|month_set1\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099963 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set1\[1\]~6\|combout " "Node \"utt9\|month_set1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099963 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[1\]~32\|datab " "Node \"utt8\|month1\[1\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099963 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[1\]~32\|combout " "Node \"utt8\|month1\[1\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099963 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[1\]~7\|datac " "Node \"utt8\|month1\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099963 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099963 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set1\[1\]~4\|combout " "Node \"uut6\|minute_set1\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099965 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[1\]~30\|datab " "Node \"uut2\|minute1\[1\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099965 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[1\]~30\|combout " "Node \"uut2\|minute1\[1\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099965 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[1\]~12\|datac " "Node \"uut2\|minute1\[1\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099965 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[1\]~12\|combout " "Node \"uut2\|minute1\[1\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099965 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set1\[1\]~4\|datad " "Node \"uut6\|minute_set1\[1\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099965 ""}  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } } { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099965 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[2\]~2\|combout " "Node \"utt8\|day1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099966 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set1\[2\]~2\|datad " "Node \"utt9\|day_set1\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099966 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set1\[2\]~2\|combout " "Node \"utt9\|day_set1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099966 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[2\]~37\|datab " "Node \"utt8\|day1\[2\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099966 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[2\]~37\|combout " "Node \"utt8\|day1\[2\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099966 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[2\]~2\|datac " "Node \"utt8\|day1\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099966 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099966 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[2\]~2\|combout " "Node \"utt8\|year1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099967 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set1\[2\]~2\|datad " "Node \"utt9\|year_set1\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099967 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set1\[2\]~2\|combout " "Node \"utt9\|year_set1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099967 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[2\]~31\|datab " "Node \"utt8\|year1\[2\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099967 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[2\]~31\|combout " "Node \"utt8\|year1\[2\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099967 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[2\]~2\|datac " "Node \"utt8\|year1\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099967 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099967 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[2\]~2\|combout " "Node \"utt8\|month1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099968 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set1\[2\]~2\|datad " "Node \"utt9\|month_set1\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099968 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set1\[2\]~2\|combout " "Node \"utt9\|month_set1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099968 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[2\]~30\|datab " "Node \"utt8\|month1\[2\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099968 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[2\]~30\|combout " "Node \"utt8\|month1\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099968 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[2\]~2\|datac " "Node \"utt8\|month1\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099968 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099968 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[3\]~17\|combout " "Node \"utt8\|day1\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099969 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set1\[3\]~14\|datad " "Node \"utt9\|day_set1\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099969 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set1\[3\]~14\|combout " "Node \"utt9\|day_set1\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099969 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[3\]~34\|datab " "Node \"utt8\|day1\[3\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099969 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[3\]~34\|combout " "Node \"utt8\|day1\[3\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099969 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day1\[3\]~17\|datac " "Node \"utt8\|day1\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099969 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099969 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[3\]~17\|combout " "Node \"utt8\|year1\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099970 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set1\[3\]~14\|datad " "Node \"utt9\|year_set1\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099970 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set1\[3\]~14\|combout " "Node \"utt9\|year_set1\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099970 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[3\]~30\|datab " "Node \"utt8\|year1\[3\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099970 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[3\]~30\|combout " "Node \"utt8\|year1\[3\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099970 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year1\[3\]~17\|datac " "Node \"utt8\|year1\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099970 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099970 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[3\]~17\|combout " "Node \"utt8\|month1\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099971 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set1\[3\]~14\|datad " "Node \"utt9\|month_set1\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099971 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set1\[3\]~14\|combout " "Node \"utt9\|month_set1\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099971 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[3\]~29\|datab " "Node \"utt8\|month1\[3\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099971 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[3\]~29\|combout " "Node \"utt8\|month1\[3\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099971 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month1\[3\]~17\|datac " "Node \"utt8\|month1\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099971 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099971 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[3\]~17\|combout " "Node \"utt8\|day0\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099973 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set0\[3\]~14\|datad " "Node \"utt9\|day_set0\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099973 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set0\[3\]~14\|combout " "Node \"utt9\|day_set0\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099973 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[3\]~30\|datab " "Node \"utt8\|day0\[3\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099973 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[3\]~30\|combout " "Node \"utt8\|day0\[3\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099973 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[3\]~17\|datac " "Node \"utt8\|day0\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099973 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099973 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[3\]~17\|combout " "Node \"utt8\|year0\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099974 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set0\[3\]~14\|datad " "Node \"utt9\|year_set0\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099974 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set0\[3\]~14\|combout " "Node \"utt9\|year_set0\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099974 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[3\]~29\|datab " "Node \"utt8\|year0\[3\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099974 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[3\]~29\|combout " "Node \"utt8\|year0\[3\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099974 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[3\]~17\|datac " "Node \"utt8\|year0\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099974 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099974 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[3\]~17\|combout " "Node \"utt8\|month0\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099975 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set0\[3\]~14\|datad " "Node \"utt9\|month_set0\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099975 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set0\[3\]~14\|combout " "Node \"utt9\|month_set0\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099975 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[3\]~29\|datab " "Node \"utt8\|month0\[3\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099975 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[3\]~29\|combout " "Node \"utt8\|month0\[3\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099975 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[3\]~17\|datac " "Node \"utt8\|month0\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099975 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099975 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[2\]~7\|combout " "Node \"uut2\|minute1\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099976 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set1\[2\]~2\|datad " "Node \"uut6\|minute_set1\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099976 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set1\[2\]~2\|combout " "Node \"uut6\|minute_set1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099976 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[2\]~31\|datab " "Node \"uut2\|minute1\[2\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099976 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[2\]~31\|combout " "Node \"uut2\|minute1\[2\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099976 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[2\]~7\|datac " "Node \"uut2\|minute1\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099976 ""}  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099976 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[3\]~2\|combout " "Node \"uut2\|minute1\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099977 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set1\[3\]~0\|datad " "Node \"uut6\|minute_set1\[3\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099977 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set1\[3\]~0\|combout " "Node \"uut6\|minute_set1\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099977 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[3\]~29\|datab " "Node \"uut2\|minute1\[3\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099977 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[3\]~29\|combout " "Node \"uut2\|minute1\[3\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099977 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[3\]~2\|datac " "Node \"uut2\|minute1\[3\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099977 ""}  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099977 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[2\]~2\|combout " "Node \"utt8\|day0\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099978 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set0\[2\]~2\|datad " "Node \"utt9\|day_set0\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099978 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set0\[2\]~2\|combout " "Node \"utt9\|day_set0\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099978 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[2\]~31\|datab " "Node \"utt8\|day0\[2\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099978 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[2\]~31\|combout " "Node \"utt8\|day0\[2\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099978 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[2\]~2\|datac " "Node \"utt8\|day0\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099978 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099978 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[2\]~2\|combout " "Node \"utt8\|year0\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099979 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set0\[2\]~2\|datad " "Node \"utt9\|year_set0\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099979 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set0\[2\]~2\|combout " "Node \"utt9\|year_set0\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099979 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[2\]~30\|datab " "Node \"utt8\|year0\[2\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099979 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[2\]~30\|combout " "Node \"utt8\|year0\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099979 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[2\]~2\|datac " "Node \"utt8\|year0\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099979 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099979 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[2\]~2\|combout " "Node \"utt8\|month0\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099981 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set0\[2\]~2\|datad " "Node \"utt9\|month_set0\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099981 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set0\[2\]~2\|combout " "Node \"utt9\|month_set0\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099981 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[2\]~30\|datab " "Node \"utt8\|month0\[2\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099981 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[2\]~30\|combout " "Node \"utt8\|month0\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099981 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[2\]~2\|datac " "Node \"utt8\|month0\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099981 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099981 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set1\[1\]~2\|combout " "Node \"uut6\|hour_set1\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099982 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[1\]~33\|datab " "Node \"utt1\|hour1\[1\]~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099982 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[1\]~33\|combout " "Node \"utt1\|hour1\[1\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099982 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[1\]~7\|datac " "Node \"utt1\|hour1\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099982 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[1\]~7\|combout " "Node \"utt1\|hour1\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099982 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set1\[1\]~2\|datad " "Node \"uut6\|hour_set1\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099982 ""}  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } } { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099982 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set0\[3\]~6\|combout " "Node \"uut6\|hour_set0\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099983 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[3\]~31\|datab " "Node \"utt1\|hour0\[3\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099983 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[3\]~31\|combout " "Node \"utt1\|hour0\[3\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099983 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[3\]~17\|datac " "Node \"utt1\|hour0\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099983 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[3\]~17\|combout " "Node \"utt1\|hour0\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099983 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set0\[3\]~6\|datad " "Node \"uut6\|hour_set0\[3\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099983 ""}  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } } { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099983 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set0\[2\]~4\|combout " "Node \"uut6\|hour_set0\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099984 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[2\]~30\|datab " "Node \"utt1\|hour0\[2\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099984 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[2\]~30\|combout " "Node \"utt1\|hour0\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099984 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[2\]~12\|datac " "Node \"utt1\|hour0\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099984 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[2\]~12\|combout " "Node \"utt1\|hour0\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099984 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set0\[2\]~4\|datad " "Node \"uut6\|hour_set0\[2\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099984 ""}  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } } { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099984 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set1\[3\]~6\|combout " "Node \"uut6\|hour_set1\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099985 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[3\]~35\|datab " "Node \"utt1\|hour1\[3\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099985 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[3\]~35\|combout " "Node \"utt1\|hour1\[3\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099985 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[3\]~17\|datac " "Node \"utt1\|hour1\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099985 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[3\]~17\|combout " "Node \"utt1\|hour1\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099985 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set1\[3\]~6\|datad " "Node \"uut6\|hour_set1\[3\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099985 ""}  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } } { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099985 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set1\[2\]~4\|combout " "Node \"uut6\|hour_set1\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099986 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[2\]~34\|datab " "Node \"utt1\|hour1\[2\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099986 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[2\]~34\|combout " "Node \"utt1\|hour1\[2\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099986 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[2\]~12\|datac " "Node \"utt1\|hour1\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099986 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[2\]~12\|combout " "Node \"utt1\|hour1\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099986 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set1\[2\]~4\|datad " "Node \"uut6\|hour_set1\[2\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099986 ""}  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } } { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099986 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[0\]~12\|combout " "Node \"utt8\|day0\[0\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099988 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set0\[0\]~10\|datad " "Node \"utt9\|day_set0\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099988 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set0\[0\]~10\|combout " "Node \"utt9\|day_set0\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099988 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[0\]~29\|datab " "Node \"utt8\|day0\[0\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099988 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[0\]~29\|combout " "Node \"utt8\|day0\[0\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099988 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[0\]~12\|datac " "Node \"utt8\|day0\[0\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099988 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099988 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[0\]~12\|combout " "Node \"utt8\|year0\[0\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099989 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set0\[0\]~10\|datad " "Node \"utt9\|year_set0\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099989 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set0\[0\]~10\|combout " "Node \"utt9\|year_set0\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099989 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[0\]~28\|datab " "Node \"utt8\|year0\[0\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099989 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[0\]~28\|combout " "Node \"utt8\|year0\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099989 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[0\]~12\|datac " "Node \"utt8\|year0\[0\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099989 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099989 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[0\]~12\|combout " "Node \"utt8\|month0\[0\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099990 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set0\[0\]~10\|datad " "Node \"utt9\|month_set0\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099990 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set0\[0\]~10\|combout " "Node \"utt9\|month_set0\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099990 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[0\]~28\|datab " "Node \"utt8\|month0\[0\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099990 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[0\]~28\|combout " "Node \"utt8\|month0\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099990 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[0\]~12\|datac " "Node \"utt8\|month0\[0\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099990 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099990 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[1\]~7\|combout " "Node \"utt1\|hour0\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099991 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set0\[1\]~2\|datad " "Node \"uut6\|hour_set0\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099991 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set0\[1\]~2\|combout " "Node \"uut6\|hour_set0\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099991 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[1\]~29\|datab " "Node \"utt1\|hour0\[1\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099991 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[1\]~29\|combout " "Node \"utt1\|hour0\[1\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099991 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[1\]~7\|datac " "Node \"utt1\|hour0\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099991 ""}  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } } { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099991 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[1\]~7\|combout " "Node \"utt8\|day0\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099992 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set0\[1\]~6\|datad " "Node \"utt9\|day_set0\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099992 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|day_set0\[1\]~6\|combout " "Node \"utt9\|day_set0\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099992 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[1\]~32\|datab " "Node \"utt8\|day0\[1\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099992 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[1\]~32\|combout " "Node \"utt8\|day0\[1\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099992 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|day0\[1\]~7\|datac " "Node \"utt8\|day0\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099992 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099992 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[1\]~7\|combout " "Node \"utt8\|year0\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099994 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set0\[1\]~6\|datad " "Node \"utt9\|year_set0\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099994 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|year_set0\[1\]~6\|combout " "Node \"utt9\|year_set0\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099994 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[1\]~31\|datab " "Node \"utt8\|year0\[1\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099994 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[1\]~31\|combout " "Node \"utt8\|year0\[1\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099994 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|year0\[1\]~7\|datac " "Node \"utt8\|year0\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099994 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099994 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[1\]~7\|combout " "Node \"utt8\|month0\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099995 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set0\[1\]~6\|datad " "Node \"utt9\|month_set0\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099995 ""} { "Warning" "WSTA_SCC_NODE" "utt9\|month_set0\[1\]~6\|combout " "Node \"utt9\|month_set0\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099995 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[1\]~31\|datab " "Node \"utt8\|month0\[1\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099995 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[1\]~31\|combout " "Node \"utt8\|month0\[1\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099995 ""} { "Warning" "WSTA_SCC_NODE" "utt8\|month0\[1\]~7\|datac " "Node \"utt8\|month0\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099995 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } } { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099995 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set0\[1\]~4\|combout " "Node \"uut6\|minute_set0\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099996 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[1\]~29\|datab " "Node \"uut2\|minute0\[1\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099996 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[1\]~29\|combout " "Node \"uut2\|minute0\[1\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099996 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[1\]~12\|datac " "Node \"uut2\|minute0\[1\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099996 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[1\]~12\|combout " "Node \"uut2\|minute0\[1\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099996 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set0\[1\]~4\|datad " "Node \"uut6\|minute_set0\[1\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099996 ""}  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } } { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099996 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set0\[2\]~2\|combout " "Node \"uut6\|minute_set0\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099998 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[2\]~28\|datab " "Node \"uut2\|minute0\[2\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099998 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[2\]~28\|combout " "Node \"uut2\|minute0\[2\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099998 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[2\]~7\|datac " "Node \"uut2\|minute0\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099998 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[2\]~7\|combout " "Node \"uut2\|minute0\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099998 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set0\[2\]~2\|datad " "Node \"uut6\|minute_set0\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099998 ""}  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } } { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099998 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set0\[3\]~0\|combout " "Node \"uut6\|minute_set0\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099999 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[3\]~30\|datab " "Node \"uut2\|minute0\[3\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099999 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[3\]~30\|combout " "Node \"uut2\|minute0\[3\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099999 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[3\]~2\|datac " "Node \"uut2\|minute0\[3\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099999 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[3\]~2\|combout " "Node \"uut2\|minute0\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099999 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set0\[3\]~0\|datad " "Node \"uut6\|minute_set0\[3\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755099999 ""}  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } } { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755099999 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[0\]~17\|combout " "Node \"uut2\|minute0\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100001 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set0\[0\]~6\|datad " "Node \"uut6\|minute_set0\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100001 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set0\[0\]~6\|combout " "Node \"uut6\|minute_set0\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100001 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[0\]~31\|datab " "Node \"uut2\|minute0\[0\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100001 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[0\]~31\|combout " "Node \"uut2\|minute0\[0\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100001 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute0\[0\]~17\|datac " "Node \"uut2\|minute0\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100001 ""}  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755100001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[0\]~2\|combout " "Node \"utt1\|hour1\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100004 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set1\[0\]~0\|datad " "Node \"uut6\|hour_set1\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100004 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set1\[0\]~0\|combout " "Node \"uut6\|hour_set1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100004 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[0\]~30\|datab " "Node \"utt1\|hour1\[0\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100004 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[0\]~30\|combout " "Node \"utt1\|hour1\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100004 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour1\[0\]~2\|datac " "Node \"utt1\|hour1\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100004 ""}  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } } { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755100004 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[0\]~2\|combout " "Node \"utt1\|hour0\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100005 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set0\[0\]~0\|datad " "Node \"uut6\|hour_set0\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100005 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|hour_set0\[0\]~0\|combout " "Node \"uut6\|hour_set0\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100005 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[0\]~28\|datab " "Node \"utt1\|hour0\[0\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100005 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[0\]~28\|combout " "Node \"utt1\|hour0\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100005 ""} { "Warning" "WSTA_SCC_NODE" "utt1\|hour0\[0\]~2\|datac " "Node \"utt1\|hour0\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100005 ""}  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } } { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755100005 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[0\]~17\|combout " "Node \"uut2\|minute1\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100007 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set1\[0\]~6\|datad " "Node \"uut6\|minute_set1\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100007 ""} { "Warning" "WSTA_SCC_NODE" "uut6\|minute_set1\[0\]~6\|combout " "Node \"uut6\|minute_set1\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100007 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[0\]~32\|datab " "Node \"uut2\|minute1\[0\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100007 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[0\]~32\|combout " "Node \"uut2\|minute1\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100007 ""} { "Warning" "WSTA_SCC_NODE" "uut2\|minute1\[0\]~17\|datac " "Node \"uut2\|minute1\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755100007 ""}  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572755100007 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: utt1\|hour0\[0\]~2\|datab  to: utt1\|hour0\[0\]~28\|combout " "From: utt1\|hour0\[0\]~2\|datab  to: utt1\|hour0\[0\]~28\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: utt1\|hour0\[1\]~7\|datab  to: utt1\|hour0\[1\]~29\|combout " "From: utt1\|hour0\[1\]~7\|datab  to: utt1\|hour0\[1\]~29\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: utt1\|hour0\[2\]~12\|datab  to: utt1\|hour0\[2\]~30\|combout " "From: utt1\|hour0\[2\]~12\|datab  to: utt1\|hour0\[2\]~30\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: utt1\|hour0\[3\]~17\|datab  to: utt1\|hour0\[3\]~31\|combout " "From: utt1\|hour0\[3\]~17\|datab  to: utt1\|hour0\[3\]~31\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: utt1\|hour1\[0\]~2\|datab  to: utt1\|hour1\[0\]~30\|combout " "From: utt1\|hour1\[0\]~2\|datab  to: utt1\|hour1\[0\]~30\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: utt1\|hour1\[1\]~7\|datab  to: utt1\|hour1\[1\]~33\|combout " "From: utt1\|hour1\[1\]~7\|datab  to: utt1\|hour1\[1\]~33\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: utt1\|hour1\[2\]~12\|datab  to: utt1\|hour1\[2\]~34\|combout " "From: utt1\|hour1\[2\]~12\|datab  to: utt1\|hour1\[2\]~34\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: utt1\|hour1\[3\]~17\|datab  to: utt1\|hour1\[3\]~35\|combout " "From: utt1\|hour1\[3\]~17\|datab  to: utt1\|hour1\[3\]~35\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut2\|minute0\[0\]~17\|datab  to: uut2\|minute0\[0\]~31\|combout " "From: uut2\|minute0\[0\]~17\|datab  to: uut2\|minute0\[0\]~31\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut2\|minute0\[1\]~12\|datab  to: uut2\|minute0\[1\]~29\|combout " "From: uut2\|minute0\[1\]~12\|datab  to: uut2\|minute0\[1\]~29\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut2\|minute0\[2\]~7\|datab  to: uut2\|minute0\[2\]~28\|combout " "From: uut2\|minute0\[2\]~7\|datab  to: uut2\|minute0\[2\]~28\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut2\|minute0\[3\]~2\|datab  to: uut2\|minute0\[3\]~30\|combout " "From: uut2\|minute0\[3\]~2\|datab  to: uut2\|minute0\[3\]~30\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut2\|minute1\[0\]~17\|datab  to: uut2\|minute1\[0\]~32\|combout " "From: uut2\|minute1\[0\]~17\|datab  to: uut2\|minute1\[0\]~32\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut2\|minute1\[1\]~12\|datab  to: uut2\|minute1\[1\]~30\|combout " "From: uut2\|minute1\[1\]~12\|datab  to: uut2\|minute1\[1\]~30\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut2\|minute1\[2\]~7\|datab  to: uut2\|minute1\[2\]~31\|combout " "From: uut2\|minute1\[2\]~7\|datab  to: uut2\|minute1\[2\]~31\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut2\|minute1\[3\]~2\|datab  to: uut2\|minute1\[3\]~29\|combout " "From: uut2\|minute1\[3\]~2\|datab  to: uut2\|minute1\[3\]~29\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|minute0\[0\]~17  from: datab  to: combout " "Cell: uut3\|minute0\[0\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|minute0\[1\]~12  from: datab  to: combout " "Cell: uut3\|minute0\[1\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|minute0\[2\]~7  from: datab  to: combout " "Cell: uut3\|minute0\[2\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|minute0\[3\]~2  from: datab  to: combout " "Cell: uut3\|minute0\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|minute1\[0\]~17  from: datab  to: combout " "Cell: uut3\|minute1\[0\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|minute1\[1\]~12  from: datab  to: combout " "Cell: uut3\|minute1\[1\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|minute1\[2\]~7  from: datab  to: combout " "Cell: uut3\|minute1\[2\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|minute1\[3\]~2  from: datab  to: combout " "Cell: uut3\|minute1\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|hour_set0\[0\]~0\|datac  to: utt1\|hour0\[0\]~28\|combout " "From: uut6\|hour_set0\[0\]~0\|datac  to: utt1\|hour0\[0\]~28\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|hour_set0\[1\]~2\|datac  to: utt1\|hour0\[1\]~29\|combout " "From: uut6\|hour_set0\[1\]~2\|datac  to: utt1\|hour0\[1\]~29\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|hour_set0\[2\]~4\|datac  to: utt1\|hour0\[2\]~12\|combout " "From: uut6\|hour_set0\[2\]~4\|datac  to: utt1\|hour0\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|hour_set0\[3\]~6\|datac  to: utt1\|hour0\[3\]~17\|combout " "From: uut6\|hour_set0\[3\]~6\|datac  to: utt1\|hour0\[3\]~17\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|hour_set1\[0\]~0\|datac  to: utt1\|hour1\[0\]~30\|combout " "From: uut6\|hour_set1\[0\]~0\|datac  to: utt1\|hour1\[0\]~30\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|hour_set1\[1\]~2\|datac  to: utt1\|hour1\[1\]~7\|combout " "From: uut6\|hour_set1\[1\]~2\|datac  to: utt1\|hour1\[1\]~7\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|hour_set1\[2\]~4\|datac  to: utt1\|hour1\[2\]~12\|combout " "From: uut6\|hour_set1\[2\]~4\|datac  to: utt1\|hour1\[2\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|hour_set1\[3\]~6\|datac  to: utt1\|hour1\[3\]~17\|combout " "From: uut6\|hour_set1\[3\]~6\|datac  to: utt1\|hour1\[3\]~17\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|minute_set0\[0\]~6\|datac  to: uut2\|minute0\[0\]~31\|combout " "From: uut6\|minute_set0\[0\]~6\|datac  to: uut2\|minute0\[0\]~31\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|minute_set0\[1\]~4\|datac  to: uut2\|minute0\[1\]~12\|combout " "From: uut6\|minute_set0\[1\]~4\|datac  to: uut2\|minute0\[1\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|minute_set0\[2\]~2\|datac  to: uut2\|minute0\[2\]~7\|combout " "From: uut6\|minute_set0\[2\]~2\|datac  to: uut2\|minute0\[2\]~7\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|minute_set0\[3\]~0\|datac  to: uut2\|minute0\[3\]~2\|combout " "From: uut6\|minute_set0\[3\]~0\|datac  to: uut2\|minute0\[3\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|minute_set1\[0\]~6\|datac  to: uut2\|minute1\[0\]~32\|combout " "From: uut6\|minute_set1\[0\]~6\|datac  to: uut2\|minute1\[0\]~32\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|minute_set1\[1\]~4\|datac  to: uut2\|minute1\[1\]~12\|combout " "From: uut6\|minute_set1\[1\]~4\|datac  to: uut2\|minute1\[1\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|minute_set1\[2\]~2\|datac  to: uut2\|minute1\[2\]~31\|combout " "From: uut6\|minute_set1\[2\]~2\|datac  to: uut2\|minute1\[2\]~31\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: uut6\|minute_set1\[3\]~0\|datac  to: uut2\|minute1\[3\]~29\|combout " "From: uut6\|minute_set1\[3\]~0\|datac  to: uut2\|minute1\[3\]~29\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1572755100025 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1572755100025 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572755100043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572755100046 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572755100048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|RESET " "Destination node stopWatch:uut11\|RESET" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 461 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_timeSetMode " "Destination node _timeSetMode" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1173 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iicBasemod:uut12\|oData\[31\] " "Destination node iicBasemod:uut12\|oData\[31\]" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 267 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iicBasemod:uut12\|oData\[29\] " "Destination node iicBasemod:uut12\|oData\[29\]" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 269 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iicBasemod:uut12\|oData\[26\] " "Destination node iicBasemod:uut12\|oData\[26\]" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iicBasemod:uut12\|oData\[25\] " "Destination node iicBasemod:uut12\|oData\[25\]" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iicBasemod:uut12\|oData\[27\] " "Destination node iicBasemod:uut12\|oData\[27\]" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iicBasemod:uut12\|oData\[30\] " "Destination node iicBasemod:uut12\|oData\[30\]" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 268 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iicBasemod:uut12\|oData\[28\] " "Destination node iicBasemod:uut12\|oData\[28\]" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iicBasemod:uut12\|oData\[24\] " "Destination node iicBasemod:uut12\|oData\[24\]" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1572755100228 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572755100228 ""}  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 6034 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572755100228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dateDisplay:utt8\|year1\[3\]~24  " "Automatically promoted node dateDisplay:utt8\|year1\[3\]~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|day1\[2\]~0 " "Destination node dateDisplay:utt8\|day1\[2\]~0" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2212 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|day1\[2\]~2 " "Destination node dateDisplay:utt8\|day1\[2\]~2" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2214 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|day0\[2\]~2 " "Destination node dateDisplay:utt8\|day0\[2\]~2" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2223 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|day1\[1\]~7 " "Destination node dateDisplay:utt8\|day1\[1\]~7" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2268 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|day0\[1\]~7 " "Destination node dateDisplay:utt8\|day0\[1\]~7" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2277 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|day1\[0\]~12 " "Destination node dateDisplay:utt8\|day1\[0\]~12" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2322 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|day0\[0\]~12 " "Destination node dateDisplay:utt8\|day0\[0\]~12" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2331 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|day1\[3\]~17 " "Destination node dateDisplay:utt8\|day1\[3\]~17" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2376 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|day0\[3\]~17 " "Destination node dateDisplay:utt8\|day0\[3\]~17" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2385 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|month1\[0\]~12 " "Destination node dateDisplay:utt8\|month1\[0\]~12" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2340 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1572755100229 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572755100229 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 4503 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572755100229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stopWatch:uut11\|microSecCounter:uut5\|minute1\[3\]~25  " "Automatically promoted node stopWatch:uut11\|microSecCounter:uut5\|minute1\[3\]~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute1\[2\]~0 " "Destination node stopWatch:uut11\|microSecCounter:uut5\|minute1\[2\]~0" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2425 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute1\[2\]~2 " "Destination node stopWatch:uut11\|microSecCounter:uut5\|minute1\[2\]~2" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2427 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute0\[2\]~2 " "Destination node stopWatch:uut11\|microSecCounter:uut5\|minute0\[2\]~2" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2436 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute1\[1\]~7 " "Destination node stopWatch:uut11\|microSecCounter:uut5\|minute1\[1\]~7" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2481 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute0\[1\]~7 " "Destination node stopWatch:uut11\|microSecCounter:uut5\|minute0\[1\]~7" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2490 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute1\[0\]~12 " "Destination node stopWatch:uut11\|microSecCounter:uut5\|minute1\[0\]~12" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2535 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute0\[0\]~12 " "Destination node stopWatch:uut11\|microSecCounter:uut5\|minute0\[0\]~12" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2544 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute1\[3\]~17 " "Destination node stopWatch:uut11\|microSecCounter:uut5\|minute1\[3\]~17" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2589 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute0\[3\]~17 " "Destination node stopWatch:uut11\|microSecCounter:uut5\|minute0\[3\]~17" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2598 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|minCounter:uut3\|minute1\[0\]~12 " "Destination node stopWatch:uut11\|minCounter:uut3\|minute1\[0\]~12" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 2553 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1572755100230 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572755100230 ""}  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 4689 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572755100230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timerMod:uut13\|always6~0  " "Automatically promoted node timerMod:uut13\|always6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572755100230 ""}  } { { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1266 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572755100230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarmClock:uut10\|hour_set1\[3\]~24  " "Automatically promoted node alarmClock:uut10\|hour_set1\[3\]~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minCounter:uut3\|minute1\[3\]~0 " "Destination node minCounter:uut3\|minute1\[3\]~0" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1906 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minCounter:uut3\|minute1\[3\]~2 " "Destination node minCounter:uut3\|minute1\[3\]~2" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1908 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minCounter:uut3\|minute1\[2\]~7 " "Destination node minCounter:uut3\|minute1\[2\]~7" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1912 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minCounter:uut3\|minute1\[1\]~12 " "Destination node minCounter:uut3\|minute1\[1\]~12" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1917 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minCounter:uut3\|minute1\[0\]~17 " "Destination node minCounter:uut3\|minute1\[0\]~17" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1922 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minCounter:uut3\|minute0\[3\]~2 " "Destination node minCounter:uut3\|minute0\[3\]~2" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1927 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minCounter:uut3\|minute0\[2\]~7 " "Destination node minCounter:uut3\|minute0\[2\]~7" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1932 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minCounter:uut3\|minute0\[1\]~12 " "Destination node minCounter:uut3\|minute0\[1\]~12" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1937 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minCounter:uut3\|minute0\[0\]~17 " "Destination node minCounter:uut3\|minute0\[0\]~17" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1942 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarmClock:uut10\|hour_set1\[0\]~2 " "Destination node alarmClock:uut10\|hour_set1\[0\]~2" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1952 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1572755100231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572755100231 ""}  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 3520 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572755100231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""}  } { { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1281 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572755100231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stopWatch:uut11\|FreDiv:uut4\|clk5ms  " "Automatically promoted node stopWatch:uut11\|FreDiv:uut4\|clk5ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopWatch:uut11\|FreDiv:uut4\|clk5ms~0 " "Destination node stopWatch:uut11\|FreDiv:uut4\|clk5ms~0" {  } { { "FreDiv.v" "" { Text "F:/FPGAProject/DigitalClock/FreDiv.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 4827 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572755100231 ""}  } { { "FreDiv.v" "" { Text "F:/FPGAProject/DigitalClock/FreDiv.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1225 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572755100231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dateDisplay:utt8\|dayCarry  " "Automatically promoted node dateDisplay:utt8\|dayCarry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|dayCarry~0 " "Destination node dateDisplay:utt8\|dayCarry~0" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 5386 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dateDisplay:utt8\|monthCarry " "Destination node dateDisplay:utt8\|monthCarry" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 651 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~0 " "Destination node rtl~0" {  } { { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1280 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572755100231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572755100231 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 646 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572755100231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dateDisplay:utt8\|year3\[3\]~0  " "Automatically promoted node dateDisplay:utt8\|year3\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572755100232 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 4690 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572755100232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572755100232 ""}  } { { "temporary_test_loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 0 { 0 ""} 0 1280 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572755100232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572755101021 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572755101024 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572755101025 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572755101029 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572755101033 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572755101038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572755101039 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572755101041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572755101497 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1572755101500 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572755101500 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572755101585 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572755101592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572755102516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572755103590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572755103632 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572755112379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572755112379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572755113285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 7.7% " "2e+03 ns of routing delay (approximately 7.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1572755121218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "F:/FPGAProject/DigitalClock/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1572755121960 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572755121960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572755136836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1572755136838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572755136838 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 16.12 " "Total time spent on timing analysis during the Fitter is 16.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572755136920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572755136999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572755137466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572755137524 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572755138115 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572755139684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGAProject/DigitalClock/output_files/DigitalClock.fit.smsg " "Generated suppressed messages file F:/FPGAProject/DigitalClock/output_files/DigitalClock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572755140303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 283 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 283 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5721 " "Peak virtual memory: 5721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572755141110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 12:25:41 2019 " "Processing ended: Sun Nov 03 12:25:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572755141110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572755141110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572755141110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572755141110 ""}
