#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Sep 19 21:08:34 2023
# Process ID: 7732
# Current directory: D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1/main.vds
# Journal file: D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1\vivado.jou
# Running On: PC-Sten, OS: Windows, CPU Frequency: 4104 MHz, CPU Physical cores: 6, Host memory: 17097 MB
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21628
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1273.316 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/top.vhd:29]
INFO: [Synth 8-3491] module 'main_pll' declared at 'D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/pll.vhd:4' bound to instance 'pll' of component 'main_pll' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/top.vhd:75]
INFO: [Synth 8-638] synthesizing module 'main_pll' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/pll.vhd:14]
	Parameter FEEDBACK_PATH bound to: SIMPLE - type: string 
	Parameter DELAY_ADJUSTMENT_MODE_FEEDBACK bound to: FIXED - type: string 
	Parameter DELAY_ADJUSTMENT_MODE_RELATIVE bound to: FIXED - type: string 
	Parameter SHIFTREG_DIV_MODE bound to: 2'b00 
	Parameter FDA_FEEDBACK bound to: 4'b0000 
	Parameter FDA_RELATIVE bound to: 4'b0000 
	Parameter PLLOUT_SELECT bound to: GENCLK - type: string 
	Parameter DIVF bound to: 7'b0110001 
	Parameter DIVR bound to: 4'b0000 
	Parameter DIVQ bound to: 3'b101 
	Parameter FILTER_RANGE bound to: 3'b001 
	Parameter ENABLE_ICEGATE bound to: 1'b0 
INFO: [Synth 8-637] synthesizing blackbox instance 'main_pll_inst' of component 'SB_PLL40_CORE' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/pll.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'main_pll' (0#1) [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/pll.vhd:14]
INFO: [Synth 8-3491] module 'audiosystem' declared at 'D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/audiosystem.vhd:9' bound to instance 'audiomodule' of component 'audiosystem' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'audiosystem' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/audiosystem.vhd:26]
INFO: [Synth 8-3491] module 'i2s_rxtx' declared at 'D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/i2s_rxtx.vhd:12' bound to instance 'rxtx' of component 'i2s_rxtx' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/audiosystem.vhd:124]
INFO: [Synth 8-638] synthesizing module 'i2s_rxtx' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/i2s_rxtx.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'i2s_rxtx' (0#1) [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/i2s_rxtx.vhd:31]
INFO: [Synth 8-3491] module 'IIR' declared at 'D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/iir.vhd:10' bound to instance 'iir_lp' of component 'IIR' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/audiosystem.vhd:149]
INFO: [Synth 8-638] synthesizing module 'IIR' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/iir.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'IIR' (0#1) [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/iir.vhd:33]
INFO: [Synth 8-3491] module 'IIR' declared at 'D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/iir.vhd:10' bound to instance 'iir_hp' of component 'IIR' [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/audiosystem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'audiosystem' (0#1) [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/audiosystem.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/top.vhd:29]
WARNING: [Synth 8-3848] Net openwire in module/entity main_pll does not have driver. [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/pll.vhd:15]
WARNING: [Synth 8-3848] Net openwirebus in module/entity main_pll does not have driver. [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/pll.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.316 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.316 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.316 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1273.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Parsing XDC File [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/constrs_1/imports/FPGA-Audio-IIR-master/clk.sdc]
Finished Parsing XDC File [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/constrs_1/imports/FPGA-Audio-IIR-master/clk.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1308.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1308.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1308.113 ; gain = 34.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1308.113 ; gain = 34.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1308.113 ; gain = 34.797
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'in_shift_reg' and it is trimmed from '64' to '63' bits. [D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.srcs/sources_1/imports/FPGA-Audio-IIR-master/i2s_rxtx.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.113 ; gain = 34.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 2     
	   3 Input   40 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               63 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   4 Input   40 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 4     
	   7 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 9     
	   8 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP audiomodule/iir_hp/mult_out0, operation Mode is: A2*B2.
DSP Report: register audiomodule/iir_hp/mult_in_a_reg is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: register audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_hp/mult_out0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register audiomodule/iir_hp/mult_in_b_reg is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: register audiomodule/iir_hp/mult_in_a_reg is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_hp/mult_out0, operation Mode is: A2*B2.
DSP Report: register audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: register audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_hp/mult_out0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register audiomodule/iir_hp/mult_in_b_reg is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: register audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_lp/mult_out0, operation Mode is: A2*B2.
DSP Report: register audiomodule/iir_lp/mult_in_a_reg is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: register audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_lp/mult_out0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register audiomodule/iir_lp/mult_in_b_reg is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: register audiomodule/iir_lp/mult_in_a_reg is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_lp/mult_out0, operation Mode is: A2*B2.
DSP Report: register audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: register audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_lp/mult_out0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register audiomodule/iir_lp/mult_in_b_reg is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: register audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1308.113 ; gain = 34.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main        | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1308.113 ; gain = 34.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1308.113 ; gain = 34.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1308.113 ; gain = 34.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pll/main_pll_inst  has unconnected pin DYNAMICDELAY[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pll/main_pll_inst  has unconnected pin DYNAMICDELAY[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pll/main_pll_inst  has unconnected pin DYNAMICDELAY[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pll/main_pll_inst  has unconnected pin DYNAMICDELAY[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pll/main_pll_inst  has unconnected pin DYNAMICDELAY[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pll/main_pll_inst  has unconnected pin DYNAMICDELAY[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pll/main_pll_inst  has unconnected pin DYNAMICDELAY[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pll/main_pll_inst  has unconnected pin DYNAMICDELAY[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1316.293 ; gain = 42.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1316.293 ; gain = 42.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1316.293 ; gain = 42.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1316.293 ; gain = 42.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1316.293 ; gain = 42.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1316.293 ; gain = 42.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | audiomodule/rxtx/in_shift_reg[39] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | audiomodule/rxtx/in_shift_reg[7]  | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main        | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | PCIN>>17+A'*B' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | PCIN>>17+A*B'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main        | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | PCIN>>17+A'*B' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main        | PCIN>>17+A*B'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |SB_PLL40_CORE |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |SB_PLL40_CORE_bbox |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    64|
|4     |DSP48E1            |     8|
|5     |LUT1               |     5|
|6     |LUT2               |   268|
|7     |LUT3               |    67|
|8     |LUT4               |    25|
|9     |LUT5               |    19|
|10    |LUT6               |   196|
|11    |SRL16E             |     2|
|12    |FDRE               |   516|
|13    |FDSE               |    14|
|14    |IBUF               |     2|
|15    |OBUF               |     7|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1316.293 ; gain = 42.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1316.293 ; gain = 8.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1316.293 ; gain = 42.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1328.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4ed0a7fd
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1332.004 ; gain = 58.688
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/____School/AP/2023-2024/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 21:09:12 2023...
