// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_64 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_11_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_11_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_312_p2;
reg   [0:0] icmp_ln86_reg_1288;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1288_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1288_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1288_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1030_fu_318_p2;
reg   [0:0] icmp_ln86_1030_reg_1299;
wire   [0:0] icmp_ln86_1031_fu_324_p2;
reg   [0:0] icmp_ln86_1031_reg_1304;
reg   [0:0] icmp_ln86_1031_reg_1304_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1031_reg_1304_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1032_fu_330_p2;
reg   [0:0] icmp_ln86_1032_reg_1310;
wire   [0:0] icmp_ln86_1033_fu_336_p2;
reg   [0:0] icmp_ln86_1033_reg_1316;
reg   [0:0] icmp_ln86_1033_reg_1316_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1034_fu_342_p2;
reg   [0:0] icmp_ln86_1034_reg_1322;
reg   [0:0] icmp_ln86_1034_reg_1322_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1034_reg_1322_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1034_reg_1322_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1035_fu_348_p2;
reg   [0:0] icmp_ln86_1035_reg_1328;
reg   [0:0] icmp_ln86_1035_reg_1328_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1035_reg_1328_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1035_reg_1328_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1036_fu_354_p2;
reg   [0:0] icmp_ln86_1036_reg_1334;
wire   [0:0] icmp_ln86_1037_fu_360_p2;
reg   [0:0] icmp_ln86_1037_reg_1340;
reg   [0:0] icmp_ln86_1037_reg_1340_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1038_fu_366_p2;
reg   [0:0] icmp_ln86_1038_reg_1346;
reg   [0:0] icmp_ln86_1038_reg_1346_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1038_reg_1346_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1039_fu_372_p2;
reg   [0:0] icmp_ln86_1039_reg_1352;
reg   [0:0] icmp_ln86_1039_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1039_reg_1352_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1039_reg_1352_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1040_fu_378_p2;
reg   [0:0] icmp_ln86_1040_reg_1358;
reg   [0:0] icmp_ln86_1040_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1040_reg_1358_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1040_reg_1358_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1040_reg_1358_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1041_fu_384_p2;
reg   [0:0] icmp_ln86_1041_reg_1365;
reg   [0:0] icmp_ln86_1041_reg_1365_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1041_reg_1365_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1041_reg_1365_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1041_reg_1365_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1042_fu_390_p2;
reg   [0:0] icmp_ln86_1042_reg_1371;
reg   [0:0] icmp_ln86_1042_reg_1371_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1042_reg_1371_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1042_reg_1371_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1042_reg_1371_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1042_reg_1371_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1042_reg_1371_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1043_fu_396_p2;
reg   [0:0] icmp_ln86_1043_reg_1377;
reg   [0:0] icmp_ln86_1043_reg_1377_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1044_fu_402_p2;
reg   [0:0] icmp_ln86_1044_reg_1382;
wire   [0:0] icmp_ln86_1045_fu_408_p2;
reg   [0:0] icmp_ln86_1045_reg_1387;
reg   [0:0] icmp_ln86_1045_reg_1387_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1046_fu_414_p2;
reg   [0:0] icmp_ln86_1046_reg_1392;
reg   [0:0] icmp_ln86_1046_reg_1392_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1047_fu_420_p2;
reg   [0:0] icmp_ln86_1047_reg_1397;
reg   [0:0] icmp_ln86_1047_reg_1397_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1047_reg_1397_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1048_fu_426_p2;
reg   [0:0] icmp_ln86_1048_reg_1402;
reg   [0:0] icmp_ln86_1048_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1048_reg_1402_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1049_fu_432_p2;
reg   [0:0] icmp_ln86_1049_reg_1407;
reg   [0:0] icmp_ln86_1049_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1049_reg_1407_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1050_fu_438_p2;
reg   [0:0] icmp_ln86_1050_reg_1412;
reg   [0:0] icmp_ln86_1050_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1050_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1050_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1051_fu_444_p2;
reg   [0:0] icmp_ln86_1051_reg_1417;
reg   [0:0] icmp_ln86_1051_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1051_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1051_reg_1417_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1052_fu_450_p2;
reg   [0:0] icmp_ln86_1052_reg_1422;
reg   [0:0] icmp_ln86_1052_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1052_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1052_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1053_fu_456_p2;
reg   [0:0] icmp_ln86_1053_reg_1427;
reg   [0:0] icmp_ln86_1053_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1053_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1053_reg_1427_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1053_reg_1427_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1054_fu_462_p2;
reg   [0:0] icmp_ln86_1054_reg_1432;
reg   [0:0] icmp_ln86_1054_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1054_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1054_reg_1432_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1054_reg_1432_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1055_fu_468_p2;
reg   [0:0] icmp_ln86_1055_reg_1437;
reg   [0:0] icmp_ln86_1055_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1055_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1055_reg_1437_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1055_reg_1437_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1056_fu_474_p2;
reg   [0:0] icmp_ln86_1056_reg_1442;
reg   [0:0] icmp_ln86_1056_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1056_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1056_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1056_reg_1442_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1056_reg_1442_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1057_fu_480_p2;
reg   [0:0] icmp_ln86_1057_reg_1447;
reg   [0:0] icmp_ln86_1057_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1057_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1057_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1057_reg_1447_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1057_reg_1447_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1058_fu_486_p2;
reg   [0:0] icmp_ln86_1058_reg_1452;
reg   [0:0] icmp_ln86_1058_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1058_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1058_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1058_reg_1452_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1058_reg_1452_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1058_reg_1452_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_492_p2;
reg   [0:0] and_ln102_reg_1457;
reg   [0:0] and_ln102_reg_1457_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1457_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_503_p2;
reg   [0:0] and_ln104_reg_1467;
wire   [0:0] and_ln102_1280_fu_508_p2;
reg   [0:0] and_ln102_1280_reg_1473;
wire   [0:0] and_ln104_186_fu_517_p2;
reg   [0:0] and_ln104_186_reg_1480;
wire   [0:0] and_ln102_1284_fu_522_p2;
reg   [0:0] and_ln102_1284_reg_1485;
wire   [0:0] and_ln102_1285_fu_532_p2;
reg   [0:0] and_ln102_1285_reg_1491;
wire   [0:0] or_ln117_fu_548_p2;
reg   [0:0] or_ln117_reg_1497;
wire   [0:0] xor_ln104_fu_554_p2;
reg   [0:0] xor_ln104_reg_1502;
wire   [0:0] and_ln102_1281_fu_559_p2;
reg   [0:0] and_ln102_1281_reg_1508;
wire   [0:0] and_ln104_187_fu_568_p2;
reg   [0:0] and_ln104_187_reg_1514;
reg   [0:0] and_ln104_187_reg_1514_pp0_iter3_reg;
wire   [0:0] and_ln102_1286_fu_578_p2;
reg   [0:0] and_ln102_1286_reg_1520;
wire   [3:0] select_ln117_1013_fu_679_p3;
reg   [3:0] select_ln117_1013_reg_1525;
wire   [0:0] or_ln117_908_fu_686_p2;
reg   [0:0] or_ln117_908_reg_1530;
wire   [0:0] and_ln102_1279_fu_691_p2;
reg   [0:0] and_ln102_1279_reg_1536;
wire   [0:0] and_ln104_185_fu_700_p2;
reg   [0:0] and_ln104_185_reg_1542;
wire   [0:0] and_ln102_1282_fu_705_p2;
reg   [0:0] and_ln102_1282_reg_1548;
wire   [0:0] and_ln102_1288_fu_719_p2;
reg   [0:0] and_ln102_1288_reg_1554;
wire   [0:0] or_ln117_912_fu_793_p2;
reg   [0:0] or_ln117_912_reg_1560;
wire   [3:0] select_ln117_1019_fu_807_p3;
reg   [3:0] select_ln117_1019_reg_1565;
wire   [0:0] and_ln104_188_fu_820_p2;
reg   [0:0] and_ln104_188_reg_1570;
wire   [0:0] and_ln102_1283_fu_825_p2;
reg   [0:0] and_ln102_1283_reg_1575;
reg   [0:0] and_ln102_1283_reg_1575_pp0_iter5_reg;
wire   [0:0] and_ln104_189_fu_834_p2;
reg   [0:0] and_ln104_189_reg_1582;
reg   [0:0] and_ln104_189_reg_1582_pp0_iter5_reg;
reg   [0:0] and_ln104_189_reg_1582_pp0_iter6_reg;
wire   [0:0] xor_ln104_497_fu_844_p2;
reg   [0:0] xor_ln104_497_reg_1588;
reg   [0:0] xor_ln104_497_reg_1588_pp0_iter5_reg;
wire   [0:0] and_ln102_1289_fu_849_p2;
reg   [0:0] and_ln102_1289_reg_1593;
wire   [0:0] or_ln117_917_fu_932_p2;
reg   [0:0] or_ln117_917_reg_1598;
wire   [4:0] select_ln117_1025_fu_944_p3;
reg   [4:0] select_ln117_1025_reg_1603;
wire   [0:0] or_ln117_919_fu_952_p2;
reg   [0:0] or_ln117_919_reg_1608;
wire   [0:0] or_ln117_921_fu_958_p2;
reg   [0:0] or_ln117_921_reg_1614;
reg   [0:0] or_ln117_921_reg_1614_pp0_iter5_reg;
wire   [0:0] or_ln117_923_fu_1034_p2;
reg   [0:0] or_ln117_923_reg_1622;
wire   [4:0] select_ln117_1031_fu_1047_p3;
reg   [4:0] select_ln117_1031_reg_1627;
wire   [0:0] or_ln117_927_fu_1103_p2;
reg   [0:0] or_ln117_927_reg_1632;
wire   [4:0] select_ln117_1035_fu_1117_p3;
reg   [4:0] select_ln117_1035_reg_1637;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_487_fu_498_p2;
wire   [0:0] xor_ln104_489_fu_512_p2;
wire   [0:0] xor_ln104_493_fu_527_p2;
wire   [0:0] and_ln102_1293_fu_537_p2;
wire   [0:0] and_ln102_1294_fu_542_p2;
wire   [0:0] xor_ln104_490_fu_563_p2;
wire   [0:0] xor_ln104_494_fu_573_p2;
wire   [0:0] and_ln102_1296_fu_591_p2;
wire   [0:0] and_ln102_1292_fu_583_p2;
wire   [0:0] xor_ln117_fu_601_p2;
wire   [1:0] zext_ln117_fu_607_p1;
wire   [1:0] select_ln117_fu_611_p3;
wire   [1:0] select_ln117_1008_fu_618_p3;
wire   [0:0] and_ln102_1295_fu_587_p2;
wire   [2:0] zext_ln117_106_fu_625_p1;
wire   [0:0] or_ln117_904_fu_629_p2;
wire   [2:0] select_ln117_1009_fu_634_p3;
wire   [0:0] or_ln117_905_fu_641_p2;
wire   [0:0] and_ln102_1297_fu_596_p2;
wire   [2:0] select_ln117_1010_fu_645_p3;
wire   [0:0] or_ln117_906_fu_653_p2;
wire   [2:0] select_ln117_1011_fu_659_p3;
wire   [2:0] select_ln117_1012_fu_667_p3;
wire   [3:0] zext_ln117_107_fu_675_p1;
wire   [0:0] xor_ln104_488_fu_695_p2;
wire   [0:0] xor_ln104_495_fu_710_p2;
wire   [0:0] and_ln102_1299_fu_728_p2;
wire   [0:0] and_ln102_1287_fu_715_p2;
wire   [0:0] and_ln102_1298_fu_724_p2;
wire   [0:0] or_ln117_907_fu_743_p2;
wire   [0:0] and_ln102_1300_fu_733_p2;
wire   [3:0] select_ln117_1014_fu_748_p3;
wire   [0:0] or_ln117_909_fu_755_p2;
wire   [3:0] select_ln117_1015_fu_760_p3;
wire   [0:0] or_ln117_910_fu_767_p2;
wire   [0:0] and_ln102_1301_fu_738_p2;
wire   [3:0] select_ln117_1016_fu_771_p3;
wire   [0:0] or_ln117_911_fu_779_p2;
wire   [3:0] select_ln117_1017_fu_785_p3;
wire   [3:0] select_ln117_1018_fu_799_p3;
wire   [0:0] xor_ln104_491_fu_815_p2;
wire   [0:0] xor_ln104_492_fu_829_p2;
wire   [0:0] xor_ln104_496_fu_839_p2;
wire   [0:0] and_ln102_1302_fu_854_p2;
wire   [0:0] and_ln102_1305_fu_868_p2;
wire   [0:0] and_ln102_1303_fu_859_p2;
wire   [0:0] or_ln117_913_fu_878_p2;
wire   [3:0] select_ln117_1020_fu_883_p3;
wire   [0:0] and_ln102_1304_fu_864_p2;
wire   [4:0] zext_ln117_108_fu_890_p1;
wire   [0:0] or_ln117_914_fu_894_p2;
wire   [4:0] select_ln117_1021_fu_899_p3;
wire   [0:0] or_ln117_915_fu_906_p2;
wire   [0:0] and_ln102_1306_fu_873_p2;
wire   [4:0] select_ln117_1022_fu_910_p3;
wire   [0:0] or_ln117_916_fu_918_p2;
wire   [4:0] select_ln117_1023_fu_924_p3;
wire   [4:0] select_ln117_1024_fu_936_p3;
wire   [0:0] xor_ln104_498_fu_962_p2;
wire   [0:0] and_ln102_1308_fu_975_p2;
wire   [0:0] and_ln102_1290_fu_967_p2;
wire   [0:0] and_ln102_1307_fu_971_p2;
wire   [0:0] or_ln117_918_fu_990_p2;
wire   [0:0] and_ln102_1309_fu_980_p2;
wire   [4:0] select_ln117_1026_fu_995_p3;
wire   [0:0] or_ln117_920_fu_1002_p2;
wire   [4:0] select_ln117_1027_fu_1007_p3;
wire   [0:0] and_ln102_1310_fu_985_p2;
wire   [4:0] select_ln117_1028_fu_1014_p3;
wire   [0:0] or_ln117_922_fu_1022_p2;
wire   [4:0] select_ln117_1029_fu_1027_p3;
wire   [4:0] select_ln117_1030_fu_1039_p3;
wire   [0:0] and_ln102_1311_fu_1059_p2;
wire   [0:0] and_ln102_1291_fu_1055_p2;
wire   [0:0] and_ln102_1312_fu_1063_p2;
wire   [0:0] or_ln117_924_fu_1073_p2;
wire   [0:0] or_ln117_925_fu_1078_p2;
wire   [0:0] and_ln102_1313_fu_1068_p2;
wire   [4:0] select_ln117_1032_fu_1082_p3;
wire   [0:0] or_ln117_926_fu_1089_p2;
wire   [4:0] select_ln117_1033_fu_1095_p3;
wire   [4:0] select_ln117_1034_fu_1109_p3;
wire   [0:0] xor_ln104_499_fu_1125_p2;
wire   [0:0] and_ln102_1314_fu_1130_p2;
wire   [0:0] and_ln102_1315_fu_1135_p2;
wire   [0:0] or_ln117_928_fu_1140_p2;
wire   [11:0] agg_result_fu_1152_p65;
wire   [4:0] agg_result_fu_1152_p66;
wire   [11:0] agg_result_fu_1152_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1152_p1;
wire   [4:0] agg_result_fu_1152_p3;
wire   [4:0] agg_result_fu_1152_p5;
wire   [4:0] agg_result_fu_1152_p7;
wire   [4:0] agg_result_fu_1152_p9;
wire   [4:0] agg_result_fu_1152_p11;
wire   [4:0] agg_result_fu_1152_p13;
wire   [4:0] agg_result_fu_1152_p15;
wire   [4:0] agg_result_fu_1152_p17;
wire   [4:0] agg_result_fu_1152_p19;
wire   [4:0] agg_result_fu_1152_p21;
wire   [4:0] agg_result_fu_1152_p23;
wire   [4:0] agg_result_fu_1152_p25;
wire   [4:0] agg_result_fu_1152_p27;
wire   [4:0] agg_result_fu_1152_p29;
wire   [4:0] agg_result_fu_1152_p31;
wire  signed [4:0] agg_result_fu_1152_p33;
wire  signed [4:0] agg_result_fu_1152_p35;
wire  signed [4:0] agg_result_fu_1152_p37;
wire  signed [4:0] agg_result_fu_1152_p39;
wire  signed [4:0] agg_result_fu_1152_p41;
wire  signed [4:0] agg_result_fu_1152_p43;
wire  signed [4:0] agg_result_fu_1152_p45;
wire  signed [4:0] agg_result_fu_1152_p47;
wire  signed [4:0] agg_result_fu_1152_p49;
wire  signed [4:0] agg_result_fu_1152_p51;
wire  signed [4:0] agg_result_fu_1152_p53;
wire  signed [4:0] agg_result_fu_1152_p55;
wire  signed [4:0] agg_result_fu_1152_p57;
wire  signed [4:0] agg_result_fu_1152_p59;
wire  signed [4:0] agg_result_fu_1152_p61;
wire  signed [4:0] agg_result_fu_1152_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_12_1_1_x12 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x12_U467(
    .din0(12'd4007),
    .din1(12'd122),
    .din2(12'd3989),
    .din3(12'd3744),
    .din4(12'd3104),
    .din5(12'd3677),
    .din6(12'd4014),
    .din7(12'd3682),
    .din8(12'd3773),
    .din9(12'd4060),
    .din10(12'd337),
    .din11(12'd3898),
    .din12(12'd3990),
    .din13(12'd219),
    .din14(12'd35),
    .din15(12'd3855),
    .din16(12'd3897),
    .din17(12'd4093),
    .din18(12'd4032),
    .din19(12'd95),
    .din20(12'd4056),
    .din21(12'd208),
    .din22(12'd3918),
    .din23(12'd4057),
    .din24(12'd3829),
    .din25(12'd4095),
    .din26(12'd12),
    .din27(12'd118),
    .din28(12'd3011),
    .din29(12'd91),
    .din30(12'd299),
    .din31(12'd15),
    .def(agg_result_fu_1152_p65),
    .sel(agg_result_fu_1152_p66),
    .dout(agg_result_fu_1152_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1279_reg_1536 <= and_ln102_1279_fu_691_p2;
        and_ln102_1280_reg_1473 <= and_ln102_1280_fu_508_p2;
        and_ln102_1281_reg_1508 <= and_ln102_1281_fu_559_p2;
        and_ln102_1282_reg_1548 <= and_ln102_1282_fu_705_p2;
        and_ln102_1283_reg_1575 <= and_ln102_1283_fu_825_p2;
        and_ln102_1283_reg_1575_pp0_iter5_reg <= and_ln102_1283_reg_1575;
        and_ln102_1284_reg_1485 <= and_ln102_1284_fu_522_p2;
        and_ln102_1285_reg_1491 <= and_ln102_1285_fu_532_p2;
        and_ln102_1286_reg_1520 <= and_ln102_1286_fu_578_p2;
        and_ln102_1288_reg_1554 <= and_ln102_1288_fu_719_p2;
        and_ln102_1289_reg_1593 <= and_ln102_1289_fu_849_p2;
        and_ln102_reg_1457 <= and_ln102_fu_492_p2;
        and_ln102_reg_1457_pp0_iter1_reg <= and_ln102_reg_1457;
        and_ln102_reg_1457_pp0_iter2_reg <= and_ln102_reg_1457_pp0_iter1_reg;
        and_ln104_185_reg_1542 <= and_ln104_185_fu_700_p2;
        and_ln104_186_reg_1480 <= and_ln104_186_fu_517_p2;
        and_ln104_187_reg_1514 <= and_ln104_187_fu_568_p2;
        and_ln104_187_reg_1514_pp0_iter3_reg <= and_ln104_187_reg_1514;
        and_ln104_188_reg_1570 <= and_ln104_188_fu_820_p2;
        and_ln104_189_reg_1582 <= and_ln104_189_fu_834_p2;
        and_ln104_189_reg_1582_pp0_iter5_reg <= and_ln104_189_reg_1582;
        and_ln104_189_reg_1582_pp0_iter6_reg <= and_ln104_189_reg_1582_pp0_iter5_reg;
        and_ln104_reg_1467 <= and_ln104_fu_503_p2;
        icmp_ln86_1030_reg_1299 <= icmp_ln86_1030_fu_318_p2;
        icmp_ln86_1031_reg_1304 <= icmp_ln86_1031_fu_324_p2;
        icmp_ln86_1031_reg_1304_pp0_iter1_reg <= icmp_ln86_1031_reg_1304;
        icmp_ln86_1031_reg_1304_pp0_iter2_reg <= icmp_ln86_1031_reg_1304_pp0_iter1_reg;
        icmp_ln86_1032_reg_1310 <= icmp_ln86_1032_fu_330_p2;
        icmp_ln86_1033_reg_1316 <= icmp_ln86_1033_fu_336_p2;
        icmp_ln86_1033_reg_1316_pp0_iter1_reg <= icmp_ln86_1033_reg_1316;
        icmp_ln86_1034_reg_1322 <= icmp_ln86_1034_fu_342_p2;
        icmp_ln86_1034_reg_1322_pp0_iter1_reg <= icmp_ln86_1034_reg_1322;
        icmp_ln86_1034_reg_1322_pp0_iter2_reg <= icmp_ln86_1034_reg_1322_pp0_iter1_reg;
        icmp_ln86_1034_reg_1322_pp0_iter3_reg <= icmp_ln86_1034_reg_1322_pp0_iter2_reg;
        icmp_ln86_1035_reg_1328 <= icmp_ln86_1035_fu_348_p2;
        icmp_ln86_1035_reg_1328_pp0_iter1_reg <= icmp_ln86_1035_reg_1328;
        icmp_ln86_1035_reg_1328_pp0_iter2_reg <= icmp_ln86_1035_reg_1328_pp0_iter1_reg;
        icmp_ln86_1035_reg_1328_pp0_iter3_reg <= icmp_ln86_1035_reg_1328_pp0_iter2_reg;
        icmp_ln86_1036_reg_1334 <= icmp_ln86_1036_fu_354_p2;
        icmp_ln86_1037_reg_1340 <= icmp_ln86_1037_fu_360_p2;
        icmp_ln86_1037_reg_1340_pp0_iter1_reg <= icmp_ln86_1037_reg_1340;
        icmp_ln86_1038_reg_1346 <= icmp_ln86_1038_fu_366_p2;
        icmp_ln86_1038_reg_1346_pp0_iter1_reg <= icmp_ln86_1038_reg_1346;
        icmp_ln86_1038_reg_1346_pp0_iter2_reg <= icmp_ln86_1038_reg_1346_pp0_iter1_reg;
        icmp_ln86_1039_reg_1352 <= icmp_ln86_1039_fu_372_p2;
        icmp_ln86_1039_reg_1352_pp0_iter1_reg <= icmp_ln86_1039_reg_1352;
        icmp_ln86_1039_reg_1352_pp0_iter2_reg <= icmp_ln86_1039_reg_1352_pp0_iter1_reg;
        icmp_ln86_1039_reg_1352_pp0_iter3_reg <= icmp_ln86_1039_reg_1352_pp0_iter2_reg;
        icmp_ln86_1040_reg_1358 <= icmp_ln86_1040_fu_378_p2;
        icmp_ln86_1040_reg_1358_pp0_iter1_reg <= icmp_ln86_1040_reg_1358;
        icmp_ln86_1040_reg_1358_pp0_iter2_reg <= icmp_ln86_1040_reg_1358_pp0_iter1_reg;
        icmp_ln86_1040_reg_1358_pp0_iter3_reg <= icmp_ln86_1040_reg_1358_pp0_iter2_reg;
        icmp_ln86_1040_reg_1358_pp0_iter4_reg <= icmp_ln86_1040_reg_1358_pp0_iter3_reg;
        icmp_ln86_1041_reg_1365 <= icmp_ln86_1041_fu_384_p2;
        icmp_ln86_1041_reg_1365_pp0_iter1_reg <= icmp_ln86_1041_reg_1365;
        icmp_ln86_1041_reg_1365_pp0_iter2_reg <= icmp_ln86_1041_reg_1365_pp0_iter1_reg;
        icmp_ln86_1041_reg_1365_pp0_iter3_reg <= icmp_ln86_1041_reg_1365_pp0_iter2_reg;
        icmp_ln86_1041_reg_1365_pp0_iter4_reg <= icmp_ln86_1041_reg_1365_pp0_iter3_reg;
        icmp_ln86_1042_reg_1371 <= icmp_ln86_1042_fu_390_p2;
        icmp_ln86_1042_reg_1371_pp0_iter1_reg <= icmp_ln86_1042_reg_1371;
        icmp_ln86_1042_reg_1371_pp0_iter2_reg <= icmp_ln86_1042_reg_1371_pp0_iter1_reg;
        icmp_ln86_1042_reg_1371_pp0_iter3_reg <= icmp_ln86_1042_reg_1371_pp0_iter2_reg;
        icmp_ln86_1042_reg_1371_pp0_iter4_reg <= icmp_ln86_1042_reg_1371_pp0_iter3_reg;
        icmp_ln86_1042_reg_1371_pp0_iter5_reg <= icmp_ln86_1042_reg_1371_pp0_iter4_reg;
        icmp_ln86_1042_reg_1371_pp0_iter6_reg <= icmp_ln86_1042_reg_1371_pp0_iter5_reg;
        icmp_ln86_1043_reg_1377 <= icmp_ln86_1043_fu_396_p2;
        icmp_ln86_1043_reg_1377_pp0_iter1_reg <= icmp_ln86_1043_reg_1377;
        icmp_ln86_1044_reg_1382 <= icmp_ln86_1044_fu_402_p2;
        icmp_ln86_1045_reg_1387 <= icmp_ln86_1045_fu_408_p2;
        icmp_ln86_1045_reg_1387_pp0_iter1_reg <= icmp_ln86_1045_reg_1387;
        icmp_ln86_1046_reg_1392 <= icmp_ln86_1046_fu_414_p2;
        icmp_ln86_1046_reg_1392_pp0_iter1_reg <= icmp_ln86_1046_reg_1392;
        icmp_ln86_1047_reg_1397 <= icmp_ln86_1047_fu_420_p2;
        icmp_ln86_1047_reg_1397_pp0_iter1_reg <= icmp_ln86_1047_reg_1397;
        icmp_ln86_1047_reg_1397_pp0_iter2_reg <= icmp_ln86_1047_reg_1397_pp0_iter1_reg;
        icmp_ln86_1048_reg_1402 <= icmp_ln86_1048_fu_426_p2;
        icmp_ln86_1048_reg_1402_pp0_iter1_reg <= icmp_ln86_1048_reg_1402;
        icmp_ln86_1048_reg_1402_pp0_iter2_reg <= icmp_ln86_1048_reg_1402_pp0_iter1_reg;
        icmp_ln86_1049_reg_1407 <= icmp_ln86_1049_fu_432_p2;
        icmp_ln86_1049_reg_1407_pp0_iter1_reg <= icmp_ln86_1049_reg_1407;
        icmp_ln86_1049_reg_1407_pp0_iter2_reg <= icmp_ln86_1049_reg_1407_pp0_iter1_reg;
        icmp_ln86_1050_reg_1412 <= icmp_ln86_1050_fu_438_p2;
        icmp_ln86_1050_reg_1412_pp0_iter1_reg <= icmp_ln86_1050_reg_1412;
        icmp_ln86_1050_reg_1412_pp0_iter2_reg <= icmp_ln86_1050_reg_1412_pp0_iter1_reg;
        icmp_ln86_1050_reg_1412_pp0_iter3_reg <= icmp_ln86_1050_reg_1412_pp0_iter2_reg;
        icmp_ln86_1051_reg_1417 <= icmp_ln86_1051_fu_444_p2;
        icmp_ln86_1051_reg_1417_pp0_iter1_reg <= icmp_ln86_1051_reg_1417;
        icmp_ln86_1051_reg_1417_pp0_iter2_reg <= icmp_ln86_1051_reg_1417_pp0_iter1_reg;
        icmp_ln86_1051_reg_1417_pp0_iter3_reg <= icmp_ln86_1051_reg_1417_pp0_iter2_reg;
        icmp_ln86_1052_reg_1422 <= icmp_ln86_1052_fu_450_p2;
        icmp_ln86_1052_reg_1422_pp0_iter1_reg <= icmp_ln86_1052_reg_1422;
        icmp_ln86_1052_reg_1422_pp0_iter2_reg <= icmp_ln86_1052_reg_1422_pp0_iter1_reg;
        icmp_ln86_1052_reg_1422_pp0_iter3_reg <= icmp_ln86_1052_reg_1422_pp0_iter2_reg;
        icmp_ln86_1053_reg_1427 <= icmp_ln86_1053_fu_456_p2;
        icmp_ln86_1053_reg_1427_pp0_iter1_reg <= icmp_ln86_1053_reg_1427;
        icmp_ln86_1053_reg_1427_pp0_iter2_reg <= icmp_ln86_1053_reg_1427_pp0_iter1_reg;
        icmp_ln86_1053_reg_1427_pp0_iter3_reg <= icmp_ln86_1053_reg_1427_pp0_iter2_reg;
        icmp_ln86_1053_reg_1427_pp0_iter4_reg <= icmp_ln86_1053_reg_1427_pp0_iter3_reg;
        icmp_ln86_1054_reg_1432 <= icmp_ln86_1054_fu_462_p2;
        icmp_ln86_1054_reg_1432_pp0_iter1_reg <= icmp_ln86_1054_reg_1432;
        icmp_ln86_1054_reg_1432_pp0_iter2_reg <= icmp_ln86_1054_reg_1432_pp0_iter1_reg;
        icmp_ln86_1054_reg_1432_pp0_iter3_reg <= icmp_ln86_1054_reg_1432_pp0_iter2_reg;
        icmp_ln86_1054_reg_1432_pp0_iter4_reg <= icmp_ln86_1054_reg_1432_pp0_iter3_reg;
        icmp_ln86_1055_reg_1437 <= icmp_ln86_1055_fu_468_p2;
        icmp_ln86_1055_reg_1437_pp0_iter1_reg <= icmp_ln86_1055_reg_1437;
        icmp_ln86_1055_reg_1437_pp0_iter2_reg <= icmp_ln86_1055_reg_1437_pp0_iter1_reg;
        icmp_ln86_1055_reg_1437_pp0_iter3_reg <= icmp_ln86_1055_reg_1437_pp0_iter2_reg;
        icmp_ln86_1055_reg_1437_pp0_iter4_reg <= icmp_ln86_1055_reg_1437_pp0_iter3_reg;
        icmp_ln86_1056_reg_1442 <= icmp_ln86_1056_fu_474_p2;
        icmp_ln86_1056_reg_1442_pp0_iter1_reg <= icmp_ln86_1056_reg_1442;
        icmp_ln86_1056_reg_1442_pp0_iter2_reg <= icmp_ln86_1056_reg_1442_pp0_iter1_reg;
        icmp_ln86_1056_reg_1442_pp0_iter3_reg <= icmp_ln86_1056_reg_1442_pp0_iter2_reg;
        icmp_ln86_1056_reg_1442_pp0_iter4_reg <= icmp_ln86_1056_reg_1442_pp0_iter3_reg;
        icmp_ln86_1056_reg_1442_pp0_iter5_reg <= icmp_ln86_1056_reg_1442_pp0_iter4_reg;
        icmp_ln86_1057_reg_1447 <= icmp_ln86_1057_fu_480_p2;
        icmp_ln86_1057_reg_1447_pp0_iter1_reg <= icmp_ln86_1057_reg_1447;
        icmp_ln86_1057_reg_1447_pp0_iter2_reg <= icmp_ln86_1057_reg_1447_pp0_iter1_reg;
        icmp_ln86_1057_reg_1447_pp0_iter3_reg <= icmp_ln86_1057_reg_1447_pp0_iter2_reg;
        icmp_ln86_1057_reg_1447_pp0_iter4_reg <= icmp_ln86_1057_reg_1447_pp0_iter3_reg;
        icmp_ln86_1057_reg_1447_pp0_iter5_reg <= icmp_ln86_1057_reg_1447_pp0_iter4_reg;
        icmp_ln86_1058_reg_1452 <= icmp_ln86_1058_fu_486_p2;
        icmp_ln86_1058_reg_1452_pp0_iter1_reg <= icmp_ln86_1058_reg_1452;
        icmp_ln86_1058_reg_1452_pp0_iter2_reg <= icmp_ln86_1058_reg_1452_pp0_iter1_reg;
        icmp_ln86_1058_reg_1452_pp0_iter3_reg <= icmp_ln86_1058_reg_1452_pp0_iter2_reg;
        icmp_ln86_1058_reg_1452_pp0_iter4_reg <= icmp_ln86_1058_reg_1452_pp0_iter3_reg;
        icmp_ln86_1058_reg_1452_pp0_iter5_reg <= icmp_ln86_1058_reg_1452_pp0_iter4_reg;
        icmp_ln86_1058_reg_1452_pp0_iter6_reg <= icmp_ln86_1058_reg_1452_pp0_iter5_reg;
        icmp_ln86_reg_1288 <= icmp_ln86_fu_312_p2;
        icmp_ln86_reg_1288_pp0_iter1_reg <= icmp_ln86_reg_1288;
        icmp_ln86_reg_1288_pp0_iter2_reg <= icmp_ln86_reg_1288_pp0_iter1_reg;
        icmp_ln86_reg_1288_pp0_iter3_reg <= icmp_ln86_reg_1288_pp0_iter2_reg;
        or_ln117_908_reg_1530 <= or_ln117_908_fu_686_p2;
        or_ln117_912_reg_1560 <= or_ln117_912_fu_793_p2;
        or_ln117_917_reg_1598 <= or_ln117_917_fu_932_p2;
        or_ln117_919_reg_1608 <= or_ln117_919_fu_952_p2;
        or_ln117_921_reg_1614 <= or_ln117_921_fu_958_p2;
        or_ln117_921_reg_1614_pp0_iter5_reg <= or_ln117_921_reg_1614;
        or_ln117_923_reg_1622 <= or_ln117_923_fu_1034_p2;
        or_ln117_927_reg_1632 <= or_ln117_927_fu_1103_p2;
        or_ln117_reg_1497 <= or_ln117_fu_548_p2;
        select_ln117_1013_reg_1525 <= select_ln117_1013_fu_679_p3;
        select_ln117_1019_reg_1565 <= select_ln117_1019_fu_807_p3;
        select_ln117_1025_reg_1603 <= select_ln117_1025_fu_944_p3;
        select_ln117_1031_reg_1627 <= select_ln117_1031_fu_1047_p3;
        select_ln117_1035_reg_1637 <= select_ln117_1035_fu_1117_p3;
        xor_ln104_497_reg_1588 <= xor_ln104_497_fu_844_p2;
        xor_ln104_497_reg_1588_pp0_iter5_reg <= xor_ln104_497_reg_1588;
        xor_ln104_reg_1502 <= xor_ln104_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
    end
end

assign agg_result_fu_1152_p65 = 'bx;

assign agg_result_fu_1152_p66 = ((or_ln117_928_fu_1140_p2[0:0] == 1'b1) ? select_ln117_1035_reg_1637 : 5'd31);

assign and_ln102_1279_fu_691_p2 = (xor_ln104_reg_1502 & icmp_ln86_1031_reg_1304_pp0_iter2_reg);

assign and_ln102_1280_fu_508_p2 = (icmp_ln86_1032_reg_1310 & and_ln102_reg_1457);

assign and_ln102_1281_fu_559_p2 = (icmp_ln86_1033_reg_1316_pp0_iter1_reg & and_ln104_reg_1467);

assign and_ln102_1282_fu_705_p2 = (icmp_ln86_1034_reg_1322_pp0_iter2_reg & and_ln102_1279_fu_691_p2);

assign and_ln102_1283_fu_825_p2 = (icmp_ln86_1035_reg_1328_pp0_iter3_reg & and_ln104_185_reg_1542);

assign and_ln102_1284_fu_522_p2 = (icmp_ln86_1036_reg_1334 & and_ln102_1280_fu_508_p2);

assign and_ln102_1285_fu_532_p2 = (icmp_ln86_1037_reg_1340 & and_ln104_186_fu_517_p2);

assign and_ln102_1286_fu_578_p2 = (icmp_ln86_1038_reg_1346_pp0_iter1_reg & and_ln102_1281_fu_559_p2);

assign and_ln102_1287_fu_715_p2 = (icmp_ln86_1039_reg_1352_pp0_iter2_reg & and_ln104_187_reg_1514);

assign and_ln102_1288_fu_719_p2 = (icmp_ln86_1040_reg_1358_pp0_iter2_reg & and_ln102_1282_fu_705_p2);

assign and_ln102_1289_fu_849_p2 = (icmp_ln86_1041_reg_1365_pp0_iter3_reg & and_ln104_188_fu_820_p2);

assign and_ln102_1290_fu_967_p2 = (icmp_ln86_1040_reg_1358_pp0_iter4_reg & and_ln102_1283_reg_1575);

assign and_ln102_1291_fu_1055_p2 = (icmp_ln86_1042_reg_1371_pp0_iter5_reg & and_ln104_189_reg_1582_pp0_iter5_reg);

assign and_ln102_1292_fu_583_p2 = (icmp_ln86_1043_reg_1377_pp0_iter1_reg & and_ln102_1284_reg_1485);

assign and_ln102_1293_fu_537_p2 = (xor_ln104_493_fu_527_p2 & icmp_ln86_1044_reg_1382);

assign and_ln102_1294_fu_542_p2 = (and_ln102_1293_fu_537_p2 & and_ln102_1280_fu_508_p2);

assign and_ln102_1295_fu_587_p2 = (icmp_ln86_1045_reg_1387_pp0_iter1_reg & and_ln102_1285_reg_1491);

assign and_ln102_1296_fu_591_p2 = (xor_ln104_494_fu_573_p2 & icmp_ln86_1046_reg_1392_pp0_iter1_reg);

assign and_ln102_1297_fu_596_p2 = (and_ln104_186_reg_1480 & and_ln102_1296_fu_591_p2);

assign and_ln102_1298_fu_724_p2 = (icmp_ln86_1047_reg_1397_pp0_iter2_reg & and_ln102_1286_reg_1520);

assign and_ln102_1299_fu_728_p2 = (xor_ln104_495_fu_710_p2 & icmp_ln86_1048_reg_1402_pp0_iter2_reg);

assign and_ln102_1300_fu_733_p2 = (and_ln102_1299_fu_728_p2 & and_ln102_1281_reg_1508);

assign and_ln102_1301_fu_738_p2 = (icmp_ln86_1049_reg_1407_pp0_iter2_reg & and_ln102_1287_fu_715_p2);

assign and_ln102_1302_fu_854_p2 = (xor_ln104_496_fu_839_p2 & icmp_ln86_1050_reg_1412_pp0_iter3_reg);

assign and_ln102_1303_fu_859_p2 = (and_ln104_187_reg_1514_pp0_iter3_reg & and_ln102_1302_fu_854_p2);

assign and_ln102_1304_fu_864_p2 = (icmp_ln86_1051_reg_1417_pp0_iter3_reg & and_ln102_1288_reg_1554);

assign and_ln102_1305_fu_868_p2 = (xor_ln104_497_fu_844_p2 & icmp_ln86_1052_reg_1422_pp0_iter3_reg);

assign and_ln102_1306_fu_873_p2 = (and_ln102_1305_fu_868_p2 & and_ln102_1282_reg_1548);

assign and_ln102_1307_fu_971_p2 = (icmp_ln86_1053_reg_1427_pp0_iter4_reg & and_ln102_1289_reg_1593);

assign and_ln102_1308_fu_975_p2 = (xor_ln104_498_fu_962_p2 & icmp_ln86_1054_reg_1432_pp0_iter4_reg);

assign and_ln102_1309_fu_980_p2 = (and_ln104_188_reg_1570 & and_ln102_1308_fu_975_p2);

assign and_ln102_1310_fu_985_p2 = (icmp_ln86_1055_reg_1437_pp0_iter4_reg & and_ln102_1290_fu_967_p2);

assign and_ln102_1311_fu_1059_p2 = (xor_ln104_497_reg_1588_pp0_iter5_reg & icmp_ln86_1056_reg_1442_pp0_iter5_reg);

assign and_ln102_1312_fu_1063_p2 = (and_ln102_1311_fu_1059_p2 & and_ln102_1283_reg_1575_pp0_iter5_reg);

assign and_ln102_1313_fu_1068_p2 = (icmp_ln86_1057_reg_1447_pp0_iter5_reg & and_ln102_1291_fu_1055_p2);

assign and_ln102_1314_fu_1130_p2 = (xor_ln104_499_fu_1125_p2 & icmp_ln86_1058_reg_1452_pp0_iter6_reg);

assign and_ln102_1315_fu_1135_p2 = (and_ln104_189_reg_1582_pp0_iter6_reg & and_ln102_1314_fu_1130_p2);

assign and_ln102_fu_492_p2 = (icmp_ln86_fu_312_p2 & icmp_ln86_1030_fu_318_p2);

assign and_ln104_185_fu_700_p2 = (xor_ln104_reg_1502 & xor_ln104_488_fu_695_p2);

assign and_ln104_186_fu_517_p2 = (xor_ln104_489_fu_512_p2 & and_ln102_reg_1457);

assign and_ln104_187_fu_568_p2 = (xor_ln104_490_fu_563_p2 & and_ln104_reg_1467);

assign and_ln104_188_fu_820_p2 = (xor_ln104_491_fu_815_p2 & and_ln102_1279_reg_1536);

assign and_ln104_189_fu_834_p2 = (xor_ln104_492_fu_829_p2 & and_ln104_185_reg_1542);

assign and_ln104_fu_503_p2 = (xor_ln104_487_fu_498_p2 & icmp_ln86_reg_1288);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1152_p67;

assign icmp_ln86_1030_fu_318_p2 = (($signed(x_14_val_int_reg) < $signed(18'd337)) ? 1'b1 : 1'b0);

assign icmp_ln86_1031_fu_324_p2 = (($signed(x_1_val_int_reg) < $signed(18'd445)) ? 1'b1 : 1'b0);

assign icmp_ln86_1032_fu_330_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261845)) ? 1'b1 : 1'b0);

assign icmp_ln86_1033_fu_336_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261884)) ? 1'b1 : 1'b0);

assign icmp_ln86_1034_fu_342_p2 = (($signed(x_15_val_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign icmp_ln86_1035_fu_348_p2 = (($signed(x_6_val_int_reg) < $signed(18'd2351)) ? 1'b1 : 1'b0);

assign icmp_ln86_1036_fu_354_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261097)) ? 1'b1 : 1'b0);

assign icmp_ln86_1037_fu_360_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261795)) ? 1'b1 : 1'b0);

assign icmp_ln86_1038_fu_366_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1504)) ? 1'b1 : 1'b0);

assign icmp_ln86_1039_fu_372_p2 = (($signed(x_6_val_int_reg) < $signed(18'd260778)) ? 1'b1 : 1'b0);

assign icmp_ln86_1040_fu_378_p2 = (($signed(x_15_val_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_1041_fu_384_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261290)) ? 1'b1 : 1'b0);

assign icmp_ln86_1042_fu_390_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261169)) ? 1'b1 : 1'b0);

assign icmp_ln86_1043_fu_396_p2 = (($signed(x_7_val_int_reg) < $signed(18'd260942)) ? 1'b1 : 1'b0);

assign icmp_ln86_1044_fu_402_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261533)) ? 1'b1 : 1'b0);

assign icmp_ln86_1045_fu_408_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261897)) ? 1'b1 : 1'b0);

assign icmp_ln86_1046_fu_414_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261163)) ? 1'b1 : 1'b0);

assign icmp_ln86_1047_fu_420_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261045)) ? 1'b1 : 1'b0);

assign icmp_ln86_1048_fu_426_p2 = (($signed(x_2_val_int_reg) < $signed(18'd1715)) ? 1'b1 : 1'b0);

assign icmp_ln86_1049_fu_432_p2 = (($signed(x_7_val_int_reg) < $signed(18'd260821)) ? 1'b1 : 1'b0);

assign icmp_ln86_1050_fu_438_p2 = (($signed(x_11_val_int_reg) < $signed(18'd260881)) ? 1'b1 : 1'b0);

assign icmp_ln86_1051_fu_444_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261843)) ? 1'b1 : 1'b0);

assign icmp_ln86_1052_fu_450_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261752)) ? 1'b1 : 1'b0);

assign icmp_ln86_1053_fu_456_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260925)) ? 1'b1 : 1'b0);

assign icmp_ln86_1054_fu_462_p2 = (($signed(x_14_val_int_reg) < $signed(18'd262020)) ? 1'b1 : 1'b0);

assign icmp_ln86_1055_fu_468_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261473)) ? 1'b1 : 1'b0);

assign icmp_ln86_1056_fu_474_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261468)) ? 1'b1 : 1'b0);

assign icmp_ln86_1057_fu_480_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261450)) ? 1'b1 : 1'b0);

assign icmp_ln86_1058_fu_486_p2 = (($signed(x_3_val_int_reg) < $signed(18'd523)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_312_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261069)) ? 1'b1 : 1'b0);

assign or_ln117_904_fu_629_p2 = (and_ln102_1295_fu_587_p2 | and_ln102_1280_reg_1473);

assign or_ln117_905_fu_641_p2 = (and_ln102_1285_reg_1491 | and_ln102_1280_reg_1473);

assign or_ln117_906_fu_653_p2 = (or_ln117_905_fu_641_p2 | and_ln102_1297_fu_596_p2);

assign or_ln117_907_fu_743_p2 = (and_ln102_reg_1457_pp0_iter2_reg | and_ln102_1298_fu_724_p2);

assign or_ln117_908_fu_686_p2 = (and_ln102_reg_1457_pp0_iter1_reg | and_ln102_1286_fu_578_p2);

assign or_ln117_909_fu_755_p2 = (or_ln117_908_reg_1530 | and_ln102_1300_fu_733_p2);

assign or_ln117_910_fu_767_p2 = (and_ln102_reg_1457_pp0_iter2_reg | and_ln102_1281_reg_1508);

assign or_ln117_911_fu_779_p2 = (or_ln117_910_fu_767_p2 | and_ln102_1301_fu_738_p2);

assign or_ln117_912_fu_793_p2 = (or_ln117_910_fu_767_p2 | and_ln102_1287_fu_715_p2);

assign or_ln117_913_fu_878_p2 = (or_ln117_912_reg_1560 | and_ln102_1303_fu_859_p2);

assign or_ln117_914_fu_894_p2 = (icmp_ln86_reg_1288_pp0_iter3_reg | and_ln102_1304_fu_864_p2);

assign or_ln117_915_fu_906_p2 = (icmp_ln86_reg_1288_pp0_iter3_reg | and_ln102_1288_reg_1554);

assign or_ln117_916_fu_918_p2 = (or_ln117_915_fu_906_p2 | and_ln102_1306_fu_873_p2);

assign or_ln117_917_fu_932_p2 = (icmp_ln86_reg_1288_pp0_iter3_reg | and_ln102_1282_reg_1548);

assign or_ln117_918_fu_990_p2 = (or_ln117_917_reg_1598 | and_ln102_1307_fu_971_p2);

assign or_ln117_919_fu_952_p2 = (or_ln117_917_fu_932_p2 | and_ln102_1289_fu_849_p2);

assign or_ln117_920_fu_1002_p2 = (or_ln117_919_reg_1608 | and_ln102_1309_fu_980_p2);

assign or_ln117_921_fu_958_p2 = (icmp_ln86_reg_1288_pp0_iter3_reg | and_ln102_1279_reg_1536);

assign or_ln117_922_fu_1022_p2 = (or_ln117_921_reg_1614 | and_ln102_1310_fu_985_p2);

assign or_ln117_923_fu_1034_p2 = (or_ln117_921_reg_1614 | and_ln102_1290_fu_967_p2);

assign or_ln117_924_fu_1073_p2 = (or_ln117_923_reg_1622 | and_ln102_1312_fu_1063_p2);

assign or_ln117_925_fu_1078_p2 = (or_ln117_921_reg_1614_pp0_iter5_reg | and_ln102_1283_reg_1575_pp0_iter5_reg);

assign or_ln117_926_fu_1089_p2 = (or_ln117_925_fu_1078_p2 | and_ln102_1313_fu_1068_p2);

assign or_ln117_927_fu_1103_p2 = (or_ln117_925_fu_1078_p2 | and_ln102_1291_fu_1055_p2);

assign or_ln117_928_fu_1140_p2 = (or_ln117_927_reg_1632 | and_ln102_1315_fu_1135_p2);

assign or_ln117_fu_548_p2 = (and_ln102_1294_fu_542_p2 | and_ln102_1284_fu_522_p2);

assign select_ln117_1008_fu_618_p3 = ((or_ln117_reg_1497[0:0] == 1'b1) ? select_ln117_fu_611_p3 : 2'd3);

assign select_ln117_1009_fu_634_p3 = ((and_ln102_1280_reg_1473[0:0] == 1'b1) ? zext_ln117_106_fu_625_p1 : 3'd4);

assign select_ln117_1010_fu_645_p3 = ((or_ln117_904_fu_629_p2[0:0] == 1'b1) ? select_ln117_1009_fu_634_p3 : 3'd5);

assign select_ln117_1011_fu_659_p3 = ((or_ln117_905_fu_641_p2[0:0] == 1'b1) ? select_ln117_1010_fu_645_p3 : 3'd6);

assign select_ln117_1012_fu_667_p3 = ((or_ln117_906_fu_653_p2[0:0] == 1'b1) ? select_ln117_1011_fu_659_p3 : 3'd7);

assign select_ln117_1013_fu_679_p3 = ((and_ln102_reg_1457_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_107_fu_675_p1 : 4'd8);

assign select_ln117_1014_fu_748_p3 = ((or_ln117_907_fu_743_p2[0:0] == 1'b1) ? select_ln117_1013_reg_1525 : 4'd9);

assign select_ln117_1015_fu_760_p3 = ((or_ln117_908_reg_1530[0:0] == 1'b1) ? select_ln117_1014_fu_748_p3 : 4'd10);

assign select_ln117_1016_fu_771_p3 = ((or_ln117_909_fu_755_p2[0:0] == 1'b1) ? select_ln117_1015_fu_760_p3 : 4'd11);

assign select_ln117_1017_fu_785_p3 = ((or_ln117_910_fu_767_p2[0:0] == 1'b1) ? select_ln117_1016_fu_771_p3 : 4'd12);

assign select_ln117_1018_fu_799_p3 = ((or_ln117_911_fu_779_p2[0:0] == 1'b1) ? select_ln117_1017_fu_785_p3 : 4'd13);

assign select_ln117_1019_fu_807_p3 = ((or_ln117_912_fu_793_p2[0:0] == 1'b1) ? select_ln117_1018_fu_799_p3 : 4'd14);

assign select_ln117_1020_fu_883_p3 = ((or_ln117_913_fu_878_p2[0:0] == 1'b1) ? select_ln117_1019_reg_1565 : 4'd15);

assign select_ln117_1021_fu_899_p3 = ((icmp_ln86_reg_1288_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_108_fu_890_p1 : 5'd16);

assign select_ln117_1022_fu_910_p3 = ((or_ln117_914_fu_894_p2[0:0] == 1'b1) ? select_ln117_1021_fu_899_p3 : 5'd17);

assign select_ln117_1023_fu_924_p3 = ((or_ln117_915_fu_906_p2[0:0] == 1'b1) ? select_ln117_1022_fu_910_p3 : 5'd18);

assign select_ln117_1024_fu_936_p3 = ((or_ln117_916_fu_918_p2[0:0] == 1'b1) ? select_ln117_1023_fu_924_p3 : 5'd19);

assign select_ln117_1025_fu_944_p3 = ((or_ln117_917_fu_932_p2[0:0] == 1'b1) ? select_ln117_1024_fu_936_p3 : 5'd20);

assign select_ln117_1026_fu_995_p3 = ((or_ln117_918_fu_990_p2[0:0] == 1'b1) ? select_ln117_1025_reg_1603 : 5'd21);

assign select_ln117_1027_fu_1007_p3 = ((or_ln117_919_reg_1608[0:0] == 1'b1) ? select_ln117_1026_fu_995_p3 : 5'd22);

assign select_ln117_1028_fu_1014_p3 = ((or_ln117_920_fu_1002_p2[0:0] == 1'b1) ? select_ln117_1027_fu_1007_p3 : 5'd23);

assign select_ln117_1029_fu_1027_p3 = ((or_ln117_921_reg_1614[0:0] == 1'b1) ? select_ln117_1028_fu_1014_p3 : 5'd24);

assign select_ln117_1030_fu_1039_p3 = ((or_ln117_922_fu_1022_p2[0:0] == 1'b1) ? select_ln117_1029_fu_1027_p3 : 5'd25);

assign select_ln117_1031_fu_1047_p3 = ((or_ln117_923_fu_1034_p2[0:0] == 1'b1) ? select_ln117_1030_fu_1039_p3 : 5'd26);

assign select_ln117_1032_fu_1082_p3 = ((or_ln117_924_fu_1073_p2[0:0] == 1'b1) ? select_ln117_1031_reg_1627 : 5'd27);

assign select_ln117_1033_fu_1095_p3 = ((or_ln117_925_fu_1078_p2[0:0] == 1'b1) ? select_ln117_1032_fu_1082_p3 : 5'd28);

assign select_ln117_1034_fu_1109_p3 = ((or_ln117_926_fu_1089_p2[0:0] == 1'b1) ? select_ln117_1033_fu_1095_p3 : 5'd29);

assign select_ln117_1035_fu_1117_p3 = ((or_ln117_927_fu_1103_p2[0:0] == 1'b1) ? select_ln117_1034_fu_1109_p3 : 5'd30);

assign select_ln117_fu_611_p3 = ((and_ln102_1284_reg_1485[0:0] == 1'b1) ? zext_ln117_fu_607_p1 : 2'd2);

assign xor_ln104_487_fu_498_p2 = (icmp_ln86_1030_reg_1299 ^ 1'd1);

assign xor_ln104_488_fu_695_p2 = (icmp_ln86_1031_reg_1304_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_489_fu_512_p2 = (icmp_ln86_1032_reg_1310 ^ 1'd1);

assign xor_ln104_490_fu_563_p2 = (icmp_ln86_1033_reg_1316_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_491_fu_815_p2 = (icmp_ln86_1034_reg_1322_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_492_fu_829_p2 = (icmp_ln86_1035_reg_1328_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_493_fu_527_p2 = (icmp_ln86_1036_reg_1334 ^ 1'd1);

assign xor_ln104_494_fu_573_p2 = (icmp_ln86_1037_reg_1340_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_495_fu_710_p2 = (icmp_ln86_1038_reg_1346_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_496_fu_839_p2 = (icmp_ln86_1039_reg_1352_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_497_fu_844_p2 = (icmp_ln86_1040_reg_1358_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_498_fu_962_p2 = (icmp_ln86_1041_reg_1365_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_499_fu_1125_p2 = (icmp_ln86_1042_reg_1371_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_554_p2 = (icmp_ln86_reg_1288_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_601_p2 = (1'd1 ^ and_ln102_1292_fu_583_p2);

assign zext_ln117_106_fu_625_p1 = select_ln117_1008_fu_618_p3;

assign zext_ln117_107_fu_675_p1 = select_ln117_1012_fu_667_p3;

assign zext_ln117_108_fu_890_p1 = select_ln117_1020_fu_883_p3;

assign zext_ln117_fu_607_p1 = xor_ln117_fu_601_p2;

endmodule //my_prj_decision_function_64
