# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 18:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 18:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 18:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 18:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 18:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 18:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Warning: ./cpu.sv(823): (vlog-2697) MSB of part-select into 'OPCODE_NOOP' is out of bounds.
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 18:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:28:37 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 18:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 18:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 18:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 18:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 18:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:28:40 on Apr 16,2025, Elapsed time: 0:05:42
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:28:40 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(383): [PCDPC] - Port size (32) does not match connection size (1) for port 'instruction'. The port definition is at: ./instructmem.sv(118).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory File: ./instructmem.sv
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
add wave -position end  sim:/cpu_testbench/dut/reset_flush_rf
add wave -position end  sim:/cpu_testbench/dut/reset_flush_ex
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/ARM_pipelined_processor/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:36 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 18:31:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:37 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 18:31:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:37 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Warning: ./cpu.sv(823): (vlog-2697) MSB of part-select into 'OPCODE_NOOP' is out of bounds.
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 18:31:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:37 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:31:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:37 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:31:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:37 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 18:31:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 18:31:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 18:31:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 18:31:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:37 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 18:31:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:31:38 on Apr 16,2025, Elapsed time: 0:02:58
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:31:38 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(383): [PCDPC] - Port size (32) does not match connection size (1) for port 'instruction'. The port definition is at: ./instructmem.sv(118).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory File: ./instructmem.sv
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 18:32:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:32:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 18:32:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 18:32:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:37 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:38 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 18:32:38 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:32:42 on Apr 16,2025, Elapsed time: 0:01:04
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:32:43 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(383): [PCDPC] - Port size (32) does not match connection size (1) for port 'instruction'. The port definition is at: ./instructmem.sv(118).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory File: ./instructmem.sv
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
add wave -position 6  sim:/cpu_testbench/dut/instruction_temp
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/ARM_pipelined_processor/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:16 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 18:36:16 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:17 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 18:36:17 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:17 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:36:17 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:17 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:36:17 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:17 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 18:36:17 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:17 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 18:36:17 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:17 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 18:36:17 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:17 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 18:36:17 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:17 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 18:36:17 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:36:18 on Apr 16,2025, Elapsed time: 0:03:35
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:36:18 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(383): [PCDPC] - Port size (32) does not match connection size (1) for port 'instruction'. The port definition is at: ./instructmem.sv(118).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory File: ./instructmem.sv
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 18:36:56 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:56 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 18:36:57 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:57 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 18:36:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:57 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 18:36:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:57 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 18:36:57 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:37:03 on Apr 16,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:37:03 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 18:47:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:36 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:47:37 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:37 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:47:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:37 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 18:47:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 18:47:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 18:47:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 18:47:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:37 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 18:47:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:47:38 on Apr 16,2025, Elapsed time: 0:10:35
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:47:38 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'A' in data on line 2 of file "benchmarks/test_special_cbz_targeted.arm".    : ./instructmem.sv(142)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'D' in data on line 2 of file "benchmarks/test_special_cbz_targeted.arm".    : ./instructmem.sv(142)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'D' in data on line 2 of file "benchmarks/test_special_cbz_targeted.arm".    : ./instructmem.sv(142)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory
# ** Warning: (vsim-PLI-3409) Illegal binary digit 'I' in data on line 2 of file "benchmarks/test_special_cbz_targeted.arm".    : ./instructmem.sv(142)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/instruction_memory
# Running benchmark: benchmarks/test_special_cbz_targeted.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:52 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 18:48:52 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:52 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:53 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 18:48:53 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:54 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 18:48:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:54 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 18:48:54 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:48:55 on Apr 16,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:48:55 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test_special_cbz_targeted.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
add wave -position 10  sim:/cpu_testbench/dut/rf_a_input
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/ARM_pipelined_processor/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:04:39 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:39 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:04:40 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:40 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:04:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:40 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:04:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:40 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:04:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:40 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:04:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:04:40 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:04:40 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:04:41 on Apr 16,2025, Elapsed time: 0:15:46
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:04:41 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test_special_cbz_targeted.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
add wave -position end  sim:/cpu_testbench/dut/forward_rd_exec_to_a
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/ARM_pipelined_processor/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:59 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:07:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:59 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:08:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:00 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:08:01 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:01 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:08:01 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:08:02 on Apr 16,2025, Elapsed time: 0:03:21
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:08:02 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test_special_cbz_targeted.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
add wave -position end  sim:/cpu_testbench/dut/rn_can_write
add wave -position end  sim:/cpu_testbench/dut/eq_rn_rf
add wave -position end  sim:/cpu_testbench/dut/ex_reg_write
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/ARM_pipelined_processor/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:47 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:09:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:47 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:09:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:09:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:48 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:09:49 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:49 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:09:49 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:09:49 on Apr 16,2025, Elapsed time: 0:01:47
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:09:49 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test_special_cbz_targeted.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
add wave -position end  sim:/cpu_testbench/dut/ex_rd_addr
add wave -position end  sim:/cpu_testbench/dut/rf_rn_addr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/ARM_pipelined_processor/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:26 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:11:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:26 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:11:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:26 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:11:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:11:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:27 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:11:28 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:28 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:11:28 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:11:29 on Apr 16,2025, Elapsed time: 0:01:40
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:11:29 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test_special_cbz_targeted.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
add wave -position end  sim:/cpu_testbench/dut/forward_rd_exec_to_b
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/ARM_pipelined_processor/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:17:47 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:47 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:17:48 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:48 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:17:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:48 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:17:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:48 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:17:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:48 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:17:48 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:17:49 on Apr 16,2025, Elapsed time: 0:06:20
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:17:49 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test_special_cbz_targeted.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:18:59 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:19:00 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:00 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:19:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:00 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:19:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:00 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:19:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:00 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:19:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:00 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:19:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:00 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:19:00 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:19:01 on Apr 16,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:19:01 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test_special_cbz_targeted.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:23:10 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:10 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:23:11 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:11 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:23:11 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:11 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:23:11 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:11 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:23:11 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:11 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:23:11 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:11 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:23:11 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:11 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:23:11 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:11 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:23:11 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:23:15 on Apr 16,2025, Elapsed time: 0:04:14
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:23:15 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test03_CbzB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:25:12 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:12 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:13 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:25:13 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:25:14 on Apr 16,2025, Elapsed time: 0:01:59
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:25:14 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
add wave -position end  sim:/cpu_testbench/dut/data_memory/mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/ARM_pipelined_processor/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:28:36 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:36 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:37 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:28:37 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:28:38 on Apr 16,2025, Elapsed time: 0:03:24
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:28:38 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test04_LdurStur.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:32 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:29:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:32 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:29:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:32 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:29:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:32 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:29:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:32 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:29:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:32 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:29:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:32 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:29:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:32 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:29:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:32 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:29:32 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:33 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:29:33 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:29:34 on Apr 16,2025, Elapsed time: 0:00:56
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:29:34 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test05_Blt.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
add wave -position end  sim:/cpu_testbench/dut/blt_should_branch
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/ARM_pipelined_processor/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:36:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:36:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:36:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:36:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:36:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:36:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:36:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:36:23 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:24 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:36:24 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:36:25 on Apr 16,2025, Elapsed time: 0:06:51
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:36:25 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test05_Blt.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:40:21 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:21 on Apr 16,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:22 on Apr 16,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 19:40:22 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:40:29 on Apr 16,2025, Elapsed time: 0:04:04
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:40:29 on Apr 16,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14416 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test05_Blt.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(1013)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 1013
