#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep 10 14:01:57 2019
# Process ID: 13192
# Current directory: C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1
# Command line: vivado.exe -log MegaMux_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MegaMux_wrapper.tcl
# Log file: C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1/MegaMux_wrapper.vds
# Journal file: C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MegaMux_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 294.652 ; gain = 0.000
Command: synth_design -top MegaMux_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 684.762 ; gain = 177.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MegaMux_wrapper' [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/imports/hdl/MegaMux_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'MegaMux' declared at 'C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/synth/MegaMux.vhd:14' bound to instance 'MegaMux_i' of component 'MegaMux' [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/imports/hdl/MegaMux_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'MegaMux' [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/synth/MegaMux.vhd:28]
INFO: [Synth 8-3491] module 'MegaMux_Mux1x2_0_0' declared at 'C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1/.Xil/Vivado-13192-Sebastian-uni/realtime/MegaMux_Mux1x2_0_0_stub.vhdl:5' bound to instance 'Mux1x2_0' of component 'MegaMux_Mux1x2_0_0' [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/synth/MegaMux.vhd:71]
INFO: [Synth 8-638] synthesizing module 'MegaMux_Mux1x2_0_0' [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1/.Xil/Vivado-13192-Sebastian-uni/realtime/MegaMux_Mux1x2_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'MegaMux_Mux1x2_0_1' declared at 'C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1/.Xil/Vivado-13192-Sebastian-uni/realtime/MegaMux_Mux1x2_0_1_stub.vhdl:5' bound to instance 'Mux1x2_1' of component 'MegaMux_Mux1x2_0_1' [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/synth/MegaMux.vhd:77]
INFO: [Synth 8-638] synthesizing module 'MegaMux_Mux1x2_0_1' [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1/.Xil/Vivado-13192-Sebastian-uni/realtime/MegaMux_Mux1x2_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'MegaMux_Mux1x2_0_2' declared at 'C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1/.Xil/Vivado-13192-Sebastian-uni/realtime/MegaMux_Mux1x2_0_2_stub.vhdl:5' bound to instance 'Mux1x2_2' of component 'MegaMux_Mux1x2_0_2' [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/synth/MegaMux.vhd:83]
INFO: [Synth 8-638] synthesizing module 'MegaMux_Mux1x2_0_2' [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1/.Xil/Vivado-13192-Sebastian-uni/realtime/MegaMux_Mux1x2_0_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'MegaMux_xlconcat_0_1' declared at 'c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ip/MegaMux_xlconcat_0_1/synth/MegaMux_xlconcat_0_1.v:58' bound to instance 'xlconcat_0' of component 'MegaMux_xlconcat_0_1' [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/synth/MegaMux.vhd:89]
INFO: [Synth 8-6157] synthesizing module 'MegaMux_xlconcat_0_1' [c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ip/MegaMux_xlconcat_0_1/synth/MegaMux_xlconcat_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (1#1) [c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MegaMux_xlconcat_0_1' (2#1) [c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ip/MegaMux_xlconcat_0_1/synth/MegaMux_xlconcat_0_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'MegaMux' (3#1) [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/synth/MegaMux.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'MegaMux_wrapper' (4#1) [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/imports/hdl/MegaMux_wrapper.vhd:24]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 748.977 ; gain = 241.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 748.977 ; gain = 241.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 748.977 ; gain = 241.531
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ip/MegaMux_Mux1x2_0_0/MegaMux_Mux1x2_0_0/MegaMux_Mux1x2_0_0_in_context.xdc] for cell 'MegaMux_i/Mux1x2_0'
Finished Parsing XDC File [c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ip/MegaMux_Mux1x2_0_0/MegaMux_Mux1x2_0_0/MegaMux_Mux1x2_0_0_in_context.xdc] for cell 'MegaMux_i/Mux1x2_0'
Parsing XDC File [c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ip/MegaMux_Mux1x2_0_1/MegaMux_Mux1x2_0_1/MegaMux_Mux1x2_0_1_in_context.xdc] for cell 'MegaMux_i/Mux1x2_1'
Finished Parsing XDC File [c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ip/MegaMux_Mux1x2_0_1/MegaMux_Mux1x2_0_1/MegaMux_Mux1x2_0_1_in_context.xdc] for cell 'MegaMux_i/Mux1x2_1'
Parsing XDC File [c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ip/MegaMux_Mux1x2_0_2/MegaMux_Mux1x2_0_2/MegaMux_Mux1x2_0_2_in_context.xdc] for cell 'MegaMux_i/Mux1x2_2'
Finished Parsing XDC File [c:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/sources_1/bd/MegaMux/ip/MegaMux_Mux1x2_0_2/MegaMux_Mux1x2_0_2/MegaMux_Mux1x2_0_2_in_context.xdc] for cell 'MegaMux_i/Mux1x2_2'
Parsing XDC File [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc:74]
Finished Parsing XDC File [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MegaMux_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MegaMux_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MegaMux_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 789.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 789.020 ; gain = 281.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 789.020 ; gain = 281.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MegaMux_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MegaMux_i/Mux1x2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MegaMux_i/Mux1x2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MegaMux_i/Mux1x2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MegaMux_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 789.020 ; gain = 281.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 789.020 ; gain = 281.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 789.020 ; gain = 281.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 821.930 ; gain = 314.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 821.930 ; gain = 314.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 831.719 ; gain = 324.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 847.523 ; gain = 340.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 847.523 ; gain = 340.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 847.523 ; gain = 340.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 847.523 ; gain = 340.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 847.523 ; gain = 340.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 847.523 ; gain = 340.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |MegaMux_Mux1x2_0_0 |         1|
|2     |MegaMux_Mux1x2_0_1 |         1|
|3     |MegaMux_Mux1x2_0_2 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |MegaMux_Mux1x2_0_0_bbox_0 |     1|
|2     |MegaMux_Mux1x2_0_1_bbox_1 |     1|
|3     |MegaMux_Mux1x2_0_2_bbox_2 |     1|
|4     |IBUF                      |     6|
|5     |OBUF                      |     1|
+------+--------------------------+------+

Report Instance Areas: 
+------+---------------+---------------------+------+
|      |Instance       |Module               |Cells |
+------+---------------+---------------------+------+
|1     |top            |                     |    10|
|2     |  MegaMux_i    |MegaMux              |     3|
|3     |    xlconcat_0 |MegaMux_xlconcat_0_1 |     0|
+------+---------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 847.523 ; gain = 340.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 847.523 ; gain = 300.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 847.523 ; gain = 340.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 862.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 862.410 ; gain = 567.758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 862.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Muxdemo_Lek2/Muxdemo_Lek2.runs/synth_1/MegaMux_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MegaMux_wrapper_utilization_synth.rpt -pb MegaMux_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 14:02:44 2019...
