# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../../IPG_RTL/axis_xgmii_rx_64.v" \
"../../../../../../../../IPG_RTL/axis_xgmii_tx_64.v" \
"../../../../../../../../Buffer_RTL/buf_mon.v" \
"../../../../../../../../IPG_RTL/eth_mac_10g.v" \
"../../../../../../../../IPG_RTL/eth_phy_10g.v" \
"../../../../../../../../IPG_RTL/eth_phy_10g_rx.v" \
"../../../../../../../../rtl/eth_phy_10g_rx_ber_mon.v" \
"../../../../../../../../rtl/eth_phy_10g_rx_frame_sync.v" \
"../../../../../../../../IPG_RTL/eth_phy_10g_rx_if.v" \
"../../../../../../../../rtl/eth_phy_10g_rx_watchdog.v" \
"../../../../../../../../IPG_RTL/eth_phy_10g_tx.v" \
"../../../../../../../../IPG_RTL/eth_phy_10g_tx_if.v" \
"../../../../../../../../IPG_RTL/ipg_mac_phy_10g.v" \
"../../../../../../../../IPG_RTL/ipg_rreq_proc.v" \
"../../../../../../../../IPG_RTL/ipg_rresp_proc.v" \
"../../../../../../../../IPG_RTL/ipg_rx.v" \
"../../../../../../../../IPG_RTL/ipg_tx.v" \
"../../../../../../../../IPG_RTL/ipg_wreq_proc.v" \
"../../../../../../../../Buffer_RTL/job_fifo_buf.v" \
"../../../../../../../../rtl/lfsr.v" \
"../../../../../../../../Buffer_RTL/mem_fifo_buf.v" \
"../../../../../../../../Buffer_RTL/net_fifo_buf.v" \
"../../../../../../../../Buffer_RTL/req_fifo_buf.v" \
"../../../../../../../../IPG_RTL/resp_adapter.v" \
"../../../../../../../../Buffer_RTL/resp_fifo_buf.v" \
"../../../../../../../../IPG_RTL/shim_control.v" \
"../../../../../../../../Buffer_RTL/shim_fifo_buf.v" \
"../../../../../../../../IPG_RTL/xgmii_baser_dec_64.v" \
"../../../../../../../../IPG_RTL/xgmii_baser_enc_64.v" \
"../../../../../../../../IPG_TB/test_ipg_mac_phy.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
