# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/ADD/Lab1_KHAN_M/sim2/adder_tb.v
