|GameFlow
CLOCK_50 => CLOCK_50.IN7
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
GPIO_0[0] => GPIO_0[0].IN1
GPIO_0[1] => GPIO_0[1].IN1
GPIO_0[2] => GPIO_0[2].IN1
GPIO_0[3] => GPIO_0[3].IN1
GPIO_0[4] => GPIO_0[4].IN1
GPIO_0[5] => GPIO_0[5].IN1
GPIO_0[6] => GPIO_0[6].IN1
GPIO_0[7] => GPIO_0[7].IN1
GPIO_0[8] => GPIO_0[8].IN1
GPIO_0[9] => GPIO_0[9].IN1
GPIO_1[0] => GPIO_1[0].IN1
GPIO_1[1] => GPIO_1[1].IN1
GPIO_1[2] => GPIO_1[2].IN1
GPIO_1[3] => GPIO_1[3].IN1
GPIO_1[4] => GPIO_1[4].IN1
GPIO_1[5] => GPIO_1[5].IN1
GPIO_1[6] => GPIO_1[6].IN1
GPIO_1[7] => GPIO_1[7].IN1
GPIO_1[8] => GPIO_1[8].IN1
GPIO_1[9] => GPIO_1[9].IN1


|GameFlow|ResetP1Hearts:P1Reset
iCLOCK_50 => iCLOCK_50.IN1
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => NState.ST_chooseColor.DATAB
idrawEn => Selector0.IN2


|GameFlow|ResetP1Hearts:P1Reset|ThreeHearts:FullLife
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|ResetP1Hearts:P1Reset|ThreeHearts:FullLife|altsyncram:altsyncram_component
wren_a => altsyncram_vhg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vhg1:auto_generated.data_a[0]
data_a[1] => altsyncram_vhg1:auto_generated.data_a[1]
data_a[2] => altsyncram_vhg1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vhg1:auto_generated.address_a[0]
address_a[1] => altsyncram_vhg1:auto_generated.address_a[1]
address_a[2] => altsyncram_vhg1:auto_generated.address_a[2]
address_a[3] => altsyncram_vhg1:auto_generated.address_a[3]
address_a[4] => altsyncram_vhg1:auto_generated.address_a[4]
address_a[5] => altsyncram_vhg1:auto_generated.address_a[5]
address_a[6] => altsyncram_vhg1:auto_generated.address_a[6]
address_a[7] => altsyncram_vhg1:auto_generated.address_a[7]
address_a[8] => altsyncram_vhg1:auto_generated.address_a[8]
address_a[9] => altsyncram_vhg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vhg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|ResetP1Hearts:P1Reset|ThreeHearts:FullLife|altsyncram:altsyncram_component|altsyncram_vhg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|ResetP2Hearts:P2Reset
iCLOCK_50 => iCLOCK_50.IN1
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => NState.ST_chooseColor.DATAB
idrawEn => Selector0.IN2


|GameFlow|ResetP2Hearts:P2Reset|ThreeHearts:FullLife
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|ResetP2Hearts:P2Reset|ThreeHearts:FullLife|altsyncram:altsyncram_component
wren_a => altsyncram_vhg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vhg1:auto_generated.data_a[0]
data_a[1] => altsyncram_vhg1:auto_generated.data_a[1]
data_a[2] => altsyncram_vhg1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vhg1:auto_generated.address_a[0]
address_a[1] => altsyncram_vhg1:auto_generated.address_a[1]
address_a[2] => altsyncram_vhg1:auto_generated.address_a[2]
address_a[3] => altsyncram_vhg1:auto_generated.address_a[3]
address_a[4] => altsyncram_vhg1:auto_generated.address_a[4]
address_a[5] => altsyncram_vhg1:auto_generated.address_a[5]
address_a[6] => altsyncram_vhg1:auto_generated.address_a[6]
address_a[7] => altsyncram_vhg1:auto_generated.address_a[7]
address_a[8] => altsyncram_vhg1:auto_generated.address_a[8]
address_a[9] => altsyncram_vhg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vhg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|ResetP2Hearts:P2Reset|ThreeHearts:FullLife|altsyncram:altsyncram_component|altsyncram_vhg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawCurrentRound:CurrentRound
iCLOCK_50 => iCLOCK_50.IN7
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => NState.ST_chooseColor.DATAB
idrawEn => Selector0.IN2
NumSelect[0] => Equal0.IN0
NumSelect[0] => Equal1.IN2
NumSelect[0] => Equal2.IN1
NumSelect[0] => Equal3.IN2
NumSelect[0] => Equal4.IN1
NumSelect[0] => Equal5.IN2
NumSelect[0] => Equal6.IN2
NumSelect[1] => Equal0.IN2
NumSelect[1] => Equal1.IN0
NumSelect[1] => Equal2.IN0
NumSelect[1] => Equal3.IN1
NumSelect[1] => Equal4.IN2
NumSelect[1] => Equal5.IN1
NumSelect[1] => Equal6.IN1
NumSelect[2] => Equal0.IN1
NumSelect[2] => Equal1.IN1
NumSelect[2] => Equal2.IN2
NumSelect[2] => Equal3.IN0
NumSelect[2] => Equal4.IN0
NumSelect[2] => Equal5.IN0
NumSelect[2] => Equal6.IN0


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum1:num1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum1:num1|altsyncram:altsyncram_component
wren_a => altsyncram_rng1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rng1:auto_generated.data_a[0]
data_a[1] => altsyncram_rng1:auto_generated.data_a[1]
data_a[2] => altsyncram_rng1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rng1:auto_generated.address_a[0]
address_a[1] => altsyncram_rng1:auto_generated.address_a[1]
address_a[2] => altsyncram_rng1:auto_generated.address_a[2]
address_a[3] => altsyncram_rng1:auto_generated.address_a[3]
address_a[4] => altsyncram_rng1:auto_generated.address_a[4]
address_a[5] => altsyncram_rng1:auto_generated.address_a[5]
address_a[6] => altsyncram_rng1:auto_generated.address_a[6]
address_a[7] => altsyncram_rng1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rng1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum1:num1|altsyncram:altsyncram_component|altsyncram_rng1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum2:num2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum2:num2|altsyncram:altsyncram_component
wren_a => altsyncram_jog1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jog1:auto_generated.data_a[0]
data_a[1] => altsyncram_jog1:auto_generated.data_a[1]
data_a[2] => altsyncram_jog1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jog1:auto_generated.address_a[0]
address_a[1] => altsyncram_jog1:auto_generated.address_a[1]
address_a[2] => altsyncram_jog1:auto_generated.address_a[2]
address_a[3] => altsyncram_jog1:auto_generated.address_a[3]
address_a[4] => altsyncram_jog1:auto_generated.address_a[4]
address_a[5] => altsyncram_jog1:auto_generated.address_a[5]
address_a[6] => altsyncram_jog1:auto_generated.address_a[6]
address_a[7] => altsyncram_jog1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jog1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum2:num2|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum3:num3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum3:num3|altsyncram:altsyncram_component
wren_a => altsyncram_hug1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hug1:auto_generated.data_a[0]
data_a[1] => altsyncram_hug1:auto_generated.data_a[1]
data_a[2] => altsyncram_hug1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hug1:auto_generated.address_a[0]
address_a[1] => altsyncram_hug1:auto_generated.address_a[1]
address_a[2] => altsyncram_hug1:auto_generated.address_a[2]
address_a[3] => altsyncram_hug1:auto_generated.address_a[3]
address_a[4] => altsyncram_hug1:auto_generated.address_a[4]
address_a[5] => altsyncram_hug1:auto_generated.address_a[5]
address_a[6] => altsyncram_hug1:auto_generated.address_a[6]
address_a[7] => altsyncram_hug1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hug1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum3:num3|altsyncram:altsyncram_component|altsyncram_hug1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum4:num4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum4:num4|altsyncram:altsyncram_component
wren_a => altsyncram_lrg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lrg1:auto_generated.data_a[0]
data_a[1] => altsyncram_lrg1:auto_generated.data_a[1]
data_a[2] => altsyncram_lrg1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lrg1:auto_generated.address_a[0]
address_a[1] => altsyncram_lrg1:auto_generated.address_a[1]
address_a[2] => altsyncram_lrg1:auto_generated.address_a[2]
address_a[3] => altsyncram_lrg1:auto_generated.address_a[3]
address_a[4] => altsyncram_lrg1:auto_generated.address_a[4]
address_a[5] => altsyncram_lrg1:auto_generated.address_a[5]
address_a[6] => altsyncram_lrg1:auto_generated.address_a[6]
address_a[7] => altsyncram_lrg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lrg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum4:num4|altsyncram:altsyncram_component|altsyncram_lrg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum5:num5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum5:num5|altsyncram:altsyncram_component
wren_a => altsyncram_3rg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3rg1:auto_generated.data_a[0]
data_a[1] => altsyncram_3rg1:auto_generated.data_a[1]
data_a[2] => altsyncram_3rg1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3rg1:auto_generated.address_a[0]
address_a[1] => altsyncram_3rg1:auto_generated.address_a[1]
address_a[2] => altsyncram_3rg1:auto_generated.address_a[2]
address_a[3] => altsyncram_3rg1:auto_generated.address_a[3]
address_a[4] => altsyncram_3rg1:auto_generated.address_a[4]
address_a[5] => altsyncram_3rg1:auto_generated.address_a[5]
address_a[6] => altsyncram_3rg1:auto_generated.address_a[6]
address_a[7] => altsyncram_3rg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3rg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum5:num5|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum6:num6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum6:num6|altsyncram:altsyncram_component
wren_a => altsyncram_dog1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dog1:auto_generated.data_a[0]
data_a[1] => altsyncram_dog1:auto_generated.data_a[1]
data_a[2] => altsyncram_dog1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dog1:auto_generated.address_a[0]
address_a[1] => altsyncram_dog1:auto_generated.address_a[1]
address_a[2] => altsyncram_dog1:auto_generated.address_a[2]
address_a[3] => altsyncram_dog1:auto_generated.address_a[3]
address_a[4] => altsyncram_dog1:auto_generated.address_a[4]
address_a[5] => altsyncram_dog1:auto_generated.address_a[5]
address_a[6] => altsyncram_dog1:auto_generated.address_a[6]
address_a[7] => altsyncram_dog1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dog1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum6:num6|altsyncram:altsyncram_component|altsyncram_dog1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum7:num7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum7:num7|altsyncram:altsyncram_component
wren_a => altsyncram_qug1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qug1:auto_generated.data_a[0]
data_a[1] => altsyncram_qug1:auto_generated.data_a[1]
data_a[2] => altsyncram_qug1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qug1:auto_generated.address_a[0]
address_a[1] => altsyncram_qug1:auto_generated.address_a[1]
address_a[2] => altsyncram_qug1:auto_generated.address_a[2]
address_a[3] => altsyncram_qug1:auto_generated.address_a[3]
address_a[4] => altsyncram_qug1:auto_generated.address_a[4]
address_a[5] => altsyncram_qug1:auto_generated.address_a[5]
address_a[6] => altsyncram_qug1:auto_generated.address_a[6]
address_a[7] => altsyncram_qug1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qug1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawCurrentRound:CurrentRound|TotalRoundNum7:num7|altsyncram:altsyncram_component|altsyncram_qug1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawTotalRounds:drawtotalrounds
iCLOCK_50 => iCLOCK_50.IN4
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => NState.ST_chooseColor.DATAB
idrawEn => Selector0.IN2
NumSelect[0] => Equal0.IN0
NumSelect[0] => Equal1.IN2
NumSelect[0] => Equal2.IN1
NumSelect[0] => Equal3.IN2
NumSelect[1] => Equal0.IN2
NumSelect[1] => Equal1.IN0
NumSelect[1] => Equal2.IN2
NumSelect[1] => Equal3.IN1
NumSelect[2] => Equal0.IN1
NumSelect[2] => Equal1.IN1
NumSelect[2] => Equal2.IN0
NumSelect[2] => Equal3.IN0


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum1:num1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum1:num1|altsyncram:altsyncram_component
wren_a => altsyncram_rng1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rng1:auto_generated.data_a[0]
data_a[1] => altsyncram_rng1:auto_generated.data_a[1]
data_a[2] => altsyncram_rng1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rng1:auto_generated.address_a[0]
address_a[1] => altsyncram_rng1:auto_generated.address_a[1]
address_a[2] => altsyncram_rng1:auto_generated.address_a[2]
address_a[3] => altsyncram_rng1:auto_generated.address_a[3]
address_a[4] => altsyncram_rng1:auto_generated.address_a[4]
address_a[5] => altsyncram_rng1:auto_generated.address_a[5]
address_a[6] => altsyncram_rng1:auto_generated.address_a[6]
address_a[7] => altsyncram_rng1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rng1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum1:num1|altsyncram:altsyncram_component|altsyncram_rng1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum3:num3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum3:num3|altsyncram:altsyncram_component
wren_a => altsyncram_hug1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hug1:auto_generated.data_a[0]
data_a[1] => altsyncram_hug1:auto_generated.data_a[1]
data_a[2] => altsyncram_hug1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hug1:auto_generated.address_a[0]
address_a[1] => altsyncram_hug1:auto_generated.address_a[1]
address_a[2] => altsyncram_hug1:auto_generated.address_a[2]
address_a[3] => altsyncram_hug1:auto_generated.address_a[3]
address_a[4] => altsyncram_hug1:auto_generated.address_a[4]
address_a[5] => altsyncram_hug1:auto_generated.address_a[5]
address_a[6] => altsyncram_hug1:auto_generated.address_a[6]
address_a[7] => altsyncram_hug1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hug1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum3:num3|altsyncram:altsyncram_component|altsyncram_hug1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum5:num5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum5:num5|altsyncram:altsyncram_component
wren_a => altsyncram_3rg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3rg1:auto_generated.data_a[0]
data_a[1] => altsyncram_3rg1:auto_generated.data_a[1]
data_a[2] => altsyncram_3rg1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3rg1:auto_generated.address_a[0]
address_a[1] => altsyncram_3rg1:auto_generated.address_a[1]
address_a[2] => altsyncram_3rg1:auto_generated.address_a[2]
address_a[3] => altsyncram_3rg1:auto_generated.address_a[3]
address_a[4] => altsyncram_3rg1:auto_generated.address_a[4]
address_a[5] => altsyncram_3rg1:auto_generated.address_a[5]
address_a[6] => altsyncram_3rg1:auto_generated.address_a[6]
address_a[7] => altsyncram_3rg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3rg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum5:num5|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum7:num7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum7:num7|altsyncram:altsyncram_component
wren_a => altsyncram_qug1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qug1:auto_generated.data_a[0]
data_a[1] => altsyncram_qug1:auto_generated.data_a[1]
data_a[2] => altsyncram_qug1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qug1:auto_generated.address_a[0]
address_a[1] => altsyncram_qug1:auto_generated.address_a[1]
address_a[2] => altsyncram_qug1:auto_generated.address_a[2]
address_a[3] => altsyncram_qug1:auto_generated.address_a[3]
address_a[4] => altsyncram_qug1:auto_generated.address_a[4]
address_a[5] => altsyncram_qug1:auto_generated.address_a[5]
address_a[6] => altsyncram_qug1:auto_generated.address_a[6]
address_a[7] => altsyncram_qug1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qug1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|DrawTotalRounds:drawtotalrounds|TotalRoundNum7:num7|altsyncram:altsyncram_component|altsyncram_qug1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|CountDown:countdown
iCLOCK_50 => iCLOCK_50.IN1
iresetn => iresetn.IN1
iStartCountDown => Selector1.IN3
iStartCountDown => Selector0.IN2


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase
iCLOCK_50 => iCLOCK_50.IN3
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
ieraseEn => draw.OUTPUTSELECT
ieraseEn => NState.DATAA
ieraseEn => NState.DATAA
idrawEn => NState.OUTPUTSELECT
idrawEn => NState.OUTPUTSELECT
idrawEn => draw.OUTPUTSELECT
iPicSelect[0] => ~NO_FANOUT~
iPicSelect[1] => ~NO_FANOUT~


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_1:num1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_1:num1|altsyncram:altsyncram_component
wren_a => altsyncram_5qc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5qc1:auto_generated.data_a[0]
data_a[1] => altsyncram_5qc1:auto_generated.data_a[1]
data_a[2] => altsyncram_5qc1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5qc1:auto_generated.address_a[0]
address_a[1] => altsyncram_5qc1:auto_generated.address_a[1]
address_a[2] => altsyncram_5qc1:auto_generated.address_a[2]
address_a[3] => altsyncram_5qc1:auto_generated.address_a[3]
address_a[4] => altsyncram_5qc1:auto_generated.address_a[4]
address_a[5] => altsyncram_5qc1:auto_generated.address_a[5]
address_a[6] => altsyncram_5qc1:auto_generated.address_a[6]
address_a[7] => altsyncram_5qc1:auto_generated.address_a[7]
address_a[8] => altsyncram_5qc1:auto_generated.address_a[8]
address_a[9] => altsyncram_5qc1:auto_generated.address_a[9]
address_a[10] => altsyncram_5qc1:auto_generated.address_a[10]
address_a[11] => altsyncram_5qc1:auto_generated.address_a[11]
address_a[12] => altsyncram_5qc1:auto_generated.address_a[12]
address_a[13] => altsyncram_5qc1:auto_generated.address_a[13]
address_a[14] => altsyncram_5qc1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5qc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_1:num1|altsyncram:altsyncram_component|altsyncram_5qc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_9oa:decode3.data[0]
address_a[12] => decode_9oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_9oa:decode3.data[1]
address_a[13] => decode_9oa:deep_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_9oa:decode3.data[2]
address_a[14] => decode_9oa:deep_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
wren_a => decode_9oa:decode3.enable


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_1:num1|altsyncram:altsyncram_component|altsyncram_5qc1:auto_generated|decode_9oa:decode3
data[0] => w_anode184w[1].IN0
data[0] => w_anode201w[1].IN1
data[0] => w_anode211w[1].IN0
data[0] => w_anode221w[1].IN1
data[0] => w_anode231w[1].IN0
data[0] => w_anode241w[1].IN1
data[0] => w_anode251w[1].IN0
data[0] => w_anode261w[1].IN1
data[1] => w_anode184w[2].IN0
data[1] => w_anode201w[2].IN0
data[1] => w_anode211w[2].IN1
data[1] => w_anode221w[2].IN1
data[1] => w_anode231w[2].IN0
data[1] => w_anode241w[2].IN0
data[1] => w_anode251w[2].IN1
data[1] => w_anode261w[2].IN1
data[2] => w_anode184w[3].IN0
data[2] => w_anode201w[3].IN0
data[2] => w_anode211w[3].IN0
data[2] => w_anode221w[3].IN0
data[2] => w_anode231w[3].IN1
data[2] => w_anode241w[3].IN1
data[2] => w_anode251w[3].IN1
data[2] => w_anode261w[3].IN1
enable => w_anode184w[1].IN0
enable => w_anode201w[1].IN0
enable => w_anode211w[1].IN0
enable => w_anode221w[1].IN0
enable => w_anode231w[1].IN0
enable => w_anode241w[1].IN0
enable => w_anode251w[1].IN0
enable => w_anode261w[1].IN0


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_1:num1|altsyncram:altsyncram_component|altsyncram_5qc1:auto_generated|decode_9oa:deep_decode
data[0] => w_anode184w[1].IN0
data[0] => w_anode201w[1].IN1
data[0] => w_anode211w[1].IN0
data[0] => w_anode221w[1].IN1
data[0] => w_anode231w[1].IN0
data[0] => w_anode241w[1].IN1
data[0] => w_anode251w[1].IN0
data[0] => w_anode261w[1].IN1
data[1] => w_anode184w[2].IN0
data[1] => w_anode201w[2].IN0
data[1] => w_anode211w[2].IN1
data[1] => w_anode221w[2].IN1
data[1] => w_anode231w[2].IN0
data[1] => w_anode241w[2].IN0
data[1] => w_anode251w[2].IN1
data[1] => w_anode261w[2].IN1
data[2] => w_anode184w[3].IN0
data[2] => w_anode201w[3].IN0
data[2] => w_anode211w[3].IN0
data[2] => w_anode221w[3].IN0
data[2] => w_anode231w[3].IN1
data[2] => w_anode241w[3].IN1
data[2] => w_anode251w[3].IN1
data[2] => w_anode261w[3].IN1
enable => w_anode184w[1].IN0
enable => w_anode201w[1].IN0
enable => w_anode211w[1].IN0
enable => w_anode221w[1].IN0
enable => w_anode231w[1].IN0
enable => w_anode241w[1].IN0
enable => w_anode251w[1].IN0
enable => w_anode261w[1].IN0


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_1:num1|altsyncram:altsyncram_component|altsyncram_5qc1:auto_generated|mux_kib:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_2:num2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_2:num2|altsyncram:altsyncram_component
wren_a => altsyncram_6qc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6qc1:auto_generated.data_a[0]
data_a[1] => altsyncram_6qc1:auto_generated.data_a[1]
data_a[2] => altsyncram_6qc1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6qc1:auto_generated.address_a[0]
address_a[1] => altsyncram_6qc1:auto_generated.address_a[1]
address_a[2] => altsyncram_6qc1:auto_generated.address_a[2]
address_a[3] => altsyncram_6qc1:auto_generated.address_a[3]
address_a[4] => altsyncram_6qc1:auto_generated.address_a[4]
address_a[5] => altsyncram_6qc1:auto_generated.address_a[5]
address_a[6] => altsyncram_6qc1:auto_generated.address_a[6]
address_a[7] => altsyncram_6qc1:auto_generated.address_a[7]
address_a[8] => altsyncram_6qc1:auto_generated.address_a[8]
address_a[9] => altsyncram_6qc1:auto_generated.address_a[9]
address_a[10] => altsyncram_6qc1:auto_generated.address_a[10]
address_a[11] => altsyncram_6qc1:auto_generated.address_a[11]
address_a[12] => altsyncram_6qc1:auto_generated.address_a[12]
address_a[13] => altsyncram_6qc1:auto_generated.address_a[13]
address_a[14] => altsyncram_6qc1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6qc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_2:num2|altsyncram:altsyncram_component|altsyncram_6qc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_9oa:decode3.data[0]
address_a[12] => decode_9oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_9oa:decode3.data[1]
address_a[13] => decode_9oa:deep_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_9oa:decode3.data[2]
address_a[14] => decode_9oa:deep_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
wren_a => decode_9oa:decode3.enable


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_2:num2|altsyncram:altsyncram_component|altsyncram_6qc1:auto_generated|decode_9oa:decode3
data[0] => w_anode184w[1].IN0
data[0] => w_anode201w[1].IN1
data[0] => w_anode211w[1].IN0
data[0] => w_anode221w[1].IN1
data[0] => w_anode231w[1].IN0
data[0] => w_anode241w[1].IN1
data[0] => w_anode251w[1].IN0
data[0] => w_anode261w[1].IN1
data[1] => w_anode184w[2].IN0
data[1] => w_anode201w[2].IN0
data[1] => w_anode211w[2].IN1
data[1] => w_anode221w[2].IN1
data[1] => w_anode231w[2].IN0
data[1] => w_anode241w[2].IN0
data[1] => w_anode251w[2].IN1
data[1] => w_anode261w[2].IN1
data[2] => w_anode184w[3].IN0
data[2] => w_anode201w[3].IN0
data[2] => w_anode211w[3].IN0
data[2] => w_anode221w[3].IN0
data[2] => w_anode231w[3].IN1
data[2] => w_anode241w[3].IN1
data[2] => w_anode251w[3].IN1
data[2] => w_anode261w[3].IN1
enable => w_anode184w[1].IN0
enable => w_anode201w[1].IN0
enable => w_anode211w[1].IN0
enable => w_anode221w[1].IN0
enable => w_anode231w[1].IN0
enable => w_anode241w[1].IN0
enable => w_anode251w[1].IN0
enable => w_anode261w[1].IN0


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_2:num2|altsyncram:altsyncram_component|altsyncram_6qc1:auto_generated|decode_9oa:deep_decode
data[0] => w_anode184w[1].IN0
data[0] => w_anode201w[1].IN1
data[0] => w_anode211w[1].IN0
data[0] => w_anode221w[1].IN1
data[0] => w_anode231w[1].IN0
data[0] => w_anode241w[1].IN1
data[0] => w_anode251w[1].IN0
data[0] => w_anode261w[1].IN1
data[1] => w_anode184w[2].IN0
data[1] => w_anode201w[2].IN0
data[1] => w_anode211w[2].IN1
data[1] => w_anode221w[2].IN1
data[1] => w_anode231w[2].IN0
data[1] => w_anode241w[2].IN0
data[1] => w_anode251w[2].IN1
data[1] => w_anode261w[2].IN1
data[2] => w_anode184w[3].IN0
data[2] => w_anode201w[3].IN0
data[2] => w_anode211w[3].IN0
data[2] => w_anode221w[3].IN0
data[2] => w_anode231w[3].IN1
data[2] => w_anode241w[3].IN1
data[2] => w_anode251w[3].IN1
data[2] => w_anode261w[3].IN1
enable => w_anode184w[1].IN0
enable => w_anode201w[1].IN0
enable => w_anode211w[1].IN0
enable => w_anode221w[1].IN0
enable => w_anode231w[1].IN0
enable => w_anode241w[1].IN0
enable => w_anode251w[1].IN0
enable => w_anode261w[1].IN0


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_2:num2|altsyncram:altsyncram_component|altsyncram_6qc1:auto_generated|mux_kib:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_3:num3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_3:num3|altsyncram:altsyncram_component
wren_a => altsyncram_7qc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7qc1:auto_generated.data_a[0]
data_a[1] => altsyncram_7qc1:auto_generated.data_a[1]
data_a[2] => altsyncram_7qc1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7qc1:auto_generated.address_a[0]
address_a[1] => altsyncram_7qc1:auto_generated.address_a[1]
address_a[2] => altsyncram_7qc1:auto_generated.address_a[2]
address_a[3] => altsyncram_7qc1:auto_generated.address_a[3]
address_a[4] => altsyncram_7qc1:auto_generated.address_a[4]
address_a[5] => altsyncram_7qc1:auto_generated.address_a[5]
address_a[6] => altsyncram_7qc1:auto_generated.address_a[6]
address_a[7] => altsyncram_7qc1:auto_generated.address_a[7]
address_a[8] => altsyncram_7qc1:auto_generated.address_a[8]
address_a[9] => altsyncram_7qc1:auto_generated.address_a[9]
address_a[10] => altsyncram_7qc1:auto_generated.address_a[10]
address_a[11] => altsyncram_7qc1:auto_generated.address_a[11]
address_a[12] => altsyncram_7qc1:auto_generated.address_a[12]
address_a[13] => altsyncram_7qc1:auto_generated.address_a[13]
address_a[14] => altsyncram_7qc1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7qc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_3:num3|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_9oa:decode3.data[0]
address_a[12] => decode_9oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_9oa:decode3.data[1]
address_a[13] => decode_9oa:deep_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_9oa:decode3.data[2]
address_a[14] => decode_9oa:deep_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
wren_a => decode_9oa:decode3.enable


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_3:num3|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|decode_9oa:decode3
data[0] => w_anode184w[1].IN0
data[0] => w_anode201w[1].IN1
data[0] => w_anode211w[1].IN0
data[0] => w_anode221w[1].IN1
data[0] => w_anode231w[1].IN0
data[0] => w_anode241w[1].IN1
data[0] => w_anode251w[1].IN0
data[0] => w_anode261w[1].IN1
data[1] => w_anode184w[2].IN0
data[1] => w_anode201w[2].IN0
data[1] => w_anode211w[2].IN1
data[1] => w_anode221w[2].IN1
data[1] => w_anode231w[2].IN0
data[1] => w_anode241w[2].IN0
data[1] => w_anode251w[2].IN1
data[1] => w_anode261w[2].IN1
data[2] => w_anode184w[3].IN0
data[2] => w_anode201w[3].IN0
data[2] => w_anode211w[3].IN0
data[2] => w_anode221w[3].IN0
data[2] => w_anode231w[3].IN1
data[2] => w_anode241w[3].IN1
data[2] => w_anode251w[3].IN1
data[2] => w_anode261w[3].IN1
enable => w_anode184w[1].IN0
enable => w_anode201w[1].IN0
enable => w_anode211w[1].IN0
enable => w_anode221w[1].IN0
enable => w_anode231w[1].IN0
enable => w_anode241w[1].IN0
enable => w_anode251w[1].IN0
enable => w_anode261w[1].IN0


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_3:num3|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|decode_9oa:deep_decode
data[0] => w_anode184w[1].IN0
data[0] => w_anode201w[1].IN1
data[0] => w_anode211w[1].IN0
data[0] => w_anode221w[1].IN1
data[0] => w_anode231w[1].IN0
data[0] => w_anode241w[1].IN1
data[0] => w_anode251w[1].IN0
data[0] => w_anode261w[1].IN1
data[1] => w_anode184w[2].IN0
data[1] => w_anode201w[2].IN0
data[1] => w_anode211w[2].IN1
data[1] => w_anode221w[2].IN1
data[1] => w_anode231w[2].IN0
data[1] => w_anode241w[2].IN0
data[1] => w_anode251w[2].IN1
data[1] => w_anode261w[2].IN1
data[2] => w_anode184w[3].IN0
data[2] => w_anode201w[3].IN0
data[2] => w_anode211w[3].IN0
data[2] => w_anode221w[3].IN0
data[2] => w_anode231w[3].IN1
data[2] => w_anode241w[3].IN1
data[2] => w_anode251w[3].IN1
data[2] => w_anode261w[3].IN1
enable => w_anode184w[1].IN0
enable => w_anode201w[1].IN0
enable => w_anode211w[1].IN0
enable => w_anode221w[1].IN0
enable => w_anode231w[1].IN0
enable => w_anode241w[1].IN0
enable => w_anode251w[1].IN0
enable => w_anode261w[1].IN0


|GameFlow|CountDown:countdown|draw_and_erase_countdown:drawanderase|CountDown_3:num3|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|mux_kib:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|GameFlow|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1


|GameFlow|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4


|GameFlow|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_mqg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mqg1:auto_generated.data_a[0]
data_a[1] => altsyncram_mqg1:auto_generated.data_a[1]
data_a[2] => altsyncram_mqg1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_mqg1:auto_generated.address_a[0]
address_a[1] => altsyncram_mqg1:auto_generated.address_a[1]
address_a[2] => altsyncram_mqg1:auto_generated.address_a[2]
address_a[3] => altsyncram_mqg1:auto_generated.address_a[3]
address_a[4] => altsyncram_mqg1:auto_generated.address_a[4]
address_a[5] => altsyncram_mqg1:auto_generated.address_a[5]
address_a[6] => altsyncram_mqg1:auto_generated.address_a[6]
address_a[7] => altsyncram_mqg1:auto_generated.address_a[7]
address_a[8] => altsyncram_mqg1:auto_generated.address_a[8]
address_a[9] => altsyncram_mqg1:auto_generated.address_a[9]
address_a[10] => altsyncram_mqg1:auto_generated.address_a[10]
address_a[11] => altsyncram_mqg1:auto_generated.address_a[11]
address_a[12] => altsyncram_mqg1:auto_generated.address_a[12]
address_a[13] => altsyncram_mqg1:auto_generated.address_a[13]
address_a[14] => altsyncram_mqg1:auto_generated.address_a[14]
address_a[15] => altsyncram_mqg1:auto_generated.address_a[15]
address_a[16] => altsyncram_mqg1:auto_generated.address_a[16]
address_b[0] => altsyncram_mqg1:auto_generated.address_b[0]
address_b[1] => altsyncram_mqg1:auto_generated.address_b[1]
address_b[2] => altsyncram_mqg1:auto_generated.address_b[2]
address_b[3] => altsyncram_mqg1:auto_generated.address_b[3]
address_b[4] => altsyncram_mqg1:auto_generated.address_b[4]
address_b[5] => altsyncram_mqg1:auto_generated.address_b[5]
address_b[6] => altsyncram_mqg1:auto_generated.address_b[6]
address_b[7] => altsyncram_mqg1:auto_generated.address_b[7]
address_b[8] => altsyncram_mqg1:auto_generated.address_b[8]
address_b[9] => altsyncram_mqg1:auto_generated.address_b[9]
address_b[10] => altsyncram_mqg1:auto_generated.address_b[10]
address_b[11] => altsyncram_mqg1:auto_generated.address_b[11]
address_b[12] => altsyncram_mqg1:auto_generated.address_b[12]
address_b[13] => altsyncram_mqg1:auto_generated.address_b[13]
address_b[14] => altsyncram_mqg1:auto_generated.address_b[14]
address_b[15] => altsyncram_mqg1:auto_generated.address_b[15]
address_b[16] => altsyncram_mqg1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mqg1:auto_generated.clock0
clock1 => altsyncram_mqg1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mqg1:auto_generated
address_a[0] => altsyncram_mkr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_mkr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_mkr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_mkr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_mkr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_mkr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_mkr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_mkr1:altsyncram1.address_b[7]
address_a[8] => altsyncram_mkr1:altsyncram1.address_b[8]
address_a[9] => altsyncram_mkr1:altsyncram1.address_b[9]
address_a[10] => altsyncram_mkr1:altsyncram1.address_b[10]
address_a[11] => altsyncram_mkr1:altsyncram1.address_b[11]
address_a[12] => altsyncram_mkr1:altsyncram1.address_b[12]
address_a[13] => altsyncram_mkr1:altsyncram1.address_b[13]
address_a[14] => altsyncram_mkr1:altsyncram1.address_b[14]
address_a[15] => altsyncram_mkr1:altsyncram1.address_b[15]
address_a[16] => altsyncram_mkr1:altsyncram1.address_b[16]
address_b[0] => altsyncram_mkr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_mkr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_mkr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_mkr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_mkr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_mkr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_mkr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_mkr1:altsyncram1.address_a[7]
address_b[8] => altsyncram_mkr1:altsyncram1.address_a[8]
address_b[9] => altsyncram_mkr1:altsyncram1.address_a[9]
address_b[10] => altsyncram_mkr1:altsyncram1.address_a[10]
address_b[11] => altsyncram_mkr1:altsyncram1.address_a[11]
address_b[12] => altsyncram_mkr1:altsyncram1.address_a[12]
address_b[13] => altsyncram_mkr1:altsyncram1.address_a[13]
address_b[14] => altsyncram_mkr1:altsyncram1.address_a[14]
address_b[15] => altsyncram_mkr1:altsyncram1.address_a[15]
address_b[16] => altsyncram_mkr1:altsyncram1.address_a[16]
clock0 => altsyncram_mkr1:altsyncram1.clock1
clock1 => altsyncram_mkr1:altsyncram1.clock0
data_a[0] => altsyncram_mkr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_mkr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_mkr1:altsyncram1.data_b[2]
wren_a => altsyncram_mkr1:altsyncram1.clocken1
wren_a => altsyncram_mkr1:altsyncram1.wren_b


|GameFlow|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mqg1:auto_generated|altsyncram_mkr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[0] => ram_block2a35.PORTAADDR
address_a[0] => ram_block2a36.PORTAADDR
address_a[0] => ram_block2a37.PORTAADDR
address_a[0] => ram_block2a38.PORTAADDR
address_a[0] => ram_block2a39.PORTAADDR
address_a[0] => ram_block2a40.PORTAADDR
address_a[0] => ram_block2a41.PORTAADDR
address_a[0] => ram_block2a42.PORTAADDR
address_a[0] => ram_block2a43.PORTAADDR
address_a[0] => ram_block2a44.PORTAADDR
address_a[0] => ram_block2a45.PORTAADDR
address_a[0] => ram_block2a46.PORTAADDR
address_a[0] => ram_block2a47.PORTAADDR
address_a[0] => ram_block2a48.PORTAADDR
address_a[0] => ram_block2a49.PORTAADDR
address_a[0] => ram_block2a50.PORTAADDR
address_a[0] => ram_block2a51.PORTAADDR
address_a[0] => ram_block2a52.PORTAADDR
address_a[0] => ram_block2a53.PORTAADDR
address_a[0] => ram_block2a54.PORTAADDR
address_a[0] => ram_block2a55.PORTAADDR
address_a[0] => ram_block2a56.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[1] => ram_block2a35.PORTAADDR1
address_a[1] => ram_block2a36.PORTAADDR1
address_a[1] => ram_block2a37.PORTAADDR1
address_a[1] => ram_block2a38.PORTAADDR1
address_a[1] => ram_block2a39.PORTAADDR1
address_a[1] => ram_block2a40.PORTAADDR1
address_a[1] => ram_block2a41.PORTAADDR1
address_a[1] => ram_block2a42.PORTAADDR1
address_a[1] => ram_block2a43.PORTAADDR1
address_a[1] => ram_block2a44.PORTAADDR1
address_a[1] => ram_block2a45.PORTAADDR1
address_a[1] => ram_block2a46.PORTAADDR1
address_a[1] => ram_block2a47.PORTAADDR1
address_a[1] => ram_block2a48.PORTAADDR1
address_a[1] => ram_block2a49.PORTAADDR1
address_a[1] => ram_block2a50.PORTAADDR1
address_a[1] => ram_block2a51.PORTAADDR1
address_a[1] => ram_block2a52.PORTAADDR1
address_a[1] => ram_block2a53.PORTAADDR1
address_a[1] => ram_block2a54.PORTAADDR1
address_a[1] => ram_block2a55.PORTAADDR1
address_a[1] => ram_block2a56.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[2] => ram_block2a35.PORTAADDR2
address_a[2] => ram_block2a36.PORTAADDR2
address_a[2] => ram_block2a37.PORTAADDR2
address_a[2] => ram_block2a38.PORTAADDR2
address_a[2] => ram_block2a39.PORTAADDR2
address_a[2] => ram_block2a40.PORTAADDR2
address_a[2] => ram_block2a41.PORTAADDR2
address_a[2] => ram_block2a42.PORTAADDR2
address_a[2] => ram_block2a43.PORTAADDR2
address_a[2] => ram_block2a44.PORTAADDR2
address_a[2] => ram_block2a45.PORTAADDR2
address_a[2] => ram_block2a46.PORTAADDR2
address_a[2] => ram_block2a47.PORTAADDR2
address_a[2] => ram_block2a48.PORTAADDR2
address_a[2] => ram_block2a49.PORTAADDR2
address_a[2] => ram_block2a50.PORTAADDR2
address_a[2] => ram_block2a51.PORTAADDR2
address_a[2] => ram_block2a52.PORTAADDR2
address_a[2] => ram_block2a53.PORTAADDR2
address_a[2] => ram_block2a54.PORTAADDR2
address_a[2] => ram_block2a55.PORTAADDR2
address_a[2] => ram_block2a56.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[3] => ram_block2a35.PORTAADDR3
address_a[3] => ram_block2a36.PORTAADDR3
address_a[3] => ram_block2a37.PORTAADDR3
address_a[3] => ram_block2a38.PORTAADDR3
address_a[3] => ram_block2a39.PORTAADDR3
address_a[3] => ram_block2a40.PORTAADDR3
address_a[3] => ram_block2a41.PORTAADDR3
address_a[3] => ram_block2a42.PORTAADDR3
address_a[3] => ram_block2a43.PORTAADDR3
address_a[3] => ram_block2a44.PORTAADDR3
address_a[3] => ram_block2a45.PORTAADDR3
address_a[3] => ram_block2a46.PORTAADDR3
address_a[3] => ram_block2a47.PORTAADDR3
address_a[3] => ram_block2a48.PORTAADDR3
address_a[3] => ram_block2a49.PORTAADDR3
address_a[3] => ram_block2a50.PORTAADDR3
address_a[3] => ram_block2a51.PORTAADDR3
address_a[3] => ram_block2a52.PORTAADDR3
address_a[3] => ram_block2a53.PORTAADDR3
address_a[3] => ram_block2a54.PORTAADDR3
address_a[3] => ram_block2a55.PORTAADDR3
address_a[3] => ram_block2a56.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[4] => ram_block2a35.PORTAADDR4
address_a[4] => ram_block2a36.PORTAADDR4
address_a[4] => ram_block2a37.PORTAADDR4
address_a[4] => ram_block2a38.PORTAADDR4
address_a[4] => ram_block2a39.PORTAADDR4
address_a[4] => ram_block2a40.PORTAADDR4
address_a[4] => ram_block2a41.PORTAADDR4
address_a[4] => ram_block2a42.PORTAADDR4
address_a[4] => ram_block2a43.PORTAADDR4
address_a[4] => ram_block2a44.PORTAADDR4
address_a[4] => ram_block2a45.PORTAADDR4
address_a[4] => ram_block2a46.PORTAADDR4
address_a[4] => ram_block2a47.PORTAADDR4
address_a[4] => ram_block2a48.PORTAADDR4
address_a[4] => ram_block2a49.PORTAADDR4
address_a[4] => ram_block2a50.PORTAADDR4
address_a[4] => ram_block2a51.PORTAADDR4
address_a[4] => ram_block2a52.PORTAADDR4
address_a[4] => ram_block2a53.PORTAADDR4
address_a[4] => ram_block2a54.PORTAADDR4
address_a[4] => ram_block2a55.PORTAADDR4
address_a[4] => ram_block2a56.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_a[5] => ram_block2a35.PORTAADDR5
address_a[5] => ram_block2a36.PORTAADDR5
address_a[5] => ram_block2a37.PORTAADDR5
address_a[5] => ram_block2a38.PORTAADDR5
address_a[5] => ram_block2a39.PORTAADDR5
address_a[5] => ram_block2a40.PORTAADDR5
address_a[5] => ram_block2a41.PORTAADDR5
address_a[5] => ram_block2a42.PORTAADDR5
address_a[5] => ram_block2a43.PORTAADDR5
address_a[5] => ram_block2a44.PORTAADDR5
address_a[5] => ram_block2a45.PORTAADDR5
address_a[5] => ram_block2a46.PORTAADDR5
address_a[5] => ram_block2a47.PORTAADDR5
address_a[5] => ram_block2a48.PORTAADDR5
address_a[5] => ram_block2a49.PORTAADDR5
address_a[5] => ram_block2a50.PORTAADDR5
address_a[5] => ram_block2a51.PORTAADDR5
address_a[5] => ram_block2a52.PORTAADDR5
address_a[5] => ram_block2a53.PORTAADDR5
address_a[5] => ram_block2a54.PORTAADDR5
address_a[5] => ram_block2a55.PORTAADDR5
address_a[5] => ram_block2a56.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[6] => ram_block2a32.PORTAADDR6
address_a[6] => ram_block2a33.PORTAADDR6
address_a[6] => ram_block2a34.PORTAADDR6
address_a[6] => ram_block2a35.PORTAADDR6
address_a[6] => ram_block2a36.PORTAADDR6
address_a[6] => ram_block2a37.PORTAADDR6
address_a[6] => ram_block2a38.PORTAADDR6
address_a[6] => ram_block2a39.PORTAADDR6
address_a[6] => ram_block2a40.PORTAADDR6
address_a[6] => ram_block2a41.PORTAADDR6
address_a[6] => ram_block2a42.PORTAADDR6
address_a[6] => ram_block2a43.PORTAADDR6
address_a[6] => ram_block2a44.PORTAADDR6
address_a[6] => ram_block2a45.PORTAADDR6
address_a[6] => ram_block2a46.PORTAADDR6
address_a[6] => ram_block2a47.PORTAADDR6
address_a[6] => ram_block2a48.PORTAADDR6
address_a[6] => ram_block2a49.PORTAADDR6
address_a[6] => ram_block2a50.PORTAADDR6
address_a[6] => ram_block2a51.PORTAADDR6
address_a[6] => ram_block2a52.PORTAADDR6
address_a[6] => ram_block2a53.PORTAADDR6
address_a[6] => ram_block2a54.PORTAADDR6
address_a[6] => ram_block2a55.PORTAADDR6
address_a[6] => ram_block2a56.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[7] => ram_block2a32.PORTAADDR7
address_a[7] => ram_block2a33.PORTAADDR7
address_a[7] => ram_block2a34.PORTAADDR7
address_a[7] => ram_block2a35.PORTAADDR7
address_a[7] => ram_block2a36.PORTAADDR7
address_a[7] => ram_block2a37.PORTAADDR7
address_a[7] => ram_block2a38.PORTAADDR7
address_a[7] => ram_block2a39.PORTAADDR7
address_a[7] => ram_block2a40.PORTAADDR7
address_a[7] => ram_block2a41.PORTAADDR7
address_a[7] => ram_block2a42.PORTAADDR7
address_a[7] => ram_block2a43.PORTAADDR7
address_a[7] => ram_block2a44.PORTAADDR7
address_a[7] => ram_block2a45.PORTAADDR7
address_a[7] => ram_block2a46.PORTAADDR7
address_a[7] => ram_block2a47.PORTAADDR7
address_a[7] => ram_block2a48.PORTAADDR7
address_a[7] => ram_block2a49.PORTAADDR7
address_a[7] => ram_block2a50.PORTAADDR7
address_a[7] => ram_block2a51.PORTAADDR7
address_a[7] => ram_block2a52.PORTAADDR7
address_a[7] => ram_block2a53.PORTAADDR7
address_a[7] => ram_block2a54.PORTAADDR7
address_a[7] => ram_block2a55.PORTAADDR7
address_a[7] => ram_block2a56.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_a[8] => ram_block2a32.PORTAADDR8
address_a[8] => ram_block2a33.PORTAADDR8
address_a[8] => ram_block2a34.PORTAADDR8
address_a[8] => ram_block2a35.PORTAADDR8
address_a[8] => ram_block2a36.PORTAADDR8
address_a[8] => ram_block2a37.PORTAADDR8
address_a[8] => ram_block2a38.PORTAADDR8
address_a[8] => ram_block2a39.PORTAADDR8
address_a[8] => ram_block2a40.PORTAADDR8
address_a[8] => ram_block2a41.PORTAADDR8
address_a[8] => ram_block2a42.PORTAADDR8
address_a[8] => ram_block2a43.PORTAADDR8
address_a[8] => ram_block2a44.PORTAADDR8
address_a[8] => ram_block2a45.PORTAADDR8
address_a[8] => ram_block2a46.PORTAADDR8
address_a[8] => ram_block2a47.PORTAADDR8
address_a[8] => ram_block2a48.PORTAADDR8
address_a[8] => ram_block2a49.PORTAADDR8
address_a[8] => ram_block2a50.PORTAADDR8
address_a[8] => ram_block2a51.PORTAADDR8
address_a[8] => ram_block2a52.PORTAADDR8
address_a[8] => ram_block2a53.PORTAADDR8
address_a[8] => ram_block2a54.PORTAADDR8
address_a[8] => ram_block2a55.PORTAADDR8
address_a[8] => ram_block2a56.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[9] => ram_block2a16.PORTAADDR9
address_a[9] => ram_block2a17.PORTAADDR9
address_a[9] => ram_block2a18.PORTAADDR9
address_a[9] => ram_block2a19.PORTAADDR9
address_a[9] => ram_block2a20.PORTAADDR9
address_a[9] => ram_block2a21.PORTAADDR9
address_a[9] => ram_block2a22.PORTAADDR9
address_a[9] => ram_block2a23.PORTAADDR9
address_a[9] => ram_block2a24.PORTAADDR9
address_a[9] => ram_block2a25.PORTAADDR9
address_a[9] => ram_block2a26.PORTAADDR9
address_a[9] => ram_block2a27.PORTAADDR9
address_a[9] => ram_block2a28.PORTAADDR9
address_a[9] => ram_block2a29.PORTAADDR9
address_a[9] => ram_block2a30.PORTAADDR9
address_a[9] => ram_block2a31.PORTAADDR9
address_a[9] => ram_block2a32.PORTAADDR9
address_a[9] => ram_block2a33.PORTAADDR9
address_a[9] => ram_block2a34.PORTAADDR9
address_a[9] => ram_block2a35.PORTAADDR9
address_a[9] => ram_block2a36.PORTAADDR9
address_a[9] => ram_block2a37.PORTAADDR9
address_a[9] => ram_block2a38.PORTAADDR9
address_a[9] => ram_block2a39.PORTAADDR9
address_a[9] => ram_block2a40.PORTAADDR9
address_a[9] => ram_block2a41.PORTAADDR9
address_a[9] => ram_block2a42.PORTAADDR9
address_a[9] => ram_block2a43.PORTAADDR9
address_a[9] => ram_block2a44.PORTAADDR9
address_a[9] => ram_block2a45.PORTAADDR9
address_a[9] => ram_block2a46.PORTAADDR9
address_a[9] => ram_block2a47.PORTAADDR9
address_a[9] => ram_block2a48.PORTAADDR9
address_a[9] => ram_block2a49.PORTAADDR9
address_a[9] => ram_block2a50.PORTAADDR9
address_a[9] => ram_block2a51.PORTAADDR9
address_a[9] => ram_block2a52.PORTAADDR9
address_a[9] => ram_block2a53.PORTAADDR9
address_a[9] => ram_block2a54.PORTAADDR9
address_a[9] => ram_block2a55.PORTAADDR9
address_a[9] => ram_block2a56.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[10] => ram_block2a16.PORTAADDR10
address_a[10] => ram_block2a17.PORTAADDR10
address_a[10] => ram_block2a18.PORTAADDR10
address_a[10] => ram_block2a19.PORTAADDR10
address_a[10] => ram_block2a20.PORTAADDR10
address_a[10] => ram_block2a21.PORTAADDR10
address_a[10] => ram_block2a22.PORTAADDR10
address_a[10] => ram_block2a23.PORTAADDR10
address_a[10] => ram_block2a24.PORTAADDR10
address_a[10] => ram_block2a25.PORTAADDR10
address_a[10] => ram_block2a26.PORTAADDR10
address_a[10] => ram_block2a27.PORTAADDR10
address_a[10] => ram_block2a28.PORTAADDR10
address_a[10] => ram_block2a29.PORTAADDR10
address_a[10] => ram_block2a30.PORTAADDR10
address_a[10] => ram_block2a31.PORTAADDR10
address_a[10] => ram_block2a32.PORTAADDR10
address_a[10] => ram_block2a33.PORTAADDR10
address_a[10] => ram_block2a34.PORTAADDR10
address_a[10] => ram_block2a35.PORTAADDR10
address_a[10] => ram_block2a36.PORTAADDR10
address_a[10] => ram_block2a37.PORTAADDR10
address_a[10] => ram_block2a38.PORTAADDR10
address_a[10] => ram_block2a39.PORTAADDR10
address_a[10] => ram_block2a40.PORTAADDR10
address_a[10] => ram_block2a41.PORTAADDR10
address_a[10] => ram_block2a42.PORTAADDR10
address_a[10] => ram_block2a43.PORTAADDR10
address_a[10] => ram_block2a44.PORTAADDR10
address_a[10] => ram_block2a45.PORTAADDR10
address_a[10] => ram_block2a46.PORTAADDR10
address_a[10] => ram_block2a47.PORTAADDR10
address_a[10] => ram_block2a48.PORTAADDR10
address_a[10] => ram_block2a49.PORTAADDR10
address_a[10] => ram_block2a50.PORTAADDR10
address_a[10] => ram_block2a51.PORTAADDR10
address_a[10] => ram_block2a52.PORTAADDR10
address_a[10] => ram_block2a53.PORTAADDR10
address_a[10] => ram_block2a54.PORTAADDR10
address_a[10] => ram_block2a55.PORTAADDR10
address_a[10] => ram_block2a56.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_a[11] => ram_block2a16.PORTAADDR11
address_a[11] => ram_block2a17.PORTAADDR11
address_a[11] => ram_block2a18.PORTAADDR11
address_a[11] => ram_block2a19.PORTAADDR11
address_a[11] => ram_block2a20.PORTAADDR11
address_a[11] => ram_block2a21.PORTAADDR11
address_a[11] => ram_block2a22.PORTAADDR11
address_a[11] => ram_block2a23.PORTAADDR11
address_a[11] => ram_block2a24.PORTAADDR11
address_a[11] => ram_block2a25.PORTAADDR11
address_a[11] => ram_block2a26.PORTAADDR11
address_a[11] => ram_block2a27.PORTAADDR11
address_a[11] => ram_block2a28.PORTAADDR11
address_a[11] => ram_block2a29.PORTAADDR11
address_a[11] => ram_block2a30.PORTAADDR11
address_a[11] => ram_block2a31.PORTAADDR11
address_a[11] => ram_block2a32.PORTAADDR11
address_a[11] => ram_block2a33.PORTAADDR11
address_a[11] => ram_block2a34.PORTAADDR11
address_a[11] => ram_block2a35.PORTAADDR11
address_a[11] => ram_block2a36.PORTAADDR11
address_a[11] => ram_block2a37.PORTAADDR11
address_a[11] => ram_block2a38.PORTAADDR11
address_a[11] => ram_block2a39.PORTAADDR11
address_a[11] => ram_block2a40.PORTAADDR11
address_a[11] => ram_block2a41.PORTAADDR11
address_a[11] => ram_block2a42.PORTAADDR11
address_a[11] => ram_block2a43.PORTAADDR11
address_a[11] => ram_block2a44.PORTAADDR11
address_a[11] => ram_block2a45.PORTAADDR11
address_a[11] => ram_block2a46.PORTAADDR11
address_a[11] => ram_block2a47.PORTAADDR11
address_a[11] => ram_block2a48.PORTAADDR11
address_a[11] => ram_block2a49.PORTAADDR11
address_a[11] => ram_block2a50.PORTAADDR11
address_a[11] => ram_block2a51.PORTAADDR11
address_a[11] => ram_block2a52.PORTAADDR11
address_a[11] => ram_block2a53.PORTAADDR11
address_a[11] => ram_block2a54.PORTAADDR11
address_a[11] => ram_block2a55.PORTAADDR11
address_a[11] => ram_block2a56.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_tpa:decode3.data[0]
address_a[12] => decode_tpa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_tpa:decode3.data[1]
address_a[13] => decode_tpa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_tpa:decode3.data[2]
address_a[14] => decode_tpa:decode_a.data[2]
address_a[15] => address_reg_a[3].DATAIN
address_a[15] => decode_tpa:decode3.data[3]
address_a[15] => decode_tpa:decode_a.data[3]
address_a[16] => address_reg_a[4].DATAIN
address_a[16] => decode_tpa:decode3.data[4]
address_a[16] => decode_tpa:decode_a.data[4]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[0] => ram_block2a35.PORTBADDR
address_b[0] => ram_block2a36.PORTBADDR
address_b[0] => ram_block2a37.PORTBADDR
address_b[0] => ram_block2a38.PORTBADDR
address_b[0] => ram_block2a39.PORTBADDR
address_b[0] => ram_block2a40.PORTBADDR
address_b[0] => ram_block2a41.PORTBADDR
address_b[0] => ram_block2a42.PORTBADDR
address_b[0] => ram_block2a43.PORTBADDR
address_b[0] => ram_block2a44.PORTBADDR
address_b[0] => ram_block2a45.PORTBADDR
address_b[0] => ram_block2a46.PORTBADDR
address_b[0] => ram_block2a47.PORTBADDR
address_b[0] => ram_block2a48.PORTBADDR
address_b[0] => ram_block2a49.PORTBADDR
address_b[0] => ram_block2a50.PORTBADDR
address_b[0] => ram_block2a51.PORTBADDR
address_b[0] => ram_block2a52.PORTBADDR
address_b[0] => ram_block2a53.PORTBADDR
address_b[0] => ram_block2a54.PORTBADDR
address_b[0] => ram_block2a55.PORTBADDR
address_b[0] => ram_block2a56.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[1] => ram_block2a35.PORTBADDR1
address_b[1] => ram_block2a36.PORTBADDR1
address_b[1] => ram_block2a37.PORTBADDR1
address_b[1] => ram_block2a38.PORTBADDR1
address_b[1] => ram_block2a39.PORTBADDR1
address_b[1] => ram_block2a40.PORTBADDR1
address_b[1] => ram_block2a41.PORTBADDR1
address_b[1] => ram_block2a42.PORTBADDR1
address_b[1] => ram_block2a43.PORTBADDR1
address_b[1] => ram_block2a44.PORTBADDR1
address_b[1] => ram_block2a45.PORTBADDR1
address_b[1] => ram_block2a46.PORTBADDR1
address_b[1] => ram_block2a47.PORTBADDR1
address_b[1] => ram_block2a48.PORTBADDR1
address_b[1] => ram_block2a49.PORTBADDR1
address_b[1] => ram_block2a50.PORTBADDR1
address_b[1] => ram_block2a51.PORTBADDR1
address_b[1] => ram_block2a52.PORTBADDR1
address_b[1] => ram_block2a53.PORTBADDR1
address_b[1] => ram_block2a54.PORTBADDR1
address_b[1] => ram_block2a55.PORTBADDR1
address_b[1] => ram_block2a56.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[2] => ram_block2a35.PORTBADDR2
address_b[2] => ram_block2a36.PORTBADDR2
address_b[2] => ram_block2a37.PORTBADDR2
address_b[2] => ram_block2a38.PORTBADDR2
address_b[2] => ram_block2a39.PORTBADDR2
address_b[2] => ram_block2a40.PORTBADDR2
address_b[2] => ram_block2a41.PORTBADDR2
address_b[2] => ram_block2a42.PORTBADDR2
address_b[2] => ram_block2a43.PORTBADDR2
address_b[2] => ram_block2a44.PORTBADDR2
address_b[2] => ram_block2a45.PORTBADDR2
address_b[2] => ram_block2a46.PORTBADDR2
address_b[2] => ram_block2a47.PORTBADDR2
address_b[2] => ram_block2a48.PORTBADDR2
address_b[2] => ram_block2a49.PORTBADDR2
address_b[2] => ram_block2a50.PORTBADDR2
address_b[2] => ram_block2a51.PORTBADDR2
address_b[2] => ram_block2a52.PORTBADDR2
address_b[2] => ram_block2a53.PORTBADDR2
address_b[2] => ram_block2a54.PORTBADDR2
address_b[2] => ram_block2a55.PORTBADDR2
address_b[2] => ram_block2a56.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[3] => ram_block2a35.PORTBADDR3
address_b[3] => ram_block2a36.PORTBADDR3
address_b[3] => ram_block2a37.PORTBADDR3
address_b[3] => ram_block2a38.PORTBADDR3
address_b[3] => ram_block2a39.PORTBADDR3
address_b[3] => ram_block2a40.PORTBADDR3
address_b[3] => ram_block2a41.PORTBADDR3
address_b[3] => ram_block2a42.PORTBADDR3
address_b[3] => ram_block2a43.PORTBADDR3
address_b[3] => ram_block2a44.PORTBADDR3
address_b[3] => ram_block2a45.PORTBADDR3
address_b[3] => ram_block2a46.PORTBADDR3
address_b[3] => ram_block2a47.PORTBADDR3
address_b[3] => ram_block2a48.PORTBADDR3
address_b[3] => ram_block2a49.PORTBADDR3
address_b[3] => ram_block2a50.PORTBADDR3
address_b[3] => ram_block2a51.PORTBADDR3
address_b[3] => ram_block2a52.PORTBADDR3
address_b[3] => ram_block2a53.PORTBADDR3
address_b[3] => ram_block2a54.PORTBADDR3
address_b[3] => ram_block2a55.PORTBADDR3
address_b[3] => ram_block2a56.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[4] => ram_block2a35.PORTBADDR4
address_b[4] => ram_block2a36.PORTBADDR4
address_b[4] => ram_block2a37.PORTBADDR4
address_b[4] => ram_block2a38.PORTBADDR4
address_b[4] => ram_block2a39.PORTBADDR4
address_b[4] => ram_block2a40.PORTBADDR4
address_b[4] => ram_block2a41.PORTBADDR4
address_b[4] => ram_block2a42.PORTBADDR4
address_b[4] => ram_block2a43.PORTBADDR4
address_b[4] => ram_block2a44.PORTBADDR4
address_b[4] => ram_block2a45.PORTBADDR4
address_b[4] => ram_block2a46.PORTBADDR4
address_b[4] => ram_block2a47.PORTBADDR4
address_b[4] => ram_block2a48.PORTBADDR4
address_b[4] => ram_block2a49.PORTBADDR4
address_b[4] => ram_block2a50.PORTBADDR4
address_b[4] => ram_block2a51.PORTBADDR4
address_b[4] => ram_block2a52.PORTBADDR4
address_b[4] => ram_block2a53.PORTBADDR4
address_b[4] => ram_block2a54.PORTBADDR4
address_b[4] => ram_block2a55.PORTBADDR4
address_b[4] => ram_block2a56.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
address_b[5] => ram_block2a35.PORTBADDR5
address_b[5] => ram_block2a36.PORTBADDR5
address_b[5] => ram_block2a37.PORTBADDR5
address_b[5] => ram_block2a38.PORTBADDR5
address_b[5] => ram_block2a39.PORTBADDR5
address_b[5] => ram_block2a40.PORTBADDR5
address_b[5] => ram_block2a41.PORTBADDR5
address_b[5] => ram_block2a42.PORTBADDR5
address_b[5] => ram_block2a43.PORTBADDR5
address_b[5] => ram_block2a44.PORTBADDR5
address_b[5] => ram_block2a45.PORTBADDR5
address_b[5] => ram_block2a46.PORTBADDR5
address_b[5] => ram_block2a47.PORTBADDR5
address_b[5] => ram_block2a48.PORTBADDR5
address_b[5] => ram_block2a49.PORTBADDR5
address_b[5] => ram_block2a50.PORTBADDR5
address_b[5] => ram_block2a51.PORTBADDR5
address_b[5] => ram_block2a52.PORTBADDR5
address_b[5] => ram_block2a53.PORTBADDR5
address_b[5] => ram_block2a54.PORTBADDR5
address_b[5] => ram_block2a55.PORTBADDR5
address_b[5] => ram_block2a56.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[6] => ram_block2a32.PORTBADDR6
address_b[6] => ram_block2a33.PORTBADDR6
address_b[6] => ram_block2a34.PORTBADDR6
address_b[6] => ram_block2a35.PORTBADDR6
address_b[6] => ram_block2a36.PORTBADDR6
address_b[6] => ram_block2a37.PORTBADDR6
address_b[6] => ram_block2a38.PORTBADDR6
address_b[6] => ram_block2a39.PORTBADDR6
address_b[6] => ram_block2a40.PORTBADDR6
address_b[6] => ram_block2a41.PORTBADDR6
address_b[6] => ram_block2a42.PORTBADDR6
address_b[6] => ram_block2a43.PORTBADDR6
address_b[6] => ram_block2a44.PORTBADDR6
address_b[6] => ram_block2a45.PORTBADDR6
address_b[6] => ram_block2a46.PORTBADDR6
address_b[6] => ram_block2a47.PORTBADDR6
address_b[6] => ram_block2a48.PORTBADDR6
address_b[6] => ram_block2a49.PORTBADDR6
address_b[6] => ram_block2a50.PORTBADDR6
address_b[6] => ram_block2a51.PORTBADDR6
address_b[6] => ram_block2a52.PORTBADDR6
address_b[6] => ram_block2a53.PORTBADDR6
address_b[6] => ram_block2a54.PORTBADDR6
address_b[6] => ram_block2a55.PORTBADDR6
address_b[6] => ram_block2a56.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[7] => ram_block2a32.PORTBADDR7
address_b[7] => ram_block2a33.PORTBADDR7
address_b[7] => ram_block2a34.PORTBADDR7
address_b[7] => ram_block2a35.PORTBADDR7
address_b[7] => ram_block2a36.PORTBADDR7
address_b[7] => ram_block2a37.PORTBADDR7
address_b[7] => ram_block2a38.PORTBADDR7
address_b[7] => ram_block2a39.PORTBADDR7
address_b[7] => ram_block2a40.PORTBADDR7
address_b[7] => ram_block2a41.PORTBADDR7
address_b[7] => ram_block2a42.PORTBADDR7
address_b[7] => ram_block2a43.PORTBADDR7
address_b[7] => ram_block2a44.PORTBADDR7
address_b[7] => ram_block2a45.PORTBADDR7
address_b[7] => ram_block2a46.PORTBADDR7
address_b[7] => ram_block2a47.PORTBADDR7
address_b[7] => ram_block2a48.PORTBADDR7
address_b[7] => ram_block2a49.PORTBADDR7
address_b[7] => ram_block2a50.PORTBADDR7
address_b[7] => ram_block2a51.PORTBADDR7
address_b[7] => ram_block2a52.PORTBADDR7
address_b[7] => ram_block2a53.PORTBADDR7
address_b[7] => ram_block2a54.PORTBADDR7
address_b[7] => ram_block2a55.PORTBADDR7
address_b[7] => ram_block2a56.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
address_b[8] => ram_block2a32.PORTBADDR8
address_b[8] => ram_block2a33.PORTBADDR8
address_b[8] => ram_block2a34.PORTBADDR8
address_b[8] => ram_block2a35.PORTBADDR8
address_b[8] => ram_block2a36.PORTBADDR8
address_b[8] => ram_block2a37.PORTBADDR8
address_b[8] => ram_block2a38.PORTBADDR8
address_b[8] => ram_block2a39.PORTBADDR8
address_b[8] => ram_block2a40.PORTBADDR8
address_b[8] => ram_block2a41.PORTBADDR8
address_b[8] => ram_block2a42.PORTBADDR8
address_b[8] => ram_block2a43.PORTBADDR8
address_b[8] => ram_block2a44.PORTBADDR8
address_b[8] => ram_block2a45.PORTBADDR8
address_b[8] => ram_block2a46.PORTBADDR8
address_b[8] => ram_block2a47.PORTBADDR8
address_b[8] => ram_block2a48.PORTBADDR8
address_b[8] => ram_block2a49.PORTBADDR8
address_b[8] => ram_block2a50.PORTBADDR8
address_b[8] => ram_block2a51.PORTBADDR8
address_b[8] => ram_block2a52.PORTBADDR8
address_b[8] => ram_block2a53.PORTBADDR8
address_b[8] => ram_block2a54.PORTBADDR8
address_b[8] => ram_block2a55.PORTBADDR8
address_b[8] => ram_block2a56.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[9] => ram_block2a30.PORTBADDR9
address_b[9] => ram_block2a31.PORTBADDR9
address_b[9] => ram_block2a32.PORTBADDR9
address_b[9] => ram_block2a33.PORTBADDR9
address_b[9] => ram_block2a34.PORTBADDR9
address_b[9] => ram_block2a35.PORTBADDR9
address_b[9] => ram_block2a36.PORTBADDR9
address_b[9] => ram_block2a37.PORTBADDR9
address_b[9] => ram_block2a38.PORTBADDR9
address_b[9] => ram_block2a39.PORTBADDR9
address_b[9] => ram_block2a40.PORTBADDR9
address_b[9] => ram_block2a41.PORTBADDR9
address_b[9] => ram_block2a42.PORTBADDR9
address_b[9] => ram_block2a43.PORTBADDR9
address_b[9] => ram_block2a44.PORTBADDR9
address_b[9] => ram_block2a45.PORTBADDR9
address_b[9] => ram_block2a46.PORTBADDR9
address_b[9] => ram_block2a47.PORTBADDR9
address_b[9] => ram_block2a48.PORTBADDR9
address_b[9] => ram_block2a49.PORTBADDR9
address_b[9] => ram_block2a50.PORTBADDR9
address_b[9] => ram_block2a51.PORTBADDR9
address_b[9] => ram_block2a52.PORTBADDR9
address_b[9] => ram_block2a53.PORTBADDR9
address_b[9] => ram_block2a54.PORTBADDR9
address_b[9] => ram_block2a55.PORTBADDR9
address_b[9] => ram_block2a56.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[10] => ram_block2a24.PORTBADDR10
address_b[10] => ram_block2a25.PORTBADDR10
address_b[10] => ram_block2a26.PORTBADDR10
address_b[10] => ram_block2a27.PORTBADDR10
address_b[10] => ram_block2a28.PORTBADDR10
address_b[10] => ram_block2a29.PORTBADDR10
address_b[10] => ram_block2a30.PORTBADDR10
address_b[10] => ram_block2a31.PORTBADDR10
address_b[10] => ram_block2a32.PORTBADDR10
address_b[10] => ram_block2a33.PORTBADDR10
address_b[10] => ram_block2a34.PORTBADDR10
address_b[10] => ram_block2a35.PORTBADDR10
address_b[10] => ram_block2a36.PORTBADDR10
address_b[10] => ram_block2a37.PORTBADDR10
address_b[10] => ram_block2a38.PORTBADDR10
address_b[10] => ram_block2a39.PORTBADDR10
address_b[10] => ram_block2a40.PORTBADDR10
address_b[10] => ram_block2a41.PORTBADDR10
address_b[10] => ram_block2a42.PORTBADDR10
address_b[10] => ram_block2a43.PORTBADDR10
address_b[10] => ram_block2a44.PORTBADDR10
address_b[10] => ram_block2a45.PORTBADDR10
address_b[10] => ram_block2a46.PORTBADDR10
address_b[10] => ram_block2a47.PORTBADDR10
address_b[10] => ram_block2a48.PORTBADDR10
address_b[10] => ram_block2a49.PORTBADDR10
address_b[10] => ram_block2a50.PORTBADDR10
address_b[10] => ram_block2a51.PORTBADDR10
address_b[10] => ram_block2a52.PORTBADDR10
address_b[10] => ram_block2a53.PORTBADDR10
address_b[10] => ram_block2a54.PORTBADDR10
address_b[10] => ram_block2a55.PORTBADDR10
address_b[10] => ram_block2a56.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[11] => ram_block2a24.PORTBADDR11
address_b[11] => ram_block2a25.PORTBADDR11
address_b[11] => ram_block2a26.PORTBADDR11
address_b[11] => ram_block2a27.PORTBADDR11
address_b[11] => ram_block2a28.PORTBADDR11
address_b[11] => ram_block2a29.PORTBADDR11
address_b[11] => ram_block2a30.PORTBADDR11
address_b[11] => ram_block2a31.PORTBADDR11
address_b[11] => ram_block2a32.PORTBADDR11
address_b[11] => ram_block2a33.PORTBADDR11
address_b[11] => ram_block2a34.PORTBADDR11
address_b[11] => ram_block2a35.PORTBADDR11
address_b[11] => ram_block2a36.PORTBADDR11
address_b[11] => ram_block2a37.PORTBADDR11
address_b[11] => ram_block2a38.PORTBADDR11
address_b[11] => ram_block2a39.PORTBADDR11
address_b[11] => ram_block2a40.PORTBADDR11
address_b[11] => ram_block2a41.PORTBADDR11
address_b[11] => ram_block2a42.PORTBADDR11
address_b[11] => ram_block2a43.PORTBADDR11
address_b[11] => ram_block2a44.PORTBADDR11
address_b[11] => ram_block2a45.PORTBADDR11
address_b[11] => ram_block2a46.PORTBADDR11
address_b[11] => ram_block2a47.PORTBADDR11
address_b[11] => ram_block2a48.PORTBADDR11
address_b[11] => ram_block2a49.PORTBADDR11
address_b[11] => ram_block2a50.PORTBADDR11
address_b[11] => ram_block2a51.PORTBADDR11
address_b[11] => ram_block2a52.PORTBADDR11
address_b[11] => ram_block2a53.PORTBADDR11
address_b[11] => ram_block2a54.PORTBADDR11
address_b[11] => ram_block2a55.PORTBADDR11
address_b[11] => ram_block2a56.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_tpa:decode4.data[0]
address_b[12] => decode_tpa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_tpa:decode4.data[1]
address_b[13] => decode_tpa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_tpa:decode4.data[2]
address_b[14] => decode_tpa:decode_b.data[2]
address_b[15] => address_reg_b[3].DATAIN
address_b[15] => decode_tpa:decode4.data[3]
address_b[15] => decode_tpa:decode_b.data[3]
address_b[16] => address_reg_b[4].DATAIN
address_b[16] => decode_tpa:decode4.data[4]
address_b[16] => decode_tpa:decode_b.data[4]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock0 => ram_block2a35.CLK0
clock0 => ram_block2a36.CLK0
clock0 => ram_block2a37.CLK0
clock0 => ram_block2a38.CLK0
clock0 => ram_block2a39.CLK0
clock0 => ram_block2a40.CLK0
clock0 => ram_block2a41.CLK0
clock0 => ram_block2a42.CLK0
clock0 => ram_block2a43.CLK0
clock0 => ram_block2a44.CLK0
clock0 => ram_block2a45.CLK0
clock0 => ram_block2a46.CLK0
clock0 => ram_block2a47.CLK0
clock0 => ram_block2a48.CLK0
clock0 => ram_block2a49.CLK0
clock0 => ram_block2a50.CLK0
clock0 => ram_block2a51.CLK0
clock0 => ram_block2a52.CLK0
clock0 => ram_block2a53.CLK0
clock0 => ram_block2a54.CLK0
clock0 => ram_block2a55.CLK0
clock0 => ram_block2a56.CLK0
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[4].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clock1 => ram_block2a35.CLK1
clock1 => ram_block2a36.CLK1
clock1 => ram_block2a37.CLK1
clock1 => ram_block2a38.CLK1
clock1 => ram_block2a39.CLK1
clock1 => ram_block2a40.CLK1
clock1 => ram_block2a41.CLK1
clock1 => ram_block2a42.CLK1
clock1 => ram_block2a43.CLK1
clock1 => ram_block2a44.CLK1
clock1 => ram_block2a45.CLK1
clock1 => ram_block2a46.CLK1
clock1 => ram_block2a47.CLK1
clock1 => ram_block2a48.CLK1
clock1 => ram_block2a49.CLK1
clock1 => ram_block2a50.CLK1
clock1 => ram_block2a51.CLK1
clock1 => ram_block2a52.CLK1
clock1 => ram_block2a53.CLK1
clock1 => ram_block2a54.CLK1
clock1 => ram_block2a55.CLK1
clock1 => ram_block2a56.CLK1
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a3.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a9.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[0] => ram_block2a15.PORTADATAIN
data_a[0] => ram_block2a18.PORTADATAIN
data_a[0] => ram_block2a21.PORTADATAIN
data_a[0] => ram_block2a24.PORTADATAIN
data_a[0] => ram_block2a27.PORTADATAIN
data_a[0] => ram_block2a30.PORTADATAIN
data_a[0] => ram_block2a33.PORTADATAIN
data_a[0] => ram_block2a36.PORTADATAIN
data_a[0] => ram_block2a39.PORTADATAIN
data_a[0] => ram_block2a42.PORTADATAIN
data_a[0] => ram_block2a45.PORTADATAIN
data_a[0] => ram_block2a48.PORTADATAIN
data_a[0] => ram_block2a51.PORTADATAIN
data_a[0] => ram_block2a54.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a4.PORTADATAIN
data_a[1] => ram_block2a7.PORTADATAIN
data_a[1] => ram_block2a10.PORTADATAIN
data_a[1] => ram_block2a13.PORTADATAIN
data_a[1] => ram_block2a16.PORTADATAIN
data_a[1] => ram_block2a19.PORTADATAIN
data_a[1] => ram_block2a22.PORTADATAIN
data_a[1] => ram_block2a25.PORTADATAIN
data_a[1] => ram_block2a28.PORTADATAIN
data_a[1] => ram_block2a31.PORTADATAIN
data_a[1] => ram_block2a34.PORTADATAIN
data_a[1] => ram_block2a37.PORTADATAIN
data_a[1] => ram_block2a40.PORTADATAIN
data_a[1] => ram_block2a43.PORTADATAIN
data_a[1] => ram_block2a46.PORTADATAIN
data_a[1] => ram_block2a49.PORTADATAIN
data_a[1] => ram_block2a52.PORTADATAIN
data_a[1] => ram_block2a55.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a5.PORTADATAIN
data_a[2] => ram_block2a8.PORTADATAIN
data_a[2] => ram_block2a11.PORTADATAIN
data_a[2] => ram_block2a14.PORTADATAIN
data_a[2] => ram_block2a17.PORTADATAIN
data_a[2] => ram_block2a20.PORTADATAIN
data_a[2] => ram_block2a23.PORTADATAIN
data_a[2] => ram_block2a26.PORTADATAIN
data_a[2] => ram_block2a29.PORTADATAIN
data_a[2] => ram_block2a32.PORTADATAIN
data_a[2] => ram_block2a35.PORTADATAIN
data_a[2] => ram_block2a38.PORTADATAIN
data_a[2] => ram_block2a41.PORTADATAIN
data_a[2] => ram_block2a44.PORTADATAIN
data_a[2] => ram_block2a47.PORTADATAIN
data_a[2] => ram_block2a50.PORTADATAIN
data_a[2] => ram_block2a53.PORTADATAIN
data_a[2] => ram_block2a56.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a3.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a9.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[0] => ram_block2a15.PORTBDATAIN
data_b[0] => ram_block2a18.PORTBDATAIN
data_b[0] => ram_block2a21.PORTBDATAIN
data_b[0] => ram_block2a24.PORTBDATAIN
data_b[0] => ram_block2a27.PORTBDATAIN
data_b[0] => ram_block2a30.PORTBDATAIN
data_b[0] => ram_block2a33.PORTBDATAIN
data_b[0] => ram_block2a36.PORTBDATAIN
data_b[0] => ram_block2a39.PORTBDATAIN
data_b[0] => ram_block2a42.PORTBDATAIN
data_b[0] => ram_block2a45.PORTBDATAIN
data_b[0] => ram_block2a48.PORTBDATAIN
data_b[0] => ram_block2a51.PORTBDATAIN
data_b[0] => ram_block2a54.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[1] => ram_block2a4.PORTBDATAIN
data_b[1] => ram_block2a7.PORTBDATAIN
data_b[1] => ram_block2a10.PORTBDATAIN
data_b[1] => ram_block2a13.PORTBDATAIN
data_b[1] => ram_block2a16.PORTBDATAIN
data_b[1] => ram_block2a19.PORTBDATAIN
data_b[1] => ram_block2a22.PORTBDATAIN
data_b[1] => ram_block2a25.PORTBDATAIN
data_b[1] => ram_block2a28.PORTBDATAIN
data_b[1] => ram_block2a31.PORTBDATAIN
data_b[1] => ram_block2a34.PORTBDATAIN
data_b[1] => ram_block2a37.PORTBDATAIN
data_b[1] => ram_block2a40.PORTBDATAIN
data_b[1] => ram_block2a43.PORTBDATAIN
data_b[1] => ram_block2a46.PORTBDATAIN
data_b[1] => ram_block2a49.PORTBDATAIN
data_b[1] => ram_block2a52.PORTBDATAIN
data_b[1] => ram_block2a55.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[2] => ram_block2a5.PORTBDATAIN
data_b[2] => ram_block2a8.PORTBDATAIN
data_b[2] => ram_block2a11.PORTBDATAIN
data_b[2] => ram_block2a14.PORTBDATAIN
data_b[2] => ram_block2a17.PORTBDATAIN
data_b[2] => ram_block2a20.PORTBDATAIN
data_b[2] => ram_block2a23.PORTBDATAIN
data_b[2] => ram_block2a26.PORTBDATAIN
data_b[2] => ram_block2a29.PORTBDATAIN
data_b[2] => ram_block2a32.PORTBDATAIN
data_b[2] => ram_block2a35.PORTBDATAIN
data_b[2] => ram_block2a38.PORTBDATAIN
data_b[2] => ram_block2a41.PORTBDATAIN
data_b[2] => ram_block2a44.PORTBDATAIN
data_b[2] => ram_block2a47.PORTBDATAIN
data_b[2] => ram_block2a50.PORTBDATAIN
data_b[2] => ram_block2a53.PORTBDATAIN
data_b[2] => ram_block2a56.PORTBDATAIN
wren_a => decode_tpa:decode3.enable
wren_b => decode_tpa:decode4.enable


|GameFlow|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mqg1:auto_generated|altsyncram_mkr1:altsyncram1|decode_tpa:decode3
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0


|GameFlow|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mqg1:auto_generated|altsyncram_mkr1:altsyncram1|decode_tpa:decode4
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0


|GameFlow|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mqg1:auto_generated|altsyncram_mkr1:altsyncram1|decode_tpa:decode_a
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0


|GameFlow|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mqg1:auto_generated|altsyncram_mkr1:altsyncram1|decode_tpa:decode_b
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0


|GameFlow|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mqg1:auto_generated|altsyncram_mkr1:altsyncram1|mux_8kb:mux5
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[2].IN0
sel[4] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|GameFlow|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mqg1:auto_generated|altsyncram_mkr1:altsyncram1|mux_8kb:mux6
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[2].IN0
sel[4] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|GameFlow|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1


|GameFlow|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|GameFlow|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN


|GameFlow|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4


|GameFlow|animation:gamegraphics
CLOCK_50 => CLOCK_50.IN13
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
resetLife => resetLife.IN1
resetn => resetn.IN12
GPIO_0[0] => always1.IN0
GPIO_0[0] => TankDirection1.OUTPUTSELECT
GPIO_0[0] => TankDirection1.OUTPUTSELECT
GPIO_0[0] => y_count.OUTPUTSELECT
GPIO_0[0] => y_count.OUTPUTSELECT
GPIO_0[0] => y_count.OUTPUTSELECT
GPIO_0[0] => y_count.OUTPUTSELECT
GPIO_0[0] => y_count.OUTPUTSELECT
GPIO_0[0] => y_count.OUTPUTSELECT
GPIO_0[0] => y_count.OUTPUTSELECT
GPIO_0[0] => y_count.OUTPUTSELECT
GPIO_0[0] => LEDR[17].DATAIN
GPIO_0[1] => always1.IN1
GPIO_0[1] => TankDirection2.OUTPUTSELECT
GPIO_0[1] => TankDirection2.OUTPUTSELECT
GPIO_0[1] => y_count2.OUTPUTSELECT
GPIO_0[1] => y_count2.OUTPUTSELECT
GPIO_0[1] => y_count2.OUTPUTSELECT
GPIO_0[1] => y_count2.OUTPUTSELECT
GPIO_0[1] => y_count2.OUTPUTSELECT
GPIO_0[1] => y_count2.OUTPUTSELECT
GPIO_0[1] => y_count2.OUTPUTSELECT
GPIO_0[1] => y_count2.OUTPUTSELECT
GPIO_0[1] => LEDR[12].DATAIN
GPIO_0[2] => always1.IN1
GPIO_0[2] => TankDirection1.OUTPUTSELECT
GPIO_0[2] => TankDirection1.OUTPUTSELECT
GPIO_0[2] => y_count.OUTPUTSELECT
GPIO_0[2] => y_count.OUTPUTSELECT
GPIO_0[2] => y_count.OUTPUTSELECT
GPIO_0[2] => y_count.OUTPUTSELECT
GPIO_0[2] => y_count.OUTPUTSELECT
GPIO_0[2] => y_count.OUTPUTSELECT
GPIO_0[2] => y_count.OUTPUTSELECT
GPIO_0[2] => y_count.OUTPUTSELECT
GPIO_0[2] => LEDR[16].DATAIN
GPIO_0[3] => always1.IN1
GPIO_0[3] => TankDirection2.OUTPUTSELECT
GPIO_0[3] => TankDirection2.OUTPUTSELECT
GPIO_0[3] => y_count2.OUTPUTSELECT
GPIO_0[3] => y_count2.OUTPUTSELECT
GPIO_0[3] => y_count2.OUTPUTSELECT
GPIO_0[3] => y_count2.OUTPUTSELECT
GPIO_0[3] => y_count2.OUTPUTSELECT
GPIO_0[3] => y_count2.OUTPUTSELECT
GPIO_0[3] => y_count2.OUTPUTSELECT
GPIO_0[3] => y_count2.OUTPUTSELECT
GPIO_0[3] => LEDR[11].DATAIN
GPIO_0[4] => always1.IN1
GPIO_0[4] => TankDirection1.OUTPUTSELECT
GPIO_0[4] => TankDirection1.OUTPUTSELECT
GPIO_0[4] => x_count.OUTPUTSELECT
GPIO_0[4] => x_count.OUTPUTSELECT
GPIO_0[4] => x_count.OUTPUTSELECT
GPIO_0[4] => x_count.OUTPUTSELECT
GPIO_0[4] => x_count.OUTPUTSELECT
GPIO_0[4] => x_count.OUTPUTSELECT
GPIO_0[4] => x_count.OUTPUTSELECT
GPIO_0[4] => x_count.OUTPUTSELECT
GPIO_0[4] => x_count.OUTPUTSELECT
GPIO_0[4] => LEDR[15].DATAIN
GPIO_0[5] => always1.IN1
GPIO_0[5] => TankDirection2.OUTPUTSELECT
GPIO_0[5] => TankDirection2.OUTPUTSELECT
GPIO_0[5] => x_count2.OUTPUTSELECT
GPIO_0[5] => x_count2.OUTPUTSELECT
GPIO_0[5] => x_count2.OUTPUTSELECT
GPIO_0[5] => x_count2.OUTPUTSELECT
GPIO_0[5] => x_count2.OUTPUTSELECT
GPIO_0[5] => x_count2.OUTPUTSELECT
GPIO_0[5] => x_count2.OUTPUTSELECT
GPIO_0[5] => x_count2.OUTPUTSELECT
GPIO_0[5] => x_count2.OUTPUTSELECT
GPIO_0[5] => LEDR[10].DATAIN
GPIO_0[6] => always1.IN1
GPIO_0[6] => TankDirection1.OUTPUTSELECT
GPIO_0[6] => TankDirection1.OUTPUTSELECT
GPIO_0[6] => x_count.OUTPUTSELECT
GPIO_0[6] => x_count.OUTPUTSELECT
GPIO_0[6] => x_count.OUTPUTSELECT
GPIO_0[6] => x_count.OUTPUTSELECT
GPIO_0[6] => x_count.OUTPUTSELECT
GPIO_0[6] => x_count.OUTPUTSELECT
GPIO_0[6] => x_count.OUTPUTSELECT
GPIO_0[6] => x_count.OUTPUTSELECT
GPIO_0[6] => x_count.OUTPUTSELECT
GPIO_0[6] => LEDR[14].DATAIN
GPIO_0[7] => always1.IN1
GPIO_0[7] => TankDirection2.OUTPUTSELECT
GPIO_0[7] => TankDirection2.OUTPUTSELECT
GPIO_0[7] => x_count2.OUTPUTSELECT
GPIO_0[7] => x_count2.OUTPUTSELECT
GPIO_0[7] => x_count2.OUTPUTSELECT
GPIO_0[7] => x_count2.OUTPUTSELECT
GPIO_0[7] => x_count2.OUTPUTSELECT
GPIO_0[7] => x_count2.OUTPUTSELECT
GPIO_0[7] => x_count2.OUTPUTSELECT
GPIO_0[7] => x_count2.OUTPUTSELECT
GPIO_0[7] => x_count2.OUTPUTSELECT
GPIO_0[7] => LEDR[9].DATAIN
GPIO_0[8] => always1.IN1
GPIO_0[8] => always1.IN1
GPIO_0[8] => always1.IN1
GPIO_0[8] => always2.IN1
GPIO_0[8] => always2.IN1
GPIO_0[8] => always2.IN1
GPIO_0[8] => LEDR[13].DATAIN
GPIO_0[9] => always1.IN1
GPIO_0[9] => always1.IN1
GPIO_0[9] => always1.IN1
GPIO_0[9] => always2.IN1
GPIO_0[9] => always2.IN1
GPIO_0[9] => always2.IN1
GPIO_0[9] => LEDR[8].DATAIN
GPIO_1[0] => ~NO_FANOUT~
GPIO_1[1] => ~NO_FANOUT~
GPIO_1[2] => ~NO_FANOUT~
GPIO_1[3] => ~NO_FANOUT~
GPIO_1[4] => ~NO_FANOUT~
GPIO_1[5] => ~NO_FANOUT~
GPIO_1[6] => ~NO_FANOUT~
GPIO_1[7] => ~NO_FANOUT~
GPIO_1[8] => ~NO_FANOUT~
GPIO_1[9] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner
iCLOCK_50 => iCLOCK_50.IN2
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iPlayer1Win => mem_color[2].OUTPUTSELECT
iPlayer1Win => mem_color[1].OUTPUTSELECT
iPlayer1Win => mem_color[0].OUTPUTSELECT
iPlayer1Win => always2.IN0
iPlayer2Win => mem_color.OUTPUTSELECT
iPlayer2Win => mem_color.OUTPUTSELECT
iPlayer2Win => mem_color.OUTPUTSELECT
iPlayer2Win => always2.IN1


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player1Win:player1_color
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player1Win:player1_color|altsyncram:altsyncram_component
wren_a => altsyncram_mig1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mig1:auto_generated.data_a[0]
data_a[1] => altsyncram_mig1:auto_generated.data_a[1]
data_a[2] => altsyncram_mig1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mig1:auto_generated.address_a[0]
address_a[1] => altsyncram_mig1:auto_generated.address_a[1]
address_a[2] => altsyncram_mig1:auto_generated.address_a[2]
address_a[3] => altsyncram_mig1:auto_generated.address_a[3]
address_a[4] => altsyncram_mig1:auto_generated.address_a[4]
address_a[5] => altsyncram_mig1:auto_generated.address_a[5]
address_a[6] => altsyncram_mig1:auto_generated.address_a[6]
address_a[7] => altsyncram_mig1:auto_generated.address_a[7]
address_a[8] => altsyncram_mig1:auto_generated.address_a[8]
address_a[9] => altsyncram_mig1:auto_generated.address_a[9]
address_a[10] => altsyncram_mig1:auto_generated.address_a[10]
address_a[11] => altsyncram_mig1:auto_generated.address_a[11]
address_a[12] => altsyncram_mig1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mig1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player1Win:player1_color|altsyncram:altsyncram_component|altsyncram_mig1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:decode3.data[0]
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
wren_a => decode_1oa:decode3.enable


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player1Win:player1_color|altsyncram:altsyncram_component|altsyncram_mig1:auto_generated|decode_1oa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player1Win:player1_color|altsyncram:altsyncram_component|altsyncram_mig1:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player1Win:player1_color|altsyncram:altsyncram_component|altsyncram_mig1:auto_generated|mux_cib:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player2Win:player2_color
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player2Win:player2_color|altsyncram:altsyncram_component
wren_a => altsyncram_nig1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nig1:auto_generated.data_a[0]
data_a[1] => altsyncram_nig1:auto_generated.data_a[1]
data_a[2] => altsyncram_nig1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nig1:auto_generated.address_a[0]
address_a[1] => altsyncram_nig1:auto_generated.address_a[1]
address_a[2] => altsyncram_nig1:auto_generated.address_a[2]
address_a[3] => altsyncram_nig1:auto_generated.address_a[3]
address_a[4] => altsyncram_nig1:auto_generated.address_a[4]
address_a[5] => altsyncram_nig1:auto_generated.address_a[5]
address_a[6] => altsyncram_nig1:auto_generated.address_a[6]
address_a[7] => altsyncram_nig1:auto_generated.address_a[7]
address_a[8] => altsyncram_nig1:auto_generated.address_a[8]
address_a[9] => altsyncram_nig1:auto_generated.address_a[9]
address_a[10] => altsyncram_nig1:auto_generated.address_a[10]
address_a[11] => altsyncram_nig1:auto_generated.address_a[11]
address_a[12] => altsyncram_nig1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nig1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player2Win:player2_color|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:decode3.data[0]
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
wren_a => decode_1oa:decode3.enable


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player2Win:player2_color|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated|decode_1oa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player2Win:player2_color|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1


|GameFlow|animation:gamegraphics|DrawPlayerWin:winner|Player2Win:player2_color|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated|mux_cib:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|GameFlow|animation:gamegraphics|plotSelector:plot
iP1B1_x_pos[0] => bullet_x[0].DATAB
iP1B1_x_pos[1] => bullet_x[1].DATAB
iP1B1_x_pos[2] => bullet_x[2].DATAB
iP1B1_x_pos[3] => bullet_x[3].DATAB
iP1B1_x_pos[4] => bullet_x[4].DATAB
iP1B1_x_pos[5] => bullet_x[5].DATAB
iP1B1_x_pos[6] => bullet_x[6].DATAB
iP1B1_x_pos[7] => bullet_x[7].DATAB
iP1B1_x_pos[8] => bullet_x[8].DATAB
iP1B1_y_pos[0] => bullet_y[0].DATAB
iP1B1_y_pos[1] => bullet_y[1].DATAB
iP1B1_y_pos[2] => bullet_y[2].DATAB
iP1B1_y_pos[3] => bullet_y[3].DATAB
iP1B1_y_pos[4] => bullet_y[4].DATAB
iP1B1_y_pos[5] => bullet_y[5].DATAB
iP1B1_y_pos[6] => bullet_y[6].DATAB
iP1B1_y_pos[7] => bullet_y[7].DATAB
iP1B1_color[0] => bullet_color[0].DATAB
iP1B1_color[1] => bullet_color[1].DATAB
iP1B1_color[2] => bullet_color[2].DATAB
iP1B1_plot => bullet_plot.DATAB
iP1B2_x_pos[0] => bullet_x.DATAB
iP1B2_x_pos[1] => bullet_x.DATAB
iP1B2_x_pos[2] => bullet_x.DATAB
iP1B2_x_pos[3] => bullet_x.DATAB
iP1B2_x_pos[4] => bullet_x.DATAB
iP1B2_x_pos[5] => bullet_x.DATAB
iP1B2_x_pos[6] => bullet_x.DATAB
iP1B2_x_pos[7] => bullet_x.DATAB
iP1B2_x_pos[8] => bullet_x.DATAB
iP1B2_y_pos[0] => bullet_y.DATAB
iP1B2_y_pos[1] => bullet_y.DATAB
iP1B2_y_pos[2] => bullet_y.DATAB
iP1B2_y_pos[3] => bullet_y.DATAB
iP1B2_y_pos[4] => bullet_y.DATAB
iP1B2_y_pos[5] => bullet_y.DATAB
iP1B2_y_pos[6] => bullet_y.DATAB
iP1B2_y_pos[7] => bullet_y.DATAB
iP1B2_color[0] => bullet_color.DATAB
iP1B2_color[1] => bullet_color.DATAB
iP1B2_color[2] => bullet_color.DATAB
iP1B2_plot => bullet_plot.DATAB
iP1B3_x_pos[0] => bullet_x.DATAB
iP1B3_x_pos[1] => bullet_x.DATAB
iP1B3_x_pos[2] => bullet_x.DATAB
iP1B3_x_pos[3] => bullet_x.DATAB
iP1B3_x_pos[4] => bullet_x.DATAB
iP1B3_x_pos[5] => bullet_x.DATAB
iP1B3_x_pos[6] => bullet_x.DATAB
iP1B3_x_pos[7] => bullet_x.DATAB
iP1B3_x_pos[8] => bullet_x.DATAB
iP1B3_y_pos[0] => bullet_y.DATAB
iP1B3_y_pos[1] => bullet_y.DATAB
iP1B3_y_pos[2] => bullet_y.DATAB
iP1B3_y_pos[3] => bullet_y.DATAB
iP1B3_y_pos[4] => bullet_y.DATAB
iP1B3_y_pos[5] => bullet_y.DATAB
iP1B3_y_pos[6] => bullet_y.DATAB
iP1B3_y_pos[7] => bullet_y.DATAB
iP1B3_color[0] => bullet_color.DATAB
iP1B3_color[1] => bullet_color.DATAB
iP1B3_color[2] => bullet_color.DATAB
iP1B3_plot => bullet_plot.DATAB
iP1B4_x_pos[0] => bullet_x.DATAB
iP1B4_x_pos[1] => bullet_x.DATAB
iP1B4_x_pos[2] => bullet_x.DATAB
iP1B4_x_pos[3] => bullet_x.DATAB
iP1B4_x_pos[4] => bullet_x.DATAB
iP1B4_x_pos[5] => bullet_x.DATAB
iP1B4_x_pos[6] => bullet_x.DATAB
iP1B4_x_pos[7] => bullet_x.DATAB
iP1B4_x_pos[8] => bullet_x.DATAB
iP1B4_y_pos[0] => bullet_y.DATAB
iP1B4_y_pos[1] => bullet_y.DATAB
iP1B4_y_pos[2] => bullet_y.DATAB
iP1B4_y_pos[3] => bullet_y.DATAB
iP1B4_y_pos[4] => bullet_y.DATAB
iP1B4_y_pos[5] => bullet_y.DATAB
iP1B4_y_pos[6] => bullet_y.DATAB
iP1B4_y_pos[7] => bullet_y.DATAB
iP1B4_color[0] => bullet_color.DATAB
iP1B4_color[1] => bullet_color.DATAB
iP1B4_color[2] => bullet_color.DATAB
iP1B4_plot => bullet_plot.DATAB
iP2B1_x_pos[0] => bullet_x.DATAB
iP2B1_x_pos[1] => bullet_x.DATAB
iP2B1_x_pos[2] => bullet_x.DATAB
iP2B1_x_pos[3] => bullet_x.DATAB
iP2B1_x_pos[4] => bullet_x.DATAB
iP2B1_x_pos[5] => bullet_x.DATAB
iP2B1_x_pos[6] => bullet_x.DATAB
iP2B1_x_pos[7] => bullet_x.DATAB
iP2B1_x_pos[8] => bullet_x.DATAB
iP2B1_y_pos[0] => bullet_y.DATAB
iP2B1_y_pos[1] => bullet_y.DATAB
iP2B1_y_pos[2] => bullet_y.DATAB
iP2B1_y_pos[3] => bullet_y.DATAB
iP2B1_y_pos[4] => bullet_y.DATAB
iP2B1_y_pos[5] => bullet_y.DATAB
iP2B1_y_pos[6] => bullet_y.DATAB
iP2B1_y_pos[7] => bullet_y.DATAB
iP2B1_color[0] => bullet_color.DATAB
iP2B1_color[1] => bullet_color.DATAB
iP2B1_color[2] => bullet_color.DATAB
iP2B1_plot => bullet_plot.DATAB
iP2B2_x_pos[0] => bullet_x.DATAB
iP2B2_x_pos[1] => bullet_x.DATAB
iP2B2_x_pos[2] => bullet_x.DATAB
iP2B2_x_pos[3] => bullet_x.DATAB
iP2B2_x_pos[4] => bullet_x.DATAB
iP2B2_x_pos[5] => bullet_x.DATAB
iP2B2_x_pos[6] => bullet_x.DATAB
iP2B2_x_pos[7] => bullet_x.DATAB
iP2B2_x_pos[8] => bullet_x.DATAB
iP2B2_y_pos[0] => bullet_y.DATAB
iP2B2_y_pos[1] => bullet_y.DATAB
iP2B2_y_pos[2] => bullet_y.DATAB
iP2B2_y_pos[3] => bullet_y.DATAB
iP2B2_y_pos[4] => bullet_y.DATAB
iP2B2_y_pos[5] => bullet_y.DATAB
iP2B2_y_pos[6] => bullet_y.DATAB
iP2B2_y_pos[7] => bullet_y.DATAB
iP2B2_color[0] => bullet_color.DATAB
iP2B2_color[1] => bullet_color.DATAB
iP2B2_color[2] => bullet_color.DATAB
iP2B2_plot => bullet_plot.DATAB
iP2B3_x_pos[0] => bullet_x.DATAB
iP2B3_x_pos[1] => bullet_x.DATAB
iP2B3_x_pos[2] => bullet_x.DATAB
iP2B3_x_pos[3] => bullet_x.DATAB
iP2B3_x_pos[4] => bullet_x.DATAB
iP2B3_x_pos[5] => bullet_x.DATAB
iP2B3_x_pos[6] => bullet_x.DATAB
iP2B3_x_pos[7] => bullet_x.DATAB
iP2B3_x_pos[8] => bullet_x.DATAB
iP2B3_y_pos[0] => bullet_y.DATAB
iP2B3_y_pos[1] => bullet_y.DATAB
iP2B3_y_pos[2] => bullet_y.DATAB
iP2B3_y_pos[3] => bullet_y.DATAB
iP2B3_y_pos[4] => bullet_y.DATAB
iP2B3_y_pos[5] => bullet_y.DATAB
iP2B3_y_pos[6] => bullet_y.DATAB
iP2B3_y_pos[7] => bullet_y.DATAB
iP2B3_color[0] => bullet_color.DATAB
iP2B3_color[1] => bullet_color.DATAB
iP2B3_color[2] => bullet_color.DATAB
iP2B3_plot => bullet_plot.DATAB
iP2B4_x_pos[0] => bullet_x.DATAB
iP2B4_x_pos[1] => bullet_x.DATAB
iP2B4_x_pos[2] => bullet_x.DATAB
iP2B4_x_pos[3] => bullet_x.DATAB
iP2B4_x_pos[4] => bullet_x.DATAB
iP2B4_x_pos[5] => bullet_x.DATAB
iP2B4_x_pos[6] => bullet_x.DATAB
iP2B4_x_pos[7] => bullet_x.DATAB
iP2B4_x_pos[8] => bullet_x.DATAB
iP2B4_y_pos[0] => bullet_y.DATAB
iP2B4_y_pos[1] => bullet_y.DATAB
iP2B4_y_pos[2] => bullet_y.DATAB
iP2B4_y_pos[3] => bullet_y.DATAB
iP2B4_y_pos[4] => bullet_y.DATAB
iP2B4_y_pos[5] => bullet_y.DATAB
iP2B4_y_pos[6] => bullet_y.DATAB
iP2B4_y_pos[7] => bullet_y.DATAB
iP2B4_color[0] => bullet_color.DATAB
iP2B4_color[1] => bullet_color.DATAB
iP2B4_color[2] => bullet_color.DATAB
iP2B4_plot => bullet_plot.DATAB
iTank_x[0] => temp_x[0].DATAB
iTank_x[1] => temp_x[1].DATAB
iTank_x[2] => temp_x[2].DATAB
iTank_x[3] => temp_x[3].DATAB
iTank_x[4] => temp_x[4].DATAB
iTank_x[5] => temp_x[5].DATAB
iTank_x[6] => temp_x[6].DATAB
iTank_x[7] => temp_x[7].DATAB
iTank_x[8] => temp_x[8].DATAB
iTank_y[0] => temp_y[0].DATAB
iTank_y[1] => temp_y[1].DATAB
iTank_y[2] => temp_y[2].DATAB
iTank_y[3] => temp_y[3].DATAB
iTank_y[4] => temp_y[4].DATAB
iTank_y[5] => temp_y[5].DATAB
iTank_y[6] => temp_y[6].DATAB
iTank_y[7] => temp_y[7].DATAB
iTank_color[0] => temp_color[0].DATAB
iTank_color[1] => temp_color[1].DATAB
iTank_color[2] => temp_color[2].DATAB
iTank_plot => temp_plot.DATAB
iBulletSelector[0] => Equal0.IN2
iBulletSelector[0] => Equal1.IN0
iBulletSelector[0] => Equal2.IN2
iBulletSelector[0] => Equal3.IN1
iBulletSelector[0] => Equal4.IN2
iBulletSelector[0] => Equal5.IN1
iBulletSelector[0] => Equal6.IN2
iBulletSelector[0] => Equal7.IN2
iBulletSelector[1] => Equal0.IN1
iBulletSelector[1] => Equal1.IN2
iBulletSelector[1] => Equal2.IN0
iBulletSelector[1] => Equal3.IN0
iBulletSelector[1] => Equal4.IN1
iBulletSelector[1] => Equal5.IN2
iBulletSelector[1] => Equal6.IN1
iBulletSelector[1] => Equal7.IN1
iBulletSelector[2] => Equal0.IN0
iBulletSelector[2] => Equal1.IN1
iBulletSelector[2] => Equal2.IN1
iBulletSelector[2] => Equal3.IN2
iBulletSelector[2] => Equal4.IN0
iBulletSelector[2] => Equal5.IN0
iBulletSelector[2] => Equal6.IN0
iBulletSelector[2] => Equal7.IN0
iDrawingTank => temp_x[8].OUTPUTSELECT
iDrawingTank => temp_x[7].OUTPUTSELECT
iDrawingTank => temp_x[6].OUTPUTSELECT
iDrawingTank => temp_x[5].OUTPUTSELECT
iDrawingTank => temp_x[4].OUTPUTSELECT
iDrawingTank => temp_x[3].OUTPUTSELECT
iDrawingTank => temp_x[2].OUTPUTSELECT
iDrawingTank => temp_x[1].OUTPUTSELECT
iDrawingTank => temp_x[0].OUTPUTSELECT
iDrawingTank => temp_y[7].OUTPUTSELECT
iDrawingTank => temp_y[6].OUTPUTSELECT
iDrawingTank => temp_y[5].OUTPUTSELECT
iDrawingTank => temp_y[4].OUTPUTSELECT
iDrawingTank => temp_y[3].OUTPUTSELECT
iDrawingTank => temp_y[2].OUTPUTSELECT
iDrawingTank => temp_y[1].OUTPUTSELECT
iDrawingTank => temp_y[0].OUTPUTSELECT
iDrawingTank => temp_color[2].OUTPUTSELECT
iDrawingTank => temp_color[1].OUTPUTSELECT
iDrawingTank => temp_color[0].OUTPUTSELECT
iDrawingTank => temp_plot.OUTPUTSELECT
iErasingHeart => temp_x2[8].OUTPUTSELECT
iErasingHeart => temp_x2[7].OUTPUTSELECT
iErasingHeart => temp_x2[6].OUTPUTSELECT
iErasingHeart => temp_x2[5].OUTPUTSELECT
iErasingHeart => temp_x2[4].OUTPUTSELECT
iErasingHeart => temp_x2[3].OUTPUTSELECT
iErasingHeart => temp_x2[2].OUTPUTSELECT
iErasingHeart => temp_x2[1].OUTPUTSELECT
iErasingHeart => temp_x2[0].OUTPUTSELECT
iErasingHeart => temp_y2[7].OUTPUTSELECT
iErasingHeart => temp_y2[6].OUTPUTSELECT
iErasingHeart => temp_y2[5].OUTPUTSELECT
iErasingHeart => temp_y2[4].OUTPUTSELECT
iErasingHeart => temp_y2[3].OUTPUTSELECT
iErasingHeart => temp_y2[2].OUTPUTSELECT
iErasingHeart => temp_y2[1].OUTPUTSELECT
iErasingHeart => temp_y2[0].OUTPUTSELECT
iErasingHeart => temp_color2[2].OUTPUTSELECT
iErasingHeart => temp_color2[1].OUTPUTSELECT
iErasingHeart => temp_color2[0].OUTPUTSELECT
iErasingHeart => temp_plot2.OUTPUTSELECT
ix_heart[0] => temp_x2[0].DATAB
ix_heart[1] => temp_x2[1].DATAB
ix_heart[2] => temp_x2[2].DATAB
ix_heart[3] => temp_x2[3].DATAB
ix_heart[4] => temp_x2[4].DATAB
ix_heart[5] => temp_x2[5].DATAB
ix_heart[6] => temp_x2[6].DATAB
ix_heart[7] => temp_x2[7].DATAB
ix_heart[8] => temp_x2[8].DATAB
iy_heart[0] => temp_y2[0].DATAB
iy_heart[1] => temp_y2[1].DATAB
iy_heart[2] => temp_y2[2].DATAB
iy_heart[3] => temp_y2[3].DATAB
iy_heart[4] => temp_y2[4].DATAB
iy_heart[5] => temp_y2[5].DATAB
iy_heart[6] => temp_y2[6].DATAB
iy_heart[7] => temp_y2[7].DATAB
icolor_heart[0] => temp_color2[0].DATAB
icolor_heart[1] => temp_color2[1].DATAB
icolor_heart[2] => temp_color2[2].DATAB
iplot_heart => temp_plot2.DATAB
iStartClearField => temp_x3[8].OUTPUTSELECT
iStartClearField => temp_x3[7].OUTPUTSELECT
iStartClearField => temp_x3[6].OUTPUTSELECT
iStartClearField => temp_x3[5].OUTPUTSELECT
iStartClearField => temp_x3[4].OUTPUTSELECT
iStartClearField => temp_x3[3].OUTPUTSELECT
iStartClearField => temp_x3[2].OUTPUTSELECT
iStartClearField => temp_x3[1].OUTPUTSELECT
iStartClearField => temp_x3[0].OUTPUTSELECT
iStartClearField => temp_y3[7].OUTPUTSELECT
iStartClearField => temp_y3[6].OUTPUTSELECT
iStartClearField => temp_y3[5].OUTPUTSELECT
iStartClearField => temp_y3[4].OUTPUTSELECT
iStartClearField => temp_y3[3].OUTPUTSELECT
iStartClearField => temp_y3[2].OUTPUTSELECT
iStartClearField => temp_y3[1].OUTPUTSELECT
iStartClearField => temp_y3[0].OUTPUTSELECT
iStartClearField => temp_color3[2].OUTPUTSELECT
iStartClearField => temp_color3[1].OUTPUTSELECT
iStartClearField => temp_color3[0].OUTPUTSELECT
iStartClearField => temp_plot3.OUTPUTSELECT
ix_clear[0] => temp_x3[0].DATAB
ix_clear[1] => temp_x3[1].DATAB
ix_clear[2] => temp_x3[2].DATAB
ix_clear[3] => temp_x3[3].DATAB
ix_clear[4] => temp_x3[4].DATAB
ix_clear[5] => temp_x3[5].DATAB
ix_clear[6] => temp_x3[6].DATAB
ix_clear[7] => temp_x3[7].DATAB
ix_clear[8] => temp_x3[8].DATAB
iy_clear[0] => temp_y3[0].DATAB
iy_clear[1] => temp_y3[1].DATAB
iy_clear[2] => temp_y3[2].DATAB
iy_clear[3] => temp_y3[3].DATAB
iy_clear[4] => temp_y3[4].DATAB
iy_clear[5] => temp_y3[5].DATAB
iy_clear[6] => temp_y3[6].DATAB
iy_clear[7] => temp_y3[7].DATAB
icolor_clear[0] => temp_color3[0].DATAB
icolor_clear[1] => temp_color3[1].DATAB
icolor_clear[2] => temp_color3[2].DATAB
iplot_clear => temp_plot3.DATAB
DrawingWin => oX_coordinate.OUTPUTSELECT
DrawingWin => oX_coordinate.OUTPUTSELECT
DrawingWin => oX_coordinate.OUTPUTSELECT
DrawingWin => oX_coordinate.OUTPUTSELECT
DrawingWin => oX_coordinate.OUTPUTSELECT
DrawingWin => oX_coordinate.OUTPUTSELECT
DrawingWin => oX_coordinate.OUTPUTSELECT
DrawingWin => oX_coordinate.OUTPUTSELECT
DrawingWin => oX_coordinate.OUTPUTSELECT
DrawingWin => oY_coordinate.OUTPUTSELECT
DrawingWin => oY_coordinate.OUTPUTSELECT
DrawingWin => oY_coordinate.OUTPUTSELECT
DrawingWin => oY_coordinate.OUTPUTSELECT
DrawingWin => oY_coordinate.OUTPUTSELECT
DrawingWin => oY_coordinate.OUTPUTSELECT
DrawingWin => oY_coordinate.OUTPUTSELECT
DrawingWin => oY_coordinate.OUTPUTSELECT
DrawingWin => oColor.OUTPUTSELECT
DrawingWin => oColor.OUTPUTSELECT
DrawingWin => oColor.OUTPUTSELECT
DrawingWin => oPlot.OUTPUTSELECT
x_DrawPlayerWin[0] => oX_coordinate.DATAB
x_DrawPlayerWin[1] => oX_coordinate.DATAB
x_DrawPlayerWin[2] => oX_coordinate.DATAB
x_DrawPlayerWin[3] => oX_coordinate.DATAB
x_DrawPlayerWin[4] => oX_coordinate.DATAB
x_DrawPlayerWin[5] => oX_coordinate.DATAB
x_DrawPlayerWin[6] => oX_coordinate.DATAB
x_DrawPlayerWin[7] => oX_coordinate.DATAB
x_DrawPlayerWin[8] => oX_coordinate.DATAB
y_DrawPlayerWin[0] => oY_coordinate.DATAB
y_DrawPlayerWin[1] => oY_coordinate.DATAB
y_DrawPlayerWin[2] => oY_coordinate.DATAB
y_DrawPlayerWin[3] => oY_coordinate.DATAB
y_DrawPlayerWin[4] => oY_coordinate.DATAB
y_DrawPlayerWin[5] => oY_coordinate.DATAB
y_DrawPlayerWin[6] => oY_coordinate.DATAB
y_DrawPlayerWin[7] => oY_coordinate.DATAB
color_DrawPlayerWin[0] => oColor.DATAB
color_DrawPlayerWin[1] => oColor.DATAB
color_DrawPlayerWin[2] => oColor.DATAB
plot_DrawPlayerWin => oPlot.DATAB


|GameFlow|animation:gamegraphics|BulletMaker:P1B1
iCLOCK_50 => iCLOCK_50.IN1
iresetn => iresetn.IN1
iMakeBullet => NState.ST_SetValues.DATAB
iMakeBullet => Selector0.IN1
iBulletRefresh => NState.ST_deIncrementBullet.DATAB
iBulletRefresh => Selector3.IN2
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[1] => Add1.IN16
iX_starting_pos[1] => Add3.IN16
iX_starting_pos[1] => Add4.IN16
iX_starting_pos[2] => Add1.IN15
iX_starting_pos[2] => Add3.IN15
iX_starting_pos[2] => Add4.IN15
iX_starting_pos[3] => Add1.IN14
iX_starting_pos[3] => Add3.IN14
iX_starting_pos[3] => Add4.IN14
iX_starting_pos[4] => Add1.IN13
iX_starting_pos[4] => Add3.IN13
iX_starting_pos[4] => Add4.IN13
iX_starting_pos[5] => Add1.IN12
iX_starting_pos[5] => Add3.IN12
iX_starting_pos[5] => Add4.IN12
iX_starting_pos[6] => Add1.IN11
iX_starting_pos[6] => Add3.IN11
iX_starting_pos[6] => Add4.IN11
iX_starting_pos[7] => Add1.IN10
iX_starting_pos[7] => Add3.IN10
iX_starting_pos[7] => Add4.IN10
iX_starting_pos[8] => Add1.IN9
iX_starting_pos[8] => Add3.IN9
iX_starting_pos[8] => Add4.IN9
iY_starting_pos[0] => Add0.IN16
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[1] => Add0.IN15
iY_starting_pos[1] => Add2.IN14
iY_starting_pos[1] => Add5.IN14
iY_starting_pos[2] => Add0.IN14
iY_starting_pos[2] => Add2.IN13
iY_starting_pos[2] => Add5.IN13
iY_starting_pos[3] => Add0.IN13
iY_starting_pos[3] => Add2.IN12
iY_starting_pos[3] => Add5.IN12
iY_starting_pos[4] => Add0.IN12
iY_starting_pos[4] => Add2.IN11
iY_starting_pos[4] => Add5.IN11
iY_starting_pos[5] => Add0.IN11
iY_starting_pos[5] => Add2.IN10
iY_starting_pos[5] => Add5.IN10
iY_starting_pos[6] => Add0.IN10
iY_starting_pos[6] => Add2.IN9
iY_starting_pos[6] => Add5.IN9
iY_starting_pos[7] => Add0.IN9
iY_starting_pos[7] => Add2.IN8
iY_starting_pos[7] => Add5.IN8
iDirection[0] => bullet_direction[0].DATAIN
iDirection[1] => bullet_direction[1].DATAIN
iotherTank_x[0] => LessThan0.IN20
iotherTank_x[0] => Add15.IN18
iotherTank_x[1] => LessThan0.IN19
iotherTank_x[1] => Add15.IN17
iotherTank_x[2] => LessThan0.IN18
iotherTank_x[2] => Add15.IN16
iotherTank_x[3] => LessThan0.IN17
iotherTank_x[3] => Add15.IN15
iotherTank_x[4] => LessThan0.IN16
iotherTank_x[4] => Add15.IN14
iotherTank_x[5] => LessThan0.IN15
iotherTank_x[5] => Add15.IN13
iotherTank_x[6] => LessThan0.IN14
iotherTank_x[6] => Add15.IN12
iotherTank_x[7] => LessThan0.IN13
iotherTank_x[7] => Add15.IN11
iotherTank_x[8] => LessThan0.IN12
iotherTank_x[8] => Add15.IN10
iotherTank_y[0] => LessThan2.IN18
iotherTank_y[0] => Add17.IN16
iotherTank_y[1] => LessThan2.IN17
iotherTank_y[1] => Add17.IN15
iotherTank_y[2] => LessThan2.IN16
iotherTank_y[2] => Add17.IN14
iotherTank_y[3] => LessThan2.IN15
iotherTank_y[3] => Add17.IN13
iotherTank_y[4] => LessThan2.IN14
iotherTank_y[4] => Add17.IN12
iotherTank_y[5] => LessThan2.IN13
iotherTank_y[5] => Add17.IN11
iotherTank_y[6] => LessThan2.IN12
iotherTank_y[6] => Add17.IN10
iotherTank_y[7] => LessThan2.IN11
iotherTank_y[7] => Add17.IN9


|GameFlow|animation:gamegraphics|BulletMaker:P1B1|drawPLUSerase:drawneraseit
iCLOCK_50 => oy[0]~reg0.CLK
iCLOCK_50 => oy[1]~reg0.CLK
iCLOCK_50 => oy[2]~reg0.CLK
iCLOCK_50 => oy[3]~reg0.CLK
iCLOCK_50 => oy[4]~reg0.CLK
iCLOCK_50 => oy[5]~reg0.CLK
iCLOCK_50 => oy[6]~reg0.CLK
iCLOCK_50 => oy[7]~reg0.CLK
iCLOCK_50 => ox[0]~reg0.CLK
iCLOCK_50 => ox[1]~reg0.CLK
iCLOCK_50 => ox[2]~reg0.CLK
iCLOCK_50 => ox[3]~reg0.CLK
iCLOCK_50 => ox[4]~reg0.CLK
iCLOCK_50 => ox[5]~reg0.CLK
iCLOCK_50 => ox[6]~reg0.CLK
iCLOCK_50 => ox[7]~reg0.CLK
iCLOCK_50 => ox[8]~reg0.CLK
iCLOCK_50 => y_counter[0].CLK
iCLOCK_50 => y_counter[1].CLK
iCLOCK_50 => y_counter[2].CLK
iCLOCK_50 => x_counter[0].CLK
iCLOCK_50 => x_counter[1].CLK
iCLOCK_50 => x_counter[2].CLK
iCLOCK_50 => y_start[0].CLK
iCLOCK_50 => y_start[1].CLK
iCLOCK_50 => y_start[2].CLK
iCLOCK_50 => y_start[3].CLK
iCLOCK_50 => y_start[4].CLK
iCLOCK_50 => y_start[5].CLK
iCLOCK_50 => y_start[6].CLK
iCLOCK_50 => y_start[7].CLK
iCLOCK_50 => x_start[0].CLK
iCLOCK_50 => x_start[1].CLK
iCLOCK_50 => x_start[2].CLK
iCLOCK_50 => x_start[3].CLK
iCLOCK_50 => x_start[4].CLK
iCLOCK_50 => x_start[5].CLK
iCLOCK_50 => x_start[6].CLK
iCLOCK_50 => x_start[7].CLK
iCLOCK_50 => x_start[8].CLK
iCLOCK_50 => draw.CLK
iCLOCK_50 => oDoneSignal~reg0.CLK
iCLOCK_50 => owriteEn~reg0.CLK
iCLOCK_50 => CState~1.DATAIN
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => always1.IN0
idrawEn => draw.OUTPUTSELECT
ieraseEn => always1.IN1
ieraseEn => draw.OUTPUTSELECT
ix_pos[0] => x_start.DATAB
ix_pos[1] => x_start.DATAB
ix_pos[2] => x_start.DATAB
ix_pos[3] => x_start.DATAB
ix_pos[4] => x_start.DATAB
ix_pos[5] => x_start.DATAB
ix_pos[6] => x_start.DATAB
ix_pos[7] => x_start.DATAB
ix_pos[8] => x_start.DATAB
iy_pos[0] => y_start.DATAB
iy_pos[1] => y_start.DATAB
iy_pos[2] => y_start.DATAB
iy_pos[3] => y_start.DATAB
iy_pos[4] => y_start.DATAB
iy_pos[5] => y_start.DATAB
iy_pos[6] => y_start.DATAB
iy_pos[7] => y_start.DATAB


|GameFlow|animation:gamegraphics|BulletMaker:P1B2
iCLOCK_50 => iCLOCK_50.IN1
iresetn => iresetn.IN1
iMakeBullet => NState.ST_SetValues.DATAB
iMakeBullet => Selector0.IN1
iBulletRefresh => NState.ST_deIncrementBullet.DATAB
iBulletRefresh => Selector3.IN2
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[1] => Add1.IN16
iX_starting_pos[1] => Add3.IN16
iX_starting_pos[1] => Add4.IN16
iX_starting_pos[2] => Add1.IN15
iX_starting_pos[2] => Add3.IN15
iX_starting_pos[2] => Add4.IN15
iX_starting_pos[3] => Add1.IN14
iX_starting_pos[3] => Add3.IN14
iX_starting_pos[3] => Add4.IN14
iX_starting_pos[4] => Add1.IN13
iX_starting_pos[4] => Add3.IN13
iX_starting_pos[4] => Add4.IN13
iX_starting_pos[5] => Add1.IN12
iX_starting_pos[5] => Add3.IN12
iX_starting_pos[5] => Add4.IN12
iX_starting_pos[6] => Add1.IN11
iX_starting_pos[6] => Add3.IN11
iX_starting_pos[6] => Add4.IN11
iX_starting_pos[7] => Add1.IN10
iX_starting_pos[7] => Add3.IN10
iX_starting_pos[7] => Add4.IN10
iX_starting_pos[8] => Add1.IN9
iX_starting_pos[8] => Add3.IN9
iX_starting_pos[8] => Add4.IN9
iY_starting_pos[0] => Add0.IN16
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[1] => Add0.IN15
iY_starting_pos[1] => Add2.IN14
iY_starting_pos[1] => Add5.IN14
iY_starting_pos[2] => Add0.IN14
iY_starting_pos[2] => Add2.IN13
iY_starting_pos[2] => Add5.IN13
iY_starting_pos[3] => Add0.IN13
iY_starting_pos[3] => Add2.IN12
iY_starting_pos[3] => Add5.IN12
iY_starting_pos[4] => Add0.IN12
iY_starting_pos[4] => Add2.IN11
iY_starting_pos[4] => Add5.IN11
iY_starting_pos[5] => Add0.IN11
iY_starting_pos[5] => Add2.IN10
iY_starting_pos[5] => Add5.IN10
iY_starting_pos[6] => Add0.IN10
iY_starting_pos[6] => Add2.IN9
iY_starting_pos[6] => Add5.IN9
iY_starting_pos[7] => Add0.IN9
iY_starting_pos[7] => Add2.IN8
iY_starting_pos[7] => Add5.IN8
iDirection[0] => bullet_direction[0].DATAIN
iDirection[1] => bullet_direction[1].DATAIN
iotherTank_x[0] => LessThan0.IN20
iotherTank_x[0] => Add15.IN18
iotherTank_x[1] => LessThan0.IN19
iotherTank_x[1] => Add15.IN17
iotherTank_x[2] => LessThan0.IN18
iotherTank_x[2] => Add15.IN16
iotherTank_x[3] => LessThan0.IN17
iotherTank_x[3] => Add15.IN15
iotherTank_x[4] => LessThan0.IN16
iotherTank_x[4] => Add15.IN14
iotherTank_x[5] => LessThan0.IN15
iotherTank_x[5] => Add15.IN13
iotherTank_x[6] => LessThan0.IN14
iotherTank_x[6] => Add15.IN12
iotherTank_x[7] => LessThan0.IN13
iotherTank_x[7] => Add15.IN11
iotherTank_x[8] => LessThan0.IN12
iotherTank_x[8] => Add15.IN10
iotherTank_y[0] => LessThan2.IN18
iotherTank_y[0] => Add17.IN16
iotherTank_y[1] => LessThan2.IN17
iotherTank_y[1] => Add17.IN15
iotherTank_y[2] => LessThan2.IN16
iotherTank_y[2] => Add17.IN14
iotherTank_y[3] => LessThan2.IN15
iotherTank_y[3] => Add17.IN13
iotherTank_y[4] => LessThan2.IN14
iotherTank_y[4] => Add17.IN12
iotherTank_y[5] => LessThan2.IN13
iotherTank_y[5] => Add17.IN11
iotherTank_y[6] => LessThan2.IN12
iotherTank_y[6] => Add17.IN10
iotherTank_y[7] => LessThan2.IN11
iotherTank_y[7] => Add17.IN9


|GameFlow|animation:gamegraphics|BulletMaker:P1B2|drawPLUSerase:drawneraseit
iCLOCK_50 => oy[0]~reg0.CLK
iCLOCK_50 => oy[1]~reg0.CLK
iCLOCK_50 => oy[2]~reg0.CLK
iCLOCK_50 => oy[3]~reg0.CLK
iCLOCK_50 => oy[4]~reg0.CLK
iCLOCK_50 => oy[5]~reg0.CLK
iCLOCK_50 => oy[6]~reg0.CLK
iCLOCK_50 => oy[7]~reg0.CLK
iCLOCK_50 => ox[0]~reg0.CLK
iCLOCK_50 => ox[1]~reg0.CLK
iCLOCK_50 => ox[2]~reg0.CLK
iCLOCK_50 => ox[3]~reg0.CLK
iCLOCK_50 => ox[4]~reg0.CLK
iCLOCK_50 => ox[5]~reg0.CLK
iCLOCK_50 => ox[6]~reg0.CLK
iCLOCK_50 => ox[7]~reg0.CLK
iCLOCK_50 => ox[8]~reg0.CLK
iCLOCK_50 => y_counter[0].CLK
iCLOCK_50 => y_counter[1].CLK
iCLOCK_50 => y_counter[2].CLK
iCLOCK_50 => x_counter[0].CLK
iCLOCK_50 => x_counter[1].CLK
iCLOCK_50 => x_counter[2].CLK
iCLOCK_50 => y_start[0].CLK
iCLOCK_50 => y_start[1].CLK
iCLOCK_50 => y_start[2].CLK
iCLOCK_50 => y_start[3].CLK
iCLOCK_50 => y_start[4].CLK
iCLOCK_50 => y_start[5].CLK
iCLOCK_50 => y_start[6].CLK
iCLOCK_50 => y_start[7].CLK
iCLOCK_50 => x_start[0].CLK
iCLOCK_50 => x_start[1].CLK
iCLOCK_50 => x_start[2].CLK
iCLOCK_50 => x_start[3].CLK
iCLOCK_50 => x_start[4].CLK
iCLOCK_50 => x_start[5].CLK
iCLOCK_50 => x_start[6].CLK
iCLOCK_50 => x_start[7].CLK
iCLOCK_50 => x_start[8].CLK
iCLOCK_50 => draw.CLK
iCLOCK_50 => oDoneSignal~reg0.CLK
iCLOCK_50 => owriteEn~reg0.CLK
iCLOCK_50 => CState~1.DATAIN
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => always1.IN0
idrawEn => draw.OUTPUTSELECT
ieraseEn => always1.IN1
ieraseEn => draw.OUTPUTSELECT
ix_pos[0] => x_start.DATAB
ix_pos[1] => x_start.DATAB
ix_pos[2] => x_start.DATAB
ix_pos[3] => x_start.DATAB
ix_pos[4] => x_start.DATAB
ix_pos[5] => x_start.DATAB
ix_pos[6] => x_start.DATAB
ix_pos[7] => x_start.DATAB
ix_pos[8] => x_start.DATAB
iy_pos[0] => y_start.DATAB
iy_pos[1] => y_start.DATAB
iy_pos[2] => y_start.DATAB
iy_pos[3] => y_start.DATAB
iy_pos[4] => y_start.DATAB
iy_pos[5] => y_start.DATAB
iy_pos[6] => y_start.DATAB
iy_pos[7] => y_start.DATAB


|GameFlow|animation:gamegraphics|BulletMaker:P1B3
iCLOCK_50 => iCLOCK_50.IN1
iresetn => iresetn.IN1
iMakeBullet => NState.ST_SetValues.DATAB
iMakeBullet => Selector0.IN1
iBulletRefresh => NState.ST_deIncrementBullet.DATAB
iBulletRefresh => Selector3.IN2
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[1] => Add1.IN16
iX_starting_pos[1] => Add3.IN16
iX_starting_pos[1] => Add4.IN16
iX_starting_pos[2] => Add1.IN15
iX_starting_pos[2] => Add3.IN15
iX_starting_pos[2] => Add4.IN15
iX_starting_pos[3] => Add1.IN14
iX_starting_pos[3] => Add3.IN14
iX_starting_pos[3] => Add4.IN14
iX_starting_pos[4] => Add1.IN13
iX_starting_pos[4] => Add3.IN13
iX_starting_pos[4] => Add4.IN13
iX_starting_pos[5] => Add1.IN12
iX_starting_pos[5] => Add3.IN12
iX_starting_pos[5] => Add4.IN12
iX_starting_pos[6] => Add1.IN11
iX_starting_pos[6] => Add3.IN11
iX_starting_pos[6] => Add4.IN11
iX_starting_pos[7] => Add1.IN10
iX_starting_pos[7] => Add3.IN10
iX_starting_pos[7] => Add4.IN10
iX_starting_pos[8] => Add1.IN9
iX_starting_pos[8] => Add3.IN9
iX_starting_pos[8] => Add4.IN9
iY_starting_pos[0] => Add0.IN16
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[1] => Add0.IN15
iY_starting_pos[1] => Add2.IN14
iY_starting_pos[1] => Add5.IN14
iY_starting_pos[2] => Add0.IN14
iY_starting_pos[2] => Add2.IN13
iY_starting_pos[2] => Add5.IN13
iY_starting_pos[3] => Add0.IN13
iY_starting_pos[3] => Add2.IN12
iY_starting_pos[3] => Add5.IN12
iY_starting_pos[4] => Add0.IN12
iY_starting_pos[4] => Add2.IN11
iY_starting_pos[4] => Add5.IN11
iY_starting_pos[5] => Add0.IN11
iY_starting_pos[5] => Add2.IN10
iY_starting_pos[5] => Add5.IN10
iY_starting_pos[6] => Add0.IN10
iY_starting_pos[6] => Add2.IN9
iY_starting_pos[6] => Add5.IN9
iY_starting_pos[7] => Add0.IN9
iY_starting_pos[7] => Add2.IN8
iY_starting_pos[7] => Add5.IN8
iDirection[0] => bullet_direction[0].DATAIN
iDirection[1] => bullet_direction[1].DATAIN
iotherTank_x[0] => LessThan0.IN20
iotherTank_x[0] => Add15.IN18
iotherTank_x[1] => LessThan0.IN19
iotherTank_x[1] => Add15.IN17
iotherTank_x[2] => LessThan0.IN18
iotherTank_x[2] => Add15.IN16
iotherTank_x[3] => LessThan0.IN17
iotherTank_x[3] => Add15.IN15
iotherTank_x[4] => LessThan0.IN16
iotherTank_x[4] => Add15.IN14
iotherTank_x[5] => LessThan0.IN15
iotherTank_x[5] => Add15.IN13
iotherTank_x[6] => LessThan0.IN14
iotherTank_x[6] => Add15.IN12
iotherTank_x[7] => LessThan0.IN13
iotherTank_x[7] => Add15.IN11
iotherTank_x[8] => LessThan0.IN12
iotherTank_x[8] => Add15.IN10
iotherTank_y[0] => LessThan2.IN18
iotherTank_y[0] => Add17.IN16
iotherTank_y[1] => LessThan2.IN17
iotherTank_y[1] => Add17.IN15
iotherTank_y[2] => LessThan2.IN16
iotherTank_y[2] => Add17.IN14
iotherTank_y[3] => LessThan2.IN15
iotherTank_y[3] => Add17.IN13
iotherTank_y[4] => LessThan2.IN14
iotherTank_y[4] => Add17.IN12
iotherTank_y[5] => LessThan2.IN13
iotherTank_y[5] => Add17.IN11
iotherTank_y[6] => LessThan2.IN12
iotherTank_y[6] => Add17.IN10
iotherTank_y[7] => LessThan2.IN11
iotherTank_y[7] => Add17.IN9


|GameFlow|animation:gamegraphics|BulletMaker:P1B3|drawPLUSerase:drawneraseit
iCLOCK_50 => oy[0]~reg0.CLK
iCLOCK_50 => oy[1]~reg0.CLK
iCLOCK_50 => oy[2]~reg0.CLK
iCLOCK_50 => oy[3]~reg0.CLK
iCLOCK_50 => oy[4]~reg0.CLK
iCLOCK_50 => oy[5]~reg0.CLK
iCLOCK_50 => oy[6]~reg0.CLK
iCLOCK_50 => oy[7]~reg0.CLK
iCLOCK_50 => ox[0]~reg0.CLK
iCLOCK_50 => ox[1]~reg0.CLK
iCLOCK_50 => ox[2]~reg0.CLK
iCLOCK_50 => ox[3]~reg0.CLK
iCLOCK_50 => ox[4]~reg0.CLK
iCLOCK_50 => ox[5]~reg0.CLK
iCLOCK_50 => ox[6]~reg0.CLK
iCLOCK_50 => ox[7]~reg0.CLK
iCLOCK_50 => ox[8]~reg0.CLK
iCLOCK_50 => y_counter[0].CLK
iCLOCK_50 => y_counter[1].CLK
iCLOCK_50 => y_counter[2].CLK
iCLOCK_50 => x_counter[0].CLK
iCLOCK_50 => x_counter[1].CLK
iCLOCK_50 => x_counter[2].CLK
iCLOCK_50 => y_start[0].CLK
iCLOCK_50 => y_start[1].CLK
iCLOCK_50 => y_start[2].CLK
iCLOCK_50 => y_start[3].CLK
iCLOCK_50 => y_start[4].CLK
iCLOCK_50 => y_start[5].CLK
iCLOCK_50 => y_start[6].CLK
iCLOCK_50 => y_start[7].CLK
iCLOCK_50 => x_start[0].CLK
iCLOCK_50 => x_start[1].CLK
iCLOCK_50 => x_start[2].CLK
iCLOCK_50 => x_start[3].CLK
iCLOCK_50 => x_start[4].CLK
iCLOCK_50 => x_start[5].CLK
iCLOCK_50 => x_start[6].CLK
iCLOCK_50 => x_start[7].CLK
iCLOCK_50 => x_start[8].CLK
iCLOCK_50 => draw.CLK
iCLOCK_50 => oDoneSignal~reg0.CLK
iCLOCK_50 => owriteEn~reg0.CLK
iCLOCK_50 => CState~1.DATAIN
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => always1.IN0
idrawEn => draw.OUTPUTSELECT
ieraseEn => always1.IN1
ieraseEn => draw.OUTPUTSELECT
ix_pos[0] => x_start.DATAB
ix_pos[1] => x_start.DATAB
ix_pos[2] => x_start.DATAB
ix_pos[3] => x_start.DATAB
ix_pos[4] => x_start.DATAB
ix_pos[5] => x_start.DATAB
ix_pos[6] => x_start.DATAB
ix_pos[7] => x_start.DATAB
ix_pos[8] => x_start.DATAB
iy_pos[0] => y_start.DATAB
iy_pos[1] => y_start.DATAB
iy_pos[2] => y_start.DATAB
iy_pos[3] => y_start.DATAB
iy_pos[4] => y_start.DATAB
iy_pos[5] => y_start.DATAB
iy_pos[6] => y_start.DATAB
iy_pos[7] => y_start.DATAB


|GameFlow|animation:gamegraphics|BulletMaker:P1B4
iCLOCK_50 => iCLOCK_50.IN1
iresetn => iresetn.IN1
iMakeBullet => NState.ST_SetValues.DATAB
iMakeBullet => Selector0.IN1
iBulletRefresh => NState.ST_deIncrementBullet.DATAB
iBulletRefresh => Selector3.IN2
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[1] => Add1.IN16
iX_starting_pos[1] => Add3.IN16
iX_starting_pos[1] => Add4.IN16
iX_starting_pos[2] => Add1.IN15
iX_starting_pos[2] => Add3.IN15
iX_starting_pos[2] => Add4.IN15
iX_starting_pos[3] => Add1.IN14
iX_starting_pos[3] => Add3.IN14
iX_starting_pos[3] => Add4.IN14
iX_starting_pos[4] => Add1.IN13
iX_starting_pos[4] => Add3.IN13
iX_starting_pos[4] => Add4.IN13
iX_starting_pos[5] => Add1.IN12
iX_starting_pos[5] => Add3.IN12
iX_starting_pos[5] => Add4.IN12
iX_starting_pos[6] => Add1.IN11
iX_starting_pos[6] => Add3.IN11
iX_starting_pos[6] => Add4.IN11
iX_starting_pos[7] => Add1.IN10
iX_starting_pos[7] => Add3.IN10
iX_starting_pos[7] => Add4.IN10
iX_starting_pos[8] => Add1.IN9
iX_starting_pos[8] => Add3.IN9
iX_starting_pos[8] => Add4.IN9
iY_starting_pos[0] => Add0.IN16
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[1] => Add0.IN15
iY_starting_pos[1] => Add2.IN14
iY_starting_pos[1] => Add5.IN14
iY_starting_pos[2] => Add0.IN14
iY_starting_pos[2] => Add2.IN13
iY_starting_pos[2] => Add5.IN13
iY_starting_pos[3] => Add0.IN13
iY_starting_pos[3] => Add2.IN12
iY_starting_pos[3] => Add5.IN12
iY_starting_pos[4] => Add0.IN12
iY_starting_pos[4] => Add2.IN11
iY_starting_pos[4] => Add5.IN11
iY_starting_pos[5] => Add0.IN11
iY_starting_pos[5] => Add2.IN10
iY_starting_pos[5] => Add5.IN10
iY_starting_pos[6] => Add0.IN10
iY_starting_pos[6] => Add2.IN9
iY_starting_pos[6] => Add5.IN9
iY_starting_pos[7] => Add0.IN9
iY_starting_pos[7] => Add2.IN8
iY_starting_pos[7] => Add5.IN8
iDirection[0] => bullet_direction[0].DATAIN
iDirection[1] => bullet_direction[1].DATAIN
iotherTank_x[0] => LessThan0.IN20
iotherTank_x[0] => Add15.IN18
iotherTank_x[1] => LessThan0.IN19
iotherTank_x[1] => Add15.IN17
iotherTank_x[2] => LessThan0.IN18
iotherTank_x[2] => Add15.IN16
iotherTank_x[3] => LessThan0.IN17
iotherTank_x[3] => Add15.IN15
iotherTank_x[4] => LessThan0.IN16
iotherTank_x[4] => Add15.IN14
iotherTank_x[5] => LessThan0.IN15
iotherTank_x[5] => Add15.IN13
iotherTank_x[6] => LessThan0.IN14
iotherTank_x[6] => Add15.IN12
iotherTank_x[7] => LessThan0.IN13
iotherTank_x[7] => Add15.IN11
iotherTank_x[8] => LessThan0.IN12
iotherTank_x[8] => Add15.IN10
iotherTank_y[0] => LessThan2.IN18
iotherTank_y[0] => Add17.IN16
iotherTank_y[1] => LessThan2.IN17
iotherTank_y[1] => Add17.IN15
iotherTank_y[2] => LessThan2.IN16
iotherTank_y[2] => Add17.IN14
iotherTank_y[3] => LessThan2.IN15
iotherTank_y[3] => Add17.IN13
iotherTank_y[4] => LessThan2.IN14
iotherTank_y[4] => Add17.IN12
iotherTank_y[5] => LessThan2.IN13
iotherTank_y[5] => Add17.IN11
iotherTank_y[6] => LessThan2.IN12
iotherTank_y[6] => Add17.IN10
iotherTank_y[7] => LessThan2.IN11
iotherTank_y[7] => Add17.IN9


|GameFlow|animation:gamegraphics|BulletMaker:P1B4|drawPLUSerase:drawneraseit
iCLOCK_50 => oy[0]~reg0.CLK
iCLOCK_50 => oy[1]~reg0.CLK
iCLOCK_50 => oy[2]~reg0.CLK
iCLOCK_50 => oy[3]~reg0.CLK
iCLOCK_50 => oy[4]~reg0.CLK
iCLOCK_50 => oy[5]~reg0.CLK
iCLOCK_50 => oy[6]~reg0.CLK
iCLOCK_50 => oy[7]~reg0.CLK
iCLOCK_50 => ox[0]~reg0.CLK
iCLOCK_50 => ox[1]~reg0.CLK
iCLOCK_50 => ox[2]~reg0.CLK
iCLOCK_50 => ox[3]~reg0.CLK
iCLOCK_50 => ox[4]~reg0.CLK
iCLOCK_50 => ox[5]~reg0.CLK
iCLOCK_50 => ox[6]~reg0.CLK
iCLOCK_50 => ox[7]~reg0.CLK
iCLOCK_50 => ox[8]~reg0.CLK
iCLOCK_50 => y_counter[0].CLK
iCLOCK_50 => y_counter[1].CLK
iCLOCK_50 => y_counter[2].CLK
iCLOCK_50 => x_counter[0].CLK
iCLOCK_50 => x_counter[1].CLK
iCLOCK_50 => x_counter[2].CLK
iCLOCK_50 => y_start[0].CLK
iCLOCK_50 => y_start[1].CLK
iCLOCK_50 => y_start[2].CLK
iCLOCK_50 => y_start[3].CLK
iCLOCK_50 => y_start[4].CLK
iCLOCK_50 => y_start[5].CLK
iCLOCK_50 => y_start[6].CLK
iCLOCK_50 => y_start[7].CLK
iCLOCK_50 => x_start[0].CLK
iCLOCK_50 => x_start[1].CLK
iCLOCK_50 => x_start[2].CLK
iCLOCK_50 => x_start[3].CLK
iCLOCK_50 => x_start[4].CLK
iCLOCK_50 => x_start[5].CLK
iCLOCK_50 => x_start[6].CLK
iCLOCK_50 => x_start[7].CLK
iCLOCK_50 => x_start[8].CLK
iCLOCK_50 => draw.CLK
iCLOCK_50 => oDoneSignal~reg0.CLK
iCLOCK_50 => owriteEn~reg0.CLK
iCLOCK_50 => CState~1.DATAIN
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => always1.IN0
idrawEn => draw.OUTPUTSELECT
ieraseEn => always1.IN1
ieraseEn => draw.OUTPUTSELECT
ix_pos[0] => x_start.DATAB
ix_pos[1] => x_start.DATAB
ix_pos[2] => x_start.DATAB
ix_pos[3] => x_start.DATAB
ix_pos[4] => x_start.DATAB
ix_pos[5] => x_start.DATAB
ix_pos[6] => x_start.DATAB
ix_pos[7] => x_start.DATAB
ix_pos[8] => x_start.DATAB
iy_pos[0] => y_start.DATAB
iy_pos[1] => y_start.DATAB
iy_pos[2] => y_start.DATAB
iy_pos[3] => y_start.DATAB
iy_pos[4] => y_start.DATAB
iy_pos[5] => y_start.DATAB
iy_pos[6] => y_start.DATAB
iy_pos[7] => y_start.DATAB


|GameFlow|animation:gamegraphics|BulletMaker:P2B1
iCLOCK_50 => iCLOCK_50.IN1
iresetn => iresetn.IN1
iMakeBullet => NState.ST_SetValues.DATAB
iMakeBullet => Selector0.IN1
iBulletRefresh => NState.ST_deIncrementBullet.DATAB
iBulletRefresh => Selector3.IN2
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[1] => Add1.IN16
iX_starting_pos[1] => Add3.IN16
iX_starting_pos[1] => Add4.IN16
iX_starting_pos[2] => Add1.IN15
iX_starting_pos[2] => Add3.IN15
iX_starting_pos[2] => Add4.IN15
iX_starting_pos[3] => Add1.IN14
iX_starting_pos[3] => Add3.IN14
iX_starting_pos[3] => Add4.IN14
iX_starting_pos[4] => Add1.IN13
iX_starting_pos[4] => Add3.IN13
iX_starting_pos[4] => Add4.IN13
iX_starting_pos[5] => Add1.IN12
iX_starting_pos[5] => Add3.IN12
iX_starting_pos[5] => Add4.IN12
iX_starting_pos[6] => Add1.IN11
iX_starting_pos[6] => Add3.IN11
iX_starting_pos[6] => Add4.IN11
iX_starting_pos[7] => Add1.IN10
iX_starting_pos[7] => Add3.IN10
iX_starting_pos[7] => Add4.IN10
iX_starting_pos[8] => Add1.IN9
iX_starting_pos[8] => Add3.IN9
iX_starting_pos[8] => Add4.IN9
iY_starting_pos[0] => Add0.IN16
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[1] => Add0.IN15
iY_starting_pos[1] => Add2.IN14
iY_starting_pos[1] => Add5.IN14
iY_starting_pos[2] => Add0.IN14
iY_starting_pos[2] => Add2.IN13
iY_starting_pos[2] => Add5.IN13
iY_starting_pos[3] => Add0.IN13
iY_starting_pos[3] => Add2.IN12
iY_starting_pos[3] => Add5.IN12
iY_starting_pos[4] => Add0.IN12
iY_starting_pos[4] => Add2.IN11
iY_starting_pos[4] => Add5.IN11
iY_starting_pos[5] => Add0.IN11
iY_starting_pos[5] => Add2.IN10
iY_starting_pos[5] => Add5.IN10
iY_starting_pos[6] => Add0.IN10
iY_starting_pos[6] => Add2.IN9
iY_starting_pos[6] => Add5.IN9
iY_starting_pos[7] => Add0.IN9
iY_starting_pos[7] => Add2.IN8
iY_starting_pos[7] => Add5.IN8
iDirection[0] => bullet_direction[0].DATAIN
iDirection[1] => bullet_direction[1].DATAIN
iotherTank_x[0] => LessThan0.IN20
iotherTank_x[0] => Add15.IN18
iotherTank_x[1] => LessThan0.IN19
iotherTank_x[1] => Add15.IN17
iotherTank_x[2] => LessThan0.IN18
iotherTank_x[2] => Add15.IN16
iotherTank_x[3] => LessThan0.IN17
iotherTank_x[3] => Add15.IN15
iotherTank_x[4] => LessThan0.IN16
iotherTank_x[4] => Add15.IN14
iotherTank_x[5] => LessThan0.IN15
iotherTank_x[5] => Add15.IN13
iotherTank_x[6] => LessThan0.IN14
iotherTank_x[6] => Add15.IN12
iotherTank_x[7] => LessThan0.IN13
iotherTank_x[7] => Add15.IN11
iotherTank_x[8] => LessThan0.IN12
iotherTank_x[8] => Add15.IN10
iotherTank_y[0] => LessThan2.IN18
iotherTank_y[0] => Add17.IN16
iotherTank_y[1] => LessThan2.IN17
iotherTank_y[1] => Add17.IN15
iotherTank_y[2] => LessThan2.IN16
iotherTank_y[2] => Add17.IN14
iotherTank_y[3] => LessThan2.IN15
iotherTank_y[3] => Add17.IN13
iotherTank_y[4] => LessThan2.IN14
iotherTank_y[4] => Add17.IN12
iotherTank_y[5] => LessThan2.IN13
iotherTank_y[5] => Add17.IN11
iotherTank_y[6] => LessThan2.IN12
iotherTank_y[6] => Add17.IN10
iotherTank_y[7] => LessThan2.IN11
iotherTank_y[7] => Add17.IN9


|GameFlow|animation:gamegraphics|BulletMaker:P2B1|drawPLUSerase:drawneraseit
iCLOCK_50 => oy[0]~reg0.CLK
iCLOCK_50 => oy[1]~reg0.CLK
iCLOCK_50 => oy[2]~reg0.CLK
iCLOCK_50 => oy[3]~reg0.CLK
iCLOCK_50 => oy[4]~reg0.CLK
iCLOCK_50 => oy[5]~reg0.CLK
iCLOCK_50 => oy[6]~reg0.CLK
iCLOCK_50 => oy[7]~reg0.CLK
iCLOCK_50 => ox[0]~reg0.CLK
iCLOCK_50 => ox[1]~reg0.CLK
iCLOCK_50 => ox[2]~reg0.CLK
iCLOCK_50 => ox[3]~reg0.CLK
iCLOCK_50 => ox[4]~reg0.CLK
iCLOCK_50 => ox[5]~reg0.CLK
iCLOCK_50 => ox[6]~reg0.CLK
iCLOCK_50 => ox[7]~reg0.CLK
iCLOCK_50 => ox[8]~reg0.CLK
iCLOCK_50 => y_counter[0].CLK
iCLOCK_50 => y_counter[1].CLK
iCLOCK_50 => y_counter[2].CLK
iCLOCK_50 => x_counter[0].CLK
iCLOCK_50 => x_counter[1].CLK
iCLOCK_50 => x_counter[2].CLK
iCLOCK_50 => y_start[0].CLK
iCLOCK_50 => y_start[1].CLK
iCLOCK_50 => y_start[2].CLK
iCLOCK_50 => y_start[3].CLK
iCLOCK_50 => y_start[4].CLK
iCLOCK_50 => y_start[5].CLK
iCLOCK_50 => y_start[6].CLK
iCLOCK_50 => y_start[7].CLK
iCLOCK_50 => x_start[0].CLK
iCLOCK_50 => x_start[1].CLK
iCLOCK_50 => x_start[2].CLK
iCLOCK_50 => x_start[3].CLK
iCLOCK_50 => x_start[4].CLK
iCLOCK_50 => x_start[5].CLK
iCLOCK_50 => x_start[6].CLK
iCLOCK_50 => x_start[7].CLK
iCLOCK_50 => x_start[8].CLK
iCLOCK_50 => draw.CLK
iCLOCK_50 => oDoneSignal~reg0.CLK
iCLOCK_50 => owriteEn~reg0.CLK
iCLOCK_50 => CState~1.DATAIN
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => always1.IN0
idrawEn => draw.OUTPUTSELECT
ieraseEn => always1.IN1
ieraseEn => draw.OUTPUTSELECT
ix_pos[0] => x_start.DATAB
ix_pos[1] => x_start.DATAB
ix_pos[2] => x_start.DATAB
ix_pos[3] => x_start.DATAB
ix_pos[4] => x_start.DATAB
ix_pos[5] => x_start.DATAB
ix_pos[6] => x_start.DATAB
ix_pos[7] => x_start.DATAB
ix_pos[8] => x_start.DATAB
iy_pos[0] => y_start.DATAB
iy_pos[1] => y_start.DATAB
iy_pos[2] => y_start.DATAB
iy_pos[3] => y_start.DATAB
iy_pos[4] => y_start.DATAB
iy_pos[5] => y_start.DATAB
iy_pos[6] => y_start.DATAB
iy_pos[7] => y_start.DATAB


|GameFlow|animation:gamegraphics|BulletMaker:P2B2
iCLOCK_50 => iCLOCK_50.IN1
iresetn => iresetn.IN1
iMakeBullet => NState.ST_SetValues.DATAB
iMakeBullet => Selector0.IN1
iBulletRefresh => NState.ST_deIncrementBullet.DATAB
iBulletRefresh => Selector3.IN2
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[1] => Add1.IN16
iX_starting_pos[1] => Add3.IN16
iX_starting_pos[1] => Add4.IN16
iX_starting_pos[2] => Add1.IN15
iX_starting_pos[2] => Add3.IN15
iX_starting_pos[2] => Add4.IN15
iX_starting_pos[3] => Add1.IN14
iX_starting_pos[3] => Add3.IN14
iX_starting_pos[3] => Add4.IN14
iX_starting_pos[4] => Add1.IN13
iX_starting_pos[4] => Add3.IN13
iX_starting_pos[4] => Add4.IN13
iX_starting_pos[5] => Add1.IN12
iX_starting_pos[5] => Add3.IN12
iX_starting_pos[5] => Add4.IN12
iX_starting_pos[6] => Add1.IN11
iX_starting_pos[6] => Add3.IN11
iX_starting_pos[6] => Add4.IN11
iX_starting_pos[7] => Add1.IN10
iX_starting_pos[7] => Add3.IN10
iX_starting_pos[7] => Add4.IN10
iX_starting_pos[8] => Add1.IN9
iX_starting_pos[8] => Add3.IN9
iX_starting_pos[8] => Add4.IN9
iY_starting_pos[0] => Add0.IN16
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[1] => Add0.IN15
iY_starting_pos[1] => Add2.IN14
iY_starting_pos[1] => Add5.IN14
iY_starting_pos[2] => Add0.IN14
iY_starting_pos[2] => Add2.IN13
iY_starting_pos[2] => Add5.IN13
iY_starting_pos[3] => Add0.IN13
iY_starting_pos[3] => Add2.IN12
iY_starting_pos[3] => Add5.IN12
iY_starting_pos[4] => Add0.IN12
iY_starting_pos[4] => Add2.IN11
iY_starting_pos[4] => Add5.IN11
iY_starting_pos[5] => Add0.IN11
iY_starting_pos[5] => Add2.IN10
iY_starting_pos[5] => Add5.IN10
iY_starting_pos[6] => Add0.IN10
iY_starting_pos[6] => Add2.IN9
iY_starting_pos[6] => Add5.IN9
iY_starting_pos[7] => Add0.IN9
iY_starting_pos[7] => Add2.IN8
iY_starting_pos[7] => Add5.IN8
iDirection[0] => bullet_direction[0].DATAIN
iDirection[1] => bullet_direction[1].DATAIN
iotherTank_x[0] => LessThan0.IN20
iotherTank_x[0] => Add15.IN18
iotherTank_x[1] => LessThan0.IN19
iotherTank_x[1] => Add15.IN17
iotherTank_x[2] => LessThan0.IN18
iotherTank_x[2] => Add15.IN16
iotherTank_x[3] => LessThan0.IN17
iotherTank_x[3] => Add15.IN15
iotherTank_x[4] => LessThan0.IN16
iotherTank_x[4] => Add15.IN14
iotherTank_x[5] => LessThan0.IN15
iotherTank_x[5] => Add15.IN13
iotherTank_x[6] => LessThan0.IN14
iotherTank_x[6] => Add15.IN12
iotherTank_x[7] => LessThan0.IN13
iotherTank_x[7] => Add15.IN11
iotherTank_x[8] => LessThan0.IN12
iotherTank_x[8] => Add15.IN10
iotherTank_y[0] => LessThan2.IN18
iotherTank_y[0] => Add17.IN16
iotherTank_y[1] => LessThan2.IN17
iotherTank_y[1] => Add17.IN15
iotherTank_y[2] => LessThan2.IN16
iotherTank_y[2] => Add17.IN14
iotherTank_y[3] => LessThan2.IN15
iotherTank_y[3] => Add17.IN13
iotherTank_y[4] => LessThan2.IN14
iotherTank_y[4] => Add17.IN12
iotherTank_y[5] => LessThan2.IN13
iotherTank_y[5] => Add17.IN11
iotherTank_y[6] => LessThan2.IN12
iotherTank_y[6] => Add17.IN10
iotherTank_y[7] => LessThan2.IN11
iotherTank_y[7] => Add17.IN9


|GameFlow|animation:gamegraphics|BulletMaker:P2B2|drawPLUSerase:drawneraseit
iCLOCK_50 => oy[0]~reg0.CLK
iCLOCK_50 => oy[1]~reg0.CLK
iCLOCK_50 => oy[2]~reg0.CLK
iCLOCK_50 => oy[3]~reg0.CLK
iCLOCK_50 => oy[4]~reg0.CLK
iCLOCK_50 => oy[5]~reg0.CLK
iCLOCK_50 => oy[6]~reg0.CLK
iCLOCK_50 => oy[7]~reg0.CLK
iCLOCK_50 => ox[0]~reg0.CLK
iCLOCK_50 => ox[1]~reg0.CLK
iCLOCK_50 => ox[2]~reg0.CLK
iCLOCK_50 => ox[3]~reg0.CLK
iCLOCK_50 => ox[4]~reg0.CLK
iCLOCK_50 => ox[5]~reg0.CLK
iCLOCK_50 => ox[6]~reg0.CLK
iCLOCK_50 => ox[7]~reg0.CLK
iCLOCK_50 => ox[8]~reg0.CLK
iCLOCK_50 => y_counter[0].CLK
iCLOCK_50 => y_counter[1].CLK
iCLOCK_50 => y_counter[2].CLK
iCLOCK_50 => x_counter[0].CLK
iCLOCK_50 => x_counter[1].CLK
iCLOCK_50 => x_counter[2].CLK
iCLOCK_50 => y_start[0].CLK
iCLOCK_50 => y_start[1].CLK
iCLOCK_50 => y_start[2].CLK
iCLOCK_50 => y_start[3].CLK
iCLOCK_50 => y_start[4].CLK
iCLOCK_50 => y_start[5].CLK
iCLOCK_50 => y_start[6].CLK
iCLOCK_50 => y_start[7].CLK
iCLOCK_50 => x_start[0].CLK
iCLOCK_50 => x_start[1].CLK
iCLOCK_50 => x_start[2].CLK
iCLOCK_50 => x_start[3].CLK
iCLOCK_50 => x_start[4].CLK
iCLOCK_50 => x_start[5].CLK
iCLOCK_50 => x_start[6].CLK
iCLOCK_50 => x_start[7].CLK
iCLOCK_50 => x_start[8].CLK
iCLOCK_50 => draw.CLK
iCLOCK_50 => oDoneSignal~reg0.CLK
iCLOCK_50 => owriteEn~reg0.CLK
iCLOCK_50 => CState~1.DATAIN
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => always1.IN0
idrawEn => draw.OUTPUTSELECT
ieraseEn => always1.IN1
ieraseEn => draw.OUTPUTSELECT
ix_pos[0] => x_start.DATAB
ix_pos[1] => x_start.DATAB
ix_pos[2] => x_start.DATAB
ix_pos[3] => x_start.DATAB
ix_pos[4] => x_start.DATAB
ix_pos[5] => x_start.DATAB
ix_pos[6] => x_start.DATAB
ix_pos[7] => x_start.DATAB
ix_pos[8] => x_start.DATAB
iy_pos[0] => y_start.DATAB
iy_pos[1] => y_start.DATAB
iy_pos[2] => y_start.DATAB
iy_pos[3] => y_start.DATAB
iy_pos[4] => y_start.DATAB
iy_pos[5] => y_start.DATAB
iy_pos[6] => y_start.DATAB
iy_pos[7] => y_start.DATAB


|GameFlow|animation:gamegraphics|BulletMaker:P2B3
iCLOCK_50 => iCLOCK_50.IN1
iresetn => iresetn.IN1
iMakeBullet => NState.ST_SetValues.DATAB
iMakeBullet => Selector0.IN1
iBulletRefresh => NState.ST_deIncrementBullet.DATAB
iBulletRefresh => Selector3.IN2
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[1] => Add1.IN16
iX_starting_pos[1] => Add3.IN16
iX_starting_pos[1] => Add4.IN16
iX_starting_pos[2] => Add1.IN15
iX_starting_pos[2] => Add3.IN15
iX_starting_pos[2] => Add4.IN15
iX_starting_pos[3] => Add1.IN14
iX_starting_pos[3] => Add3.IN14
iX_starting_pos[3] => Add4.IN14
iX_starting_pos[4] => Add1.IN13
iX_starting_pos[4] => Add3.IN13
iX_starting_pos[4] => Add4.IN13
iX_starting_pos[5] => Add1.IN12
iX_starting_pos[5] => Add3.IN12
iX_starting_pos[5] => Add4.IN12
iX_starting_pos[6] => Add1.IN11
iX_starting_pos[6] => Add3.IN11
iX_starting_pos[6] => Add4.IN11
iX_starting_pos[7] => Add1.IN10
iX_starting_pos[7] => Add3.IN10
iX_starting_pos[7] => Add4.IN10
iX_starting_pos[8] => Add1.IN9
iX_starting_pos[8] => Add3.IN9
iX_starting_pos[8] => Add4.IN9
iY_starting_pos[0] => Add0.IN16
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[1] => Add0.IN15
iY_starting_pos[1] => Add2.IN14
iY_starting_pos[1] => Add5.IN14
iY_starting_pos[2] => Add0.IN14
iY_starting_pos[2] => Add2.IN13
iY_starting_pos[2] => Add5.IN13
iY_starting_pos[3] => Add0.IN13
iY_starting_pos[3] => Add2.IN12
iY_starting_pos[3] => Add5.IN12
iY_starting_pos[4] => Add0.IN12
iY_starting_pos[4] => Add2.IN11
iY_starting_pos[4] => Add5.IN11
iY_starting_pos[5] => Add0.IN11
iY_starting_pos[5] => Add2.IN10
iY_starting_pos[5] => Add5.IN10
iY_starting_pos[6] => Add0.IN10
iY_starting_pos[6] => Add2.IN9
iY_starting_pos[6] => Add5.IN9
iY_starting_pos[7] => Add0.IN9
iY_starting_pos[7] => Add2.IN8
iY_starting_pos[7] => Add5.IN8
iDirection[0] => bullet_direction[0].DATAIN
iDirection[1] => bullet_direction[1].DATAIN
iotherTank_x[0] => LessThan0.IN20
iotherTank_x[0] => Add15.IN18
iotherTank_x[1] => LessThan0.IN19
iotherTank_x[1] => Add15.IN17
iotherTank_x[2] => LessThan0.IN18
iotherTank_x[2] => Add15.IN16
iotherTank_x[3] => LessThan0.IN17
iotherTank_x[3] => Add15.IN15
iotherTank_x[4] => LessThan0.IN16
iotherTank_x[4] => Add15.IN14
iotherTank_x[5] => LessThan0.IN15
iotherTank_x[5] => Add15.IN13
iotherTank_x[6] => LessThan0.IN14
iotherTank_x[6] => Add15.IN12
iotherTank_x[7] => LessThan0.IN13
iotherTank_x[7] => Add15.IN11
iotherTank_x[8] => LessThan0.IN12
iotherTank_x[8] => Add15.IN10
iotherTank_y[0] => LessThan2.IN18
iotherTank_y[0] => Add17.IN16
iotherTank_y[1] => LessThan2.IN17
iotherTank_y[1] => Add17.IN15
iotherTank_y[2] => LessThan2.IN16
iotherTank_y[2] => Add17.IN14
iotherTank_y[3] => LessThan2.IN15
iotherTank_y[3] => Add17.IN13
iotherTank_y[4] => LessThan2.IN14
iotherTank_y[4] => Add17.IN12
iotherTank_y[5] => LessThan2.IN13
iotherTank_y[5] => Add17.IN11
iotherTank_y[6] => LessThan2.IN12
iotherTank_y[6] => Add17.IN10
iotherTank_y[7] => LessThan2.IN11
iotherTank_y[7] => Add17.IN9


|GameFlow|animation:gamegraphics|BulletMaker:P2B3|drawPLUSerase:drawneraseit
iCLOCK_50 => oy[0]~reg0.CLK
iCLOCK_50 => oy[1]~reg0.CLK
iCLOCK_50 => oy[2]~reg0.CLK
iCLOCK_50 => oy[3]~reg0.CLK
iCLOCK_50 => oy[4]~reg0.CLK
iCLOCK_50 => oy[5]~reg0.CLK
iCLOCK_50 => oy[6]~reg0.CLK
iCLOCK_50 => oy[7]~reg0.CLK
iCLOCK_50 => ox[0]~reg0.CLK
iCLOCK_50 => ox[1]~reg0.CLK
iCLOCK_50 => ox[2]~reg0.CLK
iCLOCK_50 => ox[3]~reg0.CLK
iCLOCK_50 => ox[4]~reg0.CLK
iCLOCK_50 => ox[5]~reg0.CLK
iCLOCK_50 => ox[6]~reg0.CLK
iCLOCK_50 => ox[7]~reg0.CLK
iCLOCK_50 => ox[8]~reg0.CLK
iCLOCK_50 => y_counter[0].CLK
iCLOCK_50 => y_counter[1].CLK
iCLOCK_50 => y_counter[2].CLK
iCLOCK_50 => x_counter[0].CLK
iCLOCK_50 => x_counter[1].CLK
iCLOCK_50 => x_counter[2].CLK
iCLOCK_50 => y_start[0].CLK
iCLOCK_50 => y_start[1].CLK
iCLOCK_50 => y_start[2].CLK
iCLOCK_50 => y_start[3].CLK
iCLOCK_50 => y_start[4].CLK
iCLOCK_50 => y_start[5].CLK
iCLOCK_50 => y_start[6].CLK
iCLOCK_50 => y_start[7].CLK
iCLOCK_50 => x_start[0].CLK
iCLOCK_50 => x_start[1].CLK
iCLOCK_50 => x_start[2].CLK
iCLOCK_50 => x_start[3].CLK
iCLOCK_50 => x_start[4].CLK
iCLOCK_50 => x_start[5].CLK
iCLOCK_50 => x_start[6].CLK
iCLOCK_50 => x_start[7].CLK
iCLOCK_50 => x_start[8].CLK
iCLOCK_50 => draw.CLK
iCLOCK_50 => oDoneSignal~reg0.CLK
iCLOCK_50 => owriteEn~reg0.CLK
iCLOCK_50 => CState~1.DATAIN
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => always1.IN0
idrawEn => draw.OUTPUTSELECT
ieraseEn => always1.IN1
ieraseEn => draw.OUTPUTSELECT
ix_pos[0] => x_start.DATAB
ix_pos[1] => x_start.DATAB
ix_pos[2] => x_start.DATAB
ix_pos[3] => x_start.DATAB
ix_pos[4] => x_start.DATAB
ix_pos[5] => x_start.DATAB
ix_pos[6] => x_start.DATAB
ix_pos[7] => x_start.DATAB
ix_pos[8] => x_start.DATAB
iy_pos[0] => y_start.DATAB
iy_pos[1] => y_start.DATAB
iy_pos[2] => y_start.DATAB
iy_pos[3] => y_start.DATAB
iy_pos[4] => y_start.DATAB
iy_pos[5] => y_start.DATAB
iy_pos[6] => y_start.DATAB
iy_pos[7] => y_start.DATAB


|GameFlow|animation:gamegraphics|BulletMaker:P2B4
iCLOCK_50 => iCLOCK_50.IN1
iresetn => iresetn.IN1
iMakeBullet => NState.ST_SetValues.DATAB
iMakeBullet => Selector0.IN1
iBulletRefresh => NState.ST_deIncrementBullet.DATAB
iBulletRefresh => Selector3.IN2
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[0] => translated_bullet_x.DATAB
iX_starting_pos[1] => Add1.IN16
iX_starting_pos[1] => Add3.IN16
iX_starting_pos[1] => Add4.IN16
iX_starting_pos[2] => Add1.IN15
iX_starting_pos[2] => Add3.IN15
iX_starting_pos[2] => Add4.IN15
iX_starting_pos[3] => Add1.IN14
iX_starting_pos[3] => Add3.IN14
iX_starting_pos[3] => Add4.IN14
iX_starting_pos[4] => Add1.IN13
iX_starting_pos[4] => Add3.IN13
iX_starting_pos[4] => Add4.IN13
iX_starting_pos[5] => Add1.IN12
iX_starting_pos[5] => Add3.IN12
iX_starting_pos[5] => Add4.IN12
iX_starting_pos[6] => Add1.IN11
iX_starting_pos[6] => Add3.IN11
iX_starting_pos[6] => Add4.IN11
iX_starting_pos[7] => Add1.IN10
iX_starting_pos[7] => Add3.IN10
iX_starting_pos[7] => Add4.IN10
iX_starting_pos[8] => Add1.IN9
iX_starting_pos[8] => Add3.IN9
iX_starting_pos[8] => Add4.IN9
iY_starting_pos[0] => Add0.IN16
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[0] => translated_bullet_y.DATAB
iY_starting_pos[1] => Add0.IN15
iY_starting_pos[1] => Add2.IN14
iY_starting_pos[1] => Add5.IN14
iY_starting_pos[2] => Add0.IN14
iY_starting_pos[2] => Add2.IN13
iY_starting_pos[2] => Add5.IN13
iY_starting_pos[3] => Add0.IN13
iY_starting_pos[3] => Add2.IN12
iY_starting_pos[3] => Add5.IN12
iY_starting_pos[4] => Add0.IN12
iY_starting_pos[4] => Add2.IN11
iY_starting_pos[4] => Add5.IN11
iY_starting_pos[5] => Add0.IN11
iY_starting_pos[5] => Add2.IN10
iY_starting_pos[5] => Add5.IN10
iY_starting_pos[6] => Add0.IN10
iY_starting_pos[6] => Add2.IN9
iY_starting_pos[6] => Add5.IN9
iY_starting_pos[7] => Add0.IN9
iY_starting_pos[7] => Add2.IN8
iY_starting_pos[7] => Add5.IN8
iDirection[0] => bullet_direction[0].DATAIN
iDirection[1] => bullet_direction[1].DATAIN
iotherTank_x[0] => LessThan0.IN20
iotherTank_x[0] => Add15.IN18
iotherTank_x[1] => LessThan0.IN19
iotherTank_x[1] => Add15.IN17
iotherTank_x[2] => LessThan0.IN18
iotherTank_x[2] => Add15.IN16
iotherTank_x[3] => LessThan0.IN17
iotherTank_x[3] => Add15.IN15
iotherTank_x[4] => LessThan0.IN16
iotherTank_x[4] => Add15.IN14
iotherTank_x[5] => LessThan0.IN15
iotherTank_x[5] => Add15.IN13
iotherTank_x[6] => LessThan0.IN14
iotherTank_x[6] => Add15.IN12
iotherTank_x[7] => LessThan0.IN13
iotherTank_x[7] => Add15.IN11
iotherTank_x[8] => LessThan0.IN12
iotherTank_x[8] => Add15.IN10
iotherTank_y[0] => LessThan2.IN18
iotherTank_y[0] => Add17.IN16
iotherTank_y[1] => LessThan2.IN17
iotherTank_y[1] => Add17.IN15
iotherTank_y[2] => LessThan2.IN16
iotherTank_y[2] => Add17.IN14
iotherTank_y[3] => LessThan2.IN15
iotherTank_y[3] => Add17.IN13
iotherTank_y[4] => LessThan2.IN14
iotherTank_y[4] => Add17.IN12
iotherTank_y[5] => LessThan2.IN13
iotherTank_y[5] => Add17.IN11
iotherTank_y[6] => LessThan2.IN12
iotherTank_y[6] => Add17.IN10
iotherTank_y[7] => LessThan2.IN11
iotherTank_y[7] => Add17.IN9


|GameFlow|animation:gamegraphics|BulletMaker:P2B4|drawPLUSerase:drawneraseit
iCLOCK_50 => oy[0]~reg0.CLK
iCLOCK_50 => oy[1]~reg0.CLK
iCLOCK_50 => oy[2]~reg0.CLK
iCLOCK_50 => oy[3]~reg0.CLK
iCLOCK_50 => oy[4]~reg0.CLK
iCLOCK_50 => oy[5]~reg0.CLK
iCLOCK_50 => oy[6]~reg0.CLK
iCLOCK_50 => oy[7]~reg0.CLK
iCLOCK_50 => ox[0]~reg0.CLK
iCLOCK_50 => ox[1]~reg0.CLK
iCLOCK_50 => ox[2]~reg0.CLK
iCLOCK_50 => ox[3]~reg0.CLK
iCLOCK_50 => ox[4]~reg0.CLK
iCLOCK_50 => ox[5]~reg0.CLK
iCLOCK_50 => ox[6]~reg0.CLK
iCLOCK_50 => ox[7]~reg0.CLK
iCLOCK_50 => ox[8]~reg0.CLK
iCLOCK_50 => y_counter[0].CLK
iCLOCK_50 => y_counter[1].CLK
iCLOCK_50 => y_counter[2].CLK
iCLOCK_50 => x_counter[0].CLK
iCLOCK_50 => x_counter[1].CLK
iCLOCK_50 => x_counter[2].CLK
iCLOCK_50 => y_start[0].CLK
iCLOCK_50 => y_start[1].CLK
iCLOCK_50 => y_start[2].CLK
iCLOCK_50 => y_start[3].CLK
iCLOCK_50 => y_start[4].CLK
iCLOCK_50 => y_start[5].CLK
iCLOCK_50 => y_start[6].CLK
iCLOCK_50 => y_start[7].CLK
iCLOCK_50 => x_start[0].CLK
iCLOCK_50 => x_start[1].CLK
iCLOCK_50 => x_start[2].CLK
iCLOCK_50 => x_start[3].CLK
iCLOCK_50 => x_start[4].CLK
iCLOCK_50 => x_start[5].CLK
iCLOCK_50 => x_start[6].CLK
iCLOCK_50 => x_start[7].CLK
iCLOCK_50 => x_start[8].CLK
iCLOCK_50 => draw.CLK
iCLOCK_50 => oDoneSignal~reg0.CLK
iCLOCK_50 => owriteEn~reg0.CLK
iCLOCK_50 => CState~1.DATAIN
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => always1.IN0
idrawEn => draw.OUTPUTSELECT
ieraseEn => always1.IN1
ieraseEn => draw.OUTPUTSELECT
ix_pos[0] => x_start.DATAB
ix_pos[1] => x_start.DATAB
ix_pos[2] => x_start.DATAB
ix_pos[3] => x_start.DATAB
ix_pos[4] => x_start.DATAB
ix_pos[5] => x_start.DATAB
ix_pos[6] => x_start.DATAB
ix_pos[7] => x_start.DATAB
ix_pos[8] => x_start.DATAB
iy_pos[0] => y_start.DATAB
iy_pos[1] => y_start.DATAB
iy_pos[2] => y_start.DATAB
iy_pos[3] => y_start.DATAB
iy_pos[4] => y_start.DATAB
iy_pos[5] => y_start.DATAB
iy_pos[6] => y_start.DATAB
iy_pos[7] => y_start.DATAB


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator
iCLOCK_50 => iCLOCK_50.IN8
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
idrawEn => NState.OUTPUTSELECT
idrawEn => NState.OUTPUTSELECT
idrawEn => draw.OUTPUTSELECT
ieraseEn => draw.OUTPUTSELECT
ieraseEn => NState.DATAA
ieraseEn => NState.DATAA
ix_pos[0] => Add3.IN18
ix_pos[1] => Add3.IN17
ix_pos[2] => Add3.IN16
ix_pos[3] => Add3.IN15
ix_pos[4] => Add3.IN14
ix_pos[5] => Add3.IN13
ix_pos[6] => Add3.IN12
ix_pos[7] => Add3.IN11
ix_pos[8] => Add3.IN10
iy_pos[0] => Add4.IN16
iy_pos[1] => Add4.IN15
iy_pos[2] => Add4.IN14
iy_pos[3] => Add4.IN13
iy_pos[4] => Add4.IN12
iy_pos[5] => Add4.IN11
iy_pos[6] => Add4.IN10
iy_pos[7] => Add4.IN9
iTankDirection1[0] => Equal0.IN1
iTankDirection1[0] => Equal1.IN0
iTankDirection1[0] => Equal2.IN1
iTankDirection1[0] => Equal3.IN1
iTankDirection1[1] => Equal0.IN0
iTankDirection1[1] => Equal1.IN1
iTankDirection1[1] => Equal2.IN0
iTankDirection1[1] => Equal3.IN0
iTankDirection2[0] => Equal4.IN1
iTankDirection2[0] => Equal5.IN0
iTankDirection2[0] => Equal6.IN1
iTankDirection2[0] => Equal7.IN1
iTankDirection2[1] => Equal4.IN0
iTankDirection2[1] => Equal5.IN1
iTankDirection2[1] => Equal6.IN0
iTankDirection2[1] => Equal7.IN0
iTank1Enable => mem_color[1].IN1
iTank2Enable => mem_color[0].OUTPUTSELECT
iTank2Enable => mem_color[1].OUTPUTSELECT
iTank2Enable => mem_color[1].OUTPUTSELECT
iTank2Enable => mem_color[2].OUTPUTSELECT


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneUp:Tank_1U
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneUp:Tank_1U|altsyncram:altsyncram_component
wren_a => altsyncram_0ld1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0ld1:auto_generated.data_a[0]
data_a[1] => altsyncram_0ld1:auto_generated.data_a[1]
data_a[2] => altsyncram_0ld1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0ld1:auto_generated.address_a[0]
address_a[1] => altsyncram_0ld1:auto_generated.address_a[1]
address_a[2] => altsyncram_0ld1:auto_generated.address_a[2]
address_a[3] => altsyncram_0ld1:auto_generated.address_a[3]
address_a[4] => altsyncram_0ld1:auto_generated.address_a[4]
address_a[5] => altsyncram_0ld1:auto_generated.address_a[5]
address_a[6] => altsyncram_0ld1:auto_generated.address_a[6]
address_a[7] => altsyncram_0ld1:auto_generated.address_a[7]
address_a[8] => altsyncram_0ld1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0ld1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneUp:Tank_1U|altsyncram:altsyncram_component|altsyncram_0ld1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneDown:Tank_1D
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneDown:Tank_1D|altsyncram:altsyncram_component
wren_a => altsyncram_jrd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jrd1:auto_generated.data_a[0]
data_a[1] => altsyncram_jrd1:auto_generated.data_a[1]
data_a[2] => altsyncram_jrd1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jrd1:auto_generated.address_a[0]
address_a[1] => altsyncram_jrd1:auto_generated.address_a[1]
address_a[2] => altsyncram_jrd1:auto_generated.address_a[2]
address_a[3] => altsyncram_jrd1:auto_generated.address_a[3]
address_a[4] => altsyncram_jrd1:auto_generated.address_a[4]
address_a[5] => altsyncram_jrd1:auto_generated.address_a[5]
address_a[6] => altsyncram_jrd1:auto_generated.address_a[6]
address_a[7] => altsyncram_jrd1:auto_generated.address_a[7]
address_a[8] => altsyncram_jrd1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jrd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneDown:Tank_1D|altsyncram:altsyncram_component|altsyncram_jrd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneLeft:Tank_1L
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneLeft:Tank_1L|altsyncram:altsyncram_component
wren_a => altsyncram_6rd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6rd1:auto_generated.data_a[0]
data_a[1] => altsyncram_6rd1:auto_generated.data_a[1]
data_a[2] => altsyncram_6rd1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6rd1:auto_generated.address_a[0]
address_a[1] => altsyncram_6rd1:auto_generated.address_a[1]
address_a[2] => altsyncram_6rd1:auto_generated.address_a[2]
address_a[3] => altsyncram_6rd1:auto_generated.address_a[3]
address_a[4] => altsyncram_6rd1:auto_generated.address_a[4]
address_a[5] => altsyncram_6rd1:auto_generated.address_a[5]
address_a[6] => altsyncram_6rd1:auto_generated.address_a[6]
address_a[7] => altsyncram_6rd1:auto_generated.address_a[7]
address_a[8] => altsyncram_6rd1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6rd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneLeft:Tank_1L|altsyncram:altsyncram_component|altsyncram_6rd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneRight:Tank_1R
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneRight:Tank_1R|altsyncram:altsyncram_component
wren_a => altsyncram_pud1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pud1:auto_generated.data_a[0]
data_a[1] => altsyncram_pud1:auto_generated.data_a[1]
data_a[2] => altsyncram_pud1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pud1:auto_generated.address_a[0]
address_a[1] => altsyncram_pud1:auto_generated.address_a[1]
address_a[2] => altsyncram_pud1:auto_generated.address_a[2]
address_a[3] => altsyncram_pud1:auto_generated.address_a[3]
address_a[4] => altsyncram_pud1:auto_generated.address_a[4]
address_a[5] => altsyncram_pud1:auto_generated.address_a[5]
address_a[6] => altsyncram_pud1:auto_generated.address_a[6]
address_a[7] => altsyncram_pud1:auto_generated.address_a[7]
address_a[8] => altsyncram_pud1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pud1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankOneRight:Tank_1R|altsyncram:altsyncram_component|altsyncram_pud1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoUp:Tank_2U
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoUp:Tank_2U|altsyncram:altsyncram_component
wren_a => altsyncram_jhd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jhd1:auto_generated.data_a[0]
data_a[1] => altsyncram_jhd1:auto_generated.data_a[1]
data_a[2] => altsyncram_jhd1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jhd1:auto_generated.address_a[0]
address_a[1] => altsyncram_jhd1:auto_generated.address_a[1]
address_a[2] => altsyncram_jhd1:auto_generated.address_a[2]
address_a[3] => altsyncram_jhd1:auto_generated.address_a[3]
address_a[4] => altsyncram_jhd1:auto_generated.address_a[4]
address_a[5] => altsyncram_jhd1:auto_generated.address_a[5]
address_a[6] => altsyncram_jhd1:auto_generated.address_a[6]
address_a[7] => altsyncram_jhd1:auto_generated.address_a[7]
address_a[8] => altsyncram_jhd1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jhd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoUp:Tank_2U|altsyncram:altsyncram_component|altsyncram_jhd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoDown:Tank_2D
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoDown:Tank_2D|altsyncram:altsyncram_component
wren_a => altsyncram_6od1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6od1:auto_generated.data_a[0]
data_a[1] => altsyncram_6od1:auto_generated.data_a[1]
data_a[2] => altsyncram_6od1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6od1:auto_generated.address_a[0]
address_a[1] => altsyncram_6od1:auto_generated.address_a[1]
address_a[2] => altsyncram_6od1:auto_generated.address_a[2]
address_a[3] => altsyncram_6od1:auto_generated.address_a[3]
address_a[4] => altsyncram_6od1:auto_generated.address_a[4]
address_a[5] => altsyncram_6od1:auto_generated.address_a[5]
address_a[6] => altsyncram_6od1:auto_generated.address_a[6]
address_a[7] => altsyncram_6od1:auto_generated.address_a[7]
address_a[8] => altsyncram_6od1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6od1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoDown:Tank_2D|altsyncram:altsyncram_component|altsyncram_6od1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoLeft:Tank_2L
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoLeft:Tank_2L|altsyncram:altsyncram_component
wren_a => altsyncram_pnd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pnd1:auto_generated.data_a[0]
data_a[1] => altsyncram_pnd1:auto_generated.data_a[1]
data_a[2] => altsyncram_pnd1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pnd1:auto_generated.address_a[0]
address_a[1] => altsyncram_pnd1:auto_generated.address_a[1]
address_a[2] => altsyncram_pnd1:auto_generated.address_a[2]
address_a[3] => altsyncram_pnd1:auto_generated.address_a[3]
address_a[4] => altsyncram_pnd1:auto_generated.address_a[4]
address_a[5] => altsyncram_pnd1:auto_generated.address_a[5]
address_a[6] => altsyncram_pnd1:auto_generated.address_a[6]
address_a[7] => altsyncram_pnd1:auto_generated.address_a[7]
address_a[8] => altsyncram_pnd1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pnd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoLeft:Tank_2L|altsyncram:altsyncram_component|altsyncram_pnd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoRight:Tank_2R
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoRight:Tank_2R|altsyncram:altsyncram_component
wren_a => altsyncram_crd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_crd1:auto_generated.data_a[0]
data_a[1] => altsyncram_crd1:auto_generated.data_a[1]
data_a[2] => altsyncram_crd1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_crd1:auto_generated.address_a[0]
address_a[1] => altsyncram_crd1:auto_generated.address_a[1]
address_a[2] => altsyncram_crd1:auto_generated.address_a[2]
address_a[3] => altsyncram_crd1:auto_generated.address_a[3]
address_a[4] => altsyncram_crd1:auto_generated.address_a[4]
address_a[5] => altsyncram_crd1:auto_generated.address_a[5]
address_a[6] => altsyncram_crd1:auto_generated.address_a[6]
address_a[7] => altsyncram_crd1:auto_generated.address_a[7]
address_a[8] => altsyncram_crd1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_crd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|GameFlow|animation:gamegraphics|draw_and_erase_tank:tank_animator|TankTwoRight:Tank_2R|altsyncram:altsyncram_component|altsyncram_crd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|GameFlow|animation:gamegraphics|hitCount:deathmatch
iclock => oP2HitCount[0]~reg0.CLK
iclock => oP2HitCount[1]~reg0.CLK
iclock => oP2HitCount[2]~reg0.CLK
iclock => oP1HitCount[0]~reg0.CLK
iclock => oP1HitCount[1]~reg0.CLK
iclock => oP1HitCount[2]~reg0.CLK
iresetLife => oP1HitCount.OUTPUTSELECT
iresetLife => oP1HitCount.OUTPUTSELECT
iresetLife => oP1HitCount.OUTPUTSELECT
iresetLife => oP2HitCount.OUTPUTSELECT
iresetLife => oP2HitCount.OUTPUTSELECT
iresetLife => oP2HitCount.OUTPUTSELECT
iP1B1_coll => always0.IN0
iP1B2_coll => always0.IN1
iP1B3_coll => always0.IN1
iP1B4_coll => always0.IN1
iP2B1_coll => always0.IN0
iP2B2_coll => always0.IN1
iP2B3_coll => always0.IN1
iP2B4_coll => always0.IN1


|GameFlow|animation:gamegraphics|ClearField:clear
iCLOCK_50 => oy[0]~reg0.CLK
iCLOCK_50 => oy[1]~reg0.CLK
iCLOCK_50 => oy[2]~reg0.CLK
iCLOCK_50 => oy[3]~reg0.CLK
iCLOCK_50 => oy[4]~reg0.CLK
iCLOCK_50 => oy[5]~reg0.CLK
iCLOCK_50 => oy[6]~reg0.CLK
iCLOCK_50 => oy[7]~reg0.CLK
iCLOCK_50 => ox[0]~reg0.CLK
iCLOCK_50 => ox[1]~reg0.CLK
iCLOCK_50 => ox[2]~reg0.CLK
iCLOCK_50 => ox[3]~reg0.CLK
iCLOCK_50 => ox[4]~reg0.CLK
iCLOCK_50 => ox[5]~reg0.CLK
iCLOCK_50 => ox[6]~reg0.CLK
iCLOCK_50 => ox[7]~reg0.CLK
iCLOCK_50 => ox[8]~reg0.CLK
iCLOCK_50 => y_counter[0].CLK
iCLOCK_50 => y_counter[1].CLK
iCLOCK_50 => y_counter[2].CLK
iCLOCK_50 => y_counter[3].CLK
iCLOCK_50 => y_counter[4].CLK
iCLOCK_50 => y_counter[5].CLK
iCLOCK_50 => y_counter[6].CLK
iCLOCK_50 => y_counter[7].CLK
iCLOCK_50 => x_counter[0].CLK
iCLOCK_50 => x_counter[1].CLK
iCLOCK_50 => x_counter[2].CLK
iCLOCK_50 => x_counter[3].CLK
iCLOCK_50 => x_counter[4].CLK
iCLOCK_50 => x_counter[5].CLK
iCLOCK_50 => x_counter[6].CLK
iCLOCK_50 => x_counter[7].CLK
iCLOCK_50 => x_counter[8].CLK
iCLOCK_50 => oDoneSignal~reg0.CLK
iCLOCK_50 => owriteEn~reg0.CLK
iCLOCK_50 => CState~1.DATAIN
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
ienable => NState.ST_setMem.DATAB
ienable => Selector0.IN2


|GameFlow|animation:gamegraphics|EraseHearts:heartEraser
iCLOCK_50 => oy[0]~reg0.CLK
iCLOCK_50 => oy[1]~reg0.CLK
iCLOCK_50 => oy[2]~reg0.CLK
iCLOCK_50 => oy[3]~reg0.CLK
iCLOCK_50 => oy[4]~reg0.CLK
iCLOCK_50 => oy[5]~reg0.CLK
iCLOCK_50 => oy[6]~reg0.CLK
iCLOCK_50 => oy[7]~reg0.CLK
iCLOCK_50 => ox[0]~reg0.CLK
iCLOCK_50 => ox[1]~reg0.CLK
iCLOCK_50 => ox[2]~reg0.CLK
iCLOCK_50 => ox[3]~reg0.CLK
iCLOCK_50 => ox[4]~reg0.CLK
iCLOCK_50 => ox[5]~reg0.CLK
iCLOCK_50 => ox[6]~reg0.CLK
iCLOCK_50 => ox[7]~reg0.CLK
iCLOCK_50 => ox[8]~reg0.CLK
iCLOCK_50 => y_counter[0].CLK
iCLOCK_50 => y_counter[1].CLK
iCLOCK_50 => y_counter[2].CLK
iCLOCK_50 => y_counter[3].CLK
iCLOCK_50 => y_counter[4].CLK
iCLOCK_50 => x_counter[0].CLK
iCLOCK_50 => x_counter[1].CLK
iCLOCK_50 => x_counter[2].CLK
iCLOCK_50 => x_counter[3].CLK
iCLOCK_50 => x_counter[4].CLK
iCLOCK_50 => oDoneSignal~reg0.CLK
iCLOCK_50 => owriteEn~reg0.CLK
iCLOCK_50 => CState~1.DATAIN
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iresetn => CState.OUTPUTSELECT
iEraseP1Heart => always2.IN0
iEraseP1Heart => iy_pos[1].OUTPUTSELECT
iEraseP1Heart => iy_pos[1].OUTPUTSELECT
iEraseP1Heart => iy_pos[2].OUTPUTSELECT
iEraseP1Heart => iy_pos[3].OUTPUTSELECT
iEraseP1Heart => ix_pos[2].DATAIN
iEraseP1Heart => ix_pos[0].DATAIN
iEraseP1Heart => ix_pos[1].DATAIN
iEraseP1Heart => ix_pos[3].DATAIN
iEraseP1Heart => ix_pos[5].DATAIN
iEraseP1Heart => ix_pos[8].DATAIN
iEraseP2Heart => always2.IN1
iEraseP2Heart => iy_pos[1].IN1
iP1Life[0] => Equal0.IN0
iP1Life[0] => Equal1.IN1
iP1Life[0] => Equal2.IN1
iP1Life[1] => Equal0.IN1
iP1Life[1] => Equal1.IN0
iP1Life[1] => Equal2.IN0
iP2Life[0] => Equal3.IN0
iP2Life[0] => Equal4.IN1
iP2Life[0] => Equal5.IN1
iP2Life[1] => Equal3.IN1
iP2Life[1] => Equal4.IN0
iP2Life[1] => Equal5.IN0


