# Verification-of-an-Adder-Using-SystemVerilog-Assertions