Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 05:05:13 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.004        0.000                      0                 1036        0.096        0.000                      0                 1036        3.000        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.005        0.000                      0                  108        0.260        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10               4.004        0.000                      0                  928        0.096        0.000                      0                  928       49.500        0.000                       0                   367  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.766ns (22.465%)  route 2.644ns (77.535%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.771    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X31Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  bseg_driver/ctr/D_ctr_q[0]_i_5__3/O
                         net (fo=1, routed)           0.665     7.560    bseg_driver/ctr/D_ctr_q[0]_i_5__3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.684 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     8.560    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.850    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X30Y5          FDRE (Setup_fdre_C_R)       -0.524    14.565    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.766ns (22.465%)  route 2.644ns (77.535%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.771    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X31Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  bseg_driver/ctr/D_ctr_q[0]_i_5__3/O
                         net (fo=1, routed)           0.665     7.560    bseg_driver/ctr/D_ctr_q[0]_i_5__3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.684 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     8.560    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.850    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X30Y5          FDRE (Setup_fdre_C_R)       -0.524    14.565    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.766ns (23.272%)  route 2.525ns (76.728%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.639     5.223    timerseg_driver/ctr/clk
    SLICE_X64Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.741 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.857     6.598    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X65Y2          LUT6 (Prop_lut6_I2_O)        0.124     6.722 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__4/O
                         net (fo=1, routed)           0.797     7.520    timerseg_driver/ctr/D_ctr_q[0]_i_6__4_n_0
    SLICE_X65Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.644 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.871     8.515    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X64Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X64Y4          FDRE (Setup_fdre_C_R)       -0.524    14.638    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.766ns (23.272%)  route 2.525ns (76.728%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.639     5.223    timerseg_driver/ctr/clk
    SLICE_X64Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.741 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.857     6.598    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X65Y2          LUT6 (Prop_lut6_I2_O)        0.124     6.722 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__4/O
                         net (fo=1, routed)           0.797     7.520    timerseg_driver/ctr/D_ctr_q[0]_i_6__4_n_0
    SLICE_X65Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.644 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.871     8.515    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X64Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X64Y4          FDRE (Setup_fdre_C_R)       -0.524    14.638    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.766ns (23.416%)  route 2.505ns (76.584%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.771    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X31Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  bseg_driver/ctr/D_ctr_q[0]_i_5__3/O
                         net (fo=1, routed)           0.665     7.560    bseg_driver/ctr/D_ctr_q[0]_i_5__3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.684 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.737     8.422    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.850    bseg_driver/ctr/clk
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X30Y4          FDRE (Setup_fdre_C_R)       -0.524    14.565    bseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.766ns (23.416%)  route 2.505ns (76.584%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.771    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X31Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  bseg_driver/ctr/D_ctr_q[0]_i_5__3/O
                         net (fo=1, routed)           0.665     7.560    bseg_driver/ctr/D_ctr_q[0]_i_5__3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.684 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.737     8.422    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.850    bseg_driver/ctr/clk
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X30Y4          FDRE (Setup_fdre_C_R)       -0.524    14.565    bseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.766ns (23.416%)  route 2.505ns (76.584%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.771    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X31Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  bseg_driver/ctr/D_ctr_q[0]_i_5__3/O
                         net (fo=1, routed)           0.665     7.560    bseg_driver/ctr/D_ctr_q[0]_i_5__3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.684 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.737     8.422    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.850    bseg_driver/ctr/clk
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X30Y4          FDRE (Setup_fdre_C_R)       -0.524    14.565    bseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.766ns (23.416%)  route 2.505ns (76.584%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.771    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X31Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  bseg_driver/ctr/D_ctr_q[0]_i_5__3/O
                         net (fo=1, routed)           0.665     7.560    bseg_driver/ctr/D_ctr_q[0]_i_5__3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.684 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.737     8.422    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.850    bseg_driver/ctr/clk
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X30Y4          FDRE (Setup_fdre_C_R)       -0.524    14.565    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.766ns (23.539%)  route 2.488ns (76.461%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.771    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X31Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  bseg_driver/ctr/D_ctr_q[0]_i_5__3/O
                         net (fo=1, routed)           0.665     7.560    bseg_driver/ctr/D_ctr_q[0]_i_5__3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.684 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.720     8.405    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.851    bseg_driver/ctr/clk
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.524    14.566    bseg_driver/ctr/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.766ns (23.539%)  route 2.488ns (76.461%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.771    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X31Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  bseg_driver/ctr/D_ctr_q[0]_i_5__3/O
                         net (fo=1, routed)           0.665     7.560    bseg_driver/ctr/D_ctr_q[0]_i_5__3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.684 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.720     8.405    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.851    bseg_driver/ctr/clk
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X30Y1          FDRE (Setup_fdre_C_R)       -0.524    14.566    bseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  6.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.252ns (69.022%)  route 0.113ns (30.978%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    aseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.113     1.767    aseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.878    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_5
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y0          FDRE (Hold_fdre_C_D)         0.105     1.618    aseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.275ns (69.748%)  route 0.119ns (30.252%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    timerseg_driver/ctr/clk
    SLICE_X64Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  timerseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.119     1.823    timerseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.934 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/O[1]
                         net (fo=1, routed)           0.000     1.934    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_6
    SLICE_X64Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    timerseg_driver/ctr/clk
    SLICE_X64Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.134     1.674    timerseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.489%)  route 0.120ns (30.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    timerseg_driver/ctr/clk
    SLICE_X64Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  timerseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.120     1.824    timerseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.934 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/O[2]
                         net (fo=1, routed)           0.000     1.934    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_5
    SLICE_X64Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    timerseg_driver/ctr/clk
    SLICE_X64Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.134     1.674    timerseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    aseg_driver/ctr/clk
    SLICE_X57Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.771    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.879    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_4
    SLICE_X57Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y2          FDRE (Hold_fdre_C_D)         0.105     1.618    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.568     1.512    aseg_driver/ctr/clk
    SLICE_X57Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.771    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.879    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_4
    SLICE_X57Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.837     2.027    aseg_driver/ctr/clk
    SLICE_X57Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X57Y3          FDRE (Hold_fdre_C_D)         0.105     1.617    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.335%)  route 0.116ns (31.665%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    aseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.116     1.770    aseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.880 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     1.880    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_6
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y0          FDRE (Hold_fdre_C_D)         0.105     1.618    aseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    aseg_driver/ctr/clk
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.773    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.881    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_4
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y1          FDRE (Hold_fdre_C_D)         0.105     1.618    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    aseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.882    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y0          FDRE (Hold_fdre_C_D)         0.105     1.618    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    aseg_driver/ctr/clk
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.768    aseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.883    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_7
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y1          FDRE (Hold_fdre_C_D)         0.105     1.618    aseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.797    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.907    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_5
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.023    bseg_driver/ctr/clk
    SLICE_X30Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.134     1.642    bseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y0    aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y2    aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y2    aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y4    aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y4    aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y0    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y0    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y0    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y0    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y2    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.751ns  (logic 54.662ns (57.087%)  route 41.090ns (42.913%))
  Logic Levels:           274  (CARRY4=237 LUT2=17 LUT3=12 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 101.511 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.633     1.633    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  sm/D_states_q_reg[3]/Q
                         net (fo=187, routed)         2.236     4.325    sm/D_states_q[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.449 r  sm/D_states_q[2]_i_38/O
                         net (fo=3, routed)           1.243     5.692    sm/D_states_q[2]_i_38_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.816 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.873     6.689    sm/ram_reg_i_274_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  sm/ram_reg_i_147/O
                         net (fo=13, routed)          0.592     7.406    L_reg/M_sm_ra2[0]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.530 f  L_reg/ram_reg_i_326/O
                         net (fo=1, routed)           1.107     8.637    sm/D_registers_q[7][12]_i_89
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.156     8.793 r  sm/ram_reg_i_199/O
                         net (fo=58, routed)          0.553     9.345    alum/divider/D_registers_q[7][12]_i_675_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.213 r  alum/divider/D_registers_q_reg[7][12]_i_648/CO[3]
                         net (fo=1, routed)           0.000    10.213    alum/divider/D_registers_q_reg[7][12]_i_648_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.330    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  alum/divider/D_registers_q_reg[7][12]_i_643/CO[1]
                         net (fo=17, routed)          0.682    11.170    alum/divider/D_registers_q_reg[7][12]_i_643_n_2
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.332    11.502 r  alum/divider/D_registers_q[7][12]_i_661/O
                         net (fo=1, routed)           0.000    11.502    alum/divider/D_registers_q[7][12]_i_661_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.035 r  alum/divider/D_registers_q_reg[7][12]_i_634/CO[3]
                         net (fo=1, routed)           0.000    12.035    alum/divider/D_registers_q_reg[7][12]_i_634_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.152 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=1, routed)           0.000    12.152    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    12.269    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.386 r  alum/divider/D_registers_q_reg[7][12]_i_623/CO[3]
                         net (fo=19, routed)          1.103    13.489    alum/divider/D_registers_q_reg[7][12]_i_623_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.613 r  alum/divider/D_registers_q[7][12]_i_642/O
                         net (fo=1, routed)           0.000    13.613    alum/divider/D_registers_q[7][12]_i_642_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  alum/divider/D_registers_q_reg[7][12]_i_614/CO[3]
                         net (fo=1, routed)           0.000    14.163    alum/divider/D_registers_q_reg[7][12]_i_614_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.277 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.277    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.391 r  alum/divider/D_registers_q_reg[7][12]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/divider/D_registers_q_reg[7][12]_i_604_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  alum/divider/D_registers_q_reg[7][12]_i_603/CO[3]
                         net (fo=1, routed)           0.000    14.505    alum/divider/D_registers_q_reg[7][12]_i_603_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.776 r  alum/divider/D_registers_q_reg[7][12]_i_601/CO[0]
                         net (fo=21, routed)          0.787    15.562    alum/divider/D_registers_q_reg[7][12]_i_601_n_3
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.373    15.935 r  alum/divider/D_registers_q[7][12]_i_622/O
                         net (fo=1, routed)           0.000    15.935    alum/divider/D_registers_q[7][12]_i_622_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.468 r  alum/divider/D_registers_q_reg[7][12]_i_592/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/divider/D_registers_q_reg[7][12]_i_592_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    16.585    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  alum/divider/D_registers_q_reg[7][12]_i_582/CO[3]
                         net (fo=1, routed)           0.000    16.702    alum/divider/D_registers_q_reg[7][12]_i_582_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  alum/divider/D_registers_q_reg[7][12]_i_581/CO[3]
                         net (fo=1, routed)           0.000    16.819    alum/divider/D_registers_q_reg[7][12]_i_581_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.976 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[1]
                         net (fo=23, routed)          0.907    17.884    alum/divider/D_registers_q_reg[7][12]_i_578_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.332    18.216 r  alum/divider/D_registers_q[7][12]_i_600/O
                         net (fo=1, routed)           0.000    18.216    alum/divider/D_registers_q[7][12]_i_600_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.766 r  alum/divider/D_registers_q_reg[7][12]_i_569/CO[3]
                         net (fo=1, routed)           0.000    18.766    alum/divider/D_registers_q_reg[7][12]_i_569_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.880 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    18.880    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.994 r  alum/divider/D_registers_q_reg[7][12]_i_559/CO[3]
                         net (fo=1, routed)           0.000    18.994    alum/divider/D_registers_q_reg[7][12]_i_559_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.108 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    19.108    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.336 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[2]
                         net (fo=25, routed)          0.911    20.247    alum/divider/D_registers_q_reg[7][12]_i_554_n_1
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.560 r  alum/divider/D_registers_q[7][12]_i_577/O
                         net (fo=1, routed)           0.000    20.560    alum/divider/D_registers_q[7][12]_i_577_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.093 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.093    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.210 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.210    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.327 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    21.327    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.444 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    21.444    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.561 r  alum/divider/D_registers_q_reg[7][12]_i_529/CO[3]
                         net (fo=27, routed)          0.980    22.541    alum/divider/D_registers_q_reg[7][12]_i_529_n_0
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    22.665 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    22.665    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.215 r  alum/divider/D_registers_q_reg[7][12]_i_520/CO[3]
                         net (fo=1, routed)           0.000    23.215    alum/divider/D_registers_q_reg[7][12]_i_520_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.329 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.329    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.443 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.557 r  alum/divider/D_registers_q_reg[7][12]_i_509/CO[3]
                         net (fo=1, routed)           0.000    23.557    alum/divider/D_registers_q_reg[7][12]_i_509_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_508/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.942 r  alum/divider/D_registers_q_reg[7][12]_i_482/CO[0]
                         net (fo=29, routed)          0.925    24.867    alum/divider/D_registers_q_reg[7][12]_i_482_n_3
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.696 r  alum/divider/D_registers_q_reg[7][12]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/divider/D_registers_q_reg[7][12]_i_495_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.038 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    26.038    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.152 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.152    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.309 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[1]
                         net (fo=31, routed)          1.008    27.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_2
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.329    27.646 r  alum/divider/D_registers_q[7][12]_i_503/O
                         net (fo=1, routed)           0.000    27.646    alum/divider/D_registers_q[7][12]_i_503_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.179 r  alum/divider/D_registers_q_reg[7][12]_i_468/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/divider/D_registers_q_reg[7][12]_i_468_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.296 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.296    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[3]
                         net (fo=1, routed)           0.000    28.413    alum/divider/D_registers_q_reg[7][12]_i_458_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.530 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    28.530    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.647 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    28.647    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.876 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[2]
                         net (fo=33, routed)          0.742    29.618    alum/divider/D_registers_q_reg[7][12]_i_425_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.310    29.928 r  alum/divider/D_registers_q[7][12]_i_476/O
                         net (fo=1, routed)           0.000    29.928    alum/divider/D_registers_q[7][12]_i_476_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  alum/divider/D_registers_q_reg[7][12]_i_440/CO[3]
                         net (fo=1, routed)           0.000    30.478    alum/divider/D_registers_q_reg[7][12]_i_440_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.592    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/divider/D_registers_q_reg[7][12]_i_424/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/divider/D_registers_q_reg[7][12]_i_424_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/divider/D_registers_q_reg[7][12]_i_395/CO[3]
                         net (fo=35, routed)          1.212    32.260    alum/divider/D_registers_q_reg[7][12]_i_395_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.384 r  alum/divider/D_registers_q[7][12]_i_448/O
                         net (fo=1, routed)           0.000    32.384    alum/divider/D_registers_q[7][12]_i_448_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.934 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    33.048    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.162    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    33.276    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  alum/divider/D_registers_q_reg[7][12]_i_394/CO[3]
                         net (fo=1, routed)           0.009    33.399    alum/divider/D_registers_q_reg[7][12]_i_394_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.513 r  alum/divider/D_registers_q_reg[7][12]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][12]_i_369_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.784 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[0]
                         net (fo=37, routed)          0.970    34.754    alum/divider/D_registers_q_reg[7][12]_i_338_n_3
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.373    35.127 r  alum/divider/D_registers_q[7][12]_i_419/O
                         net (fo=1, routed)           0.000    35.127    alum/divider/D_registers_q[7][12]_i_419_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.677 r  alum/divider/D_registers_q_reg[7][12]_i_381/CO[3]
                         net (fo=1, routed)           0.000    35.677    alum/divider/D_registers_q_reg[7][12]_i_381_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    35.791    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    35.905    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.009    36.028    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  alum/divider/D_registers_q_reg[7][12]_i_364/CO[3]
                         net (fo=1, routed)           0.000    36.142    alum/divider/D_registers_q_reg[7][12]_i_364_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    36.256    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.413 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[1]
                         net (fo=39, routed)          0.912    37.325    alum/divider/D_registers_q_reg[7][12]_i_305_n_2
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.329    37.654 r  alum/divider/D_registers_q[7][12]_i_389/O
                         net (fo=1, routed)           0.000    37.654    alum/divider/D_registers_q[7][12]_i_389_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.187 r  alum/divider/D_registers_q_reg[7][12]_i_351/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/divider/D_registers_q_reg[7][12]_i_351_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.421 r  alum/divider/D_registers_q_reg[7][12]_i_341/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/divider/D_registers_q_reg[7][12]_i_341_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.538 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.009    38.547    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.664 r  alum/divider/D_registers_q_reg[7][12]_i_332/CO[3]
                         net (fo=1, routed)           0.000    38.664    alum/divider/D_registers_q_reg[7][12]_i_332_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.781 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    38.781    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.010 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[2]
                         net (fo=41, routed)          0.789    39.798    alum/divider/D_registers_q_reg[7][12]_i_271_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.310    40.108 r  alum/divider/D_registers_q[7][12]_i_359/O
                         net (fo=1, routed)           0.000    40.108    alum/divider/D_registers_q[7][12]_i_359_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  alum/divider/D_registers_q_reg[7][12]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.658    alum/divider/D_registers_q_reg[7][12]_i_319_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    40.772    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  alum/divider/D_registers_q_reg[7][12]_i_309/CO[3]
                         net (fo=1, routed)           0.000    40.886    alum/divider/D_registers_q_reg[7][12]_i_309_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.009    41.009    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_299_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.237 r  alum/divider/D_registers_q_reg[7][12]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.237    alum/divider/D_registers_q_reg[7][12]_i_270_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.351 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=43, routed)          1.323    42.674    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    42.798 r  alum/divider/D_registers_q[7][12]_i_327/O
                         net (fo=1, routed)           0.000    42.798    alum/divider/D_registers_q[7][12]_i_327_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.348 r  alum/divider/D_registers_q_reg[7][12]_i_286/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][12]_i_286_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.462 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    43.462    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    43.576    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    43.690    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  alum/divider/D_registers_q_reg[7][12]_i_265/CO[3]
                         net (fo=1, routed)           0.000    43.804    alum/divider/D_registers_q_reg[7][12]_i_265_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.918 r  alum/divider/D_registers_q_reg[7][12]_i_231/CO[3]
                         net (fo=1, routed)           0.000    43.918    alum/divider/D_registers_q_reg[7][12]_i_231_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.032 r  alum/divider/D_registers_q_reg[7][12]_i_200/CO[3]
                         net (fo=1, routed)           0.009    44.041    alum/divider/D_registers_q_reg[7][12]_i_200_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.312 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[0]
                         net (fo=45, routed)          1.145    45.457    alum/divider/D_registers_q_reg[7][12]_i_168_n_3
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.830 r  alum/divider/D_registers_q[7][12]_i_294/O
                         net (fo=1, routed)           0.000    45.830    alum/divider/D_registers_q[7][12]_i_294_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.380 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/divider/D_registers_q_reg[7][12]_i_242/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/divider/D_registers_q_reg[7][12]_i_242_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.722 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    46.722    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.836 r  alum/divider/D_registers_q_reg[7][12]_i_226/CO[3]
                         net (fo=1, routed)           0.000    46.836    alum/divider/D_registers_q_reg[7][12]_i_226_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.950 r  alum/divider/D_registers_q_reg[7][12]_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.950    alum/divider/D_registers_q_reg[7][12]_i_195_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.064 r  alum/divider/D_registers_q_reg[7][12]_i_167/CO[3]
                         net (fo=1, routed)           0.000    47.064    alum/divider/D_registers_q_reg[7][12]_i_167_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.221 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[1]
                         net (fo=47, routed)          1.069    48.291    alum/divider/D_registers_q_reg[7][12]_i_142_n_2
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.620 r  alum/divider/D_registers_q[7][12]_i_260/O
                         net (fo=1, routed)           0.000    48.620    alum/divider/D_registers_q[7][12]_i_260_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.170 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    49.170    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.284 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    49.284    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.397 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    49.397    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.511 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.000    49.511    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  alum/divider/D_registers_q_reg[7][12]_i_190/CO[3]
                         net (fo=1, routed)           0.000    49.625    alum/divider/D_registers_q_reg[7][12]_i_190_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  alum/divider/D_registers_q_reg[7][12]_i_162/CO[3]
                         net (fo=1, routed)           0.000    49.739    alum/divider/D_registers_q_reg[7][12]_i_162_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  alum/divider/D_registers_q_reg[7][12]_i_141/CO[3]
                         net (fo=1, routed)           0.000    49.853    alum/divider/D_registers_q_reg[7][12]_i_141_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.081 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[2]
                         net (fo=49, routed)          1.135    51.216    alum/divider/D_registers_q_reg[7][12]_i_110_n_1
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.313    51.529 r  alum/divider/D_registers_q[7][12]_i_240/O
                         net (fo=1, routed)           0.000    51.529    alum/divider/D_registers_q[7][12]_i_240_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.079 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    52.079    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.193 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.193    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.307 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.307    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.421 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    52.421    alum/divider/D_registers_q_reg[7][12]_i_175_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.535 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.535    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.649 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    52.649    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.763 r  alum/divider/D_registers_q_reg[7][12]_i_109/CO[3]
                         net (fo=1, routed)           0.000    52.763    alum/divider/D_registers_q_reg[7][12]_i_109_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.877 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=51, routed)          1.182    54.059    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124    54.183 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    54.183    alum/divider/ram_reg_i_966_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.733 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.733    alum/divider/ram_reg_i_895_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.847 r  alum/divider/D_registers_q_reg[7][12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    54.847    alum/divider/D_registers_q_reg[7][12]_i_170_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.961 r  alum/divider/D_registers_q_reg[7][12]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.961    alum/divider/D_registers_q_reg[7][12]_i_148_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.075 r  alum/divider/D_registers_q_reg[7][12]_i_147/CO[3]
                         net (fo=1, routed)           0.000    55.075    alum/divider/D_registers_q_reg[7][12]_i_147_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.189 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    55.189    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.303 r  alum/divider/D_registers_q_reg[7][12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    55.303    alum/divider/D_registers_q_reg[7][12]_i_104_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.417 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    55.417    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.531 r  alum/divider/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.531    alum/divider/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.802 r  alum/divider/D_registers_q_reg[7][12]_i_44/CO[0]
                         net (fo=52, routed)          1.059    56.861    alum/divider/D_registers_q_reg[7][12]_i_44_n_3
    SLICE_X14Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.705 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    57.705    alum/divider/ram_reg_i_890_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  alum/divider/ram_reg_i_820/CO[3]
                         net (fo=1, routed)           0.000    57.822    alum/divider/ram_reg_i_820_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.939 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.939    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.056 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.056    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.173 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    58.173    alum/divider/D_registers_q_reg[7][12]_i_99_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.290 r  alum/divider/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.290    alum/divider/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.407 r  alum/divider/D_registers_q_reg[7][12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    58.407    alum/divider/D_registers_q_reg[7][12]_i_62_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.524 r  alum/divider/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    58.524    alum/divider/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_28/CO[1]
                         net (fo=55, routed)          1.301    59.982    alum/divider/d0[12]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    60.314 r  alum/divider/ram_reg_i_959/O
                         net (fo=1, routed)           0.000    60.314    alum/divider/ram_reg_i_959_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.864 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    60.864    alum/divider/ram_reg_i_885_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.978 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    60.978    alum/divider/ram_reg_i_815_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.092 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    61.092    alum/divider/ram_reg_i_753_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.206 r  alum/divider/ram_reg_i_747/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/divider/ram_reg_i_747_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.320 r  alum/divider/ram_reg_i_676/CO[3]
                         net (fo=1, routed)           0.000    61.320    alum/divider/ram_reg_i_676_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.434 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.434    alum/divider/ram_reg_i_598_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_512_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/divider/ram_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/divider/ram_reg_i_411_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.819 r  alum/divider/ram_reg_i_310/CO[1]
                         net (fo=55, routed)          1.006    62.825    alum/divider/d0[11]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.610 r  alum/divider/ram_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    63.610    alum/divider/ram_reg_i_884_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.724 r  alum/divider/ram_reg_i_814/CO[3]
                         net (fo=1, routed)           0.000    63.724    alum/divider/ram_reg_i_814_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.838 r  alum/divider/ram_reg_i_752/CO[3]
                         net (fo=1, routed)           0.000    63.838    alum/divider/ram_reg_i_752_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.952 r  alum/divider/ram_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/divider/ram_reg_i_684_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.066 r  alum/divider/ram_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    64.066    alum/divider/ram_reg_i_608_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.180 r  alum/divider/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.180    alum/divider/ram_reg_i_520_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.294 r  alum/divider/ram_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/divider/ram_reg_i_421_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/divider/ram_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/divider/ram_reg_i_319_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.565 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.855    65.420    alum/divider/d0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.749 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    65.749    alum/divider/ram_reg_i_969_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.299 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/divider/ram_reg_i_900_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/divider/ram_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/divider/ram_reg_i_825_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/divider/ram_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/divider/ram_reg_i_758_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/divider/ram_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/divider/ram_reg_i_689_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/divider/ram_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/divider/ram_reg_i_613_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/divider/ram_reg_i_525/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/divider/ram_reg_i_525_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/divider/ram_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/divider/ram_reg_i_428_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/divider/ram_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/divider/ram_reg_i_329_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.254 r  alum/divider/ram_reg_i_204/CO[1]
                         net (fo=55, routed)          0.908    68.162    alum/divider/d0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.491 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    68.491    alum/divider/ram_reg_i_975_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.041 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    69.041    alum/divider/ram_reg_i_906_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.155 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    69.155    alum/divider/ram_reg_i_835_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.269 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    69.269    alum/divider/ram_reg_i_769_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  alum/divider/ram_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    69.383    alum/divider/ram_reg_i_763_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  alum/divider/ram_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    69.497    alum/divider/ram_reg_i_700_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.611 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    69.611    alum/divider/ram_reg_i_623_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.725 r  alum/divider/ram_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    69.725    alum/divider/ram_reg_i_534_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.839 r  alum/divider/ram_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    69.839    alum/divider/ram_reg_i_443_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.996 r  alum/divider/ram_reg_i_339/CO[1]
                         net (fo=55, routed)          0.976    70.972    alum/divider/d0[8]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    71.301 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    71.301    alum/divider/ram_reg_i_972_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.834 r  alum/divider/ram_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    71.834    alum/divider/ram_reg_i_905_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.951 r  alum/divider/ram_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/divider/ram_reg_i_834_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.068 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    72.068    alum/divider/ram_reg_i_768_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.185 r  alum/divider/ram_reg_i_705/CO[3]
                         net (fo=1, routed)           0.000    72.185    alum/divider/ram_reg_i_705_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.302 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.302    alum/divider/ram_reg_i_628_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.419 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/divider/ram_reg_i_540_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.536 r  alum/divider/ram_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.536    alum/divider/ram_reg_i_449_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.653 r  alum/divider/ram_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    72.653    alum/divider/ram_reg_i_346_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.810 r  alum/divider/ram_reg_i_219/CO[1]
                         net (fo=55, routed)          1.103    73.912    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.244 r  alum/divider/ram_reg_i_984/O
                         net (fo=1, routed)           0.000    74.244    alum/divider/ram_reg_i_984_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.777 r  alum/divider/ram_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/divider/ram_reg_i_925_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.894 r  alum/divider/ram_reg_i_859/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/divider/ram_reg_i_859_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.011 r  alum/divider/ram_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    75.011    alum/divider/ram_reg_i_844_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.128 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_774_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.245 r  alum/divider/ram_reg_i_710/CO[3]
                         net (fo=1, routed)           0.000    75.245    alum/divider/ram_reg_i_710_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.362 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.362    alum/divider/ram_reg_i_635_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.479 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.000    75.479    alum/divider/ram_reg_i_549_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.596 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/divider/ram_reg_i_456_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.753 r  alum/divider/ram_reg_i_355/CO[1]
                         net (fo=55, routed)          1.104    76.857    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    77.189 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    77.189    alum/divider/ram_reg_i_981_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.739 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    77.739    alum/divider/ram_reg_i_920_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.853 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    77.853    alum/divider/ram_reg_i_854_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.967 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    77.967    alum/divider/ram_reg_i_785_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.081 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    78.081    alum/divider/ram_reg_i_779_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.195 r  alum/divider/ram_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    78.195    alum/divider/ram_reg_i_715_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.309 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.309    alum/divider/ram_reg_i_640_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.423 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    78.423    alum/divider/ram_reg_i_555_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.537 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    78.537    alum/divider/ram_reg_i_467_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.694 r  alum/divider/ram_reg_i_365/CO[1]
                         net (fo=55, routed)          0.806    79.500    alum/divider/d0[5]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.829 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    79.829    alum/divider/ram_reg_i_978_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.379 r  alum/divider/ram_reg_i_919/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/divider/ram_reg_i_919_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/divider/ram_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/divider/ram_reg_i_853_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/divider/ram_reg_i_784_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/divider/ram_reg_i_720/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/divider/ram_reg_i_720_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.949 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    80.949    alum/divider/ram_reg_i_560_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.063 r  alum/divider/ram_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000    81.063    alum/divider/ram_reg_i_470_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.177 r  alum/divider/ram_reg_i_367/CO[3]
                         net (fo=1, routed)           0.000    81.177    alum/divider/ram_reg_i_367_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.334 r  alum/divider/ram_reg_i_239/CO[1]
                         net (fo=55, routed)          0.941    82.275    alum/divider/d0[4]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    82.604 r  alum/divider/ram_reg_i_987/O
                         net (fo=1, routed)           0.000    82.604    alum/divider/ram_reg_i_987_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.154 r  alum/divider/ram_reg_i_934/CO[3]
                         net (fo=1, routed)           0.000    83.154    alum/divider/ram_reg_i_934_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  alum/divider/ram_reg_i_864/CO[3]
                         net (fo=1, routed)           0.000    83.268    alum/divider/ram_reg_i_864_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    83.382    alum/divider/ram_reg_i_790_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  alum/divider/ram_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/divider/ram_reg_i_725_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.610    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.724 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    83.724    alum/divider/ram_reg_i_565_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.838 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    83.838    alum/divider/ram_reg_i_475_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.952 r  alum/divider/ram_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    83.952    alum/divider/ram_reg_i_373_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.109 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.072    85.181    alum/divider/d0[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.981 r  alum/divider/ram_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/divider/ram_reg_i_939_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/divider/ram_reg_i_869_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/divider/ram_reg_i_795_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.332 r  alum/divider/ram_reg_i_730/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/divider/ram_reg_i_730_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.449 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/divider/ram_reg_i_655_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.566 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    86.566    alum/divider/ram_reg_i_570_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.683 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    86.683    alum/divider/ram_reg_i_483_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.800 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    86.800    alum/divider/ram_reg_i_380_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/divider/ram_reg_i_254/CO[1]
                         net (fo=55, routed)          0.891    87.848    alum/divider/d0[2]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.180 r  alum/divider/ram_reg_i_993/O
                         net (fo=1, routed)           0.000    88.180    alum/divider/ram_reg_i_993_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.730 r  alum/divider/ram_reg_i_944/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/divider/ram_reg_i_944_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.844 r  alum/divider/ram_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    88.844    alum/divider/ram_reg_i_874_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.958 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.958    alum/divider/ram_reg_i_800_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.072 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_735_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_488_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_385/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_385_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.685 r  alum/divider/ram_reg_i_259/CO[1]
                         net (fo=55, routed)          1.086    90.771    alum/divider/d0[1]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.100 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.100    alum/divider/ram_reg_i_1002_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.632 r  alum/divider/ram_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000    91.632    alum/divider/ram_reg_i_994_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.746 r  alum/divider/ram_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    91.746    alum/divider/ram_reg_i_949_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.860 r  alum/divider/ram_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    91.860    alum/divider/ram_reg_i_879_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.974 r  alum/divider/ram_reg_i_805/CO[3]
                         net (fo=1, routed)           0.000    91.974    alum/divider/ram_reg_i_805_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.088 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    92.088    alum/divider/ram_reg_i_740_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.202 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.202    alum/divider/ram_reg_i_665_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.316 r  alum/divider/ram_reg_i_580/CO[3]
                         net (fo=1, routed)           0.000    92.316    alum/divider/ram_reg_i_580_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.430 r  alum/divider/ram_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.430    alum/divider/ram_reg_i_493_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.701 r  alum/divider/ram_reg_i_388/CO[0]
                         net (fo=1, routed)           0.659    93.360    sm/d0[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.373    93.733 r  sm/ram_reg_i_263/O
                         net (fo=1, routed)           0.413    94.145    sm/ram_reg_i_263_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.269 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    94.269    sm/ram_reg_i_138_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    94.481 r  sm/ram_reg_i_42/O
                         net (fo=9, routed)           1.211    95.692    sm/M_alum_out[0]
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.299    95.991 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.843    96.834    sm/D_states_q[0]_i_2_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    96.958 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.427    97.385    sm/D_states_d__0[0]
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.511   101.511    sm/clk_out1
    SLICE_X58Y16         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.094   101.605    
                         clock uncertainty           -0.149   101.456    
    SLICE_X58Y16         FDSE (Setup_fdse_C_D)       -0.067   101.389    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.389    
                         arrival time                         -97.385    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.641ns  (logic 54.662ns (57.153%)  route 40.979ns (42.847%))
  Logic Levels:           274  (CARRY4=237 LUT2=17 LUT3=12 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.633     1.633    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  sm/D_states_q_reg[3]/Q
                         net (fo=187, routed)         2.236     4.325    sm/D_states_q[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.449 r  sm/D_states_q[2]_i_38/O
                         net (fo=3, routed)           1.243     5.692    sm/D_states_q[2]_i_38_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.816 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.873     6.689    sm/ram_reg_i_274_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  sm/ram_reg_i_147/O
                         net (fo=13, routed)          0.592     7.406    L_reg/M_sm_ra2[0]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.530 f  L_reg/ram_reg_i_326/O
                         net (fo=1, routed)           1.107     8.637    sm/D_registers_q[7][12]_i_89
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.156     8.793 r  sm/ram_reg_i_199/O
                         net (fo=58, routed)          0.553     9.345    alum/divider/D_registers_q[7][12]_i_675_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.213 r  alum/divider/D_registers_q_reg[7][12]_i_648/CO[3]
                         net (fo=1, routed)           0.000    10.213    alum/divider/D_registers_q_reg[7][12]_i_648_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.330    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  alum/divider/D_registers_q_reg[7][12]_i_643/CO[1]
                         net (fo=17, routed)          0.682    11.170    alum/divider/D_registers_q_reg[7][12]_i_643_n_2
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.332    11.502 r  alum/divider/D_registers_q[7][12]_i_661/O
                         net (fo=1, routed)           0.000    11.502    alum/divider/D_registers_q[7][12]_i_661_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.035 r  alum/divider/D_registers_q_reg[7][12]_i_634/CO[3]
                         net (fo=1, routed)           0.000    12.035    alum/divider/D_registers_q_reg[7][12]_i_634_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.152 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=1, routed)           0.000    12.152    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    12.269    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.386 r  alum/divider/D_registers_q_reg[7][12]_i_623/CO[3]
                         net (fo=19, routed)          1.103    13.489    alum/divider/D_registers_q_reg[7][12]_i_623_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.613 r  alum/divider/D_registers_q[7][12]_i_642/O
                         net (fo=1, routed)           0.000    13.613    alum/divider/D_registers_q[7][12]_i_642_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  alum/divider/D_registers_q_reg[7][12]_i_614/CO[3]
                         net (fo=1, routed)           0.000    14.163    alum/divider/D_registers_q_reg[7][12]_i_614_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.277 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.277    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.391 r  alum/divider/D_registers_q_reg[7][12]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/divider/D_registers_q_reg[7][12]_i_604_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  alum/divider/D_registers_q_reg[7][12]_i_603/CO[3]
                         net (fo=1, routed)           0.000    14.505    alum/divider/D_registers_q_reg[7][12]_i_603_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.776 r  alum/divider/D_registers_q_reg[7][12]_i_601/CO[0]
                         net (fo=21, routed)          0.787    15.562    alum/divider/D_registers_q_reg[7][12]_i_601_n_3
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.373    15.935 r  alum/divider/D_registers_q[7][12]_i_622/O
                         net (fo=1, routed)           0.000    15.935    alum/divider/D_registers_q[7][12]_i_622_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.468 r  alum/divider/D_registers_q_reg[7][12]_i_592/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/divider/D_registers_q_reg[7][12]_i_592_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    16.585    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  alum/divider/D_registers_q_reg[7][12]_i_582/CO[3]
                         net (fo=1, routed)           0.000    16.702    alum/divider/D_registers_q_reg[7][12]_i_582_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  alum/divider/D_registers_q_reg[7][12]_i_581/CO[3]
                         net (fo=1, routed)           0.000    16.819    alum/divider/D_registers_q_reg[7][12]_i_581_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.976 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[1]
                         net (fo=23, routed)          0.907    17.884    alum/divider/D_registers_q_reg[7][12]_i_578_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.332    18.216 r  alum/divider/D_registers_q[7][12]_i_600/O
                         net (fo=1, routed)           0.000    18.216    alum/divider/D_registers_q[7][12]_i_600_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.766 r  alum/divider/D_registers_q_reg[7][12]_i_569/CO[3]
                         net (fo=1, routed)           0.000    18.766    alum/divider/D_registers_q_reg[7][12]_i_569_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.880 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    18.880    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.994 r  alum/divider/D_registers_q_reg[7][12]_i_559/CO[3]
                         net (fo=1, routed)           0.000    18.994    alum/divider/D_registers_q_reg[7][12]_i_559_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.108 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    19.108    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.336 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[2]
                         net (fo=25, routed)          0.911    20.247    alum/divider/D_registers_q_reg[7][12]_i_554_n_1
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.560 r  alum/divider/D_registers_q[7][12]_i_577/O
                         net (fo=1, routed)           0.000    20.560    alum/divider/D_registers_q[7][12]_i_577_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.093 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.093    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.210 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.210    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.327 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    21.327    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.444 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    21.444    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.561 r  alum/divider/D_registers_q_reg[7][12]_i_529/CO[3]
                         net (fo=27, routed)          0.980    22.541    alum/divider/D_registers_q_reg[7][12]_i_529_n_0
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    22.665 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    22.665    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.215 r  alum/divider/D_registers_q_reg[7][12]_i_520/CO[3]
                         net (fo=1, routed)           0.000    23.215    alum/divider/D_registers_q_reg[7][12]_i_520_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.329 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.329    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.443 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.557 r  alum/divider/D_registers_q_reg[7][12]_i_509/CO[3]
                         net (fo=1, routed)           0.000    23.557    alum/divider/D_registers_q_reg[7][12]_i_509_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_508/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.942 r  alum/divider/D_registers_q_reg[7][12]_i_482/CO[0]
                         net (fo=29, routed)          0.925    24.867    alum/divider/D_registers_q_reg[7][12]_i_482_n_3
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.696 r  alum/divider/D_registers_q_reg[7][12]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/divider/D_registers_q_reg[7][12]_i_495_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.038 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    26.038    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.152 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.152    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.309 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[1]
                         net (fo=31, routed)          1.008    27.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_2
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.329    27.646 r  alum/divider/D_registers_q[7][12]_i_503/O
                         net (fo=1, routed)           0.000    27.646    alum/divider/D_registers_q[7][12]_i_503_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.179 r  alum/divider/D_registers_q_reg[7][12]_i_468/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/divider/D_registers_q_reg[7][12]_i_468_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.296 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.296    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[3]
                         net (fo=1, routed)           0.000    28.413    alum/divider/D_registers_q_reg[7][12]_i_458_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.530 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    28.530    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.647 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    28.647    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.876 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[2]
                         net (fo=33, routed)          0.742    29.618    alum/divider/D_registers_q_reg[7][12]_i_425_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.310    29.928 r  alum/divider/D_registers_q[7][12]_i_476/O
                         net (fo=1, routed)           0.000    29.928    alum/divider/D_registers_q[7][12]_i_476_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  alum/divider/D_registers_q_reg[7][12]_i_440/CO[3]
                         net (fo=1, routed)           0.000    30.478    alum/divider/D_registers_q_reg[7][12]_i_440_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.592    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/divider/D_registers_q_reg[7][12]_i_424/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/divider/D_registers_q_reg[7][12]_i_424_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/divider/D_registers_q_reg[7][12]_i_395/CO[3]
                         net (fo=35, routed)          1.212    32.260    alum/divider/D_registers_q_reg[7][12]_i_395_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.384 r  alum/divider/D_registers_q[7][12]_i_448/O
                         net (fo=1, routed)           0.000    32.384    alum/divider/D_registers_q[7][12]_i_448_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.934 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    33.048    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.162    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    33.276    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  alum/divider/D_registers_q_reg[7][12]_i_394/CO[3]
                         net (fo=1, routed)           0.009    33.399    alum/divider/D_registers_q_reg[7][12]_i_394_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.513 r  alum/divider/D_registers_q_reg[7][12]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][12]_i_369_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.784 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[0]
                         net (fo=37, routed)          0.970    34.754    alum/divider/D_registers_q_reg[7][12]_i_338_n_3
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.373    35.127 r  alum/divider/D_registers_q[7][12]_i_419/O
                         net (fo=1, routed)           0.000    35.127    alum/divider/D_registers_q[7][12]_i_419_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.677 r  alum/divider/D_registers_q_reg[7][12]_i_381/CO[3]
                         net (fo=1, routed)           0.000    35.677    alum/divider/D_registers_q_reg[7][12]_i_381_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    35.791    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    35.905    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.009    36.028    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  alum/divider/D_registers_q_reg[7][12]_i_364/CO[3]
                         net (fo=1, routed)           0.000    36.142    alum/divider/D_registers_q_reg[7][12]_i_364_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    36.256    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.413 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[1]
                         net (fo=39, routed)          0.912    37.325    alum/divider/D_registers_q_reg[7][12]_i_305_n_2
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.329    37.654 r  alum/divider/D_registers_q[7][12]_i_389/O
                         net (fo=1, routed)           0.000    37.654    alum/divider/D_registers_q[7][12]_i_389_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.187 r  alum/divider/D_registers_q_reg[7][12]_i_351/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/divider/D_registers_q_reg[7][12]_i_351_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.421 r  alum/divider/D_registers_q_reg[7][12]_i_341/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/divider/D_registers_q_reg[7][12]_i_341_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.538 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.009    38.547    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.664 r  alum/divider/D_registers_q_reg[7][12]_i_332/CO[3]
                         net (fo=1, routed)           0.000    38.664    alum/divider/D_registers_q_reg[7][12]_i_332_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.781 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    38.781    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.010 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[2]
                         net (fo=41, routed)          0.789    39.798    alum/divider/D_registers_q_reg[7][12]_i_271_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.310    40.108 r  alum/divider/D_registers_q[7][12]_i_359/O
                         net (fo=1, routed)           0.000    40.108    alum/divider/D_registers_q[7][12]_i_359_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  alum/divider/D_registers_q_reg[7][12]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.658    alum/divider/D_registers_q_reg[7][12]_i_319_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    40.772    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  alum/divider/D_registers_q_reg[7][12]_i_309/CO[3]
                         net (fo=1, routed)           0.000    40.886    alum/divider/D_registers_q_reg[7][12]_i_309_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.009    41.009    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_299_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.237 r  alum/divider/D_registers_q_reg[7][12]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.237    alum/divider/D_registers_q_reg[7][12]_i_270_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.351 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=43, routed)          1.323    42.674    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    42.798 r  alum/divider/D_registers_q[7][12]_i_327/O
                         net (fo=1, routed)           0.000    42.798    alum/divider/D_registers_q[7][12]_i_327_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.348 r  alum/divider/D_registers_q_reg[7][12]_i_286/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][12]_i_286_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.462 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    43.462    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    43.576    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    43.690    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  alum/divider/D_registers_q_reg[7][12]_i_265/CO[3]
                         net (fo=1, routed)           0.000    43.804    alum/divider/D_registers_q_reg[7][12]_i_265_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.918 r  alum/divider/D_registers_q_reg[7][12]_i_231/CO[3]
                         net (fo=1, routed)           0.000    43.918    alum/divider/D_registers_q_reg[7][12]_i_231_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.032 r  alum/divider/D_registers_q_reg[7][12]_i_200/CO[3]
                         net (fo=1, routed)           0.009    44.041    alum/divider/D_registers_q_reg[7][12]_i_200_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.312 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[0]
                         net (fo=45, routed)          1.145    45.457    alum/divider/D_registers_q_reg[7][12]_i_168_n_3
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.830 r  alum/divider/D_registers_q[7][12]_i_294/O
                         net (fo=1, routed)           0.000    45.830    alum/divider/D_registers_q[7][12]_i_294_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.380 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/divider/D_registers_q_reg[7][12]_i_242/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/divider/D_registers_q_reg[7][12]_i_242_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.722 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    46.722    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.836 r  alum/divider/D_registers_q_reg[7][12]_i_226/CO[3]
                         net (fo=1, routed)           0.000    46.836    alum/divider/D_registers_q_reg[7][12]_i_226_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.950 r  alum/divider/D_registers_q_reg[7][12]_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.950    alum/divider/D_registers_q_reg[7][12]_i_195_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.064 r  alum/divider/D_registers_q_reg[7][12]_i_167/CO[3]
                         net (fo=1, routed)           0.000    47.064    alum/divider/D_registers_q_reg[7][12]_i_167_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.221 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[1]
                         net (fo=47, routed)          1.069    48.291    alum/divider/D_registers_q_reg[7][12]_i_142_n_2
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.620 r  alum/divider/D_registers_q[7][12]_i_260/O
                         net (fo=1, routed)           0.000    48.620    alum/divider/D_registers_q[7][12]_i_260_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.170 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    49.170    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.284 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    49.284    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.397 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    49.397    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.511 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.000    49.511    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  alum/divider/D_registers_q_reg[7][12]_i_190/CO[3]
                         net (fo=1, routed)           0.000    49.625    alum/divider/D_registers_q_reg[7][12]_i_190_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  alum/divider/D_registers_q_reg[7][12]_i_162/CO[3]
                         net (fo=1, routed)           0.000    49.739    alum/divider/D_registers_q_reg[7][12]_i_162_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  alum/divider/D_registers_q_reg[7][12]_i_141/CO[3]
                         net (fo=1, routed)           0.000    49.853    alum/divider/D_registers_q_reg[7][12]_i_141_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.081 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[2]
                         net (fo=49, routed)          1.135    51.216    alum/divider/D_registers_q_reg[7][12]_i_110_n_1
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.313    51.529 r  alum/divider/D_registers_q[7][12]_i_240/O
                         net (fo=1, routed)           0.000    51.529    alum/divider/D_registers_q[7][12]_i_240_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.079 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    52.079    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.193 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.193    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.307 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.307    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.421 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    52.421    alum/divider/D_registers_q_reg[7][12]_i_175_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.535 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.535    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.649 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    52.649    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.763 r  alum/divider/D_registers_q_reg[7][12]_i_109/CO[3]
                         net (fo=1, routed)           0.000    52.763    alum/divider/D_registers_q_reg[7][12]_i_109_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.877 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=51, routed)          1.182    54.059    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124    54.183 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    54.183    alum/divider/ram_reg_i_966_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.733 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.733    alum/divider/ram_reg_i_895_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.847 r  alum/divider/D_registers_q_reg[7][12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    54.847    alum/divider/D_registers_q_reg[7][12]_i_170_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.961 r  alum/divider/D_registers_q_reg[7][12]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.961    alum/divider/D_registers_q_reg[7][12]_i_148_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.075 r  alum/divider/D_registers_q_reg[7][12]_i_147/CO[3]
                         net (fo=1, routed)           0.000    55.075    alum/divider/D_registers_q_reg[7][12]_i_147_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.189 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    55.189    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.303 r  alum/divider/D_registers_q_reg[7][12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    55.303    alum/divider/D_registers_q_reg[7][12]_i_104_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.417 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    55.417    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.531 r  alum/divider/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.531    alum/divider/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.802 r  alum/divider/D_registers_q_reg[7][12]_i_44/CO[0]
                         net (fo=52, routed)          1.059    56.861    alum/divider/D_registers_q_reg[7][12]_i_44_n_3
    SLICE_X14Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.705 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    57.705    alum/divider/ram_reg_i_890_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  alum/divider/ram_reg_i_820/CO[3]
                         net (fo=1, routed)           0.000    57.822    alum/divider/ram_reg_i_820_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.939 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.939    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.056 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.056    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.173 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    58.173    alum/divider/D_registers_q_reg[7][12]_i_99_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.290 r  alum/divider/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.290    alum/divider/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.407 r  alum/divider/D_registers_q_reg[7][12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    58.407    alum/divider/D_registers_q_reg[7][12]_i_62_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.524 r  alum/divider/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    58.524    alum/divider/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_28/CO[1]
                         net (fo=55, routed)          1.301    59.982    alum/divider/d0[12]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    60.314 r  alum/divider/ram_reg_i_959/O
                         net (fo=1, routed)           0.000    60.314    alum/divider/ram_reg_i_959_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.864 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    60.864    alum/divider/ram_reg_i_885_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.978 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    60.978    alum/divider/ram_reg_i_815_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.092 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    61.092    alum/divider/ram_reg_i_753_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.206 r  alum/divider/ram_reg_i_747/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/divider/ram_reg_i_747_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.320 r  alum/divider/ram_reg_i_676/CO[3]
                         net (fo=1, routed)           0.000    61.320    alum/divider/ram_reg_i_676_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.434 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.434    alum/divider/ram_reg_i_598_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_512_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/divider/ram_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/divider/ram_reg_i_411_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.819 r  alum/divider/ram_reg_i_310/CO[1]
                         net (fo=55, routed)          1.006    62.825    alum/divider/d0[11]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.610 r  alum/divider/ram_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    63.610    alum/divider/ram_reg_i_884_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.724 r  alum/divider/ram_reg_i_814/CO[3]
                         net (fo=1, routed)           0.000    63.724    alum/divider/ram_reg_i_814_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.838 r  alum/divider/ram_reg_i_752/CO[3]
                         net (fo=1, routed)           0.000    63.838    alum/divider/ram_reg_i_752_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.952 r  alum/divider/ram_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/divider/ram_reg_i_684_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.066 r  alum/divider/ram_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    64.066    alum/divider/ram_reg_i_608_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.180 r  alum/divider/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.180    alum/divider/ram_reg_i_520_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.294 r  alum/divider/ram_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/divider/ram_reg_i_421_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/divider/ram_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/divider/ram_reg_i_319_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.565 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.855    65.420    alum/divider/d0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.749 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    65.749    alum/divider/ram_reg_i_969_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.299 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/divider/ram_reg_i_900_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/divider/ram_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/divider/ram_reg_i_825_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/divider/ram_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/divider/ram_reg_i_758_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/divider/ram_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/divider/ram_reg_i_689_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/divider/ram_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/divider/ram_reg_i_613_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/divider/ram_reg_i_525/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/divider/ram_reg_i_525_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/divider/ram_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/divider/ram_reg_i_428_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/divider/ram_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/divider/ram_reg_i_329_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.254 r  alum/divider/ram_reg_i_204/CO[1]
                         net (fo=55, routed)          0.908    68.162    alum/divider/d0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.491 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    68.491    alum/divider/ram_reg_i_975_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.041 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    69.041    alum/divider/ram_reg_i_906_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.155 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    69.155    alum/divider/ram_reg_i_835_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.269 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    69.269    alum/divider/ram_reg_i_769_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  alum/divider/ram_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    69.383    alum/divider/ram_reg_i_763_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  alum/divider/ram_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    69.497    alum/divider/ram_reg_i_700_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.611 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    69.611    alum/divider/ram_reg_i_623_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.725 r  alum/divider/ram_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    69.725    alum/divider/ram_reg_i_534_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.839 r  alum/divider/ram_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    69.839    alum/divider/ram_reg_i_443_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.996 r  alum/divider/ram_reg_i_339/CO[1]
                         net (fo=55, routed)          0.976    70.972    alum/divider/d0[8]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    71.301 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    71.301    alum/divider/ram_reg_i_972_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.834 r  alum/divider/ram_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    71.834    alum/divider/ram_reg_i_905_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.951 r  alum/divider/ram_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/divider/ram_reg_i_834_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.068 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    72.068    alum/divider/ram_reg_i_768_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.185 r  alum/divider/ram_reg_i_705/CO[3]
                         net (fo=1, routed)           0.000    72.185    alum/divider/ram_reg_i_705_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.302 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.302    alum/divider/ram_reg_i_628_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.419 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/divider/ram_reg_i_540_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.536 r  alum/divider/ram_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.536    alum/divider/ram_reg_i_449_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.653 r  alum/divider/ram_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    72.653    alum/divider/ram_reg_i_346_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.810 r  alum/divider/ram_reg_i_219/CO[1]
                         net (fo=55, routed)          1.103    73.912    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.244 r  alum/divider/ram_reg_i_984/O
                         net (fo=1, routed)           0.000    74.244    alum/divider/ram_reg_i_984_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.777 r  alum/divider/ram_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/divider/ram_reg_i_925_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.894 r  alum/divider/ram_reg_i_859/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/divider/ram_reg_i_859_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.011 r  alum/divider/ram_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    75.011    alum/divider/ram_reg_i_844_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.128 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_774_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.245 r  alum/divider/ram_reg_i_710/CO[3]
                         net (fo=1, routed)           0.000    75.245    alum/divider/ram_reg_i_710_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.362 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.362    alum/divider/ram_reg_i_635_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.479 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.000    75.479    alum/divider/ram_reg_i_549_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.596 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/divider/ram_reg_i_456_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.753 r  alum/divider/ram_reg_i_355/CO[1]
                         net (fo=55, routed)          1.104    76.857    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    77.189 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    77.189    alum/divider/ram_reg_i_981_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.739 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    77.739    alum/divider/ram_reg_i_920_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.853 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    77.853    alum/divider/ram_reg_i_854_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.967 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    77.967    alum/divider/ram_reg_i_785_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.081 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    78.081    alum/divider/ram_reg_i_779_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.195 r  alum/divider/ram_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    78.195    alum/divider/ram_reg_i_715_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.309 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.309    alum/divider/ram_reg_i_640_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.423 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    78.423    alum/divider/ram_reg_i_555_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.537 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    78.537    alum/divider/ram_reg_i_467_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.694 r  alum/divider/ram_reg_i_365/CO[1]
                         net (fo=55, routed)          0.806    79.500    alum/divider/d0[5]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.829 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    79.829    alum/divider/ram_reg_i_978_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.379 r  alum/divider/ram_reg_i_919/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/divider/ram_reg_i_919_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/divider/ram_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/divider/ram_reg_i_853_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/divider/ram_reg_i_784_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/divider/ram_reg_i_720/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/divider/ram_reg_i_720_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.949 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    80.949    alum/divider/ram_reg_i_560_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.063 r  alum/divider/ram_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000    81.063    alum/divider/ram_reg_i_470_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.177 r  alum/divider/ram_reg_i_367/CO[3]
                         net (fo=1, routed)           0.000    81.177    alum/divider/ram_reg_i_367_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.334 r  alum/divider/ram_reg_i_239/CO[1]
                         net (fo=55, routed)          0.941    82.275    alum/divider/d0[4]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    82.604 r  alum/divider/ram_reg_i_987/O
                         net (fo=1, routed)           0.000    82.604    alum/divider/ram_reg_i_987_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.154 r  alum/divider/ram_reg_i_934/CO[3]
                         net (fo=1, routed)           0.000    83.154    alum/divider/ram_reg_i_934_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  alum/divider/ram_reg_i_864/CO[3]
                         net (fo=1, routed)           0.000    83.268    alum/divider/ram_reg_i_864_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    83.382    alum/divider/ram_reg_i_790_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  alum/divider/ram_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/divider/ram_reg_i_725_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.610    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.724 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    83.724    alum/divider/ram_reg_i_565_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.838 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    83.838    alum/divider/ram_reg_i_475_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.952 r  alum/divider/ram_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    83.952    alum/divider/ram_reg_i_373_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.109 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.072    85.181    alum/divider/d0[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.981 r  alum/divider/ram_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/divider/ram_reg_i_939_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/divider/ram_reg_i_869_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/divider/ram_reg_i_795_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.332 r  alum/divider/ram_reg_i_730/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/divider/ram_reg_i_730_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.449 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/divider/ram_reg_i_655_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.566 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    86.566    alum/divider/ram_reg_i_570_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.683 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    86.683    alum/divider/ram_reg_i_483_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.800 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    86.800    alum/divider/ram_reg_i_380_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/divider/ram_reg_i_254/CO[1]
                         net (fo=55, routed)          0.891    87.848    alum/divider/d0[2]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.180 r  alum/divider/ram_reg_i_993/O
                         net (fo=1, routed)           0.000    88.180    alum/divider/ram_reg_i_993_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.730 r  alum/divider/ram_reg_i_944/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/divider/ram_reg_i_944_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.844 r  alum/divider/ram_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    88.844    alum/divider/ram_reg_i_874_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.958 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.958    alum/divider/ram_reg_i_800_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.072 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_735_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_488_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_385/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_385_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.685 r  alum/divider/ram_reg_i_259/CO[1]
                         net (fo=55, routed)          1.086    90.771    alum/divider/d0[1]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.100 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.100    alum/divider/ram_reg_i_1002_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.632 r  alum/divider/ram_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000    91.632    alum/divider/ram_reg_i_994_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.746 r  alum/divider/ram_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    91.746    alum/divider/ram_reg_i_949_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.860 r  alum/divider/ram_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    91.860    alum/divider/ram_reg_i_879_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.974 r  alum/divider/ram_reg_i_805/CO[3]
                         net (fo=1, routed)           0.000    91.974    alum/divider/ram_reg_i_805_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.088 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    92.088    alum/divider/ram_reg_i_740_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.202 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.202    alum/divider/ram_reg_i_665_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.316 r  alum/divider/ram_reg_i_580/CO[3]
                         net (fo=1, routed)           0.000    92.316    alum/divider/ram_reg_i_580_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.430 r  alum/divider/ram_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.430    alum/divider/ram_reg_i_493_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.701 f  alum/divider/ram_reg_i_388/CO[0]
                         net (fo=1, routed)           0.659    93.360    sm/d0[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.373    93.733 f  sm/ram_reg_i_263/O
                         net (fo=1, routed)           0.413    94.145    sm/ram_reg_i_263_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.269 f  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    94.269    sm/ram_reg_i_138_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    94.481 f  sm/ram_reg_i_42/O
                         net (fo=9, routed)           1.364    95.845    sm/M_alum_out[0]
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.299    96.144 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.413    96.557    sm/D_states_q[2]_i_4_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124    96.681 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.593    97.274    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X61Y14         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.513   101.513    sm/clk_out1
    SLICE_X61Y14         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.094   101.607    
                         clock uncertainty           -0.149   101.458    
    SLICE_X61Y14         FDSE (Setup_fdse_C_D)       -0.081   101.377    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        101.377    
                         arrival time                         -97.274    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.892ns  (logic 54.564ns (57.501%)  route 40.328ns (42.499%))
  Logic Levels:           273  (CARRY4=237 LUT2=17 LUT3=12 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.633     1.633    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  sm/D_states_q_reg[3]/Q
                         net (fo=187, routed)         2.236     4.325    sm/D_states_q[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.449 r  sm/D_states_q[2]_i_38/O
                         net (fo=3, routed)           1.243     5.692    sm/D_states_q[2]_i_38_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.816 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.873     6.689    sm/ram_reg_i_274_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  sm/ram_reg_i_147/O
                         net (fo=13, routed)          0.592     7.406    L_reg/M_sm_ra2[0]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.530 f  L_reg/ram_reg_i_326/O
                         net (fo=1, routed)           1.107     8.637    sm/D_registers_q[7][12]_i_89
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.156     8.793 r  sm/ram_reg_i_199/O
                         net (fo=58, routed)          0.553     9.345    alum/divider/D_registers_q[7][12]_i_675_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.213 r  alum/divider/D_registers_q_reg[7][12]_i_648/CO[3]
                         net (fo=1, routed)           0.000    10.213    alum/divider/D_registers_q_reg[7][12]_i_648_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.330    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  alum/divider/D_registers_q_reg[7][12]_i_643/CO[1]
                         net (fo=17, routed)          0.682    11.170    alum/divider/D_registers_q_reg[7][12]_i_643_n_2
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.332    11.502 r  alum/divider/D_registers_q[7][12]_i_661/O
                         net (fo=1, routed)           0.000    11.502    alum/divider/D_registers_q[7][12]_i_661_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.035 r  alum/divider/D_registers_q_reg[7][12]_i_634/CO[3]
                         net (fo=1, routed)           0.000    12.035    alum/divider/D_registers_q_reg[7][12]_i_634_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.152 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=1, routed)           0.000    12.152    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    12.269    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.386 r  alum/divider/D_registers_q_reg[7][12]_i_623/CO[3]
                         net (fo=19, routed)          1.103    13.489    alum/divider/D_registers_q_reg[7][12]_i_623_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.613 r  alum/divider/D_registers_q[7][12]_i_642/O
                         net (fo=1, routed)           0.000    13.613    alum/divider/D_registers_q[7][12]_i_642_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  alum/divider/D_registers_q_reg[7][12]_i_614/CO[3]
                         net (fo=1, routed)           0.000    14.163    alum/divider/D_registers_q_reg[7][12]_i_614_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.277 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.277    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.391 r  alum/divider/D_registers_q_reg[7][12]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/divider/D_registers_q_reg[7][12]_i_604_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  alum/divider/D_registers_q_reg[7][12]_i_603/CO[3]
                         net (fo=1, routed)           0.000    14.505    alum/divider/D_registers_q_reg[7][12]_i_603_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.776 r  alum/divider/D_registers_q_reg[7][12]_i_601/CO[0]
                         net (fo=21, routed)          0.787    15.562    alum/divider/D_registers_q_reg[7][12]_i_601_n_3
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.373    15.935 r  alum/divider/D_registers_q[7][12]_i_622/O
                         net (fo=1, routed)           0.000    15.935    alum/divider/D_registers_q[7][12]_i_622_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.468 r  alum/divider/D_registers_q_reg[7][12]_i_592/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/divider/D_registers_q_reg[7][12]_i_592_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    16.585    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  alum/divider/D_registers_q_reg[7][12]_i_582/CO[3]
                         net (fo=1, routed)           0.000    16.702    alum/divider/D_registers_q_reg[7][12]_i_582_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  alum/divider/D_registers_q_reg[7][12]_i_581/CO[3]
                         net (fo=1, routed)           0.000    16.819    alum/divider/D_registers_q_reg[7][12]_i_581_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.976 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[1]
                         net (fo=23, routed)          0.907    17.884    alum/divider/D_registers_q_reg[7][12]_i_578_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.332    18.216 r  alum/divider/D_registers_q[7][12]_i_600/O
                         net (fo=1, routed)           0.000    18.216    alum/divider/D_registers_q[7][12]_i_600_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.766 r  alum/divider/D_registers_q_reg[7][12]_i_569/CO[3]
                         net (fo=1, routed)           0.000    18.766    alum/divider/D_registers_q_reg[7][12]_i_569_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.880 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    18.880    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.994 r  alum/divider/D_registers_q_reg[7][12]_i_559/CO[3]
                         net (fo=1, routed)           0.000    18.994    alum/divider/D_registers_q_reg[7][12]_i_559_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.108 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    19.108    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.336 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[2]
                         net (fo=25, routed)          0.911    20.247    alum/divider/D_registers_q_reg[7][12]_i_554_n_1
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.560 r  alum/divider/D_registers_q[7][12]_i_577/O
                         net (fo=1, routed)           0.000    20.560    alum/divider/D_registers_q[7][12]_i_577_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.093 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.093    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.210 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.210    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.327 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    21.327    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.444 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    21.444    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.561 r  alum/divider/D_registers_q_reg[7][12]_i_529/CO[3]
                         net (fo=27, routed)          0.980    22.541    alum/divider/D_registers_q_reg[7][12]_i_529_n_0
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    22.665 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    22.665    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.215 r  alum/divider/D_registers_q_reg[7][12]_i_520/CO[3]
                         net (fo=1, routed)           0.000    23.215    alum/divider/D_registers_q_reg[7][12]_i_520_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.329 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.329    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.443 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.557 r  alum/divider/D_registers_q_reg[7][12]_i_509/CO[3]
                         net (fo=1, routed)           0.000    23.557    alum/divider/D_registers_q_reg[7][12]_i_509_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_508/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.942 r  alum/divider/D_registers_q_reg[7][12]_i_482/CO[0]
                         net (fo=29, routed)          0.925    24.867    alum/divider/D_registers_q_reg[7][12]_i_482_n_3
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.696 r  alum/divider/D_registers_q_reg[7][12]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/divider/D_registers_q_reg[7][12]_i_495_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.038 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    26.038    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.152 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.152    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.309 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[1]
                         net (fo=31, routed)          1.008    27.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_2
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.329    27.646 r  alum/divider/D_registers_q[7][12]_i_503/O
                         net (fo=1, routed)           0.000    27.646    alum/divider/D_registers_q[7][12]_i_503_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.179 r  alum/divider/D_registers_q_reg[7][12]_i_468/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/divider/D_registers_q_reg[7][12]_i_468_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.296 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.296    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[3]
                         net (fo=1, routed)           0.000    28.413    alum/divider/D_registers_q_reg[7][12]_i_458_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.530 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    28.530    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.647 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    28.647    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.876 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[2]
                         net (fo=33, routed)          0.742    29.618    alum/divider/D_registers_q_reg[7][12]_i_425_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.310    29.928 r  alum/divider/D_registers_q[7][12]_i_476/O
                         net (fo=1, routed)           0.000    29.928    alum/divider/D_registers_q[7][12]_i_476_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  alum/divider/D_registers_q_reg[7][12]_i_440/CO[3]
                         net (fo=1, routed)           0.000    30.478    alum/divider/D_registers_q_reg[7][12]_i_440_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.592    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/divider/D_registers_q_reg[7][12]_i_424/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/divider/D_registers_q_reg[7][12]_i_424_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/divider/D_registers_q_reg[7][12]_i_395/CO[3]
                         net (fo=35, routed)          1.212    32.260    alum/divider/D_registers_q_reg[7][12]_i_395_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.384 r  alum/divider/D_registers_q[7][12]_i_448/O
                         net (fo=1, routed)           0.000    32.384    alum/divider/D_registers_q[7][12]_i_448_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.934 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    33.048    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.162    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    33.276    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  alum/divider/D_registers_q_reg[7][12]_i_394/CO[3]
                         net (fo=1, routed)           0.009    33.399    alum/divider/D_registers_q_reg[7][12]_i_394_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.513 r  alum/divider/D_registers_q_reg[7][12]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][12]_i_369_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.784 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[0]
                         net (fo=37, routed)          0.970    34.754    alum/divider/D_registers_q_reg[7][12]_i_338_n_3
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.373    35.127 r  alum/divider/D_registers_q[7][12]_i_419/O
                         net (fo=1, routed)           0.000    35.127    alum/divider/D_registers_q[7][12]_i_419_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.677 r  alum/divider/D_registers_q_reg[7][12]_i_381/CO[3]
                         net (fo=1, routed)           0.000    35.677    alum/divider/D_registers_q_reg[7][12]_i_381_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    35.791    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    35.905    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.009    36.028    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  alum/divider/D_registers_q_reg[7][12]_i_364/CO[3]
                         net (fo=1, routed)           0.000    36.142    alum/divider/D_registers_q_reg[7][12]_i_364_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    36.256    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.413 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[1]
                         net (fo=39, routed)          0.912    37.325    alum/divider/D_registers_q_reg[7][12]_i_305_n_2
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.329    37.654 r  alum/divider/D_registers_q[7][12]_i_389/O
                         net (fo=1, routed)           0.000    37.654    alum/divider/D_registers_q[7][12]_i_389_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.187 r  alum/divider/D_registers_q_reg[7][12]_i_351/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/divider/D_registers_q_reg[7][12]_i_351_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.421 r  alum/divider/D_registers_q_reg[7][12]_i_341/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/divider/D_registers_q_reg[7][12]_i_341_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.538 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.009    38.547    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.664 r  alum/divider/D_registers_q_reg[7][12]_i_332/CO[3]
                         net (fo=1, routed)           0.000    38.664    alum/divider/D_registers_q_reg[7][12]_i_332_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.781 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    38.781    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.010 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[2]
                         net (fo=41, routed)          0.789    39.798    alum/divider/D_registers_q_reg[7][12]_i_271_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.310    40.108 r  alum/divider/D_registers_q[7][12]_i_359/O
                         net (fo=1, routed)           0.000    40.108    alum/divider/D_registers_q[7][12]_i_359_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  alum/divider/D_registers_q_reg[7][12]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.658    alum/divider/D_registers_q_reg[7][12]_i_319_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    40.772    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  alum/divider/D_registers_q_reg[7][12]_i_309/CO[3]
                         net (fo=1, routed)           0.000    40.886    alum/divider/D_registers_q_reg[7][12]_i_309_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.009    41.009    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_299_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.237 r  alum/divider/D_registers_q_reg[7][12]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.237    alum/divider/D_registers_q_reg[7][12]_i_270_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.351 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=43, routed)          1.323    42.674    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    42.798 r  alum/divider/D_registers_q[7][12]_i_327/O
                         net (fo=1, routed)           0.000    42.798    alum/divider/D_registers_q[7][12]_i_327_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.348 r  alum/divider/D_registers_q_reg[7][12]_i_286/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][12]_i_286_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.462 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    43.462    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    43.576    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    43.690    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  alum/divider/D_registers_q_reg[7][12]_i_265/CO[3]
                         net (fo=1, routed)           0.000    43.804    alum/divider/D_registers_q_reg[7][12]_i_265_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.918 r  alum/divider/D_registers_q_reg[7][12]_i_231/CO[3]
                         net (fo=1, routed)           0.000    43.918    alum/divider/D_registers_q_reg[7][12]_i_231_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.032 r  alum/divider/D_registers_q_reg[7][12]_i_200/CO[3]
                         net (fo=1, routed)           0.009    44.041    alum/divider/D_registers_q_reg[7][12]_i_200_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.312 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[0]
                         net (fo=45, routed)          1.145    45.457    alum/divider/D_registers_q_reg[7][12]_i_168_n_3
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.830 r  alum/divider/D_registers_q[7][12]_i_294/O
                         net (fo=1, routed)           0.000    45.830    alum/divider/D_registers_q[7][12]_i_294_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.380 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/divider/D_registers_q_reg[7][12]_i_242/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/divider/D_registers_q_reg[7][12]_i_242_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.722 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    46.722    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.836 r  alum/divider/D_registers_q_reg[7][12]_i_226/CO[3]
                         net (fo=1, routed)           0.000    46.836    alum/divider/D_registers_q_reg[7][12]_i_226_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.950 r  alum/divider/D_registers_q_reg[7][12]_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.950    alum/divider/D_registers_q_reg[7][12]_i_195_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.064 r  alum/divider/D_registers_q_reg[7][12]_i_167/CO[3]
                         net (fo=1, routed)           0.000    47.064    alum/divider/D_registers_q_reg[7][12]_i_167_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.221 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[1]
                         net (fo=47, routed)          1.069    48.291    alum/divider/D_registers_q_reg[7][12]_i_142_n_2
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.620 r  alum/divider/D_registers_q[7][12]_i_260/O
                         net (fo=1, routed)           0.000    48.620    alum/divider/D_registers_q[7][12]_i_260_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.170 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    49.170    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.284 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    49.284    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.397 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    49.397    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.511 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.000    49.511    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  alum/divider/D_registers_q_reg[7][12]_i_190/CO[3]
                         net (fo=1, routed)           0.000    49.625    alum/divider/D_registers_q_reg[7][12]_i_190_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  alum/divider/D_registers_q_reg[7][12]_i_162/CO[3]
                         net (fo=1, routed)           0.000    49.739    alum/divider/D_registers_q_reg[7][12]_i_162_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  alum/divider/D_registers_q_reg[7][12]_i_141/CO[3]
                         net (fo=1, routed)           0.000    49.853    alum/divider/D_registers_q_reg[7][12]_i_141_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.081 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[2]
                         net (fo=49, routed)          1.135    51.216    alum/divider/D_registers_q_reg[7][12]_i_110_n_1
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.313    51.529 r  alum/divider/D_registers_q[7][12]_i_240/O
                         net (fo=1, routed)           0.000    51.529    alum/divider/D_registers_q[7][12]_i_240_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.079 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    52.079    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.193 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.193    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.307 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.307    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.421 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    52.421    alum/divider/D_registers_q_reg[7][12]_i_175_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.535 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.535    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.649 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    52.649    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.763 r  alum/divider/D_registers_q_reg[7][12]_i_109/CO[3]
                         net (fo=1, routed)           0.000    52.763    alum/divider/D_registers_q_reg[7][12]_i_109_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.877 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=51, routed)          1.182    54.059    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124    54.183 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    54.183    alum/divider/ram_reg_i_966_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.733 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.733    alum/divider/ram_reg_i_895_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.847 r  alum/divider/D_registers_q_reg[7][12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    54.847    alum/divider/D_registers_q_reg[7][12]_i_170_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.961 r  alum/divider/D_registers_q_reg[7][12]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.961    alum/divider/D_registers_q_reg[7][12]_i_148_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.075 r  alum/divider/D_registers_q_reg[7][12]_i_147/CO[3]
                         net (fo=1, routed)           0.000    55.075    alum/divider/D_registers_q_reg[7][12]_i_147_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.189 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    55.189    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.303 r  alum/divider/D_registers_q_reg[7][12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    55.303    alum/divider/D_registers_q_reg[7][12]_i_104_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.417 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    55.417    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.531 r  alum/divider/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.531    alum/divider/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.802 r  alum/divider/D_registers_q_reg[7][12]_i_44/CO[0]
                         net (fo=52, routed)          1.059    56.861    alum/divider/D_registers_q_reg[7][12]_i_44_n_3
    SLICE_X14Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.705 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    57.705    alum/divider/ram_reg_i_890_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  alum/divider/ram_reg_i_820/CO[3]
                         net (fo=1, routed)           0.000    57.822    alum/divider/ram_reg_i_820_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.939 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.939    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.056 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.056    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.173 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    58.173    alum/divider/D_registers_q_reg[7][12]_i_99_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.290 r  alum/divider/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.290    alum/divider/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.407 r  alum/divider/D_registers_q_reg[7][12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    58.407    alum/divider/D_registers_q_reg[7][12]_i_62_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.524 r  alum/divider/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    58.524    alum/divider/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_28/CO[1]
                         net (fo=55, routed)          1.301    59.982    alum/divider/d0[12]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    60.314 r  alum/divider/ram_reg_i_959/O
                         net (fo=1, routed)           0.000    60.314    alum/divider/ram_reg_i_959_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.864 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    60.864    alum/divider/ram_reg_i_885_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.978 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    60.978    alum/divider/ram_reg_i_815_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.092 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    61.092    alum/divider/ram_reg_i_753_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.206 r  alum/divider/ram_reg_i_747/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/divider/ram_reg_i_747_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.320 r  alum/divider/ram_reg_i_676/CO[3]
                         net (fo=1, routed)           0.000    61.320    alum/divider/ram_reg_i_676_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.434 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.434    alum/divider/ram_reg_i_598_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_512_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/divider/ram_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/divider/ram_reg_i_411_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.819 r  alum/divider/ram_reg_i_310/CO[1]
                         net (fo=55, routed)          1.006    62.825    alum/divider/d0[11]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.610 r  alum/divider/ram_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    63.610    alum/divider/ram_reg_i_884_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.724 r  alum/divider/ram_reg_i_814/CO[3]
                         net (fo=1, routed)           0.000    63.724    alum/divider/ram_reg_i_814_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.838 r  alum/divider/ram_reg_i_752/CO[3]
                         net (fo=1, routed)           0.000    63.838    alum/divider/ram_reg_i_752_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.952 r  alum/divider/ram_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/divider/ram_reg_i_684_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.066 r  alum/divider/ram_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    64.066    alum/divider/ram_reg_i_608_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.180 r  alum/divider/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.180    alum/divider/ram_reg_i_520_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.294 r  alum/divider/ram_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/divider/ram_reg_i_421_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/divider/ram_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/divider/ram_reg_i_319_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.565 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.855    65.420    alum/divider/d0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.749 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    65.749    alum/divider/ram_reg_i_969_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.299 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/divider/ram_reg_i_900_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/divider/ram_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/divider/ram_reg_i_825_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/divider/ram_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/divider/ram_reg_i_758_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/divider/ram_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/divider/ram_reg_i_689_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/divider/ram_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/divider/ram_reg_i_613_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/divider/ram_reg_i_525/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/divider/ram_reg_i_525_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/divider/ram_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/divider/ram_reg_i_428_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/divider/ram_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/divider/ram_reg_i_329_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.254 r  alum/divider/ram_reg_i_204/CO[1]
                         net (fo=55, routed)          0.908    68.162    alum/divider/d0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.491 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    68.491    alum/divider/ram_reg_i_975_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.041 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    69.041    alum/divider/ram_reg_i_906_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.155 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    69.155    alum/divider/ram_reg_i_835_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.269 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    69.269    alum/divider/ram_reg_i_769_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  alum/divider/ram_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    69.383    alum/divider/ram_reg_i_763_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  alum/divider/ram_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    69.497    alum/divider/ram_reg_i_700_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.611 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    69.611    alum/divider/ram_reg_i_623_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.725 r  alum/divider/ram_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    69.725    alum/divider/ram_reg_i_534_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.839 r  alum/divider/ram_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    69.839    alum/divider/ram_reg_i_443_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.996 r  alum/divider/ram_reg_i_339/CO[1]
                         net (fo=55, routed)          0.976    70.972    alum/divider/d0[8]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    71.301 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    71.301    alum/divider/ram_reg_i_972_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.834 r  alum/divider/ram_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    71.834    alum/divider/ram_reg_i_905_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.951 r  alum/divider/ram_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/divider/ram_reg_i_834_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.068 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    72.068    alum/divider/ram_reg_i_768_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.185 r  alum/divider/ram_reg_i_705/CO[3]
                         net (fo=1, routed)           0.000    72.185    alum/divider/ram_reg_i_705_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.302 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.302    alum/divider/ram_reg_i_628_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.419 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/divider/ram_reg_i_540_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.536 r  alum/divider/ram_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.536    alum/divider/ram_reg_i_449_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.653 r  alum/divider/ram_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    72.653    alum/divider/ram_reg_i_346_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.810 r  alum/divider/ram_reg_i_219/CO[1]
                         net (fo=55, routed)          1.103    73.912    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.244 r  alum/divider/ram_reg_i_984/O
                         net (fo=1, routed)           0.000    74.244    alum/divider/ram_reg_i_984_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.777 r  alum/divider/ram_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/divider/ram_reg_i_925_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.894 r  alum/divider/ram_reg_i_859/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/divider/ram_reg_i_859_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.011 r  alum/divider/ram_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    75.011    alum/divider/ram_reg_i_844_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.128 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_774_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.245 r  alum/divider/ram_reg_i_710/CO[3]
                         net (fo=1, routed)           0.000    75.245    alum/divider/ram_reg_i_710_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.362 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.362    alum/divider/ram_reg_i_635_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.479 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.000    75.479    alum/divider/ram_reg_i_549_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.596 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/divider/ram_reg_i_456_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.753 r  alum/divider/ram_reg_i_355/CO[1]
                         net (fo=55, routed)          1.104    76.857    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    77.189 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    77.189    alum/divider/ram_reg_i_981_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.739 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    77.739    alum/divider/ram_reg_i_920_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.853 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    77.853    alum/divider/ram_reg_i_854_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.967 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    77.967    alum/divider/ram_reg_i_785_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.081 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    78.081    alum/divider/ram_reg_i_779_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.195 r  alum/divider/ram_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    78.195    alum/divider/ram_reg_i_715_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.309 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.309    alum/divider/ram_reg_i_640_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.423 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    78.423    alum/divider/ram_reg_i_555_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.537 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    78.537    alum/divider/ram_reg_i_467_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.694 r  alum/divider/ram_reg_i_365/CO[1]
                         net (fo=55, routed)          0.806    79.500    alum/divider/d0[5]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.829 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    79.829    alum/divider/ram_reg_i_978_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.379 r  alum/divider/ram_reg_i_919/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/divider/ram_reg_i_919_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/divider/ram_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/divider/ram_reg_i_853_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/divider/ram_reg_i_784_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/divider/ram_reg_i_720/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/divider/ram_reg_i_720_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.949 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    80.949    alum/divider/ram_reg_i_560_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.063 r  alum/divider/ram_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000    81.063    alum/divider/ram_reg_i_470_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.177 r  alum/divider/ram_reg_i_367/CO[3]
                         net (fo=1, routed)           0.000    81.177    alum/divider/ram_reg_i_367_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.334 r  alum/divider/ram_reg_i_239/CO[1]
                         net (fo=55, routed)          0.941    82.275    alum/divider/d0[4]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    82.604 r  alum/divider/ram_reg_i_987/O
                         net (fo=1, routed)           0.000    82.604    alum/divider/ram_reg_i_987_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.154 r  alum/divider/ram_reg_i_934/CO[3]
                         net (fo=1, routed)           0.000    83.154    alum/divider/ram_reg_i_934_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  alum/divider/ram_reg_i_864/CO[3]
                         net (fo=1, routed)           0.000    83.268    alum/divider/ram_reg_i_864_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    83.382    alum/divider/ram_reg_i_790_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  alum/divider/ram_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/divider/ram_reg_i_725_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.610    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.724 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    83.724    alum/divider/ram_reg_i_565_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.838 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    83.838    alum/divider/ram_reg_i_475_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.952 r  alum/divider/ram_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    83.952    alum/divider/ram_reg_i_373_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.109 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.072    85.181    alum/divider/d0[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.981 r  alum/divider/ram_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/divider/ram_reg_i_939_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/divider/ram_reg_i_869_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/divider/ram_reg_i_795_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.332 r  alum/divider/ram_reg_i_730/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/divider/ram_reg_i_730_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.449 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/divider/ram_reg_i_655_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.566 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    86.566    alum/divider/ram_reg_i_570_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.683 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    86.683    alum/divider/ram_reg_i_483_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.800 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    86.800    alum/divider/ram_reg_i_380_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/divider/ram_reg_i_254/CO[1]
                         net (fo=55, routed)          0.891    87.848    alum/divider/d0[2]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.180 r  alum/divider/ram_reg_i_993/O
                         net (fo=1, routed)           0.000    88.180    alum/divider/ram_reg_i_993_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.730 r  alum/divider/ram_reg_i_944/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/divider/ram_reg_i_944_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.844 r  alum/divider/ram_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    88.844    alum/divider/ram_reg_i_874_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.958 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.958    alum/divider/ram_reg_i_800_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.072 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_735_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_488_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_385/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_385_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.685 r  alum/divider/ram_reg_i_259/CO[1]
                         net (fo=55, routed)          1.086    90.771    alum/divider/d0[1]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.100 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.100    alum/divider/ram_reg_i_1002_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.632 r  alum/divider/ram_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000    91.632    alum/divider/ram_reg_i_994_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.746 r  alum/divider/ram_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    91.746    alum/divider/ram_reg_i_949_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.860 r  alum/divider/ram_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    91.860    alum/divider/ram_reg_i_879_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.974 r  alum/divider/ram_reg_i_805/CO[3]
                         net (fo=1, routed)           0.000    91.974    alum/divider/ram_reg_i_805_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.088 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    92.088    alum/divider/ram_reg_i_740_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.202 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.202    alum/divider/ram_reg_i_665_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.316 r  alum/divider/ram_reg_i_580/CO[3]
                         net (fo=1, routed)           0.000    92.316    alum/divider/ram_reg_i_580_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.430 r  alum/divider/ram_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.430    alum/divider/ram_reg_i_493_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.701 r  alum/divider/ram_reg_i_388/CO[0]
                         net (fo=1, routed)           0.659    93.360    sm/d0[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.373    93.733 r  sm/ram_reg_i_263/O
                         net (fo=1, routed)           0.413    94.145    sm/ram_reg_i_263_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.269 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    94.269    sm/ram_reg_i_138_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    94.481 r  sm/ram_reg_i_42/O
                         net (fo=9, routed)           1.128    95.609    sm/M_alum_out[0]
    SLICE_X49Y4          LUT5 (Prop_lut5_I2_O)        0.325    95.934 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.591    96.525    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram2/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.574    
                         clock uncertainty           -0.149   101.424    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   100.650    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.650    
                         arrival time                         -96.525    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.914ns  (logic 54.538ns (57.460%)  route 40.376ns (42.540%))
  Logic Levels:           273  (CARRY4=237 LUT2=17 LUT3=12 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.633     1.633    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  sm/D_states_q_reg[3]/Q
                         net (fo=187, routed)         2.236     4.325    sm/D_states_q[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.449 r  sm/D_states_q[2]_i_38/O
                         net (fo=3, routed)           1.243     5.692    sm/D_states_q[2]_i_38_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.816 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.873     6.689    sm/ram_reg_i_274_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  sm/ram_reg_i_147/O
                         net (fo=13, routed)          0.592     7.406    L_reg/M_sm_ra2[0]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.530 f  L_reg/ram_reg_i_326/O
                         net (fo=1, routed)           1.107     8.637    sm/D_registers_q[7][12]_i_89
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.156     8.793 r  sm/ram_reg_i_199/O
                         net (fo=58, routed)          0.553     9.345    alum/divider/D_registers_q[7][12]_i_675_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.213 r  alum/divider/D_registers_q_reg[7][12]_i_648/CO[3]
                         net (fo=1, routed)           0.000    10.213    alum/divider/D_registers_q_reg[7][12]_i_648_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.330    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  alum/divider/D_registers_q_reg[7][12]_i_643/CO[1]
                         net (fo=17, routed)          0.682    11.170    alum/divider/D_registers_q_reg[7][12]_i_643_n_2
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.332    11.502 r  alum/divider/D_registers_q[7][12]_i_661/O
                         net (fo=1, routed)           0.000    11.502    alum/divider/D_registers_q[7][12]_i_661_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.035 r  alum/divider/D_registers_q_reg[7][12]_i_634/CO[3]
                         net (fo=1, routed)           0.000    12.035    alum/divider/D_registers_q_reg[7][12]_i_634_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.152 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=1, routed)           0.000    12.152    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    12.269    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.386 r  alum/divider/D_registers_q_reg[7][12]_i_623/CO[3]
                         net (fo=19, routed)          1.103    13.489    alum/divider/D_registers_q_reg[7][12]_i_623_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.613 r  alum/divider/D_registers_q[7][12]_i_642/O
                         net (fo=1, routed)           0.000    13.613    alum/divider/D_registers_q[7][12]_i_642_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  alum/divider/D_registers_q_reg[7][12]_i_614/CO[3]
                         net (fo=1, routed)           0.000    14.163    alum/divider/D_registers_q_reg[7][12]_i_614_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.277 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.277    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.391 r  alum/divider/D_registers_q_reg[7][12]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/divider/D_registers_q_reg[7][12]_i_604_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  alum/divider/D_registers_q_reg[7][12]_i_603/CO[3]
                         net (fo=1, routed)           0.000    14.505    alum/divider/D_registers_q_reg[7][12]_i_603_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.776 r  alum/divider/D_registers_q_reg[7][12]_i_601/CO[0]
                         net (fo=21, routed)          0.787    15.562    alum/divider/D_registers_q_reg[7][12]_i_601_n_3
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.373    15.935 r  alum/divider/D_registers_q[7][12]_i_622/O
                         net (fo=1, routed)           0.000    15.935    alum/divider/D_registers_q[7][12]_i_622_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.468 r  alum/divider/D_registers_q_reg[7][12]_i_592/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/divider/D_registers_q_reg[7][12]_i_592_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    16.585    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  alum/divider/D_registers_q_reg[7][12]_i_582/CO[3]
                         net (fo=1, routed)           0.000    16.702    alum/divider/D_registers_q_reg[7][12]_i_582_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  alum/divider/D_registers_q_reg[7][12]_i_581/CO[3]
                         net (fo=1, routed)           0.000    16.819    alum/divider/D_registers_q_reg[7][12]_i_581_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.976 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[1]
                         net (fo=23, routed)          0.907    17.884    alum/divider/D_registers_q_reg[7][12]_i_578_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.332    18.216 r  alum/divider/D_registers_q[7][12]_i_600/O
                         net (fo=1, routed)           0.000    18.216    alum/divider/D_registers_q[7][12]_i_600_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.766 r  alum/divider/D_registers_q_reg[7][12]_i_569/CO[3]
                         net (fo=1, routed)           0.000    18.766    alum/divider/D_registers_q_reg[7][12]_i_569_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.880 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    18.880    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.994 r  alum/divider/D_registers_q_reg[7][12]_i_559/CO[3]
                         net (fo=1, routed)           0.000    18.994    alum/divider/D_registers_q_reg[7][12]_i_559_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.108 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    19.108    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.336 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[2]
                         net (fo=25, routed)          0.911    20.247    alum/divider/D_registers_q_reg[7][12]_i_554_n_1
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.560 r  alum/divider/D_registers_q[7][12]_i_577/O
                         net (fo=1, routed)           0.000    20.560    alum/divider/D_registers_q[7][12]_i_577_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.093 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.093    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.210 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.210    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.327 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    21.327    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.444 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    21.444    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.561 r  alum/divider/D_registers_q_reg[7][12]_i_529/CO[3]
                         net (fo=27, routed)          0.980    22.541    alum/divider/D_registers_q_reg[7][12]_i_529_n_0
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    22.665 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    22.665    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.215 r  alum/divider/D_registers_q_reg[7][12]_i_520/CO[3]
                         net (fo=1, routed)           0.000    23.215    alum/divider/D_registers_q_reg[7][12]_i_520_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.329 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.329    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.443 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.557 r  alum/divider/D_registers_q_reg[7][12]_i_509/CO[3]
                         net (fo=1, routed)           0.000    23.557    alum/divider/D_registers_q_reg[7][12]_i_509_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_508/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.942 r  alum/divider/D_registers_q_reg[7][12]_i_482/CO[0]
                         net (fo=29, routed)          0.925    24.867    alum/divider/D_registers_q_reg[7][12]_i_482_n_3
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.696 r  alum/divider/D_registers_q_reg[7][12]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/divider/D_registers_q_reg[7][12]_i_495_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.038 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    26.038    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.152 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.152    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.309 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[1]
                         net (fo=31, routed)          1.008    27.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_2
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.329    27.646 r  alum/divider/D_registers_q[7][12]_i_503/O
                         net (fo=1, routed)           0.000    27.646    alum/divider/D_registers_q[7][12]_i_503_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.179 r  alum/divider/D_registers_q_reg[7][12]_i_468/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/divider/D_registers_q_reg[7][12]_i_468_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.296 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.296    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[3]
                         net (fo=1, routed)           0.000    28.413    alum/divider/D_registers_q_reg[7][12]_i_458_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.530 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    28.530    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.647 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    28.647    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.876 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[2]
                         net (fo=33, routed)          0.742    29.618    alum/divider/D_registers_q_reg[7][12]_i_425_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.310    29.928 r  alum/divider/D_registers_q[7][12]_i_476/O
                         net (fo=1, routed)           0.000    29.928    alum/divider/D_registers_q[7][12]_i_476_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  alum/divider/D_registers_q_reg[7][12]_i_440/CO[3]
                         net (fo=1, routed)           0.000    30.478    alum/divider/D_registers_q_reg[7][12]_i_440_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.592    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/divider/D_registers_q_reg[7][12]_i_424/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/divider/D_registers_q_reg[7][12]_i_424_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/divider/D_registers_q_reg[7][12]_i_395/CO[3]
                         net (fo=35, routed)          1.212    32.260    alum/divider/D_registers_q_reg[7][12]_i_395_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.384 r  alum/divider/D_registers_q[7][12]_i_448/O
                         net (fo=1, routed)           0.000    32.384    alum/divider/D_registers_q[7][12]_i_448_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.934 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    33.048    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.162    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    33.276    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  alum/divider/D_registers_q_reg[7][12]_i_394/CO[3]
                         net (fo=1, routed)           0.009    33.399    alum/divider/D_registers_q_reg[7][12]_i_394_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.513 r  alum/divider/D_registers_q_reg[7][12]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][12]_i_369_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.784 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[0]
                         net (fo=37, routed)          0.970    34.754    alum/divider/D_registers_q_reg[7][12]_i_338_n_3
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.373    35.127 r  alum/divider/D_registers_q[7][12]_i_419/O
                         net (fo=1, routed)           0.000    35.127    alum/divider/D_registers_q[7][12]_i_419_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.677 r  alum/divider/D_registers_q_reg[7][12]_i_381/CO[3]
                         net (fo=1, routed)           0.000    35.677    alum/divider/D_registers_q_reg[7][12]_i_381_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    35.791    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    35.905    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.009    36.028    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  alum/divider/D_registers_q_reg[7][12]_i_364/CO[3]
                         net (fo=1, routed)           0.000    36.142    alum/divider/D_registers_q_reg[7][12]_i_364_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    36.256    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.413 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[1]
                         net (fo=39, routed)          0.912    37.325    alum/divider/D_registers_q_reg[7][12]_i_305_n_2
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.329    37.654 r  alum/divider/D_registers_q[7][12]_i_389/O
                         net (fo=1, routed)           0.000    37.654    alum/divider/D_registers_q[7][12]_i_389_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.187 r  alum/divider/D_registers_q_reg[7][12]_i_351/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/divider/D_registers_q_reg[7][12]_i_351_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.421 r  alum/divider/D_registers_q_reg[7][12]_i_341/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/divider/D_registers_q_reg[7][12]_i_341_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.538 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.009    38.547    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.664 r  alum/divider/D_registers_q_reg[7][12]_i_332/CO[3]
                         net (fo=1, routed)           0.000    38.664    alum/divider/D_registers_q_reg[7][12]_i_332_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.781 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    38.781    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.010 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[2]
                         net (fo=41, routed)          0.789    39.798    alum/divider/D_registers_q_reg[7][12]_i_271_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.310    40.108 r  alum/divider/D_registers_q[7][12]_i_359/O
                         net (fo=1, routed)           0.000    40.108    alum/divider/D_registers_q[7][12]_i_359_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  alum/divider/D_registers_q_reg[7][12]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.658    alum/divider/D_registers_q_reg[7][12]_i_319_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    40.772    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  alum/divider/D_registers_q_reg[7][12]_i_309/CO[3]
                         net (fo=1, routed)           0.000    40.886    alum/divider/D_registers_q_reg[7][12]_i_309_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.009    41.009    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_299_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.237 r  alum/divider/D_registers_q_reg[7][12]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.237    alum/divider/D_registers_q_reg[7][12]_i_270_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.351 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=43, routed)          1.323    42.674    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    42.798 r  alum/divider/D_registers_q[7][12]_i_327/O
                         net (fo=1, routed)           0.000    42.798    alum/divider/D_registers_q[7][12]_i_327_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.348 r  alum/divider/D_registers_q_reg[7][12]_i_286/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][12]_i_286_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.462 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    43.462    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    43.576    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    43.690    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  alum/divider/D_registers_q_reg[7][12]_i_265/CO[3]
                         net (fo=1, routed)           0.000    43.804    alum/divider/D_registers_q_reg[7][12]_i_265_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.918 r  alum/divider/D_registers_q_reg[7][12]_i_231/CO[3]
                         net (fo=1, routed)           0.000    43.918    alum/divider/D_registers_q_reg[7][12]_i_231_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.032 r  alum/divider/D_registers_q_reg[7][12]_i_200/CO[3]
                         net (fo=1, routed)           0.009    44.041    alum/divider/D_registers_q_reg[7][12]_i_200_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.312 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[0]
                         net (fo=45, routed)          1.145    45.457    alum/divider/D_registers_q_reg[7][12]_i_168_n_3
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.830 r  alum/divider/D_registers_q[7][12]_i_294/O
                         net (fo=1, routed)           0.000    45.830    alum/divider/D_registers_q[7][12]_i_294_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.380 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/divider/D_registers_q_reg[7][12]_i_242/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/divider/D_registers_q_reg[7][12]_i_242_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.722 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    46.722    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.836 r  alum/divider/D_registers_q_reg[7][12]_i_226/CO[3]
                         net (fo=1, routed)           0.000    46.836    alum/divider/D_registers_q_reg[7][12]_i_226_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.950 r  alum/divider/D_registers_q_reg[7][12]_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.950    alum/divider/D_registers_q_reg[7][12]_i_195_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.064 r  alum/divider/D_registers_q_reg[7][12]_i_167/CO[3]
                         net (fo=1, routed)           0.000    47.064    alum/divider/D_registers_q_reg[7][12]_i_167_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.221 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[1]
                         net (fo=47, routed)          1.069    48.291    alum/divider/D_registers_q_reg[7][12]_i_142_n_2
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.620 r  alum/divider/D_registers_q[7][12]_i_260/O
                         net (fo=1, routed)           0.000    48.620    alum/divider/D_registers_q[7][12]_i_260_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.170 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    49.170    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.284 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    49.284    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.397 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    49.397    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.511 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.000    49.511    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  alum/divider/D_registers_q_reg[7][12]_i_190/CO[3]
                         net (fo=1, routed)           0.000    49.625    alum/divider/D_registers_q_reg[7][12]_i_190_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  alum/divider/D_registers_q_reg[7][12]_i_162/CO[3]
                         net (fo=1, routed)           0.000    49.739    alum/divider/D_registers_q_reg[7][12]_i_162_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  alum/divider/D_registers_q_reg[7][12]_i_141/CO[3]
                         net (fo=1, routed)           0.000    49.853    alum/divider/D_registers_q_reg[7][12]_i_141_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.081 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[2]
                         net (fo=49, routed)          1.135    51.216    alum/divider/D_registers_q_reg[7][12]_i_110_n_1
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.313    51.529 r  alum/divider/D_registers_q[7][12]_i_240/O
                         net (fo=1, routed)           0.000    51.529    alum/divider/D_registers_q[7][12]_i_240_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.079 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    52.079    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.193 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.193    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.307 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.307    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.421 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    52.421    alum/divider/D_registers_q_reg[7][12]_i_175_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.535 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.535    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.649 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    52.649    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.763 r  alum/divider/D_registers_q_reg[7][12]_i_109/CO[3]
                         net (fo=1, routed)           0.000    52.763    alum/divider/D_registers_q_reg[7][12]_i_109_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.877 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=51, routed)          1.182    54.059    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124    54.183 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    54.183    alum/divider/ram_reg_i_966_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.733 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.733    alum/divider/ram_reg_i_895_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.847 r  alum/divider/D_registers_q_reg[7][12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    54.847    alum/divider/D_registers_q_reg[7][12]_i_170_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.961 r  alum/divider/D_registers_q_reg[7][12]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.961    alum/divider/D_registers_q_reg[7][12]_i_148_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.075 r  alum/divider/D_registers_q_reg[7][12]_i_147/CO[3]
                         net (fo=1, routed)           0.000    55.075    alum/divider/D_registers_q_reg[7][12]_i_147_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.189 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    55.189    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.303 r  alum/divider/D_registers_q_reg[7][12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    55.303    alum/divider/D_registers_q_reg[7][12]_i_104_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.417 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    55.417    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.531 r  alum/divider/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.531    alum/divider/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.802 r  alum/divider/D_registers_q_reg[7][12]_i_44/CO[0]
                         net (fo=52, routed)          1.059    56.861    alum/divider/D_registers_q_reg[7][12]_i_44_n_3
    SLICE_X14Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.705 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    57.705    alum/divider/ram_reg_i_890_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  alum/divider/ram_reg_i_820/CO[3]
                         net (fo=1, routed)           0.000    57.822    alum/divider/ram_reg_i_820_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.939 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.939    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.056 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.056    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.173 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    58.173    alum/divider/D_registers_q_reg[7][12]_i_99_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.290 r  alum/divider/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.290    alum/divider/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.407 r  alum/divider/D_registers_q_reg[7][12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    58.407    alum/divider/D_registers_q_reg[7][12]_i_62_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.524 r  alum/divider/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    58.524    alum/divider/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_28/CO[1]
                         net (fo=55, routed)          1.301    59.982    alum/divider/d0[12]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    60.314 r  alum/divider/ram_reg_i_959/O
                         net (fo=1, routed)           0.000    60.314    alum/divider/ram_reg_i_959_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.864 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    60.864    alum/divider/ram_reg_i_885_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.978 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    60.978    alum/divider/ram_reg_i_815_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.092 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    61.092    alum/divider/ram_reg_i_753_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.206 r  alum/divider/ram_reg_i_747/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/divider/ram_reg_i_747_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.320 r  alum/divider/ram_reg_i_676/CO[3]
                         net (fo=1, routed)           0.000    61.320    alum/divider/ram_reg_i_676_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.434 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.434    alum/divider/ram_reg_i_598_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_512_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/divider/ram_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/divider/ram_reg_i_411_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.819 r  alum/divider/ram_reg_i_310/CO[1]
                         net (fo=55, routed)          1.006    62.825    alum/divider/d0[11]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.610 r  alum/divider/ram_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    63.610    alum/divider/ram_reg_i_884_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.724 r  alum/divider/ram_reg_i_814/CO[3]
                         net (fo=1, routed)           0.000    63.724    alum/divider/ram_reg_i_814_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.838 r  alum/divider/ram_reg_i_752/CO[3]
                         net (fo=1, routed)           0.000    63.838    alum/divider/ram_reg_i_752_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.952 r  alum/divider/ram_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/divider/ram_reg_i_684_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.066 r  alum/divider/ram_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    64.066    alum/divider/ram_reg_i_608_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.180 r  alum/divider/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.180    alum/divider/ram_reg_i_520_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.294 r  alum/divider/ram_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/divider/ram_reg_i_421_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/divider/ram_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/divider/ram_reg_i_319_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.565 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.855    65.420    alum/divider/d0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.749 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    65.749    alum/divider/ram_reg_i_969_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.299 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/divider/ram_reg_i_900_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/divider/ram_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/divider/ram_reg_i_825_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/divider/ram_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/divider/ram_reg_i_758_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/divider/ram_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/divider/ram_reg_i_689_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/divider/ram_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/divider/ram_reg_i_613_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/divider/ram_reg_i_525/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/divider/ram_reg_i_525_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/divider/ram_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/divider/ram_reg_i_428_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/divider/ram_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/divider/ram_reg_i_329_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.254 r  alum/divider/ram_reg_i_204/CO[1]
                         net (fo=55, routed)          0.908    68.162    alum/divider/d0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.491 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    68.491    alum/divider/ram_reg_i_975_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.041 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    69.041    alum/divider/ram_reg_i_906_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.155 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    69.155    alum/divider/ram_reg_i_835_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.269 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    69.269    alum/divider/ram_reg_i_769_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  alum/divider/ram_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    69.383    alum/divider/ram_reg_i_763_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  alum/divider/ram_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    69.497    alum/divider/ram_reg_i_700_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.611 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    69.611    alum/divider/ram_reg_i_623_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.725 r  alum/divider/ram_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    69.725    alum/divider/ram_reg_i_534_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.839 r  alum/divider/ram_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    69.839    alum/divider/ram_reg_i_443_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.996 r  alum/divider/ram_reg_i_339/CO[1]
                         net (fo=55, routed)          0.976    70.972    alum/divider/d0[8]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    71.301 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    71.301    alum/divider/ram_reg_i_972_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.834 r  alum/divider/ram_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    71.834    alum/divider/ram_reg_i_905_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.951 r  alum/divider/ram_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/divider/ram_reg_i_834_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.068 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    72.068    alum/divider/ram_reg_i_768_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.185 r  alum/divider/ram_reg_i_705/CO[3]
                         net (fo=1, routed)           0.000    72.185    alum/divider/ram_reg_i_705_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.302 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.302    alum/divider/ram_reg_i_628_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.419 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/divider/ram_reg_i_540_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.536 r  alum/divider/ram_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.536    alum/divider/ram_reg_i_449_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.653 r  alum/divider/ram_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    72.653    alum/divider/ram_reg_i_346_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.810 r  alum/divider/ram_reg_i_219/CO[1]
                         net (fo=55, routed)          1.103    73.912    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.244 r  alum/divider/ram_reg_i_984/O
                         net (fo=1, routed)           0.000    74.244    alum/divider/ram_reg_i_984_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.777 r  alum/divider/ram_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/divider/ram_reg_i_925_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.894 r  alum/divider/ram_reg_i_859/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/divider/ram_reg_i_859_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.011 r  alum/divider/ram_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    75.011    alum/divider/ram_reg_i_844_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.128 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_774_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.245 r  alum/divider/ram_reg_i_710/CO[3]
                         net (fo=1, routed)           0.000    75.245    alum/divider/ram_reg_i_710_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.362 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.362    alum/divider/ram_reg_i_635_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.479 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.000    75.479    alum/divider/ram_reg_i_549_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.596 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/divider/ram_reg_i_456_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.753 r  alum/divider/ram_reg_i_355/CO[1]
                         net (fo=55, routed)          1.104    76.857    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    77.189 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    77.189    alum/divider/ram_reg_i_981_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.739 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    77.739    alum/divider/ram_reg_i_920_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.853 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    77.853    alum/divider/ram_reg_i_854_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.967 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    77.967    alum/divider/ram_reg_i_785_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.081 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    78.081    alum/divider/ram_reg_i_779_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.195 r  alum/divider/ram_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    78.195    alum/divider/ram_reg_i_715_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.309 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.309    alum/divider/ram_reg_i_640_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.423 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    78.423    alum/divider/ram_reg_i_555_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.537 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    78.537    alum/divider/ram_reg_i_467_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.694 r  alum/divider/ram_reg_i_365/CO[1]
                         net (fo=55, routed)          0.806    79.500    alum/divider/d0[5]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.829 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    79.829    alum/divider/ram_reg_i_978_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.379 r  alum/divider/ram_reg_i_919/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/divider/ram_reg_i_919_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/divider/ram_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/divider/ram_reg_i_853_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/divider/ram_reg_i_784_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/divider/ram_reg_i_720/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/divider/ram_reg_i_720_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.949 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    80.949    alum/divider/ram_reg_i_560_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.063 r  alum/divider/ram_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000    81.063    alum/divider/ram_reg_i_470_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.177 r  alum/divider/ram_reg_i_367/CO[3]
                         net (fo=1, routed)           0.000    81.177    alum/divider/ram_reg_i_367_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.334 r  alum/divider/ram_reg_i_239/CO[1]
                         net (fo=55, routed)          0.941    82.275    alum/divider/d0[4]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    82.604 r  alum/divider/ram_reg_i_987/O
                         net (fo=1, routed)           0.000    82.604    alum/divider/ram_reg_i_987_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.154 r  alum/divider/ram_reg_i_934/CO[3]
                         net (fo=1, routed)           0.000    83.154    alum/divider/ram_reg_i_934_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  alum/divider/ram_reg_i_864/CO[3]
                         net (fo=1, routed)           0.000    83.268    alum/divider/ram_reg_i_864_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    83.382    alum/divider/ram_reg_i_790_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  alum/divider/ram_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/divider/ram_reg_i_725_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.610    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.724 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    83.724    alum/divider/ram_reg_i_565_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.838 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    83.838    alum/divider/ram_reg_i_475_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.952 r  alum/divider/ram_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    83.952    alum/divider/ram_reg_i_373_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.109 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.072    85.181    alum/divider/d0[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.981 r  alum/divider/ram_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/divider/ram_reg_i_939_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/divider/ram_reg_i_869_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/divider/ram_reg_i_795_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.332 r  alum/divider/ram_reg_i_730/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/divider/ram_reg_i_730_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.449 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/divider/ram_reg_i_655_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.566 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    86.566    alum/divider/ram_reg_i_570_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.683 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    86.683    alum/divider/ram_reg_i_483_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.800 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    86.800    alum/divider/ram_reg_i_380_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/divider/ram_reg_i_254/CO[1]
                         net (fo=55, routed)          0.891    87.848    alum/divider/d0[2]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.180 r  alum/divider/ram_reg_i_993/O
                         net (fo=1, routed)           0.000    88.180    alum/divider/ram_reg_i_993_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.730 r  alum/divider/ram_reg_i_944/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/divider/ram_reg_i_944_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.844 r  alum/divider/ram_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    88.844    alum/divider/ram_reg_i_874_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.958 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.958    alum/divider/ram_reg_i_800_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.072 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_735_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_488_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_385/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_385_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.685 r  alum/divider/ram_reg_i_259/CO[1]
                         net (fo=55, routed)          1.086    90.771    alum/divider/d0[1]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.100 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.100    alum/divider/ram_reg_i_1002_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.632 r  alum/divider/ram_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000    91.632    alum/divider/ram_reg_i_994_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.746 r  alum/divider/ram_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    91.746    alum/divider/ram_reg_i_949_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.860 r  alum/divider/ram_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    91.860    alum/divider/ram_reg_i_879_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.974 r  alum/divider/ram_reg_i_805/CO[3]
                         net (fo=1, routed)           0.000    91.974    alum/divider/ram_reg_i_805_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.088 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    92.088    alum/divider/ram_reg_i_740_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.202 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.202    alum/divider/ram_reg_i_665_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.316 r  alum/divider/ram_reg_i_580/CO[3]
                         net (fo=1, routed)           0.000    92.316    alum/divider/ram_reg_i_580_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.430 r  alum/divider/ram_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.430    alum/divider/ram_reg_i_493_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.701 r  alum/divider/ram_reg_i_388/CO[0]
                         net (fo=1, routed)           0.659    93.360    sm/d0[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.373    93.733 r  sm/ram_reg_i_263/O
                         net (fo=1, routed)           0.413    94.145    sm/ram_reg_i_263_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.269 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    94.269    sm/ram_reg_i_138_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    94.481 r  sm/ram_reg_i_42/O
                         net (fo=9, routed)           1.128    95.609    sm/M_alum_out[0]
    SLICE_X49Y4          LUT5 (Prop_lut5_I2_O)        0.299    95.908 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.640    96.548    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.574    
                         clock uncertainty           -0.149   101.424    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.858    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.858    
                         arrival time                         -96.548    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.325ns  (logic 54.662ns (57.343%)  route 40.663ns (42.657%))
  Logic Levels:           274  (CARRY4=237 LUT2=17 LUT3=12 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.633     1.633    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  sm/D_states_q_reg[3]/Q
                         net (fo=187, routed)         2.236     4.325    sm/D_states_q[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.449 r  sm/D_states_q[2]_i_38/O
                         net (fo=3, routed)           1.243     5.692    sm/D_states_q[2]_i_38_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.816 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.873     6.689    sm/ram_reg_i_274_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  sm/ram_reg_i_147/O
                         net (fo=13, routed)          0.592     7.406    L_reg/M_sm_ra2[0]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.530 f  L_reg/ram_reg_i_326/O
                         net (fo=1, routed)           1.107     8.637    sm/D_registers_q[7][12]_i_89
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.156     8.793 r  sm/ram_reg_i_199/O
                         net (fo=58, routed)          0.553     9.345    alum/divider/D_registers_q[7][12]_i_675_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.213 r  alum/divider/D_registers_q_reg[7][12]_i_648/CO[3]
                         net (fo=1, routed)           0.000    10.213    alum/divider/D_registers_q_reg[7][12]_i_648_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.330    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  alum/divider/D_registers_q_reg[7][12]_i_643/CO[1]
                         net (fo=17, routed)          0.682    11.170    alum/divider/D_registers_q_reg[7][12]_i_643_n_2
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.332    11.502 r  alum/divider/D_registers_q[7][12]_i_661/O
                         net (fo=1, routed)           0.000    11.502    alum/divider/D_registers_q[7][12]_i_661_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.035 r  alum/divider/D_registers_q_reg[7][12]_i_634/CO[3]
                         net (fo=1, routed)           0.000    12.035    alum/divider/D_registers_q_reg[7][12]_i_634_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.152 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=1, routed)           0.000    12.152    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    12.269    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.386 r  alum/divider/D_registers_q_reg[7][12]_i_623/CO[3]
                         net (fo=19, routed)          1.103    13.489    alum/divider/D_registers_q_reg[7][12]_i_623_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.613 r  alum/divider/D_registers_q[7][12]_i_642/O
                         net (fo=1, routed)           0.000    13.613    alum/divider/D_registers_q[7][12]_i_642_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  alum/divider/D_registers_q_reg[7][12]_i_614/CO[3]
                         net (fo=1, routed)           0.000    14.163    alum/divider/D_registers_q_reg[7][12]_i_614_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.277 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.277    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.391 r  alum/divider/D_registers_q_reg[7][12]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/divider/D_registers_q_reg[7][12]_i_604_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  alum/divider/D_registers_q_reg[7][12]_i_603/CO[3]
                         net (fo=1, routed)           0.000    14.505    alum/divider/D_registers_q_reg[7][12]_i_603_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.776 r  alum/divider/D_registers_q_reg[7][12]_i_601/CO[0]
                         net (fo=21, routed)          0.787    15.562    alum/divider/D_registers_q_reg[7][12]_i_601_n_3
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.373    15.935 r  alum/divider/D_registers_q[7][12]_i_622/O
                         net (fo=1, routed)           0.000    15.935    alum/divider/D_registers_q[7][12]_i_622_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.468 r  alum/divider/D_registers_q_reg[7][12]_i_592/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/divider/D_registers_q_reg[7][12]_i_592_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    16.585    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  alum/divider/D_registers_q_reg[7][12]_i_582/CO[3]
                         net (fo=1, routed)           0.000    16.702    alum/divider/D_registers_q_reg[7][12]_i_582_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  alum/divider/D_registers_q_reg[7][12]_i_581/CO[3]
                         net (fo=1, routed)           0.000    16.819    alum/divider/D_registers_q_reg[7][12]_i_581_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.976 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[1]
                         net (fo=23, routed)          0.907    17.884    alum/divider/D_registers_q_reg[7][12]_i_578_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.332    18.216 r  alum/divider/D_registers_q[7][12]_i_600/O
                         net (fo=1, routed)           0.000    18.216    alum/divider/D_registers_q[7][12]_i_600_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.766 r  alum/divider/D_registers_q_reg[7][12]_i_569/CO[3]
                         net (fo=1, routed)           0.000    18.766    alum/divider/D_registers_q_reg[7][12]_i_569_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.880 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    18.880    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.994 r  alum/divider/D_registers_q_reg[7][12]_i_559/CO[3]
                         net (fo=1, routed)           0.000    18.994    alum/divider/D_registers_q_reg[7][12]_i_559_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.108 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    19.108    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.336 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[2]
                         net (fo=25, routed)          0.911    20.247    alum/divider/D_registers_q_reg[7][12]_i_554_n_1
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.560 r  alum/divider/D_registers_q[7][12]_i_577/O
                         net (fo=1, routed)           0.000    20.560    alum/divider/D_registers_q[7][12]_i_577_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.093 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.093    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.210 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.210    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.327 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    21.327    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.444 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    21.444    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.561 r  alum/divider/D_registers_q_reg[7][12]_i_529/CO[3]
                         net (fo=27, routed)          0.980    22.541    alum/divider/D_registers_q_reg[7][12]_i_529_n_0
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    22.665 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    22.665    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.215 r  alum/divider/D_registers_q_reg[7][12]_i_520/CO[3]
                         net (fo=1, routed)           0.000    23.215    alum/divider/D_registers_q_reg[7][12]_i_520_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.329 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.329    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.443 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.557 r  alum/divider/D_registers_q_reg[7][12]_i_509/CO[3]
                         net (fo=1, routed)           0.000    23.557    alum/divider/D_registers_q_reg[7][12]_i_509_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_508/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.942 r  alum/divider/D_registers_q_reg[7][12]_i_482/CO[0]
                         net (fo=29, routed)          0.925    24.867    alum/divider/D_registers_q_reg[7][12]_i_482_n_3
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.696 r  alum/divider/D_registers_q_reg[7][12]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/divider/D_registers_q_reg[7][12]_i_495_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.038 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    26.038    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.152 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.152    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.309 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[1]
                         net (fo=31, routed)          1.008    27.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_2
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.329    27.646 r  alum/divider/D_registers_q[7][12]_i_503/O
                         net (fo=1, routed)           0.000    27.646    alum/divider/D_registers_q[7][12]_i_503_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.179 r  alum/divider/D_registers_q_reg[7][12]_i_468/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/divider/D_registers_q_reg[7][12]_i_468_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.296 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.296    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[3]
                         net (fo=1, routed)           0.000    28.413    alum/divider/D_registers_q_reg[7][12]_i_458_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.530 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    28.530    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.647 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    28.647    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.876 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[2]
                         net (fo=33, routed)          0.742    29.618    alum/divider/D_registers_q_reg[7][12]_i_425_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.310    29.928 r  alum/divider/D_registers_q[7][12]_i_476/O
                         net (fo=1, routed)           0.000    29.928    alum/divider/D_registers_q[7][12]_i_476_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  alum/divider/D_registers_q_reg[7][12]_i_440/CO[3]
                         net (fo=1, routed)           0.000    30.478    alum/divider/D_registers_q_reg[7][12]_i_440_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.592    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/divider/D_registers_q_reg[7][12]_i_424/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/divider/D_registers_q_reg[7][12]_i_424_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/divider/D_registers_q_reg[7][12]_i_395/CO[3]
                         net (fo=35, routed)          1.212    32.260    alum/divider/D_registers_q_reg[7][12]_i_395_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.384 r  alum/divider/D_registers_q[7][12]_i_448/O
                         net (fo=1, routed)           0.000    32.384    alum/divider/D_registers_q[7][12]_i_448_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.934 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    33.048    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.162    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    33.276    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  alum/divider/D_registers_q_reg[7][12]_i_394/CO[3]
                         net (fo=1, routed)           0.009    33.399    alum/divider/D_registers_q_reg[7][12]_i_394_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.513 r  alum/divider/D_registers_q_reg[7][12]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][12]_i_369_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.784 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[0]
                         net (fo=37, routed)          0.970    34.754    alum/divider/D_registers_q_reg[7][12]_i_338_n_3
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.373    35.127 r  alum/divider/D_registers_q[7][12]_i_419/O
                         net (fo=1, routed)           0.000    35.127    alum/divider/D_registers_q[7][12]_i_419_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.677 r  alum/divider/D_registers_q_reg[7][12]_i_381/CO[3]
                         net (fo=1, routed)           0.000    35.677    alum/divider/D_registers_q_reg[7][12]_i_381_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    35.791    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    35.905    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.009    36.028    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  alum/divider/D_registers_q_reg[7][12]_i_364/CO[3]
                         net (fo=1, routed)           0.000    36.142    alum/divider/D_registers_q_reg[7][12]_i_364_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    36.256    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.413 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[1]
                         net (fo=39, routed)          0.912    37.325    alum/divider/D_registers_q_reg[7][12]_i_305_n_2
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.329    37.654 r  alum/divider/D_registers_q[7][12]_i_389/O
                         net (fo=1, routed)           0.000    37.654    alum/divider/D_registers_q[7][12]_i_389_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.187 r  alum/divider/D_registers_q_reg[7][12]_i_351/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/divider/D_registers_q_reg[7][12]_i_351_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.421 r  alum/divider/D_registers_q_reg[7][12]_i_341/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/divider/D_registers_q_reg[7][12]_i_341_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.538 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.009    38.547    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.664 r  alum/divider/D_registers_q_reg[7][12]_i_332/CO[3]
                         net (fo=1, routed)           0.000    38.664    alum/divider/D_registers_q_reg[7][12]_i_332_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.781 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    38.781    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.010 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[2]
                         net (fo=41, routed)          0.789    39.798    alum/divider/D_registers_q_reg[7][12]_i_271_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.310    40.108 r  alum/divider/D_registers_q[7][12]_i_359/O
                         net (fo=1, routed)           0.000    40.108    alum/divider/D_registers_q[7][12]_i_359_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  alum/divider/D_registers_q_reg[7][12]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.658    alum/divider/D_registers_q_reg[7][12]_i_319_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    40.772    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  alum/divider/D_registers_q_reg[7][12]_i_309/CO[3]
                         net (fo=1, routed)           0.000    40.886    alum/divider/D_registers_q_reg[7][12]_i_309_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.009    41.009    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_299_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.237 r  alum/divider/D_registers_q_reg[7][12]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.237    alum/divider/D_registers_q_reg[7][12]_i_270_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.351 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=43, routed)          1.323    42.674    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    42.798 r  alum/divider/D_registers_q[7][12]_i_327/O
                         net (fo=1, routed)           0.000    42.798    alum/divider/D_registers_q[7][12]_i_327_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.348 r  alum/divider/D_registers_q_reg[7][12]_i_286/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][12]_i_286_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.462 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    43.462    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    43.576    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    43.690    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  alum/divider/D_registers_q_reg[7][12]_i_265/CO[3]
                         net (fo=1, routed)           0.000    43.804    alum/divider/D_registers_q_reg[7][12]_i_265_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.918 r  alum/divider/D_registers_q_reg[7][12]_i_231/CO[3]
                         net (fo=1, routed)           0.000    43.918    alum/divider/D_registers_q_reg[7][12]_i_231_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.032 r  alum/divider/D_registers_q_reg[7][12]_i_200/CO[3]
                         net (fo=1, routed)           0.009    44.041    alum/divider/D_registers_q_reg[7][12]_i_200_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.312 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[0]
                         net (fo=45, routed)          1.145    45.457    alum/divider/D_registers_q_reg[7][12]_i_168_n_3
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.830 r  alum/divider/D_registers_q[7][12]_i_294/O
                         net (fo=1, routed)           0.000    45.830    alum/divider/D_registers_q[7][12]_i_294_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.380 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/divider/D_registers_q_reg[7][12]_i_242/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/divider/D_registers_q_reg[7][12]_i_242_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.722 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    46.722    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.836 r  alum/divider/D_registers_q_reg[7][12]_i_226/CO[3]
                         net (fo=1, routed)           0.000    46.836    alum/divider/D_registers_q_reg[7][12]_i_226_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.950 r  alum/divider/D_registers_q_reg[7][12]_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.950    alum/divider/D_registers_q_reg[7][12]_i_195_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.064 r  alum/divider/D_registers_q_reg[7][12]_i_167/CO[3]
                         net (fo=1, routed)           0.000    47.064    alum/divider/D_registers_q_reg[7][12]_i_167_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.221 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[1]
                         net (fo=47, routed)          1.069    48.291    alum/divider/D_registers_q_reg[7][12]_i_142_n_2
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.620 r  alum/divider/D_registers_q[7][12]_i_260/O
                         net (fo=1, routed)           0.000    48.620    alum/divider/D_registers_q[7][12]_i_260_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.170 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    49.170    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.284 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    49.284    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.397 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    49.397    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.511 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.000    49.511    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  alum/divider/D_registers_q_reg[7][12]_i_190/CO[3]
                         net (fo=1, routed)           0.000    49.625    alum/divider/D_registers_q_reg[7][12]_i_190_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  alum/divider/D_registers_q_reg[7][12]_i_162/CO[3]
                         net (fo=1, routed)           0.000    49.739    alum/divider/D_registers_q_reg[7][12]_i_162_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  alum/divider/D_registers_q_reg[7][12]_i_141/CO[3]
                         net (fo=1, routed)           0.000    49.853    alum/divider/D_registers_q_reg[7][12]_i_141_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.081 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[2]
                         net (fo=49, routed)          1.135    51.216    alum/divider/D_registers_q_reg[7][12]_i_110_n_1
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.313    51.529 r  alum/divider/D_registers_q[7][12]_i_240/O
                         net (fo=1, routed)           0.000    51.529    alum/divider/D_registers_q[7][12]_i_240_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.079 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    52.079    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.193 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.193    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.307 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.307    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.421 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    52.421    alum/divider/D_registers_q_reg[7][12]_i_175_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.535 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.535    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.649 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    52.649    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.763 r  alum/divider/D_registers_q_reg[7][12]_i_109/CO[3]
                         net (fo=1, routed)           0.000    52.763    alum/divider/D_registers_q_reg[7][12]_i_109_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.877 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=51, routed)          1.182    54.059    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124    54.183 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    54.183    alum/divider/ram_reg_i_966_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.733 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.733    alum/divider/ram_reg_i_895_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.847 r  alum/divider/D_registers_q_reg[7][12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    54.847    alum/divider/D_registers_q_reg[7][12]_i_170_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.961 r  alum/divider/D_registers_q_reg[7][12]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.961    alum/divider/D_registers_q_reg[7][12]_i_148_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.075 r  alum/divider/D_registers_q_reg[7][12]_i_147/CO[3]
                         net (fo=1, routed)           0.000    55.075    alum/divider/D_registers_q_reg[7][12]_i_147_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.189 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    55.189    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.303 r  alum/divider/D_registers_q_reg[7][12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    55.303    alum/divider/D_registers_q_reg[7][12]_i_104_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.417 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    55.417    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.531 r  alum/divider/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.531    alum/divider/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.802 r  alum/divider/D_registers_q_reg[7][12]_i_44/CO[0]
                         net (fo=52, routed)          1.059    56.861    alum/divider/D_registers_q_reg[7][12]_i_44_n_3
    SLICE_X14Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.705 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    57.705    alum/divider/ram_reg_i_890_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  alum/divider/ram_reg_i_820/CO[3]
                         net (fo=1, routed)           0.000    57.822    alum/divider/ram_reg_i_820_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.939 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.939    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.056 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.056    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.173 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    58.173    alum/divider/D_registers_q_reg[7][12]_i_99_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.290 r  alum/divider/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.290    alum/divider/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.407 r  alum/divider/D_registers_q_reg[7][12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    58.407    alum/divider/D_registers_q_reg[7][12]_i_62_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.524 r  alum/divider/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    58.524    alum/divider/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_28/CO[1]
                         net (fo=55, routed)          1.301    59.982    alum/divider/d0[12]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    60.314 r  alum/divider/ram_reg_i_959/O
                         net (fo=1, routed)           0.000    60.314    alum/divider/ram_reg_i_959_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.864 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    60.864    alum/divider/ram_reg_i_885_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.978 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    60.978    alum/divider/ram_reg_i_815_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.092 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    61.092    alum/divider/ram_reg_i_753_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.206 r  alum/divider/ram_reg_i_747/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/divider/ram_reg_i_747_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.320 r  alum/divider/ram_reg_i_676/CO[3]
                         net (fo=1, routed)           0.000    61.320    alum/divider/ram_reg_i_676_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.434 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.434    alum/divider/ram_reg_i_598_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_512_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/divider/ram_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/divider/ram_reg_i_411_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.819 r  alum/divider/ram_reg_i_310/CO[1]
                         net (fo=55, routed)          1.006    62.825    alum/divider/d0[11]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.610 r  alum/divider/ram_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    63.610    alum/divider/ram_reg_i_884_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.724 r  alum/divider/ram_reg_i_814/CO[3]
                         net (fo=1, routed)           0.000    63.724    alum/divider/ram_reg_i_814_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.838 r  alum/divider/ram_reg_i_752/CO[3]
                         net (fo=1, routed)           0.000    63.838    alum/divider/ram_reg_i_752_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.952 r  alum/divider/ram_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/divider/ram_reg_i_684_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.066 r  alum/divider/ram_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    64.066    alum/divider/ram_reg_i_608_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.180 r  alum/divider/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.180    alum/divider/ram_reg_i_520_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.294 r  alum/divider/ram_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/divider/ram_reg_i_421_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/divider/ram_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/divider/ram_reg_i_319_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.565 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.855    65.420    alum/divider/d0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.749 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    65.749    alum/divider/ram_reg_i_969_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.299 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/divider/ram_reg_i_900_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/divider/ram_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/divider/ram_reg_i_825_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/divider/ram_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/divider/ram_reg_i_758_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/divider/ram_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/divider/ram_reg_i_689_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/divider/ram_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/divider/ram_reg_i_613_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/divider/ram_reg_i_525/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/divider/ram_reg_i_525_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/divider/ram_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/divider/ram_reg_i_428_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/divider/ram_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/divider/ram_reg_i_329_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.254 r  alum/divider/ram_reg_i_204/CO[1]
                         net (fo=55, routed)          0.908    68.162    alum/divider/d0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.491 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    68.491    alum/divider/ram_reg_i_975_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.041 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    69.041    alum/divider/ram_reg_i_906_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.155 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    69.155    alum/divider/ram_reg_i_835_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.269 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    69.269    alum/divider/ram_reg_i_769_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  alum/divider/ram_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    69.383    alum/divider/ram_reg_i_763_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  alum/divider/ram_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    69.497    alum/divider/ram_reg_i_700_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.611 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    69.611    alum/divider/ram_reg_i_623_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.725 r  alum/divider/ram_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    69.725    alum/divider/ram_reg_i_534_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.839 r  alum/divider/ram_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    69.839    alum/divider/ram_reg_i_443_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.996 r  alum/divider/ram_reg_i_339/CO[1]
                         net (fo=55, routed)          0.976    70.972    alum/divider/d0[8]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    71.301 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    71.301    alum/divider/ram_reg_i_972_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.834 r  alum/divider/ram_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    71.834    alum/divider/ram_reg_i_905_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.951 r  alum/divider/ram_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/divider/ram_reg_i_834_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.068 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    72.068    alum/divider/ram_reg_i_768_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.185 r  alum/divider/ram_reg_i_705/CO[3]
                         net (fo=1, routed)           0.000    72.185    alum/divider/ram_reg_i_705_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.302 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.302    alum/divider/ram_reg_i_628_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.419 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/divider/ram_reg_i_540_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.536 r  alum/divider/ram_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.536    alum/divider/ram_reg_i_449_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.653 r  alum/divider/ram_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    72.653    alum/divider/ram_reg_i_346_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.810 r  alum/divider/ram_reg_i_219/CO[1]
                         net (fo=55, routed)          1.103    73.912    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.244 r  alum/divider/ram_reg_i_984/O
                         net (fo=1, routed)           0.000    74.244    alum/divider/ram_reg_i_984_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.777 r  alum/divider/ram_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/divider/ram_reg_i_925_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.894 r  alum/divider/ram_reg_i_859/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/divider/ram_reg_i_859_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.011 r  alum/divider/ram_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    75.011    alum/divider/ram_reg_i_844_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.128 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_774_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.245 r  alum/divider/ram_reg_i_710/CO[3]
                         net (fo=1, routed)           0.000    75.245    alum/divider/ram_reg_i_710_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.362 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.362    alum/divider/ram_reg_i_635_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.479 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.000    75.479    alum/divider/ram_reg_i_549_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.596 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/divider/ram_reg_i_456_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.753 r  alum/divider/ram_reg_i_355/CO[1]
                         net (fo=55, routed)          1.104    76.857    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    77.189 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    77.189    alum/divider/ram_reg_i_981_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.739 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    77.739    alum/divider/ram_reg_i_920_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.853 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    77.853    alum/divider/ram_reg_i_854_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.967 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    77.967    alum/divider/ram_reg_i_785_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.081 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    78.081    alum/divider/ram_reg_i_779_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.195 r  alum/divider/ram_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    78.195    alum/divider/ram_reg_i_715_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.309 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.309    alum/divider/ram_reg_i_640_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.423 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    78.423    alum/divider/ram_reg_i_555_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.537 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    78.537    alum/divider/ram_reg_i_467_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.694 r  alum/divider/ram_reg_i_365/CO[1]
                         net (fo=55, routed)          0.806    79.500    alum/divider/d0[5]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.829 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    79.829    alum/divider/ram_reg_i_978_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.379 r  alum/divider/ram_reg_i_919/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/divider/ram_reg_i_919_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/divider/ram_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/divider/ram_reg_i_853_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/divider/ram_reg_i_784_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/divider/ram_reg_i_720/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/divider/ram_reg_i_720_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.949 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    80.949    alum/divider/ram_reg_i_560_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.063 r  alum/divider/ram_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000    81.063    alum/divider/ram_reg_i_470_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.177 r  alum/divider/ram_reg_i_367/CO[3]
                         net (fo=1, routed)           0.000    81.177    alum/divider/ram_reg_i_367_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.334 r  alum/divider/ram_reg_i_239/CO[1]
                         net (fo=55, routed)          0.941    82.275    alum/divider/d0[4]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    82.604 r  alum/divider/ram_reg_i_987/O
                         net (fo=1, routed)           0.000    82.604    alum/divider/ram_reg_i_987_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.154 r  alum/divider/ram_reg_i_934/CO[3]
                         net (fo=1, routed)           0.000    83.154    alum/divider/ram_reg_i_934_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  alum/divider/ram_reg_i_864/CO[3]
                         net (fo=1, routed)           0.000    83.268    alum/divider/ram_reg_i_864_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    83.382    alum/divider/ram_reg_i_790_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  alum/divider/ram_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/divider/ram_reg_i_725_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.610    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.724 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    83.724    alum/divider/ram_reg_i_565_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.838 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    83.838    alum/divider/ram_reg_i_475_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.952 r  alum/divider/ram_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    83.952    alum/divider/ram_reg_i_373_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.109 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.072    85.181    alum/divider/d0[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.981 r  alum/divider/ram_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/divider/ram_reg_i_939_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/divider/ram_reg_i_869_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/divider/ram_reg_i_795_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.332 r  alum/divider/ram_reg_i_730/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/divider/ram_reg_i_730_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.449 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/divider/ram_reg_i_655_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.566 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    86.566    alum/divider/ram_reg_i_570_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.683 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    86.683    alum/divider/ram_reg_i_483_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.800 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    86.800    alum/divider/ram_reg_i_380_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/divider/ram_reg_i_254/CO[1]
                         net (fo=55, routed)          0.891    87.848    alum/divider/d0[2]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.180 r  alum/divider/ram_reg_i_993/O
                         net (fo=1, routed)           0.000    88.180    alum/divider/ram_reg_i_993_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.730 r  alum/divider/ram_reg_i_944/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/divider/ram_reg_i_944_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.844 r  alum/divider/ram_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    88.844    alum/divider/ram_reg_i_874_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.958 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.958    alum/divider/ram_reg_i_800_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.072 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_735_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_488_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_385/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_385_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.685 r  alum/divider/ram_reg_i_259/CO[1]
                         net (fo=55, routed)          1.086    90.771    alum/divider/d0[1]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.100 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.100    alum/divider/ram_reg_i_1002_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.632 r  alum/divider/ram_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000    91.632    alum/divider/ram_reg_i_994_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.746 r  alum/divider/ram_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    91.746    alum/divider/ram_reg_i_949_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.860 r  alum/divider/ram_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    91.860    alum/divider/ram_reg_i_879_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.974 r  alum/divider/ram_reg_i_805/CO[3]
                         net (fo=1, routed)           0.000    91.974    alum/divider/ram_reg_i_805_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.088 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    92.088    alum/divider/ram_reg_i_740_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.202 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.202    alum/divider/ram_reg_i_665_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.316 r  alum/divider/ram_reg_i_580/CO[3]
                         net (fo=1, routed)           0.000    92.316    alum/divider/ram_reg_i_580_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.430 r  alum/divider/ram_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.430    alum/divider/ram_reg_i_493_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.701 r  alum/divider/ram_reg_i_388/CO[0]
                         net (fo=1, routed)           0.659    93.360    sm/d0[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.373    93.733 r  sm/ram_reg_i_263/O
                         net (fo=1, routed)           0.413    94.145    sm/ram_reg_i_263_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.269 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    94.269    sm/ram_reg_i_138_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    94.481 r  sm/ram_reg_i_42/O
                         net (fo=9, routed)           1.074    95.555    sm/M_alum_out[0]
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.299    95.854 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.452    96.306    sm/D_states_q[1]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I4_O)        0.124    96.430 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.528    96.958    sm/D_states_d__0[3]
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.514   101.514    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.119   101.633    
                         clock uncertainty           -0.149   101.484    
    SLICE_X61Y12         FDRE (Setup_fdre_C_D)       -0.067   101.417    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.417    
                         arrival time                         -96.958    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.143ns  (logic 54.662ns (57.453%)  route 40.481ns (42.548%))
  Logic Levels:           274  (CARRY4=237 LUT2=17 LUT3=12 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.633     1.633    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  sm/D_states_q_reg[3]/Q
                         net (fo=187, routed)         2.236     4.325    sm/D_states_q[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.449 r  sm/D_states_q[2]_i_38/O
                         net (fo=3, routed)           1.243     5.692    sm/D_states_q[2]_i_38_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.816 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.873     6.689    sm/ram_reg_i_274_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  sm/ram_reg_i_147/O
                         net (fo=13, routed)          0.592     7.406    L_reg/M_sm_ra2[0]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.530 f  L_reg/ram_reg_i_326/O
                         net (fo=1, routed)           1.107     8.637    sm/D_registers_q[7][12]_i_89
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.156     8.793 r  sm/ram_reg_i_199/O
                         net (fo=58, routed)          0.553     9.345    alum/divider/D_registers_q[7][12]_i_675_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.213 r  alum/divider/D_registers_q_reg[7][12]_i_648/CO[3]
                         net (fo=1, routed)           0.000    10.213    alum/divider/D_registers_q_reg[7][12]_i_648_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.330    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  alum/divider/D_registers_q_reg[7][12]_i_643/CO[1]
                         net (fo=17, routed)          0.682    11.170    alum/divider/D_registers_q_reg[7][12]_i_643_n_2
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.332    11.502 r  alum/divider/D_registers_q[7][12]_i_661/O
                         net (fo=1, routed)           0.000    11.502    alum/divider/D_registers_q[7][12]_i_661_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.035 r  alum/divider/D_registers_q_reg[7][12]_i_634/CO[3]
                         net (fo=1, routed)           0.000    12.035    alum/divider/D_registers_q_reg[7][12]_i_634_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.152 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=1, routed)           0.000    12.152    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    12.269    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.386 r  alum/divider/D_registers_q_reg[7][12]_i_623/CO[3]
                         net (fo=19, routed)          1.103    13.489    alum/divider/D_registers_q_reg[7][12]_i_623_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.613 r  alum/divider/D_registers_q[7][12]_i_642/O
                         net (fo=1, routed)           0.000    13.613    alum/divider/D_registers_q[7][12]_i_642_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  alum/divider/D_registers_q_reg[7][12]_i_614/CO[3]
                         net (fo=1, routed)           0.000    14.163    alum/divider/D_registers_q_reg[7][12]_i_614_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.277 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.277    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.391 r  alum/divider/D_registers_q_reg[7][12]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/divider/D_registers_q_reg[7][12]_i_604_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  alum/divider/D_registers_q_reg[7][12]_i_603/CO[3]
                         net (fo=1, routed)           0.000    14.505    alum/divider/D_registers_q_reg[7][12]_i_603_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.776 r  alum/divider/D_registers_q_reg[7][12]_i_601/CO[0]
                         net (fo=21, routed)          0.787    15.562    alum/divider/D_registers_q_reg[7][12]_i_601_n_3
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.373    15.935 r  alum/divider/D_registers_q[7][12]_i_622/O
                         net (fo=1, routed)           0.000    15.935    alum/divider/D_registers_q[7][12]_i_622_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.468 r  alum/divider/D_registers_q_reg[7][12]_i_592/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/divider/D_registers_q_reg[7][12]_i_592_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    16.585    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  alum/divider/D_registers_q_reg[7][12]_i_582/CO[3]
                         net (fo=1, routed)           0.000    16.702    alum/divider/D_registers_q_reg[7][12]_i_582_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  alum/divider/D_registers_q_reg[7][12]_i_581/CO[3]
                         net (fo=1, routed)           0.000    16.819    alum/divider/D_registers_q_reg[7][12]_i_581_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.976 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[1]
                         net (fo=23, routed)          0.907    17.884    alum/divider/D_registers_q_reg[7][12]_i_578_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.332    18.216 r  alum/divider/D_registers_q[7][12]_i_600/O
                         net (fo=1, routed)           0.000    18.216    alum/divider/D_registers_q[7][12]_i_600_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.766 r  alum/divider/D_registers_q_reg[7][12]_i_569/CO[3]
                         net (fo=1, routed)           0.000    18.766    alum/divider/D_registers_q_reg[7][12]_i_569_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.880 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    18.880    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.994 r  alum/divider/D_registers_q_reg[7][12]_i_559/CO[3]
                         net (fo=1, routed)           0.000    18.994    alum/divider/D_registers_q_reg[7][12]_i_559_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.108 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    19.108    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.336 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[2]
                         net (fo=25, routed)          0.911    20.247    alum/divider/D_registers_q_reg[7][12]_i_554_n_1
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.560 r  alum/divider/D_registers_q[7][12]_i_577/O
                         net (fo=1, routed)           0.000    20.560    alum/divider/D_registers_q[7][12]_i_577_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.093 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.093    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.210 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.210    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.327 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    21.327    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.444 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    21.444    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.561 r  alum/divider/D_registers_q_reg[7][12]_i_529/CO[3]
                         net (fo=27, routed)          0.980    22.541    alum/divider/D_registers_q_reg[7][12]_i_529_n_0
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    22.665 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    22.665    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.215 r  alum/divider/D_registers_q_reg[7][12]_i_520/CO[3]
                         net (fo=1, routed)           0.000    23.215    alum/divider/D_registers_q_reg[7][12]_i_520_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.329 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.329    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.443 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.557 r  alum/divider/D_registers_q_reg[7][12]_i_509/CO[3]
                         net (fo=1, routed)           0.000    23.557    alum/divider/D_registers_q_reg[7][12]_i_509_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_508/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.942 r  alum/divider/D_registers_q_reg[7][12]_i_482/CO[0]
                         net (fo=29, routed)          0.925    24.867    alum/divider/D_registers_q_reg[7][12]_i_482_n_3
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.696 r  alum/divider/D_registers_q_reg[7][12]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/divider/D_registers_q_reg[7][12]_i_495_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.038 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    26.038    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.152 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.152    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.309 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[1]
                         net (fo=31, routed)          1.008    27.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_2
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.329    27.646 r  alum/divider/D_registers_q[7][12]_i_503/O
                         net (fo=1, routed)           0.000    27.646    alum/divider/D_registers_q[7][12]_i_503_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.179 r  alum/divider/D_registers_q_reg[7][12]_i_468/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/divider/D_registers_q_reg[7][12]_i_468_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.296 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.296    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[3]
                         net (fo=1, routed)           0.000    28.413    alum/divider/D_registers_q_reg[7][12]_i_458_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.530 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    28.530    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.647 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    28.647    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.876 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[2]
                         net (fo=33, routed)          0.742    29.618    alum/divider/D_registers_q_reg[7][12]_i_425_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.310    29.928 r  alum/divider/D_registers_q[7][12]_i_476/O
                         net (fo=1, routed)           0.000    29.928    alum/divider/D_registers_q[7][12]_i_476_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  alum/divider/D_registers_q_reg[7][12]_i_440/CO[3]
                         net (fo=1, routed)           0.000    30.478    alum/divider/D_registers_q_reg[7][12]_i_440_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.592    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/divider/D_registers_q_reg[7][12]_i_424/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/divider/D_registers_q_reg[7][12]_i_424_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/divider/D_registers_q_reg[7][12]_i_395/CO[3]
                         net (fo=35, routed)          1.212    32.260    alum/divider/D_registers_q_reg[7][12]_i_395_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.384 r  alum/divider/D_registers_q[7][12]_i_448/O
                         net (fo=1, routed)           0.000    32.384    alum/divider/D_registers_q[7][12]_i_448_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.934 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    33.048    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.162    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    33.276    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  alum/divider/D_registers_q_reg[7][12]_i_394/CO[3]
                         net (fo=1, routed)           0.009    33.399    alum/divider/D_registers_q_reg[7][12]_i_394_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.513 r  alum/divider/D_registers_q_reg[7][12]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][12]_i_369_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.784 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[0]
                         net (fo=37, routed)          0.970    34.754    alum/divider/D_registers_q_reg[7][12]_i_338_n_3
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.373    35.127 r  alum/divider/D_registers_q[7][12]_i_419/O
                         net (fo=1, routed)           0.000    35.127    alum/divider/D_registers_q[7][12]_i_419_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.677 r  alum/divider/D_registers_q_reg[7][12]_i_381/CO[3]
                         net (fo=1, routed)           0.000    35.677    alum/divider/D_registers_q_reg[7][12]_i_381_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    35.791    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    35.905    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.009    36.028    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  alum/divider/D_registers_q_reg[7][12]_i_364/CO[3]
                         net (fo=1, routed)           0.000    36.142    alum/divider/D_registers_q_reg[7][12]_i_364_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    36.256    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.413 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[1]
                         net (fo=39, routed)          0.912    37.325    alum/divider/D_registers_q_reg[7][12]_i_305_n_2
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.329    37.654 r  alum/divider/D_registers_q[7][12]_i_389/O
                         net (fo=1, routed)           0.000    37.654    alum/divider/D_registers_q[7][12]_i_389_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.187 r  alum/divider/D_registers_q_reg[7][12]_i_351/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/divider/D_registers_q_reg[7][12]_i_351_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.421 r  alum/divider/D_registers_q_reg[7][12]_i_341/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/divider/D_registers_q_reg[7][12]_i_341_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.538 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.009    38.547    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.664 r  alum/divider/D_registers_q_reg[7][12]_i_332/CO[3]
                         net (fo=1, routed)           0.000    38.664    alum/divider/D_registers_q_reg[7][12]_i_332_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.781 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    38.781    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.010 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[2]
                         net (fo=41, routed)          0.789    39.798    alum/divider/D_registers_q_reg[7][12]_i_271_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.310    40.108 r  alum/divider/D_registers_q[7][12]_i_359/O
                         net (fo=1, routed)           0.000    40.108    alum/divider/D_registers_q[7][12]_i_359_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  alum/divider/D_registers_q_reg[7][12]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.658    alum/divider/D_registers_q_reg[7][12]_i_319_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    40.772    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  alum/divider/D_registers_q_reg[7][12]_i_309/CO[3]
                         net (fo=1, routed)           0.000    40.886    alum/divider/D_registers_q_reg[7][12]_i_309_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.009    41.009    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_299_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.237 r  alum/divider/D_registers_q_reg[7][12]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.237    alum/divider/D_registers_q_reg[7][12]_i_270_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.351 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=43, routed)          1.323    42.674    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    42.798 r  alum/divider/D_registers_q[7][12]_i_327/O
                         net (fo=1, routed)           0.000    42.798    alum/divider/D_registers_q[7][12]_i_327_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.348 r  alum/divider/D_registers_q_reg[7][12]_i_286/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][12]_i_286_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.462 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    43.462    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    43.576    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    43.690    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  alum/divider/D_registers_q_reg[7][12]_i_265/CO[3]
                         net (fo=1, routed)           0.000    43.804    alum/divider/D_registers_q_reg[7][12]_i_265_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.918 r  alum/divider/D_registers_q_reg[7][12]_i_231/CO[3]
                         net (fo=1, routed)           0.000    43.918    alum/divider/D_registers_q_reg[7][12]_i_231_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.032 r  alum/divider/D_registers_q_reg[7][12]_i_200/CO[3]
                         net (fo=1, routed)           0.009    44.041    alum/divider/D_registers_q_reg[7][12]_i_200_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.312 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[0]
                         net (fo=45, routed)          1.145    45.457    alum/divider/D_registers_q_reg[7][12]_i_168_n_3
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.830 r  alum/divider/D_registers_q[7][12]_i_294/O
                         net (fo=1, routed)           0.000    45.830    alum/divider/D_registers_q[7][12]_i_294_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.380 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/divider/D_registers_q_reg[7][12]_i_242/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/divider/D_registers_q_reg[7][12]_i_242_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.722 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    46.722    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.836 r  alum/divider/D_registers_q_reg[7][12]_i_226/CO[3]
                         net (fo=1, routed)           0.000    46.836    alum/divider/D_registers_q_reg[7][12]_i_226_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.950 r  alum/divider/D_registers_q_reg[7][12]_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.950    alum/divider/D_registers_q_reg[7][12]_i_195_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.064 r  alum/divider/D_registers_q_reg[7][12]_i_167/CO[3]
                         net (fo=1, routed)           0.000    47.064    alum/divider/D_registers_q_reg[7][12]_i_167_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.221 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[1]
                         net (fo=47, routed)          1.069    48.291    alum/divider/D_registers_q_reg[7][12]_i_142_n_2
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.620 r  alum/divider/D_registers_q[7][12]_i_260/O
                         net (fo=1, routed)           0.000    48.620    alum/divider/D_registers_q[7][12]_i_260_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.170 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    49.170    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.284 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    49.284    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.397 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    49.397    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.511 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.000    49.511    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  alum/divider/D_registers_q_reg[7][12]_i_190/CO[3]
                         net (fo=1, routed)           0.000    49.625    alum/divider/D_registers_q_reg[7][12]_i_190_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  alum/divider/D_registers_q_reg[7][12]_i_162/CO[3]
                         net (fo=1, routed)           0.000    49.739    alum/divider/D_registers_q_reg[7][12]_i_162_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  alum/divider/D_registers_q_reg[7][12]_i_141/CO[3]
                         net (fo=1, routed)           0.000    49.853    alum/divider/D_registers_q_reg[7][12]_i_141_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.081 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[2]
                         net (fo=49, routed)          1.135    51.216    alum/divider/D_registers_q_reg[7][12]_i_110_n_1
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.313    51.529 r  alum/divider/D_registers_q[7][12]_i_240/O
                         net (fo=1, routed)           0.000    51.529    alum/divider/D_registers_q[7][12]_i_240_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.079 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    52.079    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.193 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.193    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.307 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.307    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.421 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    52.421    alum/divider/D_registers_q_reg[7][12]_i_175_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.535 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.535    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.649 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    52.649    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.763 r  alum/divider/D_registers_q_reg[7][12]_i_109/CO[3]
                         net (fo=1, routed)           0.000    52.763    alum/divider/D_registers_q_reg[7][12]_i_109_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.877 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=51, routed)          1.182    54.059    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124    54.183 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    54.183    alum/divider/ram_reg_i_966_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.733 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.733    alum/divider/ram_reg_i_895_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.847 r  alum/divider/D_registers_q_reg[7][12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    54.847    alum/divider/D_registers_q_reg[7][12]_i_170_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.961 r  alum/divider/D_registers_q_reg[7][12]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.961    alum/divider/D_registers_q_reg[7][12]_i_148_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.075 r  alum/divider/D_registers_q_reg[7][12]_i_147/CO[3]
                         net (fo=1, routed)           0.000    55.075    alum/divider/D_registers_q_reg[7][12]_i_147_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.189 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    55.189    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.303 r  alum/divider/D_registers_q_reg[7][12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    55.303    alum/divider/D_registers_q_reg[7][12]_i_104_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.417 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    55.417    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.531 r  alum/divider/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.531    alum/divider/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.802 r  alum/divider/D_registers_q_reg[7][12]_i_44/CO[0]
                         net (fo=52, routed)          1.059    56.861    alum/divider/D_registers_q_reg[7][12]_i_44_n_3
    SLICE_X14Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.705 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    57.705    alum/divider/ram_reg_i_890_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  alum/divider/ram_reg_i_820/CO[3]
                         net (fo=1, routed)           0.000    57.822    alum/divider/ram_reg_i_820_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.939 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.939    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.056 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.056    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.173 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    58.173    alum/divider/D_registers_q_reg[7][12]_i_99_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.290 r  alum/divider/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.290    alum/divider/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.407 r  alum/divider/D_registers_q_reg[7][12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    58.407    alum/divider/D_registers_q_reg[7][12]_i_62_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.524 r  alum/divider/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    58.524    alum/divider/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_28/CO[1]
                         net (fo=55, routed)          1.301    59.982    alum/divider/d0[12]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    60.314 r  alum/divider/ram_reg_i_959/O
                         net (fo=1, routed)           0.000    60.314    alum/divider/ram_reg_i_959_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.864 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    60.864    alum/divider/ram_reg_i_885_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.978 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    60.978    alum/divider/ram_reg_i_815_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.092 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    61.092    alum/divider/ram_reg_i_753_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.206 r  alum/divider/ram_reg_i_747/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/divider/ram_reg_i_747_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.320 r  alum/divider/ram_reg_i_676/CO[3]
                         net (fo=1, routed)           0.000    61.320    alum/divider/ram_reg_i_676_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.434 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.434    alum/divider/ram_reg_i_598_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_512_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/divider/ram_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/divider/ram_reg_i_411_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.819 r  alum/divider/ram_reg_i_310/CO[1]
                         net (fo=55, routed)          1.006    62.825    alum/divider/d0[11]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.610 r  alum/divider/ram_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    63.610    alum/divider/ram_reg_i_884_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.724 r  alum/divider/ram_reg_i_814/CO[3]
                         net (fo=1, routed)           0.000    63.724    alum/divider/ram_reg_i_814_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.838 r  alum/divider/ram_reg_i_752/CO[3]
                         net (fo=1, routed)           0.000    63.838    alum/divider/ram_reg_i_752_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.952 r  alum/divider/ram_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/divider/ram_reg_i_684_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.066 r  alum/divider/ram_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    64.066    alum/divider/ram_reg_i_608_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.180 r  alum/divider/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.180    alum/divider/ram_reg_i_520_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.294 r  alum/divider/ram_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/divider/ram_reg_i_421_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/divider/ram_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/divider/ram_reg_i_319_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.565 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.855    65.420    alum/divider/d0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.749 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    65.749    alum/divider/ram_reg_i_969_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.299 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/divider/ram_reg_i_900_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/divider/ram_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/divider/ram_reg_i_825_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/divider/ram_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/divider/ram_reg_i_758_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/divider/ram_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/divider/ram_reg_i_689_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/divider/ram_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/divider/ram_reg_i_613_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/divider/ram_reg_i_525/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/divider/ram_reg_i_525_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/divider/ram_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/divider/ram_reg_i_428_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/divider/ram_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/divider/ram_reg_i_329_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.254 r  alum/divider/ram_reg_i_204/CO[1]
                         net (fo=55, routed)          0.908    68.162    alum/divider/d0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.491 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    68.491    alum/divider/ram_reg_i_975_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.041 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    69.041    alum/divider/ram_reg_i_906_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.155 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    69.155    alum/divider/ram_reg_i_835_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.269 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    69.269    alum/divider/ram_reg_i_769_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  alum/divider/ram_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    69.383    alum/divider/ram_reg_i_763_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  alum/divider/ram_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    69.497    alum/divider/ram_reg_i_700_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.611 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    69.611    alum/divider/ram_reg_i_623_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.725 r  alum/divider/ram_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    69.725    alum/divider/ram_reg_i_534_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.839 r  alum/divider/ram_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    69.839    alum/divider/ram_reg_i_443_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.996 r  alum/divider/ram_reg_i_339/CO[1]
                         net (fo=55, routed)          0.976    70.972    alum/divider/d0[8]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    71.301 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    71.301    alum/divider/ram_reg_i_972_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.834 r  alum/divider/ram_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    71.834    alum/divider/ram_reg_i_905_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.951 r  alum/divider/ram_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/divider/ram_reg_i_834_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.068 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    72.068    alum/divider/ram_reg_i_768_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.185 r  alum/divider/ram_reg_i_705/CO[3]
                         net (fo=1, routed)           0.000    72.185    alum/divider/ram_reg_i_705_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.302 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.302    alum/divider/ram_reg_i_628_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.419 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/divider/ram_reg_i_540_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.536 r  alum/divider/ram_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.536    alum/divider/ram_reg_i_449_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.653 r  alum/divider/ram_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    72.653    alum/divider/ram_reg_i_346_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.810 r  alum/divider/ram_reg_i_219/CO[1]
                         net (fo=55, routed)          1.103    73.912    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.244 r  alum/divider/ram_reg_i_984/O
                         net (fo=1, routed)           0.000    74.244    alum/divider/ram_reg_i_984_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.777 r  alum/divider/ram_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/divider/ram_reg_i_925_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.894 r  alum/divider/ram_reg_i_859/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/divider/ram_reg_i_859_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.011 r  alum/divider/ram_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    75.011    alum/divider/ram_reg_i_844_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.128 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_774_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.245 r  alum/divider/ram_reg_i_710/CO[3]
                         net (fo=1, routed)           0.000    75.245    alum/divider/ram_reg_i_710_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.362 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.362    alum/divider/ram_reg_i_635_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.479 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.000    75.479    alum/divider/ram_reg_i_549_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.596 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/divider/ram_reg_i_456_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.753 r  alum/divider/ram_reg_i_355/CO[1]
                         net (fo=55, routed)          1.104    76.857    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    77.189 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    77.189    alum/divider/ram_reg_i_981_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.739 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    77.739    alum/divider/ram_reg_i_920_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.853 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    77.853    alum/divider/ram_reg_i_854_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.967 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    77.967    alum/divider/ram_reg_i_785_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.081 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    78.081    alum/divider/ram_reg_i_779_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.195 r  alum/divider/ram_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    78.195    alum/divider/ram_reg_i_715_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.309 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.309    alum/divider/ram_reg_i_640_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.423 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    78.423    alum/divider/ram_reg_i_555_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.537 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    78.537    alum/divider/ram_reg_i_467_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.694 r  alum/divider/ram_reg_i_365/CO[1]
                         net (fo=55, routed)          0.806    79.500    alum/divider/d0[5]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.829 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    79.829    alum/divider/ram_reg_i_978_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.379 r  alum/divider/ram_reg_i_919/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/divider/ram_reg_i_919_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/divider/ram_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/divider/ram_reg_i_853_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/divider/ram_reg_i_784_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/divider/ram_reg_i_720/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/divider/ram_reg_i_720_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.949 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    80.949    alum/divider/ram_reg_i_560_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.063 r  alum/divider/ram_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000    81.063    alum/divider/ram_reg_i_470_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.177 r  alum/divider/ram_reg_i_367/CO[3]
                         net (fo=1, routed)           0.000    81.177    alum/divider/ram_reg_i_367_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.334 r  alum/divider/ram_reg_i_239/CO[1]
                         net (fo=55, routed)          0.941    82.275    alum/divider/d0[4]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    82.604 r  alum/divider/ram_reg_i_987/O
                         net (fo=1, routed)           0.000    82.604    alum/divider/ram_reg_i_987_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.154 r  alum/divider/ram_reg_i_934/CO[3]
                         net (fo=1, routed)           0.000    83.154    alum/divider/ram_reg_i_934_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  alum/divider/ram_reg_i_864/CO[3]
                         net (fo=1, routed)           0.000    83.268    alum/divider/ram_reg_i_864_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    83.382    alum/divider/ram_reg_i_790_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  alum/divider/ram_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/divider/ram_reg_i_725_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.610    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.724 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    83.724    alum/divider/ram_reg_i_565_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.838 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    83.838    alum/divider/ram_reg_i_475_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.952 r  alum/divider/ram_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    83.952    alum/divider/ram_reg_i_373_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.109 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.072    85.181    alum/divider/d0[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.981 r  alum/divider/ram_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/divider/ram_reg_i_939_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/divider/ram_reg_i_869_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/divider/ram_reg_i_795_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.332 r  alum/divider/ram_reg_i_730/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/divider/ram_reg_i_730_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.449 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/divider/ram_reg_i_655_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.566 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    86.566    alum/divider/ram_reg_i_570_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.683 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    86.683    alum/divider/ram_reg_i_483_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.800 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    86.800    alum/divider/ram_reg_i_380_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/divider/ram_reg_i_254/CO[1]
                         net (fo=55, routed)          0.891    87.848    alum/divider/d0[2]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.180 r  alum/divider/ram_reg_i_993/O
                         net (fo=1, routed)           0.000    88.180    alum/divider/ram_reg_i_993_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.730 r  alum/divider/ram_reg_i_944/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/divider/ram_reg_i_944_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.844 r  alum/divider/ram_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    88.844    alum/divider/ram_reg_i_874_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.958 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.958    alum/divider/ram_reg_i_800_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.072 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_735_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_488_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_385/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_385_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.685 r  alum/divider/ram_reg_i_259/CO[1]
                         net (fo=55, routed)          1.086    90.771    alum/divider/d0[1]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.100 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.100    alum/divider/ram_reg_i_1002_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.632 r  alum/divider/ram_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000    91.632    alum/divider/ram_reg_i_994_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.746 r  alum/divider/ram_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    91.746    alum/divider/ram_reg_i_949_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.860 r  alum/divider/ram_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    91.860    alum/divider/ram_reg_i_879_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.974 r  alum/divider/ram_reg_i_805/CO[3]
                         net (fo=1, routed)           0.000    91.974    alum/divider/ram_reg_i_805_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.088 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    92.088    alum/divider/ram_reg_i_740_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.202 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.202    alum/divider/ram_reg_i_665_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.316 r  alum/divider/ram_reg_i_580/CO[3]
                         net (fo=1, routed)           0.000    92.316    alum/divider/ram_reg_i_580_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.430 r  alum/divider/ram_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.430    alum/divider/ram_reg_i_493_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.701 r  alum/divider/ram_reg_i_388/CO[0]
                         net (fo=1, routed)           0.659    93.360    sm/d0[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.373    93.733 r  sm/ram_reg_i_263/O
                         net (fo=1, routed)           0.413    94.145    sm/ram_reg_i_263_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.269 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    94.269    sm/ram_reg_i_138_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    94.481 r  sm/ram_reg_i_42/O
                         net (fo=9, routed)           1.074    95.555    sm/M_alum_out[0]
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.299    95.854 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.419    96.273    sm/D_states_q[1]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.124    96.397 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379    96.776    sm/D_states_d__0[1]
    SLICE_X61Y14         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.513   101.513    sm/clk_out1
    SLICE_X61Y14         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.094   101.607    
                         clock uncertainty           -0.149   101.458    
    SLICE_X61Y14         FDSE (Setup_fdse_C_D)       -0.047   101.411    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.411    
                         arrival time                         -96.776    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.032ns  (logic 54.662ns (57.519%)  route 40.371ns (42.481%))
  Logic Levels:           274  (CARRY4=237 LUT2=17 LUT3=12 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 101.451 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.633     1.633    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  sm/D_states_q_reg[3]/Q
                         net (fo=187, routed)         2.236     4.325    sm/D_states_q[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.449 r  sm/D_states_q[2]_i_38/O
                         net (fo=3, routed)           1.243     5.692    sm/D_states_q[2]_i_38_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.816 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.873     6.689    sm/ram_reg_i_274_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  sm/ram_reg_i_147/O
                         net (fo=13, routed)          0.592     7.406    L_reg/M_sm_ra2[0]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.530 f  L_reg/ram_reg_i_326/O
                         net (fo=1, routed)           1.107     8.637    sm/D_registers_q[7][12]_i_89
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.156     8.793 r  sm/ram_reg_i_199/O
                         net (fo=58, routed)          0.553     9.345    alum/divider/D_registers_q[7][12]_i_675_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.213 r  alum/divider/D_registers_q_reg[7][12]_i_648/CO[3]
                         net (fo=1, routed)           0.000    10.213    alum/divider/D_registers_q_reg[7][12]_i_648_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.330    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  alum/divider/D_registers_q_reg[7][12]_i_643/CO[1]
                         net (fo=17, routed)          0.682    11.170    alum/divider/D_registers_q_reg[7][12]_i_643_n_2
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.332    11.502 r  alum/divider/D_registers_q[7][12]_i_661/O
                         net (fo=1, routed)           0.000    11.502    alum/divider/D_registers_q[7][12]_i_661_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.035 r  alum/divider/D_registers_q_reg[7][12]_i_634/CO[3]
                         net (fo=1, routed)           0.000    12.035    alum/divider/D_registers_q_reg[7][12]_i_634_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.152 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=1, routed)           0.000    12.152    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    12.269    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.386 r  alum/divider/D_registers_q_reg[7][12]_i_623/CO[3]
                         net (fo=19, routed)          1.103    13.489    alum/divider/D_registers_q_reg[7][12]_i_623_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.613 r  alum/divider/D_registers_q[7][12]_i_642/O
                         net (fo=1, routed)           0.000    13.613    alum/divider/D_registers_q[7][12]_i_642_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  alum/divider/D_registers_q_reg[7][12]_i_614/CO[3]
                         net (fo=1, routed)           0.000    14.163    alum/divider/D_registers_q_reg[7][12]_i_614_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.277 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.277    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.391 r  alum/divider/D_registers_q_reg[7][12]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/divider/D_registers_q_reg[7][12]_i_604_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  alum/divider/D_registers_q_reg[7][12]_i_603/CO[3]
                         net (fo=1, routed)           0.000    14.505    alum/divider/D_registers_q_reg[7][12]_i_603_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.776 r  alum/divider/D_registers_q_reg[7][12]_i_601/CO[0]
                         net (fo=21, routed)          0.787    15.562    alum/divider/D_registers_q_reg[7][12]_i_601_n_3
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.373    15.935 r  alum/divider/D_registers_q[7][12]_i_622/O
                         net (fo=1, routed)           0.000    15.935    alum/divider/D_registers_q[7][12]_i_622_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.468 r  alum/divider/D_registers_q_reg[7][12]_i_592/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/divider/D_registers_q_reg[7][12]_i_592_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    16.585    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  alum/divider/D_registers_q_reg[7][12]_i_582/CO[3]
                         net (fo=1, routed)           0.000    16.702    alum/divider/D_registers_q_reg[7][12]_i_582_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  alum/divider/D_registers_q_reg[7][12]_i_581/CO[3]
                         net (fo=1, routed)           0.000    16.819    alum/divider/D_registers_q_reg[7][12]_i_581_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.976 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[1]
                         net (fo=23, routed)          0.907    17.884    alum/divider/D_registers_q_reg[7][12]_i_578_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.332    18.216 r  alum/divider/D_registers_q[7][12]_i_600/O
                         net (fo=1, routed)           0.000    18.216    alum/divider/D_registers_q[7][12]_i_600_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.766 r  alum/divider/D_registers_q_reg[7][12]_i_569/CO[3]
                         net (fo=1, routed)           0.000    18.766    alum/divider/D_registers_q_reg[7][12]_i_569_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.880 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    18.880    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.994 r  alum/divider/D_registers_q_reg[7][12]_i_559/CO[3]
                         net (fo=1, routed)           0.000    18.994    alum/divider/D_registers_q_reg[7][12]_i_559_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.108 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    19.108    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.336 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[2]
                         net (fo=25, routed)          0.911    20.247    alum/divider/D_registers_q_reg[7][12]_i_554_n_1
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.560 r  alum/divider/D_registers_q[7][12]_i_577/O
                         net (fo=1, routed)           0.000    20.560    alum/divider/D_registers_q[7][12]_i_577_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.093 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.093    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.210 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.210    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.327 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    21.327    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.444 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    21.444    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.561 r  alum/divider/D_registers_q_reg[7][12]_i_529/CO[3]
                         net (fo=27, routed)          0.980    22.541    alum/divider/D_registers_q_reg[7][12]_i_529_n_0
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    22.665 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    22.665    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.215 r  alum/divider/D_registers_q_reg[7][12]_i_520/CO[3]
                         net (fo=1, routed)           0.000    23.215    alum/divider/D_registers_q_reg[7][12]_i_520_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.329 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.329    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.443 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.557 r  alum/divider/D_registers_q_reg[7][12]_i_509/CO[3]
                         net (fo=1, routed)           0.000    23.557    alum/divider/D_registers_q_reg[7][12]_i_509_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_508/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.942 r  alum/divider/D_registers_q_reg[7][12]_i_482/CO[0]
                         net (fo=29, routed)          0.925    24.867    alum/divider/D_registers_q_reg[7][12]_i_482_n_3
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.696 r  alum/divider/D_registers_q_reg[7][12]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/divider/D_registers_q_reg[7][12]_i_495_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.038 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    26.038    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.152 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.152    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.309 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[1]
                         net (fo=31, routed)          1.008    27.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_2
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.329    27.646 r  alum/divider/D_registers_q[7][12]_i_503/O
                         net (fo=1, routed)           0.000    27.646    alum/divider/D_registers_q[7][12]_i_503_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.179 r  alum/divider/D_registers_q_reg[7][12]_i_468/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/divider/D_registers_q_reg[7][12]_i_468_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.296 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.296    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[3]
                         net (fo=1, routed)           0.000    28.413    alum/divider/D_registers_q_reg[7][12]_i_458_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.530 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    28.530    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.647 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    28.647    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.876 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[2]
                         net (fo=33, routed)          0.742    29.618    alum/divider/D_registers_q_reg[7][12]_i_425_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.310    29.928 r  alum/divider/D_registers_q[7][12]_i_476/O
                         net (fo=1, routed)           0.000    29.928    alum/divider/D_registers_q[7][12]_i_476_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  alum/divider/D_registers_q_reg[7][12]_i_440/CO[3]
                         net (fo=1, routed)           0.000    30.478    alum/divider/D_registers_q_reg[7][12]_i_440_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.592    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/divider/D_registers_q_reg[7][12]_i_424/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/divider/D_registers_q_reg[7][12]_i_424_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/divider/D_registers_q_reg[7][12]_i_395/CO[3]
                         net (fo=35, routed)          1.212    32.260    alum/divider/D_registers_q_reg[7][12]_i_395_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.384 r  alum/divider/D_registers_q[7][12]_i_448/O
                         net (fo=1, routed)           0.000    32.384    alum/divider/D_registers_q[7][12]_i_448_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.934 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    33.048    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.162    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    33.276    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  alum/divider/D_registers_q_reg[7][12]_i_394/CO[3]
                         net (fo=1, routed)           0.009    33.399    alum/divider/D_registers_q_reg[7][12]_i_394_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.513 r  alum/divider/D_registers_q_reg[7][12]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][12]_i_369_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.784 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[0]
                         net (fo=37, routed)          0.970    34.754    alum/divider/D_registers_q_reg[7][12]_i_338_n_3
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.373    35.127 r  alum/divider/D_registers_q[7][12]_i_419/O
                         net (fo=1, routed)           0.000    35.127    alum/divider/D_registers_q[7][12]_i_419_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.677 r  alum/divider/D_registers_q_reg[7][12]_i_381/CO[3]
                         net (fo=1, routed)           0.000    35.677    alum/divider/D_registers_q_reg[7][12]_i_381_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    35.791    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    35.905    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.009    36.028    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  alum/divider/D_registers_q_reg[7][12]_i_364/CO[3]
                         net (fo=1, routed)           0.000    36.142    alum/divider/D_registers_q_reg[7][12]_i_364_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    36.256    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.413 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[1]
                         net (fo=39, routed)          0.912    37.325    alum/divider/D_registers_q_reg[7][12]_i_305_n_2
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.329    37.654 r  alum/divider/D_registers_q[7][12]_i_389/O
                         net (fo=1, routed)           0.000    37.654    alum/divider/D_registers_q[7][12]_i_389_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.187 r  alum/divider/D_registers_q_reg[7][12]_i_351/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/divider/D_registers_q_reg[7][12]_i_351_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.421 r  alum/divider/D_registers_q_reg[7][12]_i_341/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/divider/D_registers_q_reg[7][12]_i_341_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.538 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.009    38.547    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.664 r  alum/divider/D_registers_q_reg[7][12]_i_332/CO[3]
                         net (fo=1, routed)           0.000    38.664    alum/divider/D_registers_q_reg[7][12]_i_332_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.781 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    38.781    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.010 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[2]
                         net (fo=41, routed)          0.789    39.798    alum/divider/D_registers_q_reg[7][12]_i_271_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.310    40.108 r  alum/divider/D_registers_q[7][12]_i_359/O
                         net (fo=1, routed)           0.000    40.108    alum/divider/D_registers_q[7][12]_i_359_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  alum/divider/D_registers_q_reg[7][12]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.658    alum/divider/D_registers_q_reg[7][12]_i_319_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    40.772    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  alum/divider/D_registers_q_reg[7][12]_i_309/CO[3]
                         net (fo=1, routed)           0.000    40.886    alum/divider/D_registers_q_reg[7][12]_i_309_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.009    41.009    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_299_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.237 r  alum/divider/D_registers_q_reg[7][12]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.237    alum/divider/D_registers_q_reg[7][12]_i_270_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.351 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=43, routed)          1.323    42.674    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    42.798 r  alum/divider/D_registers_q[7][12]_i_327/O
                         net (fo=1, routed)           0.000    42.798    alum/divider/D_registers_q[7][12]_i_327_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.348 r  alum/divider/D_registers_q_reg[7][12]_i_286/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][12]_i_286_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.462 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    43.462    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    43.576    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    43.690    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  alum/divider/D_registers_q_reg[7][12]_i_265/CO[3]
                         net (fo=1, routed)           0.000    43.804    alum/divider/D_registers_q_reg[7][12]_i_265_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.918 r  alum/divider/D_registers_q_reg[7][12]_i_231/CO[3]
                         net (fo=1, routed)           0.000    43.918    alum/divider/D_registers_q_reg[7][12]_i_231_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.032 r  alum/divider/D_registers_q_reg[7][12]_i_200/CO[3]
                         net (fo=1, routed)           0.009    44.041    alum/divider/D_registers_q_reg[7][12]_i_200_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.312 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[0]
                         net (fo=45, routed)          1.145    45.457    alum/divider/D_registers_q_reg[7][12]_i_168_n_3
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.830 r  alum/divider/D_registers_q[7][12]_i_294/O
                         net (fo=1, routed)           0.000    45.830    alum/divider/D_registers_q[7][12]_i_294_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.380 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/divider/D_registers_q_reg[7][12]_i_242/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/divider/D_registers_q_reg[7][12]_i_242_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.722 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    46.722    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.836 r  alum/divider/D_registers_q_reg[7][12]_i_226/CO[3]
                         net (fo=1, routed)           0.000    46.836    alum/divider/D_registers_q_reg[7][12]_i_226_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.950 r  alum/divider/D_registers_q_reg[7][12]_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.950    alum/divider/D_registers_q_reg[7][12]_i_195_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.064 r  alum/divider/D_registers_q_reg[7][12]_i_167/CO[3]
                         net (fo=1, routed)           0.000    47.064    alum/divider/D_registers_q_reg[7][12]_i_167_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.221 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[1]
                         net (fo=47, routed)          1.069    48.291    alum/divider/D_registers_q_reg[7][12]_i_142_n_2
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.620 r  alum/divider/D_registers_q[7][12]_i_260/O
                         net (fo=1, routed)           0.000    48.620    alum/divider/D_registers_q[7][12]_i_260_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.170 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    49.170    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.284 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    49.284    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.397 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    49.397    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.511 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.000    49.511    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  alum/divider/D_registers_q_reg[7][12]_i_190/CO[3]
                         net (fo=1, routed)           0.000    49.625    alum/divider/D_registers_q_reg[7][12]_i_190_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  alum/divider/D_registers_q_reg[7][12]_i_162/CO[3]
                         net (fo=1, routed)           0.000    49.739    alum/divider/D_registers_q_reg[7][12]_i_162_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  alum/divider/D_registers_q_reg[7][12]_i_141/CO[3]
                         net (fo=1, routed)           0.000    49.853    alum/divider/D_registers_q_reg[7][12]_i_141_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.081 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[2]
                         net (fo=49, routed)          1.135    51.216    alum/divider/D_registers_q_reg[7][12]_i_110_n_1
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.313    51.529 r  alum/divider/D_registers_q[7][12]_i_240/O
                         net (fo=1, routed)           0.000    51.529    alum/divider/D_registers_q[7][12]_i_240_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.079 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    52.079    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.193 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.193    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.307 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.307    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.421 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    52.421    alum/divider/D_registers_q_reg[7][12]_i_175_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.535 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.535    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.649 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    52.649    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.763 r  alum/divider/D_registers_q_reg[7][12]_i_109/CO[3]
                         net (fo=1, routed)           0.000    52.763    alum/divider/D_registers_q_reg[7][12]_i_109_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.877 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=51, routed)          1.182    54.059    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124    54.183 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    54.183    alum/divider/ram_reg_i_966_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.733 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.733    alum/divider/ram_reg_i_895_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.847 r  alum/divider/D_registers_q_reg[7][12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    54.847    alum/divider/D_registers_q_reg[7][12]_i_170_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.961 r  alum/divider/D_registers_q_reg[7][12]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.961    alum/divider/D_registers_q_reg[7][12]_i_148_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.075 r  alum/divider/D_registers_q_reg[7][12]_i_147/CO[3]
                         net (fo=1, routed)           0.000    55.075    alum/divider/D_registers_q_reg[7][12]_i_147_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.189 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    55.189    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.303 r  alum/divider/D_registers_q_reg[7][12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    55.303    alum/divider/D_registers_q_reg[7][12]_i_104_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.417 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    55.417    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.531 r  alum/divider/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.531    alum/divider/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.802 r  alum/divider/D_registers_q_reg[7][12]_i_44/CO[0]
                         net (fo=52, routed)          1.059    56.861    alum/divider/D_registers_q_reg[7][12]_i_44_n_3
    SLICE_X14Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.705 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    57.705    alum/divider/ram_reg_i_890_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  alum/divider/ram_reg_i_820/CO[3]
                         net (fo=1, routed)           0.000    57.822    alum/divider/ram_reg_i_820_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.939 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.939    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.056 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.056    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.173 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    58.173    alum/divider/D_registers_q_reg[7][12]_i_99_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.290 r  alum/divider/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.290    alum/divider/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.407 r  alum/divider/D_registers_q_reg[7][12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    58.407    alum/divider/D_registers_q_reg[7][12]_i_62_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.524 r  alum/divider/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    58.524    alum/divider/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_28/CO[1]
                         net (fo=55, routed)          1.301    59.982    alum/divider/d0[12]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    60.314 r  alum/divider/ram_reg_i_959/O
                         net (fo=1, routed)           0.000    60.314    alum/divider/ram_reg_i_959_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.864 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    60.864    alum/divider/ram_reg_i_885_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.978 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    60.978    alum/divider/ram_reg_i_815_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.092 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    61.092    alum/divider/ram_reg_i_753_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.206 r  alum/divider/ram_reg_i_747/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/divider/ram_reg_i_747_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.320 r  alum/divider/ram_reg_i_676/CO[3]
                         net (fo=1, routed)           0.000    61.320    alum/divider/ram_reg_i_676_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.434 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.434    alum/divider/ram_reg_i_598_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_512_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/divider/ram_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/divider/ram_reg_i_411_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.819 r  alum/divider/ram_reg_i_310/CO[1]
                         net (fo=55, routed)          1.006    62.825    alum/divider/d0[11]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.610 r  alum/divider/ram_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    63.610    alum/divider/ram_reg_i_884_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.724 r  alum/divider/ram_reg_i_814/CO[3]
                         net (fo=1, routed)           0.000    63.724    alum/divider/ram_reg_i_814_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.838 r  alum/divider/ram_reg_i_752/CO[3]
                         net (fo=1, routed)           0.000    63.838    alum/divider/ram_reg_i_752_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.952 r  alum/divider/ram_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/divider/ram_reg_i_684_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.066 r  alum/divider/ram_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    64.066    alum/divider/ram_reg_i_608_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.180 r  alum/divider/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.180    alum/divider/ram_reg_i_520_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.294 r  alum/divider/ram_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/divider/ram_reg_i_421_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/divider/ram_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/divider/ram_reg_i_319_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.565 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.855    65.420    alum/divider/d0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.749 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    65.749    alum/divider/ram_reg_i_969_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.299 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/divider/ram_reg_i_900_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/divider/ram_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/divider/ram_reg_i_825_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/divider/ram_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/divider/ram_reg_i_758_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/divider/ram_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/divider/ram_reg_i_689_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/divider/ram_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/divider/ram_reg_i_613_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/divider/ram_reg_i_525/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/divider/ram_reg_i_525_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/divider/ram_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/divider/ram_reg_i_428_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/divider/ram_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/divider/ram_reg_i_329_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.254 r  alum/divider/ram_reg_i_204/CO[1]
                         net (fo=55, routed)          0.908    68.162    alum/divider/d0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.491 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    68.491    alum/divider/ram_reg_i_975_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.041 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    69.041    alum/divider/ram_reg_i_906_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.155 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    69.155    alum/divider/ram_reg_i_835_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.269 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    69.269    alum/divider/ram_reg_i_769_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  alum/divider/ram_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    69.383    alum/divider/ram_reg_i_763_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  alum/divider/ram_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    69.497    alum/divider/ram_reg_i_700_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.611 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    69.611    alum/divider/ram_reg_i_623_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.725 r  alum/divider/ram_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    69.725    alum/divider/ram_reg_i_534_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.839 r  alum/divider/ram_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    69.839    alum/divider/ram_reg_i_443_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.996 r  alum/divider/ram_reg_i_339/CO[1]
                         net (fo=55, routed)          0.976    70.972    alum/divider/d0[8]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    71.301 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    71.301    alum/divider/ram_reg_i_972_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.834 r  alum/divider/ram_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    71.834    alum/divider/ram_reg_i_905_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.951 r  alum/divider/ram_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/divider/ram_reg_i_834_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.068 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    72.068    alum/divider/ram_reg_i_768_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.185 r  alum/divider/ram_reg_i_705/CO[3]
                         net (fo=1, routed)           0.000    72.185    alum/divider/ram_reg_i_705_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.302 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.302    alum/divider/ram_reg_i_628_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.419 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/divider/ram_reg_i_540_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.536 r  alum/divider/ram_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.536    alum/divider/ram_reg_i_449_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.653 r  alum/divider/ram_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    72.653    alum/divider/ram_reg_i_346_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.810 r  alum/divider/ram_reg_i_219/CO[1]
                         net (fo=55, routed)          1.103    73.912    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.244 r  alum/divider/ram_reg_i_984/O
                         net (fo=1, routed)           0.000    74.244    alum/divider/ram_reg_i_984_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.777 r  alum/divider/ram_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/divider/ram_reg_i_925_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.894 r  alum/divider/ram_reg_i_859/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/divider/ram_reg_i_859_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.011 r  alum/divider/ram_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    75.011    alum/divider/ram_reg_i_844_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.128 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_774_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.245 r  alum/divider/ram_reg_i_710/CO[3]
                         net (fo=1, routed)           0.000    75.245    alum/divider/ram_reg_i_710_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.362 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.362    alum/divider/ram_reg_i_635_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.479 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.000    75.479    alum/divider/ram_reg_i_549_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.596 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/divider/ram_reg_i_456_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.753 r  alum/divider/ram_reg_i_355/CO[1]
                         net (fo=55, routed)          1.104    76.857    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    77.189 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    77.189    alum/divider/ram_reg_i_981_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.739 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    77.739    alum/divider/ram_reg_i_920_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.853 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    77.853    alum/divider/ram_reg_i_854_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.967 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    77.967    alum/divider/ram_reg_i_785_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.081 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    78.081    alum/divider/ram_reg_i_779_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.195 r  alum/divider/ram_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    78.195    alum/divider/ram_reg_i_715_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.309 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.309    alum/divider/ram_reg_i_640_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.423 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    78.423    alum/divider/ram_reg_i_555_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.537 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    78.537    alum/divider/ram_reg_i_467_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.694 r  alum/divider/ram_reg_i_365/CO[1]
                         net (fo=55, routed)          0.806    79.500    alum/divider/d0[5]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.829 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    79.829    alum/divider/ram_reg_i_978_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.379 r  alum/divider/ram_reg_i_919/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/divider/ram_reg_i_919_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/divider/ram_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/divider/ram_reg_i_853_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/divider/ram_reg_i_784_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/divider/ram_reg_i_720/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/divider/ram_reg_i_720_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.949 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    80.949    alum/divider/ram_reg_i_560_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.063 r  alum/divider/ram_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000    81.063    alum/divider/ram_reg_i_470_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.177 r  alum/divider/ram_reg_i_367/CO[3]
                         net (fo=1, routed)           0.000    81.177    alum/divider/ram_reg_i_367_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.334 r  alum/divider/ram_reg_i_239/CO[1]
                         net (fo=55, routed)          0.941    82.275    alum/divider/d0[4]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    82.604 r  alum/divider/ram_reg_i_987/O
                         net (fo=1, routed)           0.000    82.604    alum/divider/ram_reg_i_987_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.154 r  alum/divider/ram_reg_i_934/CO[3]
                         net (fo=1, routed)           0.000    83.154    alum/divider/ram_reg_i_934_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  alum/divider/ram_reg_i_864/CO[3]
                         net (fo=1, routed)           0.000    83.268    alum/divider/ram_reg_i_864_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    83.382    alum/divider/ram_reg_i_790_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  alum/divider/ram_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/divider/ram_reg_i_725_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.610    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.724 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    83.724    alum/divider/ram_reg_i_565_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.838 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    83.838    alum/divider/ram_reg_i_475_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.952 r  alum/divider/ram_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    83.952    alum/divider/ram_reg_i_373_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.109 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.072    85.181    alum/divider/d0[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.981 r  alum/divider/ram_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/divider/ram_reg_i_939_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/divider/ram_reg_i_869_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/divider/ram_reg_i_795_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.332 r  alum/divider/ram_reg_i_730/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/divider/ram_reg_i_730_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.449 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/divider/ram_reg_i_655_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.566 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    86.566    alum/divider/ram_reg_i_570_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.683 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    86.683    alum/divider/ram_reg_i_483_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.800 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    86.800    alum/divider/ram_reg_i_380_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/divider/ram_reg_i_254/CO[1]
                         net (fo=55, routed)          0.891    87.848    alum/divider/d0[2]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.180 r  alum/divider/ram_reg_i_993/O
                         net (fo=1, routed)           0.000    88.180    alum/divider/ram_reg_i_993_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.730 r  alum/divider/ram_reg_i_944/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/divider/ram_reg_i_944_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.844 r  alum/divider/ram_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    88.844    alum/divider/ram_reg_i_874_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.958 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.958    alum/divider/ram_reg_i_800_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.072 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_735_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_488_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_385/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_385_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.685 r  alum/divider/ram_reg_i_259/CO[1]
                         net (fo=55, routed)          1.086    90.771    alum/divider/d0[1]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.100 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.100    alum/divider/ram_reg_i_1002_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.632 r  alum/divider/ram_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000    91.632    alum/divider/ram_reg_i_994_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.746 r  alum/divider/ram_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    91.746    alum/divider/ram_reg_i_949_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.860 r  alum/divider/ram_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    91.860    alum/divider/ram_reg_i_879_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.974 r  alum/divider/ram_reg_i_805/CO[3]
                         net (fo=1, routed)           0.000    91.974    alum/divider/ram_reg_i_805_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.088 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    92.088    alum/divider/ram_reg_i_740_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.202 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.202    alum/divider/ram_reg_i_665_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.316 r  alum/divider/ram_reg_i_580/CO[3]
                         net (fo=1, routed)           0.000    92.316    alum/divider/ram_reg_i_580_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.430 r  alum/divider/ram_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.430    alum/divider/ram_reg_i_493_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.701 r  alum/divider/ram_reg_i_388/CO[0]
                         net (fo=1, routed)           0.659    93.360    sm/d0[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.373    93.733 r  sm/ram_reg_i_263/O
                         net (fo=1, routed)           0.413    94.145    sm/ram_reg_i_263_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.269 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    94.269    sm/ram_reg_i_138_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    94.481 r  sm/ram_reg_i_42/O
                         net (fo=9, routed)           0.776    95.257    sm/M_alum_out[0]
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.299    95.556 r  sm/D_registers_q[7][0]_i_2/O
                         net (fo=1, routed)           0.433    95.989    sm/D_registers_q[7][0]_i_2_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124    96.113 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.553    96.666    L_reg/D[0]
    SLICE_X55Y7          FDRE                                         r  L_reg/D_registers_q_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.451   101.451    L_reg/clk_out1
    SLICE_X55Y7          FDRE                                         r  L_reg/D_registers_q_reg[7][0]/C
                         clock pessimism              0.080   101.531    
                         clock uncertainty           -0.149   101.382    
    SLICE_X55Y7          FDRE (Setup_fdre_C_D)       -0.067   101.315    L_reg/D_registers_q_reg[7][0]
  -------------------------------------------------------------------
                         required time                        101.315    
                         arrival time                         -96.666    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.188ns  (logic 54.662ns (57.425%)  route 40.526ns (42.575%))
  Logic Levels:           274  (CARRY4=237 LUT2=17 LUT3=12 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.633     1.633    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  sm/D_states_q_reg[3]/Q
                         net (fo=187, routed)         2.236     4.325    sm/D_states_q[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.449 r  sm/D_states_q[2]_i_38/O
                         net (fo=3, routed)           1.243     5.692    sm/D_states_q[2]_i_38_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.816 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.873     6.689    sm/ram_reg_i_274_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  sm/ram_reg_i_147/O
                         net (fo=13, routed)          0.592     7.406    L_reg/M_sm_ra2[0]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.530 f  L_reg/ram_reg_i_326/O
                         net (fo=1, routed)           1.107     8.637    sm/D_registers_q[7][12]_i_89
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.156     8.793 r  sm/ram_reg_i_199/O
                         net (fo=58, routed)          0.553     9.345    alum/divider/D_registers_q[7][12]_i_675_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.213 r  alum/divider/D_registers_q_reg[7][12]_i_648/CO[3]
                         net (fo=1, routed)           0.000    10.213    alum/divider/D_registers_q_reg[7][12]_i_648_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.330    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  alum/divider/D_registers_q_reg[7][12]_i_643/CO[1]
                         net (fo=17, routed)          0.682    11.170    alum/divider/D_registers_q_reg[7][12]_i_643_n_2
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.332    11.502 r  alum/divider/D_registers_q[7][12]_i_661/O
                         net (fo=1, routed)           0.000    11.502    alum/divider/D_registers_q[7][12]_i_661_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.035 r  alum/divider/D_registers_q_reg[7][12]_i_634/CO[3]
                         net (fo=1, routed)           0.000    12.035    alum/divider/D_registers_q_reg[7][12]_i_634_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.152 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=1, routed)           0.000    12.152    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    12.269    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.386 r  alum/divider/D_registers_q_reg[7][12]_i_623/CO[3]
                         net (fo=19, routed)          1.103    13.489    alum/divider/D_registers_q_reg[7][12]_i_623_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.613 r  alum/divider/D_registers_q[7][12]_i_642/O
                         net (fo=1, routed)           0.000    13.613    alum/divider/D_registers_q[7][12]_i_642_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  alum/divider/D_registers_q_reg[7][12]_i_614/CO[3]
                         net (fo=1, routed)           0.000    14.163    alum/divider/D_registers_q_reg[7][12]_i_614_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.277 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.277    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.391 r  alum/divider/D_registers_q_reg[7][12]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/divider/D_registers_q_reg[7][12]_i_604_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  alum/divider/D_registers_q_reg[7][12]_i_603/CO[3]
                         net (fo=1, routed)           0.000    14.505    alum/divider/D_registers_q_reg[7][12]_i_603_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.776 r  alum/divider/D_registers_q_reg[7][12]_i_601/CO[0]
                         net (fo=21, routed)          0.787    15.562    alum/divider/D_registers_q_reg[7][12]_i_601_n_3
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.373    15.935 r  alum/divider/D_registers_q[7][12]_i_622/O
                         net (fo=1, routed)           0.000    15.935    alum/divider/D_registers_q[7][12]_i_622_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.468 r  alum/divider/D_registers_q_reg[7][12]_i_592/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/divider/D_registers_q_reg[7][12]_i_592_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    16.585    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  alum/divider/D_registers_q_reg[7][12]_i_582/CO[3]
                         net (fo=1, routed)           0.000    16.702    alum/divider/D_registers_q_reg[7][12]_i_582_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  alum/divider/D_registers_q_reg[7][12]_i_581/CO[3]
                         net (fo=1, routed)           0.000    16.819    alum/divider/D_registers_q_reg[7][12]_i_581_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.976 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[1]
                         net (fo=23, routed)          0.907    17.884    alum/divider/D_registers_q_reg[7][12]_i_578_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.332    18.216 r  alum/divider/D_registers_q[7][12]_i_600/O
                         net (fo=1, routed)           0.000    18.216    alum/divider/D_registers_q[7][12]_i_600_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.766 r  alum/divider/D_registers_q_reg[7][12]_i_569/CO[3]
                         net (fo=1, routed)           0.000    18.766    alum/divider/D_registers_q_reg[7][12]_i_569_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.880 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    18.880    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.994 r  alum/divider/D_registers_q_reg[7][12]_i_559/CO[3]
                         net (fo=1, routed)           0.000    18.994    alum/divider/D_registers_q_reg[7][12]_i_559_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.108 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    19.108    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.336 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[2]
                         net (fo=25, routed)          0.911    20.247    alum/divider/D_registers_q_reg[7][12]_i_554_n_1
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.560 r  alum/divider/D_registers_q[7][12]_i_577/O
                         net (fo=1, routed)           0.000    20.560    alum/divider/D_registers_q[7][12]_i_577_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.093 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.093    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.210 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.210    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.327 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    21.327    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.444 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    21.444    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.561 r  alum/divider/D_registers_q_reg[7][12]_i_529/CO[3]
                         net (fo=27, routed)          0.980    22.541    alum/divider/D_registers_q_reg[7][12]_i_529_n_0
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    22.665 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    22.665    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.215 r  alum/divider/D_registers_q_reg[7][12]_i_520/CO[3]
                         net (fo=1, routed)           0.000    23.215    alum/divider/D_registers_q_reg[7][12]_i_520_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.329 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.329    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.443 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.557 r  alum/divider/D_registers_q_reg[7][12]_i_509/CO[3]
                         net (fo=1, routed)           0.000    23.557    alum/divider/D_registers_q_reg[7][12]_i_509_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_508/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.942 r  alum/divider/D_registers_q_reg[7][12]_i_482/CO[0]
                         net (fo=29, routed)          0.925    24.867    alum/divider/D_registers_q_reg[7][12]_i_482_n_3
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.696 r  alum/divider/D_registers_q_reg[7][12]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/divider/D_registers_q_reg[7][12]_i_495_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.038 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    26.038    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.152 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.152    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.309 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[1]
                         net (fo=31, routed)          1.008    27.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_2
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.329    27.646 r  alum/divider/D_registers_q[7][12]_i_503/O
                         net (fo=1, routed)           0.000    27.646    alum/divider/D_registers_q[7][12]_i_503_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.179 r  alum/divider/D_registers_q_reg[7][12]_i_468/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/divider/D_registers_q_reg[7][12]_i_468_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.296 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.296    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[3]
                         net (fo=1, routed)           0.000    28.413    alum/divider/D_registers_q_reg[7][12]_i_458_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.530 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    28.530    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.647 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    28.647    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.876 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[2]
                         net (fo=33, routed)          0.742    29.618    alum/divider/D_registers_q_reg[7][12]_i_425_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.310    29.928 r  alum/divider/D_registers_q[7][12]_i_476/O
                         net (fo=1, routed)           0.000    29.928    alum/divider/D_registers_q[7][12]_i_476_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  alum/divider/D_registers_q_reg[7][12]_i_440/CO[3]
                         net (fo=1, routed)           0.000    30.478    alum/divider/D_registers_q_reg[7][12]_i_440_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.592    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/divider/D_registers_q_reg[7][12]_i_424/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/divider/D_registers_q_reg[7][12]_i_424_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/divider/D_registers_q_reg[7][12]_i_395/CO[3]
                         net (fo=35, routed)          1.212    32.260    alum/divider/D_registers_q_reg[7][12]_i_395_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.384 r  alum/divider/D_registers_q[7][12]_i_448/O
                         net (fo=1, routed)           0.000    32.384    alum/divider/D_registers_q[7][12]_i_448_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.934 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    33.048    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.162    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    33.276    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  alum/divider/D_registers_q_reg[7][12]_i_394/CO[3]
                         net (fo=1, routed)           0.009    33.399    alum/divider/D_registers_q_reg[7][12]_i_394_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.513 r  alum/divider/D_registers_q_reg[7][12]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][12]_i_369_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.784 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[0]
                         net (fo=37, routed)          0.970    34.754    alum/divider/D_registers_q_reg[7][12]_i_338_n_3
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.373    35.127 r  alum/divider/D_registers_q[7][12]_i_419/O
                         net (fo=1, routed)           0.000    35.127    alum/divider/D_registers_q[7][12]_i_419_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.677 r  alum/divider/D_registers_q_reg[7][12]_i_381/CO[3]
                         net (fo=1, routed)           0.000    35.677    alum/divider/D_registers_q_reg[7][12]_i_381_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    35.791    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    35.905    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.009    36.028    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  alum/divider/D_registers_q_reg[7][12]_i_364/CO[3]
                         net (fo=1, routed)           0.000    36.142    alum/divider/D_registers_q_reg[7][12]_i_364_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    36.256    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.413 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[1]
                         net (fo=39, routed)          0.912    37.325    alum/divider/D_registers_q_reg[7][12]_i_305_n_2
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.329    37.654 r  alum/divider/D_registers_q[7][12]_i_389/O
                         net (fo=1, routed)           0.000    37.654    alum/divider/D_registers_q[7][12]_i_389_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.187 r  alum/divider/D_registers_q_reg[7][12]_i_351/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/divider/D_registers_q_reg[7][12]_i_351_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.421 r  alum/divider/D_registers_q_reg[7][12]_i_341/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/divider/D_registers_q_reg[7][12]_i_341_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.538 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.009    38.547    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.664 r  alum/divider/D_registers_q_reg[7][12]_i_332/CO[3]
                         net (fo=1, routed)           0.000    38.664    alum/divider/D_registers_q_reg[7][12]_i_332_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.781 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    38.781    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.010 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[2]
                         net (fo=41, routed)          0.789    39.798    alum/divider/D_registers_q_reg[7][12]_i_271_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.310    40.108 r  alum/divider/D_registers_q[7][12]_i_359/O
                         net (fo=1, routed)           0.000    40.108    alum/divider/D_registers_q[7][12]_i_359_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  alum/divider/D_registers_q_reg[7][12]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.658    alum/divider/D_registers_q_reg[7][12]_i_319_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    40.772    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  alum/divider/D_registers_q_reg[7][12]_i_309/CO[3]
                         net (fo=1, routed)           0.000    40.886    alum/divider/D_registers_q_reg[7][12]_i_309_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.009    41.009    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_299_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.237 r  alum/divider/D_registers_q_reg[7][12]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.237    alum/divider/D_registers_q_reg[7][12]_i_270_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.351 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=43, routed)          1.323    42.674    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    42.798 r  alum/divider/D_registers_q[7][12]_i_327/O
                         net (fo=1, routed)           0.000    42.798    alum/divider/D_registers_q[7][12]_i_327_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.348 r  alum/divider/D_registers_q_reg[7][12]_i_286/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][12]_i_286_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.462 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    43.462    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    43.576    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    43.690    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  alum/divider/D_registers_q_reg[7][12]_i_265/CO[3]
                         net (fo=1, routed)           0.000    43.804    alum/divider/D_registers_q_reg[7][12]_i_265_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.918 r  alum/divider/D_registers_q_reg[7][12]_i_231/CO[3]
                         net (fo=1, routed)           0.000    43.918    alum/divider/D_registers_q_reg[7][12]_i_231_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.032 r  alum/divider/D_registers_q_reg[7][12]_i_200/CO[3]
                         net (fo=1, routed)           0.009    44.041    alum/divider/D_registers_q_reg[7][12]_i_200_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.312 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[0]
                         net (fo=45, routed)          1.145    45.457    alum/divider/D_registers_q_reg[7][12]_i_168_n_3
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.830 r  alum/divider/D_registers_q[7][12]_i_294/O
                         net (fo=1, routed)           0.000    45.830    alum/divider/D_registers_q[7][12]_i_294_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.380 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/divider/D_registers_q_reg[7][12]_i_242/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/divider/D_registers_q_reg[7][12]_i_242_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.722 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    46.722    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.836 r  alum/divider/D_registers_q_reg[7][12]_i_226/CO[3]
                         net (fo=1, routed)           0.000    46.836    alum/divider/D_registers_q_reg[7][12]_i_226_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.950 r  alum/divider/D_registers_q_reg[7][12]_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.950    alum/divider/D_registers_q_reg[7][12]_i_195_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.064 r  alum/divider/D_registers_q_reg[7][12]_i_167/CO[3]
                         net (fo=1, routed)           0.000    47.064    alum/divider/D_registers_q_reg[7][12]_i_167_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.221 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[1]
                         net (fo=47, routed)          1.069    48.291    alum/divider/D_registers_q_reg[7][12]_i_142_n_2
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.620 r  alum/divider/D_registers_q[7][12]_i_260/O
                         net (fo=1, routed)           0.000    48.620    alum/divider/D_registers_q[7][12]_i_260_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.170 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    49.170    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.284 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    49.284    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.397 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    49.397    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.511 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.000    49.511    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  alum/divider/D_registers_q_reg[7][12]_i_190/CO[3]
                         net (fo=1, routed)           0.000    49.625    alum/divider/D_registers_q_reg[7][12]_i_190_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  alum/divider/D_registers_q_reg[7][12]_i_162/CO[3]
                         net (fo=1, routed)           0.000    49.739    alum/divider/D_registers_q_reg[7][12]_i_162_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  alum/divider/D_registers_q_reg[7][12]_i_141/CO[3]
                         net (fo=1, routed)           0.000    49.853    alum/divider/D_registers_q_reg[7][12]_i_141_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.081 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[2]
                         net (fo=49, routed)          1.135    51.216    alum/divider/D_registers_q_reg[7][12]_i_110_n_1
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.313    51.529 r  alum/divider/D_registers_q[7][12]_i_240/O
                         net (fo=1, routed)           0.000    51.529    alum/divider/D_registers_q[7][12]_i_240_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.079 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    52.079    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.193 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.193    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.307 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.307    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.421 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    52.421    alum/divider/D_registers_q_reg[7][12]_i_175_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.535 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.535    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.649 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    52.649    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.763 r  alum/divider/D_registers_q_reg[7][12]_i_109/CO[3]
                         net (fo=1, routed)           0.000    52.763    alum/divider/D_registers_q_reg[7][12]_i_109_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.877 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=51, routed)          1.182    54.059    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124    54.183 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    54.183    alum/divider/ram_reg_i_966_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.733 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.733    alum/divider/ram_reg_i_895_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.847 r  alum/divider/D_registers_q_reg[7][12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    54.847    alum/divider/D_registers_q_reg[7][12]_i_170_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.961 r  alum/divider/D_registers_q_reg[7][12]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.961    alum/divider/D_registers_q_reg[7][12]_i_148_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.075 r  alum/divider/D_registers_q_reg[7][12]_i_147/CO[3]
                         net (fo=1, routed)           0.000    55.075    alum/divider/D_registers_q_reg[7][12]_i_147_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.189 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    55.189    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.303 r  alum/divider/D_registers_q_reg[7][12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    55.303    alum/divider/D_registers_q_reg[7][12]_i_104_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.417 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    55.417    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.531 r  alum/divider/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.531    alum/divider/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.802 r  alum/divider/D_registers_q_reg[7][12]_i_44/CO[0]
                         net (fo=52, routed)          1.059    56.861    alum/divider/D_registers_q_reg[7][12]_i_44_n_3
    SLICE_X14Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.705 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    57.705    alum/divider/ram_reg_i_890_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  alum/divider/ram_reg_i_820/CO[3]
                         net (fo=1, routed)           0.000    57.822    alum/divider/ram_reg_i_820_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.939 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.939    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.056 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.056    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.173 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    58.173    alum/divider/D_registers_q_reg[7][12]_i_99_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.290 r  alum/divider/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.290    alum/divider/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.407 r  alum/divider/D_registers_q_reg[7][12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    58.407    alum/divider/D_registers_q_reg[7][12]_i_62_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.524 r  alum/divider/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    58.524    alum/divider/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_28/CO[1]
                         net (fo=55, routed)          1.301    59.982    alum/divider/d0[12]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    60.314 r  alum/divider/ram_reg_i_959/O
                         net (fo=1, routed)           0.000    60.314    alum/divider/ram_reg_i_959_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.864 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    60.864    alum/divider/ram_reg_i_885_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.978 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    60.978    alum/divider/ram_reg_i_815_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.092 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    61.092    alum/divider/ram_reg_i_753_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.206 r  alum/divider/ram_reg_i_747/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/divider/ram_reg_i_747_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.320 r  alum/divider/ram_reg_i_676/CO[3]
                         net (fo=1, routed)           0.000    61.320    alum/divider/ram_reg_i_676_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.434 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.434    alum/divider/ram_reg_i_598_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_512_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/divider/ram_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/divider/ram_reg_i_411_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.819 r  alum/divider/ram_reg_i_310/CO[1]
                         net (fo=55, routed)          1.006    62.825    alum/divider/d0[11]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.610 r  alum/divider/ram_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    63.610    alum/divider/ram_reg_i_884_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.724 r  alum/divider/ram_reg_i_814/CO[3]
                         net (fo=1, routed)           0.000    63.724    alum/divider/ram_reg_i_814_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.838 r  alum/divider/ram_reg_i_752/CO[3]
                         net (fo=1, routed)           0.000    63.838    alum/divider/ram_reg_i_752_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.952 r  alum/divider/ram_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/divider/ram_reg_i_684_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.066 r  alum/divider/ram_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    64.066    alum/divider/ram_reg_i_608_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.180 r  alum/divider/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.180    alum/divider/ram_reg_i_520_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.294 r  alum/divider/ram_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/divider/ram_reg_i_421_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/divider/ram_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/divider/ram_reg_i_319_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.565 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.855    65.420    alum/divider/d0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.749 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    65.749    alum/divider/ram_reg_i_969_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.299 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/divider/ram_reg_i_900_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/divider/ram_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/divider/ram_reg_i_825_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/divider/ram_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/divider/ram_reg_i_758_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/divider/ram_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/divider/ram_reg_i_689_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/divider/ram_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/divider/ram_reg_i_613_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/divider/ram_reg_i_525/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/divider/ram_reg_i_525_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/divider/ram_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/divider/ram_reg_i_428_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/divider/ram_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/divider/ram_reg_i_329_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.254 r  alum/divider/ram_reg_i_204/CO[1]
                         net (fo=55, routed)          0.908    68.162    alum/divider/d0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.491 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    68.491    alum/divider/ram_reg_i_975_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.041 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    69.041    alum/divider/ram_reg_i_906_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.155 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    69.155    alum/divider/ram_reg_i_835_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.269 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    69.269    alum/divider/ram_reg_i_769_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  alum/divider/ram_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    69.383    alum/divider/ram_reg_i_763_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  alum/divider/ram_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    69.497    alum/divider/ram_reg_i_700_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.611 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    69.611    alum/divider/ram_reg_i_623_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.725 r  alum/divider/ram_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    69.725    alum/divider/ram_reg_i_534_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.839 r  alum/divider/ram_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    69.839    alum/divider/ram_reg_i_443_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.996 r  alum/divider/ram_reg_i_339/CO[1]
                         net (fo=55, routed)          0.976    70.972    alum/divider/d0[8]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    71.301 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    71.301    alum/divider/ram_reg_i_972_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.834 r  alum/divider/ram_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    71.834    alum/divider/ram_reg_i_905_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.951 r  alum/divider/ram_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/divider/ram_reg_i_834_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.068 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    72.068    alum/divider/ram_reg_i_768_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.185 r  alum/divider/ram_reg_i_705/CO[3]
                         net (fo=1, routed)           0.000    72.185    alum/divider/ram_reg_i_705_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.302 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.302    alum/divider/ram_reg_i_628_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.419 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/divider/ram_reg_i_540_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.536 r  alum/divider/ram_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.536    alum/divider/ram_reg_i_449_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.653 r  alum/divider/ram_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    72.653    alum/divider/ram_reg_i_346_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.810 r  alum/divider/ram_reg_i_219/CO[1]
                         net (fo=55, routed)          1.103    73.912    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.244 r  alum/divider/ram_reg_i_984/O
                         net (fo=1, routed)           0.000    74.244    alum/divider/ram_reg_i_984_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.777 r  alum/divider/ram_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/divider/ram_reg_i_925_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.894 r  alum/divider/ram_reg_i_859/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/divider/ram_reg_i_859_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.011 r  alum/divider/ram_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    75.011    alum/divider/ram_reg_i_844_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.128 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_774_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.245 r  alum/divider/ram_reg_i_710/CO[3]
                         net (fo=1, routed)           0.000    75.245    alum/divider/ram_reg_i_710_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.362 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.362    alum/divider/ram_reg_i_635_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.479 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.000    75.479    alum/divider/ram_reg_i_549_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.596 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/divider/ram_reg_i_456_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.753 r  alum/divider/ram_reg_i_355/CO[1]
                         net (fo=55, routed)          1.104    76.857    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    77.189 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    77.189    alum/divider/ram_reg_i_981_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.739 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    77.739    alum/divider/ram_reg_i_920_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.853 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    77.853    alum/divider/ram_reg_i_854_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.967 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    77.967    alum/divider/ram_reg_i_785_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.081 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    78.081    alum/divider/ram_reg_i_779_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.195 r  alum/divider/ram_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    78.195    alum/divider/ram_reg_i_715_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.309 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.309    alum/divider/ram_reg_i_640_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.423 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    78.423    alum/divider/ram_reg_i_555_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.537 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    78.537    alum/divider/ram_reg_i_467_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.694 r  alum/divider/ram_reg_i_365/CO[1]
                         net (fo=55, routed)          0.806    79.500    alum/divider/d0[5]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.829 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    79.829    alum/divider/ram_reg_i_978_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.379 r  alum/divider/ram_reg_i_919/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/divider/ram_reg_i_919_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/divider/ram_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/divider/ram_reg_i_853_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/divider/ram_reg_i_784_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/divider/ram_reg_i_720/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/divider/ram_reg_i_720_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.949 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    80.949    alum/divider/ram_reg_i_560_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.063 r  alum/divider/ram_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000    81.063    alum/divider/ram_reg_i_470_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.177 r  alum/divider/ram_reg_i_367/CO[3]
                         net (fo=1, routed)           0.000    81.177    alum/divider/ram_reg_i_367_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.334 r  alum/divider/ram_reg_i_239/CO[1]
                         net (fo=55, routed)          0.941    82.275    alum/divider/d0[4]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    82.604 r  alum/divider/ram_reg_i_987/O
                         net (fo=1, routed)           0.000    82.604    alum/divider/ram_reg_i_987_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.154 r  alum/divider/ram_reg_i_934/CO[3]
                         net (fo=1, routed)           0.000    83.154    alum/divider/ram_reg_i_934_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  alum/divider/ram_reg_i_864/CO[3]
                         net (fo=1, routed)           0.000    83.268    alum/divider/ram_reg_i_864_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    83.382    alum/divider/ram_reg_i_790_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  alum/divider/ram_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/divider/ram_reg_i_725_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.610    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.724 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    83.724    alum/divider/ram_reg_i_565_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.838 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    83.838    alum/divider/ram_reg_i_475_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.952 r  alum/divider/ram_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    83.952    alum/divider/ram_reg_i_373_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.109 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.072    85.181    alum/divider/d0[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.981 r  alum/divider/ram_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/divider/ram_reg_i_939_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/divider/ram_reg_i_869_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/divider/ram_reg_i_795_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.332 r  alum/divider/ram_reg_i_730/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/divider/ram_reg_i_730_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.449 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/divider/ram_reg_i_655_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.566 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    86.566    alum/divider/ram_reg_i_570_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.683 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    86.683    alum/divider/ram_reg_i_483_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.800 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    86.800    alum/divider/ram_reg_i_380_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/divider/ram_reg_i_254/CO[1]
                         net (fo=55, routed)          0.891    87.848    alum/divider/d0[2]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.180 r  alum/divider/ram_reg_i_993/O
                         net (fo=1, routed)           0.000    88.180    alum/divider/ram_reg_i_993_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.730 r  alum/divider/ram_reg_i_944/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/divider/ram_reg_i_944_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.844 r  alum/divider/ram_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    88.844    alum/divider/ram_reg_i_874_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.958 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.958    alum/divider/ram_reg_i_800_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.072 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_735_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_488_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_385/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_385_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.685 r  alum/divider/ram_reg_i_259/CO[1]
                         net (fo=55, routed)          1.086    90.771    alum/divider/d0[1]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.100 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.100    alum/divider/ram_reg_i_1002_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.632 r  alum/divider/ram_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000    91.632    alum/divider/ram_reg_i_994_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.746 r  alum/divider/ram_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    91.746    alum/divider/ram_reg_i_949_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.860 r  alum/divider/ram_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    91.860    alum/divider/ram_reg_i_879_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.974 r  alum/divider/ram_reg_i_805/CO[3]
                         net (fo=1, routed)           0.000    91.974    alum/divider/ram_reg_i_805_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.088 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    92.088    alum/divider/ram_reg_i_740_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.202 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.202    alum/divider/ram_reg_i_665_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.316 r  alum/divider/ram_reg_i_580/CO[3]
                         net (fo=1, routed)           0.000    92.316    alum/divider/ram_reg_i_580_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.430 r  alum/divider/ram_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.430    alum/divider/ram_reg_i_493_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.701 f  alum/divider/ram_reg_i_388/CO[0]
                         net (fo=1, routed)           0.659    93.360    sm/d0[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.373    93.733 f  sm/ram_reg_i_263/O
                         net (fo=1, routed)           0.413    94.145    sm/ram_reg_i_263_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.269 f  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    94.269    sm/ram_reg_i_138_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    94.481 f  sm/ram_reg_i_42/O
                         net (fo=9, routed)           1.364    95.845    sm/M_alum_out[0]
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.299    96.144 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.553    96.697    sm/D_states_q[2]_i_4_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124    96.821 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    96.821    sm/D_states_d__0[2]
    SLICE_X61Y14         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.513   101.513    sm/clk_out1
    SLICE_X61Y14         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.094   101.607    
                         clock uncertainty           -0.149   101.458    
    SLICE_X61Y14         FDSE (Setup_fdse_C_D)        0.029   101.487    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.487    
                         arrival time                         -96.821    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.052ns  (logic 54.662ns (57.508%)  route 40.390ns (42.492%))
  Logic Levels:           274  (CARRY4=237 LUT2=17 LUT3=12 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 101.453 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.633     1.633    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  sm/D_states_q_reg[3]/Q
                         net (fo=187, routed)         2.236     4.325    sm/D_states_q[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.449 r  sm/D_states_q[2]_i_38/O
                         net (fo=3, routed)           1.243     5.692    sm/D_states_q[2]_i_38_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.816 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.873     6.689    sm/ram_reg_i_274_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  sm/ram_reg_i_147/O
                         net (fo=13, routed)          0.592     7.406    L_reg/M_sm_ra2[0]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.530 f  L_reg/ram_reg_i_326/O
                         net (fo=1, routed)           1.107     8.637    sm/D_registers_q[7][12]_i_89
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.156     8.793 r  sm/ram_reg_i_199/O
                         net (fo=58, routed)          0.553     9.345    alum/divider/D_registers_q[7][12]_i_675_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.213 r  alum/divider/D_registers_q_reg[7][12]_i_648/CO[3]
                         net (fo=1, routed)           0.000    10.213    alum/divider/D_registers_q_reg[7][12]_i_648_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.330    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  alum/divider/D_registers_q_reg[7][12]_i_643/CO[1]
                         net (fo=17, routed)          0.682    11.170    alum/divider/D_registers_q_reg[7][12]_i_643_n_2
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.332    11.502 r  alum/divider/D_registers_q[7][12]_i_661/O
                         net (fo=1, routed)           0.000    11.502    alum/divider/D_registers_q[7][12]_i_661_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.035 r  alum/divider/D_registers_q_reg[7][12]_i_634/CO[3]
                         net (fo=1, routed)           0.000    12.035    alum/divider/D_registers_q_reg[7][12]_i_634_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.152 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=1, routed)           0.000    12.152    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    12.269    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.386 r  alum/divider/D_registers_q_reg[7][12]_i_623/CO[3]
                         net (fo=19, routed)          1.103    13.489    alum/divider/D_registers_q_reg[7][12]_i_623_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.613 r  alum/divider/D_registers_q[7][12]_i_642/O
                         net (fo=1, routed)           0.000    13.613    alum/divider/D_registers_q[7][12]_i_642_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  alum/divider/D_registers_q_reg[7][12]_i_614/CO[3]
                         net (fo=1, routed)           0.000    14.163    alum/divider/D_registers_q_reg[7][12]_i_614_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.277 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.277    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.391 r  alum/divider/D_registers_q_reg[7][12]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/divider/D_registers_q_reg[7][12]_i_604_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  alum/divider/D_registers_q_reg[7][12]_i_603/CO[3]
                         net (fo=1, routed)           0.000    14.505    alum/divider/D_registers_q_reg[7][12]_i_603_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.776 r  alum/divider/D_registers_q_reg[7][12]_i_601/CO[0]
                         net (fo=21, routed)          0.787    15.562    alum/divider/D_registers_q_reg[7][12]_i_601_n_3
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.373    15.935 r  alum/divider/D_registers_q[7][12]_i_622/O
                         net (fo=1, routed)           0.000    15.935    alum/divider/D_registers_q[7][12]_i_622_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.468 r  alum/divider/D_registers_q_reg[7][12]_i_592/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/divider/D_registers_q_reg[7][12]_i_592_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    16.585    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  alum/divider/D_registers_q_reg[7][12]_i_582/CO[3]
                         net (fo=1, routed)           0.000    16.702    alum/divider/D_registers_q_reg[7][12]_i_582_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  alum/divider/D_registers_q_reg[7][12]_i_581/CO[3]
                         net (fo=1, routed)           0.000    16.819    alum/divider/D_registers_q_reg[7][12]_i_581_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.976 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[1]
                         net (fo=23, routed)          0.907    17.884    alum/divider/D_registers_q_reg[7][12]_i_578_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.332    18.216 r  alum/divider/D_registers_q[7][12]_i_600/O
                         net (fo=1, routed)           0.000    18.216    alum/divider/D_registers_q[7][12]_i_600_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.766 r  alum/divider/D_registers_q_reg[7][12]_i_569/CO[3]
                         net (fo=1, routed)           0.000    18.766    alum/divider/D_registers_q_reg[7][12]_i_569_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.880 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    18.880    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.994 r  alum/divider/D_registers_q_reg[7][12]_i_559/CO[3]
                         net (fo=1, routed)           0.000    18.994    alum/divider/D_registers_q_reg[7][12]_i_559_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.108 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    19.108    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.336 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[2]
                         net (fo=25, routed)          0.911    20.247    alum/divider/D_registers_q_reg[7][12]_i_554_n_1
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.560 r  alum/divider/D_registers_q[7][12]_i_577/O
                         net (fo=1, routed)           0.000    20.560    alum/divider/D_registers_q[7][12]_i_577_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.093 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.093    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.210 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.210    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.327 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    21.327    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.444 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    21.444    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.561 r  alum/divider/D_registers_q_reg[7][12]_i_529/CO[3]
                         net (fo=27, routed)          0.980    22.541    alum/divider/D_registers_q_reg[7][12]_i_529_n_0
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    22.665 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    22.665    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.215 r  alum/divider/D_registers_q_reg[7][12]_i_520/CO[3]
                         net (fo=1, routed)           0.000    23.215    alum/divider/D_registers_q_reg[7][12]_i_520_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.329 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.329    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.443 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.557 r  alum/divider/D_registers_q_reg[7][12]_i_509/CO[3]
                         net (fo=1, routed)           0.000    23.557    alum/divider/D_registers_q_reg[7][12]_i_509_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_508/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.942 r  alum/divider/D_registers_q_reg[7][12]_i_482/CO[0]
                         net (fo=29, routed)          0.925    24.867    alum/divider/D_registers_q_reg[7][12]_i_482_n_3
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.696 r  alum/divider/D_registers_q_reg[7][12]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/divider/D_registers_q_reg[7][12]_i_495_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.038 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    26.038    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.152 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.152    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.309 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[1]
                         net (fo=31, routed)          1.008    27.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_2
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.329    27.646 r  alum/divider/D_registers_q[7][12]_i_503/O
                         net (fo=1, routed)           0.000    27.646    alum/divider/D_registers_q[7][12]_i_503_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.179 r  alum/divider/D_registers_q_reg[7][12]_i_468/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/divider/D_registers_q_reg[7][12]_i_468_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.296 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.296    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[3]
                         net (fo=1, routed)           0.000    28.413    alum/divider/D_registers_q_reg[7][12]_i_458_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.530 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    28.530    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.647 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    28.647    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.876 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[2]
                         net (fo=33, routed)          0.742    29.618    alum/divider/D_registers_q_reg[7][12]_i_425_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.310    29.928 r  alum/divider/D_registers_q[7][12]_i_476/O
                         net (fo=1, routed)           0.000    29.928    alum/divider/D_registers_q[7][12]_i_476_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  alum/divider/D_registers_q_reg[7][12]_i_440/CO[3]
                         net (fo=1, routed)           0.000    30.478    alum/divider/D_registers_q_reg[7][12]_i_440_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.592    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/divider/D_registers_q_reg[7][12]_i_424/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/divider/D_registers_q_reg[7][12]_i_424_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/divider/D_registers_q_reg[7][12]_i_395/CO[3]
                         net (fo=35, routed)          1.212    32.260    alum/divider/D_registers_q_reg[7][12]_i_395_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.384 r  alum/divider/D_registers_q[7][12]_i_448/O
                         net (fo=1, routed)           0.000    32.384    alum/divider/D_registers_q[7][12]_i_448_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.934 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    33.048    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.162    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    33.276    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  alum/divider/D_registers_q_reg[7][12]_i_394/CO[3]
                         net (fo=1, routed)           0.009    33.399    alum/divider/D_registers_q_reg[7][12]_i_394_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.513 r  alum/divider/D_registers_q_reg[7][12]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][12]_i_369_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.784 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[0]
                         net (fo=37, routed)          0.970    34.754    alum/divider/D_registers_q_reg[7][12]_i_338_n_3
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.373    35.127 r  alum/divider/D_registers_q[7][12]_i_419/O
                         net (fo=1, routed)           0.000    35.127    alum/divider/D_registers_q[7][12]_i_419_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.677 r  alum/divider/D_registers_q_reg[7][12]_i_381/CO[3]
                         net (fo=1, routed)           0.000    35.677    alum/divider/D_registers_q_reg[7][12]_i_381_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    35.791    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    35.905    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.009    36.028    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  alum/divider/D_registers_q_reg[7][12]_i_364/CO[3]
                         net (fo=1, routed)           0.000    36.142    alum/divider/D_registers_q_reg[7][12]_i_364_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    36.256    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.413 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[1]
                         net (fo=39, routed)          0.912    37.325    alum/divider/D_registers_q_reg[7][12]_i_305_n_2
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.329    37.654 r  alum/divider/D_registers_q[7][12]_i_389/O
                         net (fo=1, routed)           0.000    37.654    alum/divider/D_registers_q[7][12]_i_389_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.187 r  alum/divider/D_registers_q_reg[7][12]_i_351/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/divider/D_registers_q_reg[7][12]_i_351_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.421 r  alum/divider/D_registers_q_reg[7][12]_i_341/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/divider/D_registers_q_reg[7][12]_i_341_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.538 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.009    38.547    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.664 r  alum/divider/D_registers_q_reg[7][12]_i_332/CO[3]
                         net (fo=1, routed)           0.000    38.664    alum/divider/D_registers_q_reg[7][12]_i_332_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.781 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    38.781    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.010 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[2]
                         net (fo=41, routed)          0.789    39.798    alum/divider/D_registers_q_reg[7][12]_i_271_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.310    40.108 r  alum/divider/D_registers_q[7][12]_i_359/O
                         net (fo=1, routed)           0.000    40.108    alum/divider/D_registers_q[7][12]_i_359_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  alum/divider/D_registers_q_reg[7][12]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.658    alum/divider/D_registers_q_reg[7][12]_i_319_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    40.772    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  alum/divider/D_registers_q_reg[7][12]_i_309/CO[3]
                         net (fo=1, routed)           0.000    40.886    alum/divider/D_registers_q_reg[7][12]_i_309_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.009    41.009    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_299_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.237 r  alum/divider/D_registers_q_reg[7][12]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.237    alum/divider/D_registers_q_reg[7][12]_i_270_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.351 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=43, routed)          1.323    42.674    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    42.798 r  alum/divider/D_registers_q[7][12]_i_327/O
                         net (fo=1, routed)           0.000    42.798    alum/divider/D_registers_q[7][12]_i_327_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.348 r  alum/divider/D_registers_q_reg[7][12]_i_286/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][12]_i_286_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.462 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    43.462    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    43.576    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    43.690    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  alum/divider/D_registers_q_reg[7][12]_i_265/CO[3]
                         net (fo=1, routed)           0.000    43.804    alum/divider/D_registers_q_reg[7][12]_i_265_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.918 r  alum/divider/D_registers_q_reg[7][12]_i_231/CO[3]
                         net (fo=1, routed)           0.000    43.918    alum/divider/D_registers_q_reg[7][12]_i_231_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.032 r  alum/divider/D_registers_q_reg[7][12]_i_200/CO[3]
                         net (fo=1, routed)           0.009    44.041    alum/divider/D_registers_q_reg[7][12]_i_200_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.312 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[0]
                         net (fo=45, routed)          1.145    45.457    alum/divider/D_registers_q_reg[7][12]_i_168_n_3
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.830 r  alum/divider/D_registers_q[7][12]_i_294/O
                         net (fo=1, routed)           0.000    45.830    alum/divider/D_registers_q[7][12]_i_294_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.380 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/divider/D_registers_q_reg[7][12]_i_242/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/divider/D_registers_q_reg[7][12]_i_242_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.722 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    46.722    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.836 r  alum/divider/D_registers_q_reg[7][12]_i_226/CO[3]
                         net (fo=1, routed)           0.000    46.836    alum/divider/D_registers_q_reg[7][12]_i_226_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.950 r  alum/divider/D_registers_q_reg[7][12]_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.950    alum/divider/D_registers_q_reg[7][12]_i_195_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.064 r  alum/divider/D_registers_q_reg[7][12]_i_167/CO[3]
                         net (fo=1, routed)           0.000    47.064    alum/divider/D_registers_q_reg[7][12]_i_167_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.221 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[1]
                         net (fo=47, routed)          1.069    48.291    alum/divider/D_registers_q_reg[7][12]_i_142_n_2
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.620 r  alum/divider/D_registers_q[7][12]_i_260/O
                         net (fo=1, routed)           0.000    48.620    alum/divider/D_registers_q[7][12]_i_260_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.170 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    49.170    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.284 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    49.284    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.397 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    49.397    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.511 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.000    49.511    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  alum/divider/D_registers_q_reg[7][12]_i_190/CO[3]
                         net (fo=1, routed)           0.000    49.625    alum/divider/D_registers_q_reg[7][12]_i_190_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  alum/divider/D_registers_q_reg[7][12]_i_162/CO[3]
                         net (fo=1, routed)           0.000    49.739    alum/divider/D_registers_q_reg[7][12]_i_162_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  alum/divider/D_registers_q_reg[7][12]_i_141/CO[3]
                         net (fo=1, routed)           0.000    49.853    alum/divider/D_registers_q_reg[7][12]_i_141_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.081 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[2]
                         net (fo=49, routed)          1.135    51.216    alum/divider/D_registers_q_reg[7][12]_i_110_n_1
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.313    51.529 r  alum/divider/D_registers_q[7][12]_i_240/O
                         net (fo=1, routed)           0.000    51.529    alum/divider/D_registers_q[7][12]_i_240_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.079 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    52.079    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.193 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.193    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.307 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.307    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.421 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    52.421    alum/divider/D_registers_q_reg[7][12]_i_175_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.535 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.535    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.649 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    52.649    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.763 r  alum/divider/D_registers_q_reg[7][12]_i_109/CO[3]
                         net (fo=1, routed)           0.000    52.763    alum/divider/D_registers_q_reg[7][12]_i_109_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.877 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=51, routed)          1.182    54.059    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124    54.183 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    54.183    alum/divider/ram_reg_i_966_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.733 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.733    alum/divider/ram_reg_i_895_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.847 r  alum/divider/D_registers_q_reg[7][12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    54.847    alum/divider/D_registers_q_reg[7][12]_i_170_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.961 r  alum/divider/D_registers_q_reg[7][12]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.961    alum/divider/D_registers_q_reg[7][12]_i_148_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.075 r  alum/divider/D_registers_q_reg[7][12]_i_147/CO[3]
                         net (fo=1, routed)           0.000    55.075    alum/divider/D_registers_q_reg[7][12]_i_147_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.189 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    55.189    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.303 r  alum/divider/D_registers_q_reg[7][12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    55.303    alum/divider/D_registers_q_reg[7][12]_i_104_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.417 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    55.417    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.531 r  alum/divider/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.531    alum/divider/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.802 r  alum/divider/D_registers_q_reg[7][12]_i_44/CO[0]
                         net (fo=52, routed)          1.059    56.861    alum/divider/D_registers_q_reg[7][12]_i_44_n_3
    SLICE_X14Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.705 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    57.705    alum/divider/ram_reg_i_890_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  alum/divider/ram_reg_i_820/CO[3]
                         net (fo=1, routed)           0.000    57.822    alum/divider/ram_reg_i_820_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.939 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.939    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.056 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.056    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.173 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    58.173    alum/divider/D_registers_q_reg[7][12]_i_99_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.290 r  alum/divider/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.290    alum/divider/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.407 r  alum/divider/D_registers_q_reg[7][12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    58.407    alum/divider/D_registers_q_reg[7][12]_i_62_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.524 r  alum/divider/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    58.524    alum/divider/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_28/CO[1]
                         net (fo=55, routed)          1.301    59.982    alum/divider/d0[12]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    60.314 r  alum/divider/ram_reg_i_959/O
                         net (fo=1, routed)           0.000    60.314    alum/divider/ram_reg_i_959_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.864 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    60.864    alum/divider/ram_reg_i_885_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.978 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    60.978    alum/divider/ram_reg_i_815_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.092 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    61.092    alum/divider/ram_reg_i_753_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.206 r  alum/divider/ram_reg_i_747/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/divider/ram_reg_i_747_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.320 r  alum/divider/ram_reg_i_676/CO[3]
                         net (fo=1, routed)           0.000    61.320    alum/divider/ram_reg_i_676_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.434 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.434    alum/divider/ram_reg_i_598_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_512_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/divider/ram_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/divider/ram_reg_i_411_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.819 r  alum/divider/ram_reg_i_310/CO[1]
                         net (fo=55, routed)          1.006    62.825    alum/divider/d0[11]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.610 r  alum/divider/ram_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    63.610    alum/divider/ram_reg_i_884_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.724 r  alum/divider/ram_reg_i_814/CO[3]
                         net (fo=1, routed)           0.000    63.724    alum/divider/ram_reg_i_814_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.838 r  alum/divider/ram_reg_i_752/CO[3]
                         net (fo=1, routed)           0.000    63.838    alum/divider/ram_reg_i_752_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.952 r  alum/divider/ram_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/divider/ram_reg_i_684_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.066 r  alum/divider/ram_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    64.066    alum/divider/ram_reg_i_608_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.180 r  alum/divider/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.180    alum/divider/ram_reg_i_520_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.294 r  alum/divider/ram_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/divider/ram_reg_i_421_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/divider/ram_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/divider/ram_reg_i_319_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.565 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.855    65.420    alum/divider/d0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.749 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    65.749    alum/divider/ram_reg_i_969_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.299 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/divider/ram_reg_i_900_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/divider/ram_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/divider/ram_reg_i_825_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/divider/ram_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/divider/ram_reg_i_758_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/divider/ram_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/divider/ram_reg_i_689_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/divider/ram_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/divider/ram_reg_i_613_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/divider/ram_reg_i_525/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/divider/ram_reg_i_525_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/divider/ram_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/divider/ram_reg_i_428_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/divider/ram_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/divider/ram_reg_i_329_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.254 r  alum/divider/ram_reg_i_204/CO[1]
                         net (fo=55, routed)          0.908    68.162    alum/divider/d0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.491 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    68.491    alum/divider/ram_reg_i_975_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.041 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    69.041    alum/divider/ram_reg_i_906_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.155 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    69.155    alum/divider/ram_reg_i_835_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.269 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    69.269    alum/divider/ram_reg_i_769_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  alum/divider/ram_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    69.383    alum/divider/ram_reg_i_763_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  alum/divider/ram_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    69.497    alum/divider/ram_reg_i_700_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.611 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    69.611    alum/divider/ram_reg_i_623_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.725 r  alum/divider/ram_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    69.725    alum/divider/ram_reg_i_534_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.839 r  alum/divider/ram_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    69.839    alum/divider/ram_reg_i_443_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.996 r  alum/divider/ram_reg_i_339/CO[1]
                         net (fo=55, routed)          0.976    70.972    alum/divider/d0[8]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    71.301 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    71.301    alum/divider/ram_reg_i_972_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.834 r  alum/divider/ram_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    71.834    alum/divider/ram_reg_i_905_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.951 r  alum/divider/ram_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/divider/ram_reg_i_834_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.068 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    72.068    alum/divider/ram_reg_i_768_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.185 r  alum/divider/ram_reg_i_705/CO[3]
                         net (fo=1, routed)           0.000    72.185    alum/divider/ram_reg_i_705_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.302 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.302    alum/divider/ram_reg_i_628_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.419 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/divider/ram_reg_i_540_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.536 r  alum/divider/ram_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.536    alum/divider/ram_reg_i_449_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.653 r  alum/divider/ram_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    72.653    alum/divider/ram_reg_i_346_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.810 r  alum/divider/ram_reg_i_219/CO[1]
                         net (fo=55, routed)          1.103    73.912    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.244 r  alum/divider/ram_reg_i_984/O
                         net (fo=1, routed)           0.000    74.244    alum/divider/ram_reg_i_984_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.777 r  alum/divider/ram_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/divider/ram_reg_i_925_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.894 r  alum/divider/ram_reg_i_859/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/divider/ram_reg_i_859_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.011 r  alum/divider/ram_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    75.011    alum/divider/ram_reg_i_844_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.128 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_774_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.245 r  alum/divider/ram_reg_i_710/CO[3]
                         net (fo=1, routed)           0.000    75.245    alum/divider/ram_reg_i_710_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.362 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.362    alum/divider/ram_reg_i_635_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.479 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.000    75.479    alum/divider/ram_reg_i_549_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.596 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/divider/ram_reg_i_456_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.753 r  alum/divider/ram_reg_i_355/CO[1]
                         net (fo=55, routed)          1.104    76.857    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    77.189 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    77.189    alum/divider/ram_reg_i_981_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.739 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    77.739    alum/divider/ram_reg_i_920_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.853 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    77.853    alum/divider/ram_reg_i_854_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.967 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    77.967    alum/divider/ram_reg_i_785_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.081 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    78.081    alum/divider/ram_reg_i_779_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.195 r  alum/divider/ram_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    78.195    alum/divider/ram_reg_i_715_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.309 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.309    alum/divider/ram_reg_i_640_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.423 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    78.423    alum/divider/ram_reg_i_555_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.537 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    78.537    alum/divider/ram_reg_i_467_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.694 r  alum/divider/ram_reg_i_365/CO[1]
                         net (fo=55, routed)          0.806    79.500    alum/divider/d0[5]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.829 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    79.829    alum/divider/ram_reg_i_978_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.379 r  alum/divider/ram_reg_i_919/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/divider/ram_reg_i_919_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/divider/ram_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/divider/ram_reg_i_853_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/divider/ram_reg_i_784_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/divider/ram_reg_i_720/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/divider/ram_reg_i_720_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.949 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    80.949    alum/divider/ram_reg_i_560_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.063 r  alum/divider/ram_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000    81.063    alum/divider/ram_reg_i_470_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.177 r  alum/divider/ram_reg_i_367/CO[3]
                         net (fo=1, routed)           0.000    81.177    alum/divider/ram_reg_i_367_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.334 r  alum/divider/ram_reg_i_239/CO[1]
                         net (fo=55, routed)          0.941    82.275    alum/divider/d0[4]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    82.604 r  alum/divider/ram_reg_i_987/O
                         net (fo=1, routed)           0.000    82.604    alum/divider/ram_reg_i_987_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.154 r  alum/divider/ram_reg_i_934/CO[3]
                         net (fo=1, routed)           0.000    83.154    alum/divider/ram_reg_i_934_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  alum/divider/ram_reg_i_864/CO[3]
                         net (fo=1, routed)           0.000    83.268    alum/divider/ram_reg_i_864_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    83.382    alum/divider/ram_reg_i_790_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  alum/divider/ram_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/divider/ram_reg_i_725_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.610    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.724 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    83.724    alum/divider/ram_reg_i_565_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.838 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    83.838    alum/divider/ram_reg_i_475_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.952 r  alum/divider/ram_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    83.952    alum/divider/ram_reg_i_373_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.109 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.072    85.181    alum/divider/d0[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.981 r  alum/divider/ram_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/divider/ram_reg_i_939_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/divider/ram_reg_i_869_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/divider/ram_reg_i_795_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.332 r  alum/divider/ram_reg_i_730/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/divider/ram_reg_i_730_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.449 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/divider/ram_reg_i_655_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.566 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    86.566    alum/divider/ram_reg_i_570_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.683 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    86.683    alum/divider/ram_reg_i_483_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.800 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    86.800    alum/divider/ram_reg_i_380_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/divider/ram_reg_i_254/CO[1]
                         net (fo=55, routed)          0.891    87.848    alum/divider/d0[2]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.180 r  alum/divider/ram_reg_i_993/O
                         net (fo=1, routed)           0.000    88.180    alum/divider/ram_reg_i_993_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.730 r  alum/divider/ram_reg_i_944/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/divider/ram_reg_i_944_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.844 r  alum/divider/ram_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    88.844    alum/divider/ram_reg_i_874_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.958 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.958    alum/divider/ram_reg_i_800_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.072 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_735_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_488_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_385/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_385_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.685 r  alum/divider/ram_reg_i_259/CO[1]
                         net (fo=55, routed)          1.086    90.771    alum/divider/d0[1]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.100 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.100    alum/divider/ram_reg_i_1002_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.632 r  alum/divider/ram_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000    91.632    alum/divider/ram_reg_i_994_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.746 r  alum/divider/ram_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    91.746    alum/divider/ram_reg_i_949_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.860 r  alum/divider/ram_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    91.860    alum/divider/ram_reg_i_879_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.974 r  alum/divider/ram_reg_i_805/CO[3]
                         net (fo=1, routed)           0.000    91.974    alum/divider/ram_reg_i_805_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.088 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    92.088    alum/divider/ram_reg_i_740_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.202 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.202    alum/divider/ram_reg_i_665_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.316 r  alum/divider/ram_reg_i_580/CO[3]
                         net (fo=1, routed)           0.000    92.316    alum/divider/ram_reg_i_580_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.430 r  alum/divider/ram_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.430    alum/divider/ram_reg_i_493_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.701 r  alum/divider/ram_reg_i_388/CO[0]
                         net (fo=1, routed)           0.659    93.360    sm/d0[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.373    93.733 r  sm/ram_reg_i_263/O
                         net (fo=1, routed)           0.413    94.145    sm/ram_reg_i_263_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.269 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    94.269    sm/ram_reg_i_138_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    94.481 r  sm/ram_reg_i_42/O
                         net (fo=9, routed)           0.776    95.257    sm/M_alum_out[0]
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.299    95.556 r  sm/D_registers_q[7][0]_i_2/O
                         net (fo=1, routed)           0.433    95.989    sm/D_registers_q[7][0]_i_2_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124    96.113 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.572    96.685    L_reg/D[0]
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.453   101.453    L_reg/clk_out1
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.080   101.533    
                         clock uncertainty           -0.149   101.384    
    SLICE_X56Y6          FDRE (Setup_fdre_C_D)       -0.031   101.353    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                        101.353    
                         arrival time                         -96.685    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.043ns  (logic 54.662ns (57.513%)  route 40.381ns (42.487%))
  Logic Levels:           274  (CARRY4=237 LUT2=17 LUT3=12 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 101.452 - 100.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.633     1.633    sm/clk_out1
    SLICE_X61Y12         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  sm/D_states_q_reg[3]/Q
                         net (fo=187, routed)         2.236     4.325    sm/D_states_q[3]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.449 r  sm/D_states_q[2]_i_38/O
                         net (fo=3, routed)           1.243     5.692    sm/D_states_q[2]_i_38_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.124     5.816 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.873     6.689    sm/ram_reg_i_274_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  sm/ram_reg_i_147/O
                         net (fo=13, routed)          0.592     7.406    L_reg/M_sm_ra2[0]
    SLICE_X50Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.530 f  L_reg/ram_reg_i_326/O
                         net (fo=1, routed)           1.107     8.637    sm/D_registers_q[7][12]_i_89
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.156     8.793 r  sm/ram_reg_i_199/O
                         net (fo=58, routed)          0.553     9.345    alum/divider/D_registers_q[7][12]_i_675_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.868    10.213 r  alum/divider/D_registers_q_reg[7][12]_i_648/CO[3]
                         net (fo=1, routed)           0.000    10.213    alum/divider/D_registers_q_reg[7][12]_i_648_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.330 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.330    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  alum/divider/D_registers_q_reg[7][12]_i_643/CO[1]
                         net (fo=17, routed)          0.682    11.170    alum/divider/D_registers_q_reg[7][12]_i_643_n_2
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.332    11.502 r  alum/divider/D_registers_q[7][12]_i_661/O
                         net (fo=1, routed)           0.000    11.502    alum/divider/D_registers_q[7][12]_i_661_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.035 r  alum/divider/D_registers_q_reg[7][12]_i_634/CO[3]
                         net (fo=1, routed)           0.000    12.035    alum/divider/D_registers_q_reg[7][12]_i_634_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.152 r  alum/divider/D_registers_q_reg[7][12]_i_629/CO[3]
                         net (fo=1, routed)           0.000    12.152    alum/divider/D_registers_q_reg[7][12]_i_629_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    12.269    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.386 r  alum/divider/D_registers_q_reg[7][12]_i_623/CO[3]
                         net (fo=19, routed)          1.103    13.489    alum/divider/D_registers_q_reg[7][12]_i_623_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.613 r  alum/divider/D_registers_q[7][12]_i_642/O
                         net (fo=1, routed)           0.000    13.613    alum/divider/D_registers_q[7][12]_i_642_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.163 r  alum/divider/D_registers_q_reg[7][12]_i_614/CO[3]
                         net (fo=1, routed)           0.000    14.163    alum/divider/D_registers_q_reg[7][12]_i_614_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.277 r  alum/divider/D_registers_q_reg[7][12]_i_609/CO[3]
                         net (fo=1, routed)           0.000    14.277    alum/divider/D_registers_q_reg[7][12]_i_609_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.391 r  alum/divider/D_registers_q_reg[7][12]_i_604/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/divider/D_registers_q_reg[7][12]_i_604_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  alum/divider/D_registers_q_reg[7][12]_i_603/CO[3]
                         net (fo=1, routed)           0.000    14.505    alum/divider/D_registers_q_reg[7][12]_i_603_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.776 r  alum/divider/D_registers_q_reg[7][12]_i_601/CO[0]
                         net (fo=21, routed)          0.787    15.562    alum/divider/D_registers_q_reg[7][12]_i_601_n_3
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.373    15.935 r  alum/divider/D_registers_q[7][12]_i_622/O
                         net (fo=1, routed)           0.000    15.935    alum/divider/D_registers_q[7][12]_i_622_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.468 r  alum/divider/D_registers_q_reg[7][12]_i_592/CO[3]
                         net (fo=1, routed)           0.000    16.468    alum/divider/D_registers_q_reg[7][12]_i_592_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  alum/divider/D_registers_q_reg[7][12]_i_587/CO[3]
                         net (fo=1, routed)           0.000    16.585    alum/divider/D_registers_q_reg[7][12]_i_587_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  alum/divider/D_registers_q_reg[7][12]_i_582/CO[3]
                         net (fo=1, routed)           0.000    16.702    alum/divider/D_registers_q_reg[7][12]_i_582_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  alum/divider/D_registers_q_reg[7][12]_i_581/CO[3]
                         net (fo=1, routed)           0.000    16.819    alum/divider/D_registers_q_reg[7][12]_i_581_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.976 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[1]
                         net (fo=23, routed)          0.907    17.884    alum/divider/D_registers_q_reg[7][12]_i_578_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.332    18.216 r  alum/divider/D_registers_q[7][12]_i_600/O
                         net (fo=1, routed)           0.000    18.216    alum/divider/D_registers_q[7][12]_i_600_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.766 r  alum/divider/D_registers_q_reg[7][12]_i_569/CO[3]
                         net (fo=1, routed)           0.000    18.766    alum/divider/D_registers_q_reg[7][12]_i_569_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.880 r  alum/divider/D_registers_q_reg[7][12]_i_564/CO[3]
                         net (fo=1, routed)           0.000    18.880    alum/divider/D_registers_q_reg[7][12]_i_564_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.994 r  alum/divider/D_registers_q_reg[7][12]_i_559/CO[3]
                         net (fo=1, routed)           0.000    18.994    alum/divider/D_registers_q_reg[7][12]_i_559_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.108 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    19.108    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.336 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[2]
                         net (fo=25, routed)          0.911    20.247    alum/divider/D_registers_q_reg[7][12]_i_554_n_1
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.560 r  alum/divider/D_registers_q[7][12]_i_577/O
                         net (fo=1, routed)           0.000    20.560    alum/divider/D_registers_q[7][12]_i_577_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.093 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    21.093    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.210 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    21.210    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.327 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    21.327    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.444 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    21.444    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.561 r  alum/divider/D_registers_q_reg[7][12]_i_529/CO[3]
                         net (fo=27, routed)          0.980    22.541    alum/divider/D_registers_q_reg[7][12]_i_529_n_0
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124    22.665 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    22.665    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.215 r  alum/divider/D_registers_q_reg[7][12]_i_520/CO[3]
                         net (fo=1, routed)           0.000    23.215    alum/divider/D_registers_q_reg[7][12]_i_520_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.329 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.329    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.443 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.443    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.557 r  alum/divider/D_registers_q_reg[7][12]_i_509/CO[3]
                         net (fo=1, routed)           0.000    23.557    alum/divider/D_registers_q_reg[7][12]_i_509_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_508/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_508_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.942 r  alum/divider/D_registers_q_reg[7][12]_i_482/CO[0]
                         net (fo=29, routed)          0.925    24.867    alum/divider/D_registers_q_reg[7][12]_i_482_n_3
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.696 r  alum/divider/D_registers_q_reg[7][12]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.696    alum/divider/D_registers_q_reg[7][12]_i_495_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.810 r  alum/divider/D_registers_q_reg[7][12]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/divider/D_registers_q_reg[7][12]_i_490_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.924 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    25.924    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.038 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    26.038    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.152 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.152    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.309 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[1]
                         net (fo=31, routed)          1.008    27.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_2
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.329    27.646 r  alum/divider/D_registers_q[7][12]_i_503/O
                         net (fo=1, routed)           0.000    27.646    alum/divider/D_registers_q[7][12]_i_503_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.179 r  alum/divider/D_registers_q_reg[7][12]_i_468/CO[3]
                         net (fo=1, routed)           0.000    28.179    alum/divider/D_registers_q_reg[7][12]_i_468_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.296 r  alum/divider/D_registers_q_reg[7][12]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.296    alum/divider/D_registers_q_reg[7][12]_i_463_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[3]
                         net (fo=1, routed)           0.000    28.413    alum/divider/D_registers_q_reg[7][12]_i_458_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.530 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    28.530    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.647 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    28.647    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.876 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[2]
                         net (fo=33, routed)          0.742    29.618    alum/divider/D_registers_q_reg[7][12]_i_425_n_1
    SLICE_X48Y18         LUT2 (Prop_lut2_I1_O)        0.310    29.928 r  alum/divider/D_registers_q[7][12]_i_476/O
                         net (fo=1, routed)           0.000    29.928    alum/divider/D_registers_q[7][12]_i_476_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  alum/divider/D_registers_q_reg[7][12]_i_440/CO[3]
                         net (fo=1, routed)           0.000    30.478    alum/divider/D_registers_q_reg[7][12]_i_440_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  alum/divider/D_registers_q_reg[7][12]_i_435/CO[3]
                         net (fo=1, routed)           0.000    30.592    alum/divider/D_registers_q_reg[7][12]_i_435_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/divider/D_registers_q_reg[7][12]_i_430_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/divider/D_registers_q_reg[7][12]_i_424/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/divider/D_registers_q_reg[7][12]_i_424_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/divider/D_registers_q_reg[7][12]_i_395/CO[3]
                         net (fo=35, routed)          1.212    32.260    alum/divider/D_registers_q_reg[7][12]_i_395_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.384 r  alum/divider/D_registers_q[7][12]_i_448/O
                         net (fo=1, routed)           0.000    32.384    alum/divider/D_registers_q[7][12]_i_448_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.934 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    32.934    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.048 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    33.048    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.162 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.000    33.162    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.276 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    33.276    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.390 r  alum/divider/D_registers_q_reg[7][12]_i_394/CO[3]
                         net (fo=1, routed)           0.009    33.399    alum/divider/D_registers_q_reg[7][12]_i_394_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.513 r  alum/divider/D_registers_q_reg[7][12]_i_369/CO[3]
                         net (fo=1, routed)           0.000    33.513    alum/divider/D_registers_q_reg[7][12]_i_369_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.784 r  alum/divider/D_registers_q_reg[7][12]_i_338/CO[0]
                         net (fo=37, routed)          0.970    34.754    alum/divider/D_registers_q_reg[7][12]_i_338_n_3
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.373    35.127 r  alum/divider/D_registers_q[7][12]_i_419/O
                         net (fo=1, routed)           0.000    35.127    alum/divider/D_registers_q[7][12]_i_419_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.677 r  alum/divider/D_registers_q_reg[7][12]_i_381/CO[3]
                         net (fo=1, routed)           0.000    35.677    alum/divider/D_registers_q_reg[7][12]_i_381_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.791 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    35.791    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.905 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.000    35.905    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.019 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.009    36.028    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  alum/divider/D_registers_q_reg[7][12]_i_364/CO[3]
                         net (fo=1, routed)           0.000    36.142    alum/divider/D_registers_q_reg[7][12]_i_364_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    36.256    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.413 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[1]
                         net (fo=39, routed)          0.912    37.325    alum/divider/D_registers_q_reg[7][12]_i_305_n_2
    SLICE_X42Y21         LUT2 (Prop_lut2_I1_O)        0.329    37.654 r  alum/divider/D_registers_q[7][12]_i_389/O
                         net (fo=1, routed)           0.000    37.654    alum/divider/D_registers_q[7][12]_i_389_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.187 r  alum/divider/D_registers_q_reg[7][12]_i_351/CO[3]
                         net (fo=1, routed)           0.000    38.187    alum/divider/D_registers_q_reg[7][12]_i_351_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.304 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    38.304    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.421 r  alum/divider/D_registers_q_reg[7][12]_i_341/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/divider/D_registers_q_reg[7][12]_i_341_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.538 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.009    38.547    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.664 r  alum/divider/D_registers_q_reg[7][12]_i_332/CO[3]
                         net (fo=1, routed)           0.000    38.664    alum/divider/D_registers_q_reg[7][12]_i_332_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.781 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    38.781    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.010 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[2]
                         net (fo=41, routed)          0.789    39.798    alum/divider/D_registers_q_reg[7][12]_i_271_n_1
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.310    40.108 r  alum/divider/D_registers_q[7][12]_i_359/O
                         net (fo=1, routed)           0.000    40.108    alum/divider/D_registers_q[7][12]_i_359_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  alum/divider/D_registers_q_reg[7][12]_i_319/CO[3]
                         net (fo=1, routed)           0.000    40.658    alum/divider/D_registers_q_reg[7][12]_i_319_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[3]
                         net (fo=1, routed)           0.000    40.772    alum/divider/D_registers_q_reg[7][12]_i_314_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  alum/divider/D_registers_q_reg[7][12]_i_309/CO[3]
                         net (fo=1, routed)           0.000    40.886    alum/divider/D_registers_q_reg[7][12]_i_309_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.009    41.009    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.123 r  alum/divider/D_registers_q_reg[7][12]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.123    alum/divider/D_registers_q_reg[7][12]_i_299_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.237 r  alum/divider/D_registers_q_reg[7][12]_i_270/CO[3]
                         net (fo=1, routed)           0.000    41.237    alum/divider/D_registers_q_reg[7][12]_i_270_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.351 r  alum/divider/D_registers_q_reg[7][12]_i_232/CO[3]
                         net (fo=43, routed)          1.323    42.674    alum/divider/D_registers_q_reg[7][12]_i_232_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    42.798 r  alum/divider/D_registers_q[7][12]_i_327/O
                         net (fo=1, routed)           0.000    42.798    alum/divider/D_registers_q[7][12]_i_327_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.348 r  alum/divider/D_registers_q_reg[7][12]_i_286/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][12]_i_286_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.462 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[3]
                         net (fo=1, routed)           0.000    43.462    alum/divider/D_registers_q_reg[7][12]_i_281_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  alum/divider/D_registers_q_reg[7][12]_i_276/CO[3]
                         net (fo=1, routed)           0.000    43.576    alum/divider/D_registers_q_reg[7][12]_i_276_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    43.690    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  alum/divider/D_registers_q_reg[7][12]_i_265/CO[3]
                         net (fo=1, routed)           0.000    43.804    alum/divider/D_registers_q_reg[7][12]_i_265_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.918 r  alum/divider/D_registers_q_reg[7][12]_i_231/CO[3]
                         net (fo=1, routed)           0.000    43.918    alum/divider/D_registers_q_reg[7][12]_i_231_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.032 r  alum/divider/D_registers_q_reg[7][12]_i_200/CO[3]
                         net (fo=1, routed)           0.009    44.041    alum/divider/D_registers_q_reg[7][12]_i_200_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.312 r  alum/divider/D_registers_q_reg[7][12]_i_168/CO[0]
                         net (fo=45, routed)          1.145    45.457    alum/divider/D_registers_q_reg[7][12]_i_168_n_3
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.830 r  alum/divider/D_registers_q[7][12]_i_294/O
                         net (fo=1, routed)           0.000    45.830    alum/divider/D_registers_q[7][12]_i_294_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.380 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/divider/D_registers_q_reg[7][12]_i_247_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/divider/D_registers_q_reg[7][12]_i_242/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/divider/D_registers_q_reg[7][12]_i_242_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.722 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    46.722    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.836 r  alum/divider/D_registers_q_reg[7][12]_i_226/CO[3]
                         net (fo=1, routed)           0.000    46.836    alum/divider/D_registers_q_reg[7][12]_i_226_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.950 r  alum/divider/D_registers_q_reg[7][12]_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.950    alum/divider/D_registers_q_reg[7][12]_i_195_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.064 r  alum/divider/D_registers_q_reg[7][12]_i_167/CO[3]
                         net (fo=1, routed)           0.000    47.064    alum/divider/D_registers_q_reg[7][12]_i_167_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.221 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[1]
                         net (fo=47, routed)          1.069    48.291    alum/divider/D_registers_q_reg[7][12]_i_142_n_2
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.620 r  alum/divider/D_registers_q[7][12]_i_260/O
                         net (fo=1, routed)           0.000    48.620    alum/divider/D_registers_q[7][12]_i_260_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.170 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    49.170    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.284 r  alum/divider/D_registers_q_reg[7][12]_i_212/CO[3]
                         net (fo=1, routed)           0.000    49.284    alum/divider/D_registers_q_reg[7][12]_i_212_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.397 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    49.397    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.511 r  alum/divider/D_registers_q_reg[7][12]_i_206/CO[3]
                         net (fo=1, routed)           0.000    49.511    alum/divider/D_registers_q_reg[7][12]_i_206_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  alum/divider/D_registers_q_reg[7][12]_i_190/CO[3]
                         net (fo=1, routed)           0.000    49.625    alum/divider/D_registers_q_reg[7][12]_i_190_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  alum/divider/D_registers_q_reg[7][12]_i_162/CO[3]
                         net (fo=1, routed)           0.000    49.739    alum/divider/D_registers_q_reg[7][12]_i_162_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  alum/divider/D_registers_q_reg[7][12]_i_141/CO[3]
                         net (fo=1, routed)           0.000    49.853    alum/divider/D_registers_q_reg[7][12]_i_141_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.081 r  alum/divider/D_registers_q_reg[7][12]_i_110/CO[2]
                         net (fo=49, routed)          1.135    51.216    alum/divider/D_registers_q_reg[7][12]_i_110_n_1
    SLICE_X15Y14         LUT2 (Prop_lut2_I1_O)        0.313    51.529 r  alum/divider/D_registers_q[7][12]_i_240/O
                         net (fo=1, routed)           0.000    51.529    alum/divider/D_registers_q[7][12]_i_240_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.079 r  alum/divider/D_registers_q_reg[7][12]_i_201/CO[3]
                         net (fo=1, routed)           0.000    52.079    alum/divider/D_registers_q_reg[7][12]_i_201_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.193 r  alum/divider/D_registers_q_reg[7][12]_i_181/CO[3]
                         net (fo=1, routed)           0.000    52.193    alum/divider/D_registers_q_reg[7][12]_i_181_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.307 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    52.307    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.421 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[3]
                         net (fo=1, routed)           0.000    52.421    alum/divider/D_registers_q_reg[7][12]_i_175_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.535 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.535    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.649 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    52.649    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.763 r  alum/divider/D_registers_q_reg[7][12]_i_109/CO[3]
                         net (fo=1, routed)           0.000    52.763    alum/divider/D_registers_q_reg[7][12]_i_109_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.877 r  alum/divider/D_registers_q_reg[7][12]_i_83/CO[3]
                         net (fo=51, routed)          1.182    54.059    alum/divider/D_registers_q_reg[7][12]_i_83_n_0
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.124    54.183 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    54.183    alum/divider/ram_reg_i_966_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.733 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.733    alum/divider/ram_reg_i_895_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.847 r  alum/divider/D_registers_q_reg[7][12]_i_170/CO[3]
                         net (fo=1, routed)           0.000    54.847    alum/divider/D_registers_q_reg[7][12]_i_170_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.961 r  alum/divider/D_registers_q_reg[7][12]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.961    alum/divider/D_registers_q_reg[7][12]_i_148_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.075 r  alum/divider/D_registers_q_reg[7][12]_i_147/CO[3]
                         net (fo=1, routed)           0.000    55.075    alum/divider/D_registers_q_reg[7][12]_i_147_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.189 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    55.189    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.303 r  alum/divider/D_registers_q_reg[7][12]_i_104/CO[3]
                         net (fo=1, routed)           0.000    55.303    alum/divider/D_registers_q_reg[7][12]_i_104_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.417 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    55.417    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.531 r  alum/divider/D_registers_q_reg[7][12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.531    alum/divider/D_registers_q_reg[7][12]_i_67_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.802 r  alum/divider/D_registers_q_reg[7][12]_i_44/CO[0]
                         net (fo=52, routed)          1.059    56.861    alum/divider/D_registers_q_reg[7][12]_i_44_n_3
    SLICE_X14Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.705 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    57.705    alum/divider/ram_reg_i_890_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  alum/divider/ram_reg_i_820/CO[3]
                         net (fo=1, routed)           0.000    57.822    alum/divider/ram_reg_i_820_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.939 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.939    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.056 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.056    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.173 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[3]
                         net (fo=1, routed)           0.000    58.173    alum/divider/D_registers_q_reg[7][12]_i_99_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.290 r  alum/divider/D_registers_q_reg[7][12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.290    alum/divider/D_registers_q_reg[7][12]_i_77_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.407 r  alum/divider/D_registers_q_reg[7][12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    58.407    alum/divider/D_registers_q_reg[7][12]_i_62_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.524 r  alum/divider/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    58.524    alum/divider/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_28/CO[1]
                         net (fo=55, routed)          1.301    59.982    alum/divider/d0[12]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    60.314 r  alum/divider/ram_reg_i_959/O
                         net (fo=1, routed)           0.000    60.314    alum/divider/ram_reg_i_959_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.864 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    60.864    alum/divider/ram_reg_i_885_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.978 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    60.978    alum/divider/ram_reg_i_815_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.092 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    61.092    alum/divider/ram_reg_i_753_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.206 r  alum/divider/ram_reg_i_747/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/divider/ram_reg_i_747_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.320 r  alum/divider/ram_reg_i_676/CO[3]
                         net (fo=1, routed)           0.000    61.320    alum/divider/ram_reg_i_676_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.434 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.434    alum/divider/ram_reg_i_598_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_512_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  alum/divider/ram_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    61.662    alum/divider/ram_reg_i_411_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.819 r  alum/divider/ram_reg_i_310/CO[1]
                         net (fo=55, routed)          1.006    62.825    alum/divider/d0[11]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.610 r  alum/divider/ram_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    63.610    alum/divider/ram_reg_i_884_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.724 r  alum/divider/ram_reg_i_814/CO[3]
                         net (fo=1, routed)           0.000    63.724    alum/divider/ram_reg_i_814_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.838 r  alum/divider/ram_reg_i_752/CO[3]
                         net (fo=1, routed)           0.000    63.838    alum/divider/ram_reg_i_752_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.952 r  alum/divider/ram_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    63.952    alum/divider/ram_reg_i_684_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.066 r  alum/divider/ram_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    64.066    alum/divider/ram_reg_i_608_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.180 r  alum/divider/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.180    alum/divider/ram_reg_i_520_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.294 r  alum/divider/ram_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/divider/ram_reg_i_421_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/divider/ram_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/divider/ram_reg_i_319_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.565 r  alum/divider/ram_reg_i_192/CO[1]
                         net (fo=55, routed)          0.855    65.420    alum/divider/d0[10]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.749 r  alum/divider/ram_reg_i_969/O
                         net (fo=1, routed)           0.000    65.749    alum/divider/ram_reg_i_969_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.299 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/divider/ram_reg_i_900_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/divider/ram_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/divider/ram_reg_i_825_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/divider/ram_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/divider/ram_reg_i_758_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/divider/ram_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/divider/ram_reg_i_689_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/divider/ram_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/divider/ram_reg_i_613_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/divider/ram_reg_i_525/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/divider/ram_reg_i_525_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.983 r  alum/divider/ram_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.983    alum/divider/ram_reg_i_428_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.097 r  alum/divider/ram_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    67.097    alum/divider/ram_reg_i_329_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.254 r  alum/divider/ram_reg_i_204/CO[1]
                         net (fo=55, routed)          0.908    68.162    alum/divider/d0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.491 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    68.491    alum/divider/ram_reg_i_975_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.041 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    69.041    alum/divider/ram_reg_i_906_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.155 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    69.155    alum/divider/ram_reg_i_835_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.269 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    69.269    alum/divider/ram_reg_i_769_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  alum/divider/ram_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    69.383    alum/divider/ram_reg_i_763_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  alum/divider/ram_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    69.497    alum/divider/ram_reg_i_700_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.611 r  alum/divider/ram_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    69.611    alum/divider/ram_reg_i_623_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.725 r  alum/divider/ram_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    69.725    alum/divider/ram_reg_i_534_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.839 r  alum/divider/ram_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    69.839    alum/divider/ram_reg_i_443_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.996 r  alum/divider/ram_reg_i_339/CO[1]
                         net (fo=55, routed)          0.976    70.972    alum/divider/d0[8]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    71.301 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    71.301    alum/divider/ram_reg_i_972_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.834 r  alum/divider/ram_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    71.834    alum/divider/ram_reg_i_905_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.951 r  alum/divider/ram_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/divider/ram_reg_i_834_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.068 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    72.068    alum/divider/ram_reg_i_768_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.185 r  alum/divider/ram_reg_i_705/CO[3]
                         net (fo=1, routed)           0.000    72.185    alum/divider/ram_reg_i_705_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.302 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.302    alum/divider/ram_reg_i_628_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.419 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/divider/ram_reg_i_540_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.536 r  alum/divider/ram_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.536    alum/divider/ram_reg_i_449_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.653 r  alum/divider/ram_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    72.653    alum/divider/ram_reg_i_346_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.810 r  alum/divider/ram_reg_i_219/CO[1]
                         net (fo=55, routed)          1.103    73.912    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.244 r  alum/divider/ram_reg_i_984/O
                         net (fo=1, routed)           0.000    74.244    alum/divider/ram_reg_i_984_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.777 r  alum/divider/ram_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    74.777    alum/divider/ram_reg_i_925_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.894 r  alum/divider/ram_reg_i_859/CO[3]
                         net (fo=1, routed)           0.000    74.894    alum/divider/ram_reg_i_859_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.011 r  alum/divider/ram_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    75.011    alum/divider/ram_reg_i_844_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.128 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_774_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.245 r  alum/divider/ram_reg_i_710/CO[3]
                         net (fo=1, routed)           0.000    75.245    alum/divider/ram_reg_i_710_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.362 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.362    alum/divider/ram_reg_i_635_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.479 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.000    75.479    alum/divider/ram_reg_i_549_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.596 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/divider/ram_reg_i_456_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.753 r  alum/divider/ram_reg_i_355/CO[1]
                         net (fo=55, routed)          1.104    76.857    alum/divider/d0[6]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    77.189 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    77.189    alum/divider/ram_reg_i_981_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.739 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    77.739    alum/divider/ram_reg_i_920_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.853 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    77.853    alum/divider/ram_reg_i_854_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.967 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    77.967    alum/divider/ram_reg_i_785_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.081 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    78.081    alum/divider/ram_reg_i_779_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.195 r  alum/divider/ram_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    78.195    alum/divider/ram_reg_i_715_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.309 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.309    alum/divider/ram_reg_i_640_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.423 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    78.423    alum/divider/ram_reg_i_555_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.537 r  alum/divider/ram_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    78.537    alum/divider/ram_reg_i_467_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.694 r  alum/divider/ram_reg_i_365/CO[1]
                         net (fo=55, routed)          0.806    79.500    alum/divider/d0[5]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.829 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    79.829    alum/divider/ram_reg_i_978_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.379 r  alum/divider/ram_reg_i_919/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/divider/ram_reg_i_919_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/divider/ram_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/divider/ram_reg_i_853_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/divider/ram_reg_i_784_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/divider/ram_reg_i_720/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/divider/ram_reg_i_720_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/divider/ram_reg_i_645_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.949 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    80.949    alum/divider/ram_reg_i_560_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.063 r  alum/divider/ram_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000    81.063    alum/divider/ram_reg_i_470_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.177 r  alum/divider/ram_reg_i_367/CO[3]
                         net (fo=1, routed)           0.000    81.177    alum/divider/ram_reg_i_367_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.334 r  alum/divider/ram_reg_i_239/CO[1]
                         net (fo=55, routed)          0.941    82.275    alum/divider/d0[4]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    82.604 r  alum/divider/ram_reg_i_987/O
                         net (fo=1, routed)           0.000    82.604    alum/divider/ram_reg_i_987_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.154 r  alum/divider/ram_reg_i_934/CO[3]
                         net (fo=1, routed)           0.000    83.154    alum/divider/ram_reg_i_934_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  alum/divider/ram_reg_i_864/CO[3]
                         net (fo=1, routed)           0.000    83.268    alum/divider/ram_reg_i_864_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    83.382    alum/divider/ram_reg_i_790_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.496 r  alum/divider/ram_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/divider/ram_reg_i_725_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.610 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.610    alum/divider/ram_reg_i_650_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.724 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    83.724    alum/divider/ram_reg_i_565_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.838 r  alum/divider/ram_reg_i_475/CO[3]
                         net (fo=1, routed)           0.000    83.838    alum/divider/ram_reg_i_475_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.952 r  alum/divider/ram_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    83.952    alum/divider/ram_reg_i_373_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.109 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          1.072    85.181    alum/divider/d0[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.981 r  alum/divider/ram_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    85.981    alum/divider/ram_reg_i_939_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.098 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    86.098    alum/divider/ram_reg_i_869_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.215 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    86.215    alum/divider/ram_reg_i_795_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.332 r  alum/divider/ram_reg_i_730/CO[3]
                         net (fo=1, routed)           0.000    86.332    alum/divider/ram_reg_i_730_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.449 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/divider/ram_reg_i_655_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.566 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    86.566    alum/divider/ram_reg_i_570_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.683 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    86.683    alum/divider/ram_reg_i_483_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.800 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    86.800    alum/divider/ram_reg_i_380_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/divider/ram_reg_i_254/CO[1]
                         net (fo=55, routed)          0.891    87.848    alum/divider/d0[2]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    88.180 r  alum/divider/ram_reg_i_993/O
                         net (fo=1, routed)           0.000    88.180    alum/divider/ram_reg_i_993_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.730 r  alum/divider/ram_reg_i_944/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/divider/ram_reg_i_944_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.844 r  alum/divider/ram_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    88.844    alum/divider/ram_reg_i_874_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.958 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.958    alum/divider/ram_reg_i_800_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.072 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_735_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_660_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_575_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_488_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_385/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_385_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.685 r  alum/divider/ram_reg_i_259/CO[1]
                         net (fo=55, routed)          1.086    90.771    alum/divider/d0[1]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.100 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.100    alum/divider/ram_reg_i_1002_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.632 r  alum/divider/ram_reg_i_994/CO[3]
                         net (fo=1, routed)           0.000    91.632    alum/divider/ram_reg_i_994_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.746 r  alum/divider/ram_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    91.746    alum/divider/ram_reg_i_949_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.860 r  alum/divider/ram_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    91.860    alum/divider/ram_reg_i_879_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.974 r  alum/divider/ram_reg_i_805/CO[3]
                         net (fo=1, routed)           0.000    91.974    alum/divider/ram_reg_i_805_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.088 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    92.088    alum/divider/ram_reg_i_740_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.202 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.202    alum/divider/ram_reg_i_665_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.316 r  alum/divider/ram_reg_i_580/CO[3]
                         net (fo=1, routed)           0.000    92.316    alum/divider/ram_reg_i_580_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.430 r  alum/divider/ram_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    92.430    alum/divider/ram_reg_i_493_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.701 r  alum/divider/ram_reg_i_388/CO[0]
                         net (fo=1, routed)           0.659    93.360    sm/d0[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.373    93.733 r  sm/ram_reg_i_263/O
                         net (fo=1, routed)           0.413    94.145    sm/ram_reg_i_263_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.269 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           0.000    94.269    sm/ram_reg_i_138_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    94.481 r  sm/ram_reg_i_42/O
                         net (fo=9, routed)           0.776    95.257    sm/M_alum_out[0]
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.299    95.556 r  sm/D_registers_q[7][0]_i_2/O
                         net (fo=1, routed)           0.433    95.989    sm/D_registers_q[7][0]_i_2_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124    96.113 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.563    96.676    L_reg/D[0]
    SLICE_X56Y7          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.452   101.452    L_reg/clk_out1
    SLICE_X56Y7          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.080   101.532    
                         clock uncertainty           -0.149   101.383    
    SLICE_X56Y7          FDRE (Setup_fdre_C_D)       -0.031   101.352    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        101.352    
                         arrival time                         -96.676    
  -------------------------------------------------------------------
                         slack                                  4.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_pixel_idx_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.748%)  route 0.294ns (61.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564     0.564    display/clk_out1
    SLICE_X36Y1          FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  display/D_pixel_idx_q_reg[2]/Q
                         net (fo=6, routed)           0.294     0.999    display/p_0_in__0[2]
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.045     1.044 r  display/D_pixel_idx_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.044    display/D_pixel_idx_d[4]
    SLICE_X34Y2          FDRE                                         r  display/D_pixel_idx_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.832     0.832    display/clk_out1
    SLICE_X34Y2          FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X34Y2          FDRE (Hold_fdre_C_D)         0.121     0.948    display/D_pixel_idx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X64Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  cond_butt_next_play/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     0.886    cond_butt_next_play/D_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.042 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.043    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.096 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.096    cond_butt_next_play/D_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/C
                         clock pessimism              0.000     0.864    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     0.998    cond_butt_next_play/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.584     0.584    forLoop_idx_0_524275050[1].cond_butt_dirs/sync/clk_out1
    SLICE_X59Y28         FDRE                                         r  forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.780    forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X59Y28         FDRE                                         r  forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.852     0.852    forLoop_idx_0_524275050[1].cond_butt_dirs/sync/clk_out1
    SLICE_X59Y28         FDRE                                         r  forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.075     0.659    forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558     0.558    forLoop_idx_0_524275050[2].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.754    forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.825     0.825    forLoop_idx_0_524275050[2].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.075     0.633    forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558     0.558    forLoop_idx_0_524275050[3].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.754    forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.825     0.825    forLoop_idx_0_524275050[3].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.071     0.629    forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X64Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  cond_butt_next_play/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     0.886    cond_butt_next_play/D_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.042 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.043    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.132 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.132    cond_butt_next_play/D_ctr_q_reg[12]_i_1__0_n_6
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/C
                         clock pessimism              0.000     0.864    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     0.998    cond_butt_next_play/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.284%)  route 0.301ns (64.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.563     0.563    display/clk_out1
    SLICE_X34Y2          FDRE                                         r  display/D_pixel_idx_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  display/D_pixel_idx_q_reg[5]/Q
                         net (fo=3, routed)           0.301     1.027    display/p_0_in__0[5]
    SLICE_X42Y4          FDRE                                         r  display/D_bram_addr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.833     0.833    display/clk_out1
    SLICE_X42Y4          FDRE                                         r  display/D_bram_addr_q_reg[5]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X42Y4          FDRE (Hold_fdre_C_D)         0.063     0.891    display/D_bram_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558     0.558    forLoop_idx_0_524275050[0].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y30         FDRE                                         r  forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.777    forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X54Y30         FDRE                                         r  forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827     0.827    forLoop_idx_0_524275050[0].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y30         FDRE                                         r  forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.060     0.618    forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.813    forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.053     0.646    forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_mem_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.235%)  route 0.123ns (39.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.556     0.556    sr1/clk_out1
    SLICE_X55Y21         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.123     0.819    sr1/D_waddr_q[1]
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.864 r  sr1/D_mem_q[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.864    sr1/D_mem_q[1][0]_i_1_n_0
    SLICE_X54Y21         FDRE                                         r  sr1/D_mem_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.825     0.825    sr1/clk_out1
    SLICE_X54Y21         FDRE                                         r  sr1/D_mem_q_reg[1][0]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.121     0.690    sr1/D_mem_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y0      brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y1      brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y6      L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y8      L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y6      L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y6      L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y6      L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y6      L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.974ns  (logic 0.642ns (9.206%)  route 6.332ns (90.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.456     7.599    bseg_driver/ctr/Q[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     8.599    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.974ns  (logic 0.642ns (9.206%)  route 6.332ns (90.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.456     7.599    bseg_driver/ctr/Q[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     8.599    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.835ns  (logic 0.642ns (9.392%)  route 6.193ns (90.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.456     7.599    bseg_driver/ctr/Q[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.737     8.460    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.835ns  (logic 0.642ns (9.392%)  route 6.193ns (90.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.456     7.599    bseg_driver/ctr/Q[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.737     8.460    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.835ns  (logic 0.642ns (9.392%)  route 6.193ns (90.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.456     7.599    bseg_driver/ctr/Q[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.737     8.460    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.835ns  (logic 0.642ns (9.392%)  route 6.193ns (90.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.456     7.599    bseg_driver/ctr/Q[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.737     8.460    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    bseg_driver/ctr/clk
    SLICE_X30Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 0.642ns (9.416%)  route 6.176ns (90.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.456     7.599    bseg_driver/ctr/Q[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.720     8.443    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 0.642ns (9.416%)  route 6.176ns (90.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.456     7.599    bseg_driver/ctr/Q[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.720     8.443    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 0.642ns (9.416%)  route 6.176ns (90.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.456     7.599    bseg_driver/ctr/Q[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.720     8.443    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 0.642ns (9.416%)  route 6.176ns (90.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.456     7.599    bseg_driver/ctr/Q[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.720     8.443    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X30Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.209ns (10.782%)  route 1.729ns (89.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.601     2.357    aseg_driver/ctr/Q[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.402 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.128     2.530    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.209ns (10.782%)  route 1.729ns (89.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.601     2.357    aseg_driver/ctr/Q[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.402 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.128     2.530    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.209ns (10.782%)  route 1.729ns (89.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.601     2.357    aseg_driver/ctr/Q[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.402 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.128     2.530    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.209ns (10.782%)  route 1.729ns (89.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.601     2.357    aseg_driver/ctr/Q[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.402 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.128     2.530    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y0          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.411%)  route 1.798ns (89.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.601     2.357    aseg_driver/ctr/Q[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.402 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.197     2.599    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.411%)  route 1.798ns (89.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.601     2.357    aseg_driver/ctr/Q[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.402 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.197     2.599    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.411%)  route 1.798ns (89.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.601     2.357    aseg_driver/ctr/Q[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.402 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.197     2.599    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.411%)  route 1.798ns (89.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.601     2.357    aseg_driver/ctr/Q[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.402 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.197     2.599    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    aseg_driver/ctr/clk
    SLICE_X57Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.209ns (10.214%)  route 1.837ns (89.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.653     2.409    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X65Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.454 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.184     2.638    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X64Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    timerseg_driver/ctr/clk
    SLICE_X64Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.209ns (10.214%)  route 1.837ns (89.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.653     2.409    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X65Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.454 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.184     2.638    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X64Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    timerseg_driver/ctr/clk
    SLICE_X64Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.152ns  (logic 4.918ns (37.392%)  route 8.234ns (62.608%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518     5.740 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.682     6.422    timerseg_driver/ctr/S[0]
    SLICE_X63Y5          LUT3 (Prop_lut3_I2_O)        0.124     6.546 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.627     7.173    L_reg/timerseg_OBUF[10]_inst_i_17_1
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.297 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.791     8.088    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.212 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.639     8.851    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.975 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.827     9.802    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I3_O)        0.152     9.954 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.668    14.622    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    18.374 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.374    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.964ns  (logic 4.664ns (35.974%)  route 8.300ns (64.026%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518     5.740 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.682     6.422    timerseg_driver/ctr/S[0]
    SLICE_X63Y5          LUT3 (Prop_lut3_I2_O)        0.124     6.546 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.627     7.173    L_reg/timerseg_OBUF[10]_inst_i_17_1
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.297 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.791     8.088    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.212 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.639     8.851    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.975 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.827     9.802    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I3_O)        0.124     9.926 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.735    14.661    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    18.187 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.187    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.925ns  (logic 4.685ns (36.246%)  route 8.240ns (63.754%))
  Logic Levels:           6  (LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518     5.740 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.709     6.449    timerseg_driver/ctr/S[0]
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.124     6.573 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.652     7.225    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.349 f  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.970     8.319    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.443 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.279     8.722    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.846 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.011     9.857    L_reg/timerseg[0]
    SLICE_X65Y3          LUT3 (Prop_lut3_I0_O)        0.124     9.981 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.620    14.601    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    18.148 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.148    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.959ns  (logic 4.918ns (37.952%)  route 8.041ns (62.048%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    aseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          1.930     7.541    aseg_driver/ctr/S[1]
    SLICE_X45Y2          LUT2 (Prop_lut2_I1_O)        0.152     7.693 f  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.965     8.659    L_reg/aseg_OBUF[1]
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.991 f  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.573     9.564    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.688 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.201    10.888    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.152    11.040 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.372    14.412    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.702    18.115 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.115    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.787ns  (logic 5.021ns (39.268%)  route 7.766ns (60.732%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          1.187     6.855    L_reg/M_ctr_value_3[1]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.979 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.948     7.927    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.051 f  L_reg/bseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.640     8.691    L_reg/bseg_OBUF[10]_inst_i_8_n_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.152     8.843 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.179    10.021    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I0_O)        0.362    10.383 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.812    14.195    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.741    17.937 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.937    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.748ns  (logic 4.947ns (38.806%)  route 7.801ns (61.194%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    aseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          1.930     7.541    aseg_driver/ctr/S[1]
    SLICE_X45Y2          LUT2 (Prop_lut2_I1_O)        0.152     7.693 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.965     8.659    L_reg/aseg_OBUF[1]
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.991 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.573     9.564    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.202    10.889    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.152    11.041 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.131    14.172    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.731    17.903 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.903    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.646ns  (logic 4.943ns (39.086%)  route 7.703ns (60.914%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    aseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          1.930     7.541    aseg_driver/ctr/S[1]
    SLICE_X45Y2          LUT2 (Prop_lut2_I1_O)        0.152     7.693 f  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.965     8.659    L_reg/aseg_OBUF[1]
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.991 f  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.573     9.564    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.688 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.177    10.864    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.153    11.017 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.059    14.076    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.726    17.802 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.802    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.613ns  (logic 5.014ns (39.753%)  route 7.599ns (60.247%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          1.187     6.855    L_reg/M_ctr_value_3[1]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.979 r  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.948     7.927    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  L_reg/bseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.640     8.691    L_reg/bseg_OBUF[10]_inst_i_8_n_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.152     8.843 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.169    10.011    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I0_O)        0.360    10.371 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.655    14.026    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.736    17.762 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.762    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.522ns  (logic 4.782ns (38.190%)  route 7.740ns (61.810%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          1.187     6.855    L_reg/M_ctr_value_3[1]
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.979 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.948     7.927    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.051 f  L_reg/bseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.640     8.691    L_reg/bseg_OBUF[10]_inst_i_8_n_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.152     8.843 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.169    10.011    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I0_O)        0.332    10.343 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.796    14.140    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    17.672 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.672    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.505ns  (logic 4.712ns (37.682%)  route 7.793ns (62.318%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.571     5.155    aseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          1.930     7.541    aseg_driver/ctr/S[1]
    SLICE_X45Y2          LUT2 (Prop_lut2_I1_O)        0.152     7.693 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.965     8.659    L_reg/aseg_OBUF[1]
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.991 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.573     9.564    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.177    10.864    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.988 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.148    14.136    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    17.660 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.660    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.393ns (53.544%)  route 1.208ns (46.456%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.568     1.512    aseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.231     1.884    aseg_driver/ctr/S[1]
    SLICE_X57Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.929 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.977     2.906    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.113 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.113    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.460ns (52.947%)  route 1.298ns (47.053%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.568     1.512    aseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.231     1.884    aseg_driver/ctr/S[1]
    SLICE_X57Y5          LUT2 (Prop_lut2_I0_O)        0.042     1.926 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.066     2.992    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     4.269 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.269    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.460ns (52.965%)  route 1.297ns (47.035%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    timerseg_driver/ctr/clk
    SLICE_X64Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.184     1.886    timerseg_driver/ctr/S[0]
    SLICE_X65Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.113     3.045    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.251     4.296 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.296    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.548ns (53.538%)  route 1.343ns (46.462%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.294     1.964    bseg_driver/ctr/S[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.046     2.010 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.050     3.060    bseg_OBUF[11]
    P13                  OBUF (Prop_obuf_I_O)         1.338     4.398 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.398    bseg[11]
    P13                                                               r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 1.498ns (51.202%)  route 1.428ns (48.798%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.214     1.885    L_reg/M_ctr_value_3[1]
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.930 f  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.276     2.207    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.045     2.252 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.937     3.189    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         1.244     4.433 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.433    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.481ns (50.558%)  route 1.448ns (49.442%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.337     2.007    bseg_driver/ctr/S[0]
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.045     2.052 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.111     3.164    bseg_OBUF[5]
    N13                  OBUF (Prop_obuf_I_O)         1.272     4.435 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.435    bseg[5]
    N13                                                               r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.520ns (50.966%)  route 1.463ns (49.034%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.337     2.007    bseg_driver/ctr/S[0]
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.043     2.050 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.126     3.176    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.313     4.490 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.490    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.456ns (48.814%)  route 1.527ns (51.186%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    bseg_driver/ctr/clk
    SLICE_X30Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.325     1.995    bseg_driver/ctr/S[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.040 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.202     3.243    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.490 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.490    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.014ns  (logic 1.523ns (50.518%)  route 1.492ns (49.482%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.568     1.512    aseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.320     1.973    aseg_driver/ctr/S[0]
    SLICE_X49Y4          LUT2 (Prop_lut2_I0_O)        0.046     2.019 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.171     3.190    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.336     4.526 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.526    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.106ns  (logic 1.449ns (46.648%)  route 1.657ns (53.352%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.568     1.512    aseg_driver/ctr/clk
    SLICE_X57Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.353     2.006    L_reg/M_ctr_value[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.045     2.051 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.447     2.497    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.045     2.542 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.858     3.400    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     4.618 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.618    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.384ns  (logic 10.618ns (30.008%)  route 24.766ns (69.992%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=1 LUT4=3 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.720     3.769    L_reg/Q[5]
    SLICE_X58Y6          LUT5 (Prop_lut5_I2_O)        0.324     4.093 f  L_reg/L_0708b7b3_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.688     4.781    L_reg/L_0708b7b3_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.326     5.107 f  L_reg/L_0708b7b3_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.061     6.167    L_reg/L_0708b7b3_remainder0__0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.291 f  L_reg/L_0708b7b3_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.309     6.601    L_reg/L_0708b7b3_remainder0__0_carry_i_14__0_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.725 r  L_reg/L_0708b7b3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.031     7.755    L_reg/L_0708b7b3_remainder0__0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.879 r  L_reg/L_0708b7b3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.879    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.429 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.429    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.543    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.765 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.371    10.137    L_reg/L_0708b7b3_remainder0_6[8]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.299    10.436 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.834    11.270    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.394 f  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.624    12.018    L_reg/i__carry_i_17__3_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.827    12.969    L_reg/i__carry_i_18__4_n_0
    SLICE_X63Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.093 r  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.092    14.186    L_reg/i__carry_i_10__4_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I3_O)        0.124    14.310 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.988    15.297    L_reg/D_registers_q_reg[6][4]_0[1]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.421 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.421    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[2]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.801 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.801    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.918 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.918    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.157 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.809    16.967    L_reg/L_0708b7b3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.301    17.268 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.624    17.892    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.016 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=9, routed)           0.929    18.945    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.124    19.069 f  L_reg/i__carry_i_24__2/O
                         net (fo=11, routed)          0.995    20.064    L_reg/i__carry_i_24__2_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124    20.188 f  L_reg/i__carry_i_15__3/O
                         net (fo=7, routed)           1.169    21.357    L_reg/i__carry_i_15__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    21.481 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.445    21.926    L_reg/i__carry_i_12__2_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.050 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    22.521    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.028 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.028    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.142 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.142    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.256 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.256    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.478 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.948    24.425    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.299    24.724 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    24.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    25.000 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.783    25.783    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.149    25.932 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.644    26.576    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.332    26.908 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.797    27.705    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.829 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.836    28.664    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y3          LUT3 (Prop_lut3_I1_O)        0.124    28.788 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.620    33.409    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    36.956 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.956    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.226ns  (logic 10.818ns (30.710%)  route 24.408ns (69.290%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.720     3.769    L_reg/Q[5]
    SLICE_X58Y6          LUT5 (Prop_lut5_I2_O)        0.324     4.093 f  L_reg/L_0708b7b3_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.688     4.781    L_reg/L_0708b7b3_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.326     5.107 f  L_reg/L_0708b7b3_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.061     6.167    L_reg/L_0708b7b3_remainder0__0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.291 f  L_reg/L_0708b7b3_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.309     6.601    L_reg/L_0708b7b3_remainder0__0_carry_i_14__0_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.725 r  L_reg/L_0708b7b3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.031     7.755    L_reg/L_0708b7b3_remainder0__0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.879 r  L_reg/L_0708b7b3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.879    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.429 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.429    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.543    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.765 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.371    10.137    L_reg/L_0708b7b3_remainder0_6[8]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.299    10.436 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.834    11.270    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.394 f  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.624    12.018    L_reg/i__carry_i_17__3_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.827    12.969    L_reg/i__carry_i_18__4_n_0
    SLICE_X63Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.093 r  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.092    14.186    L_reg/i__carry_i_10__4_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I3_O)        0.124    14.310 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.988    15.297    L_reg/D_registers_q_reg[6][4]_0[1]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.421 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.421    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[2]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.801 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.801    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.918 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.918    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.157 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.809    16.967    L_reg/L_0708b7b3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.301    17.268 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.624    17.892    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.016 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=9, routed)           0.929    18.945    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.124    19.069 f  L_reg/i__carry_i_24__2/O
                         net (fo=11, routed)          0.995    20.064    L_reg/i__carry_i_24__2_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124    20.188 f  L_reg/i__carry_i_15__3/O
                         net (fo=7, routed)           1.169    21.357    L_reg/i__carry_i_15__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    21.481 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.445    21.926    L_reg/i__carry_i_12__2_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.050 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    22.521    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.028 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.028    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.142 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.142    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.256 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.256    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.478 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.948    24.425    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.299    24.724 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    24.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    25.000 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.783    25.783    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.149    25.932 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.644    26.576    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.332    26.908 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.797    27.705    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.829 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.430    28.258    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I1_O)        0.119    28.377 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.668    33.046    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    36.797 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.797    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.071ns  (logic 10.597ns (30.215%)  route 24.475ns (69.785%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.720     3.769    L_reg/Q[5]
    SLICE_X58Y6          LUT5 (Prop_lut5_I2_O)        0.324     4.093 f  L_reg/L_0708b7b3_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.688     4.781    L_reg/L_0708b7b3_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.326     5.107 f  L_reg/L_0708b7b3_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.061     6.167    L_reg/L_0708b7b3_remainder0__0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.291 f  L_reg/L_0708b7b3_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.309     6.601    L_reg/L_0708b7b3_remainder0__0_carry_i_14__0_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.725 r  L_reg/L_0708b7b3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.031     7.755    L_reg/L_0708b7b3_remainder0__0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.879 r  L_reg/L_0708b7b3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.879    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.429 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.429    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.543    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.765 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.371    10.137    L_reg/L_0708b7b3_remainder0_6[8]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.299    10.436 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.834    11.270    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.394 f  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.624    12.018    L_reg/i__carry_i_17__3_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.827    12.969    L_reg/i__carry_i_18__4_n_0
    SLICE_X63Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.093 r  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.092    14.186    L_reg/i__carry_i_10__4_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I3_O)        0.124    14.310 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.988    15.297    L_reg/D_registers_q_reg[6][4]_0[1]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.421 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.421    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[2]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.801 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.801    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.918 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.918    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.157 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.809    16.967    L_reg/L_0708b7b3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.301    17.268 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.624    17.892    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.016 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=9, routed)           0.929    18.945    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.124    19.069 f  L_reg/i__carry_i_24__2/O
                         net (fo=11, routed)          0.995    20.064    L_reg/i__carry_i_24__2_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124    20.188 f  L_reg/i__carry_i_15__3/O
                         net (fo=7, routed)           1.169    21.357    L_reg/i__carry_i_15__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    21.481 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.445    21.926    L_reg/i__carry_i_12__2_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.050 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    22.521    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.028 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.028    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.142 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.142    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.256 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.256    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.478 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.948    24.425    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.299    24.724 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    24.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    25.000 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.783    25.783    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.149    25.932 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.644    26.576    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.332    26.908 r  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.797    27.705    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.829 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.430    28.258    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I1_O)        0.124    28.382 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.735    33.117    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    36.643 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.643    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.986ns  (logic 11.422ns (32.648%)  route 23.564ns (67.352%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          1.280     3.370    L_reg/D_registers_q_reg[2][9]_0[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152     3.522 f  L_reg/L_0708b7b3_remainder0__0_carry_i_19/O
                         net (fo=2, routed)           0.812     4.334    L_reg/L_0708b7b3_remainder0__0_carry_i_19_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     4.660 r  L_reg/L_0708b7b3_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.975     5.635    L_reg/L_0708b7b3_remainder0__0_carry_i_16_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.759 f  L_reg/L_0708b7b3_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.798     6.557    L_reg/L_0708b7b3_remainder0__0_carry_i_13_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I0_O)        0.152     6.709 r  L_reg/L_0708b7b3_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.809     7.518    L_reg/L_0708b7b3_remainder0__0_carry_i_8_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I2_O)        0.326     7.844 r  L_reg/L_0708b7b3_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.844    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.224 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.224    aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.539 f  aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.822     9.361    L_reg/L_0708b7b3_remainder0[7]
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.307     9.668 f  L_reg/i__carry__1_i_12/O
                         net (fo=7, routed)           0.604    10.272    L_reg/i__carry__1_i_12_n_0
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.124    10.396 r  L_reg/i__carry_i_16__0/O
                         net (fo=8, routed)           0.992    11.387    L_reg/i__carry_i_16__0_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.124    11.511 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.574    12.085    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    12.209 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.477    12.686    L_reg/i__carry_i_19__0_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.124    12.810 f  L_reg/i__carry_i_11__4/O
                         net (fo=4, routed)           1.030    13.840    L_reg/i__carry_i_11__4_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.150    13.990 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.897    14.887    L_reg/i__carry_i_13__0_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.332    15.219 r  L_reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000    15.219    aseg_driver/decimal_renderer/i__carry_i_10_0[3]
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.595 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.595    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.712    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.027 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    16.856    L_reg/L_0708b7b3_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.307    17.163 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.669    17.831    L_reg/D_registers_q_reg[2][2]_3
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    17.955 f  L_reg/i__carry_i_21/O
                         net (fo=11, routed)          1.251    19.206    L_reg/i__carry_i_21_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.152    19.358 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.812    20.170    L_reg/i__carry_i_17_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.326    20.496 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.526    21.022    L_reg/i__carry_i_25_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    21.146 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.902    22.048    L_reg/i__carry_i_12_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.124    22.172 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    22.172    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.722 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.722    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.836 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.836    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.170 f  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.173    24.343    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.303    24.646 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.080    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.124    25.204 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.798    26.001    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I2_O)        0.150    26.151 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.786    26.937    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.326    27.263 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.534    27.797    L_reg/aseg_OBUF[3]_inst_i_1_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124    27.921 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.410    29.331    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y6          LUT4 (Prop_lut4_I3_O)        0.152    29.483 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.372    32.855    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.702    36.558 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.558    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.772ns  (logic 11.451ns (32.932%)  route 23.321ns (67.068%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          1.280     3.370    L_reg/D_registers_q_reg[2][9]_0[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152     3.522 f  L_reg/L_0708b7b3_remainder0__0_carry_i_19/O
                         net (fo=2, routed)           0.812     4.334    L_reg/L_0708b7b3_remainder0__0_carry_i_19_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     4.660 r  L_reg/L_0708b7b3_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.975     5.635    L_reg/L_0708b7b3_remainder0__0_carry_i_16_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.759 f  L_reg/L_0708b7b3_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.798     6.557    L_reg/L_0708b7b3_remainder0__0_carry_i_13_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I0_O)        0.152     6.709 r  L_reg/L_0708b7b3_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.809     7.518    L_reg/L_0708b7b3_remainder0__0_carry_i_8_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I2_O)        0.326     7.844 r  L_reg/L_0708b7b3_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.844    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.224 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.224    aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.539 f  aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.822     9.361    L_reg/L_0708b7b3_remainder0[7]
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.307     9.668 f  L_reg/i__carry__1_i_12/O
                         net (fo=7, routed)           0.604    10.272    L_reg/i__carry__1_i_12_n_0
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.124    10.396 r  L_reg/i__carry_i_16__0/O
                         net (fo=8, routed)           0.992    11.387    L_reg/i__carry_i_16__0_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.124    11.511 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.574    12.085    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    12.209 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.477    12.686    L_reg/i__carry_i_19__0_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.124    12.810 f  L_reg/i__carry_i_11__4/O
                         net (fo=4, routed)           1.030    13.840    L_reg/i__carry_i_11__4_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.150    13.990 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.897    14.887    L_reg/i__carry_i_13__0_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.332    15.219 r  L_reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000    15.219    aseg_driver/decimal_renderer/i__carry_i_10_0[3]
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.595 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.595    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.712    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.027 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    16.856    L_reg/L_0708b7b3_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.307    17.163 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.669    17.831    L_reg/D_registers_q_reg[2][2]_3
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    17.955 f  L_reg/i__carry_i_21/O
                         net (fo=11, routed)          1.251    19.206    L_reg/i__carry_i_21_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.152    19.358 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.812    20.170    L_reg/i__carry_i_17_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.326    20.496 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.526    21.022    L_reg/i__carry_i_25_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    21.146 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.902    22.048    L_reg/i__carry_i_12_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.124    22.172 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    22.172    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.722 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.722    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.836 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.836    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.170 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.173    24.343    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.303    24.646 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.080    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.124    25.204 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.798    26.001    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I2_O)        0.150    26.151 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.786    26.937    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.326    27.263 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.534    27.797    L_reg/aseg_OBUF[3]_inst_i_1_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124    27.921 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.408    29.329    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y6          LUT4 (Prop_lut4_I3_O)        0.152    29.481 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.131    32.612    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.731    36.343 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.343    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.642ns  (logic 11.447ns (33.043%)  route 23.195ns (66.957%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=8 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          1.280     3.370    L_reg/D_registers_q_reg[2][9]_0[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152     3.522 f  L_reg/L_0708b7b3_remainder0__0_carry_i_19/O
                         net (fo=2, routed)           0.812     4.334    L_reg/L_0708b7b3_remainder0__0_carry_i_19_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     4.660 r  L_reg/L_0708b7b3_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.975     5.635    L_reg/L_0708b7b3_remainder0__0_carry_i_16_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.759 f  L_reg/L_0708b7b3_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.798     6.557    L_reg/L_0708b7b3_remainder0__0_carry_i_13_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I0_O)        0.152     6.709 r  L_reg/L_0708b7b3_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.809     7.518    L_reg/L_0708b7b3_remainder0__0_carry_i_8_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I2_O)        0.326     7.844 r  L_reg/L_0708b7b3_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.844    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.224 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.224    aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.539 f  aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.822     9.361    L_reg/L_0708b7b3_remainder0[7]
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.307     9.668 f  L_reg/i__carry__1_i_12/O
                         net (fo=7, routed)           0.604    10.272    L_reg/i__carry__1_i_12_n_0
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.124    10.396 r  L_reg/i__carry_i_16__0/O
                         net (fo=8, routed)           0.992    11.387    L_reg/i__carry_i_16__0_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.124    11.511 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.574    12.085    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    12.209 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.477    12.686    L_reg/i__carry_i_19__0_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.124    12.810 f  L_reg/i__carry_i_11__4/O
                         net (fo=4, routed)           1.030    13.840    L_reg/i__carry_i_11__4_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.150    13.990 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.897    14.887    L_reg/i__carry_i_13__0_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.332    15.219 r  L_reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000    15.219    aseg_driver/decimal_renderer/i__carry_i_10_0[3]
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.595 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.595    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.712    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.027 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    16.856    L_reg/L_0708b7b3_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.307    17.163 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.669    17.831    L_reg/D_registers_q_reg[2][2]_3
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    17.955 f  L_reg/i__carry_i_21/O
                         net (fo=11, routed)          1.251    19.206    L_reg/i__carry_i_21_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.152    19.358 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.812    20.170    L_reg/i__carry_i_17_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.326    20.496 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.526    21.022    L_reg/i__carry_i_25_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    21.146 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.902    22.048    L_reg/i__carry_i_12_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.124    22.172 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    22.172    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.722 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.722    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.836 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.836    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.170 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.173    24.343    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.303    24.646 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.080    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.124    25.204 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.798    26.001    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I2_O)        0.150    26.151 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.045    27.196    aseg_driver/decimal_renderer/D_registers_q_reg[2][3]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.326    27.522 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.151    27.674    L_reg/aseg_OBUF[0]_inst_i_1_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124    27.798 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.479    29.276    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y6          LUT4 (Prop_lut4_I1_O)        0.153    29.429 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.059    32.488    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.726    36.214 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.214    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.524ns  (logic 10.882ns (31.522%)  route 23.641ns (68.478%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.720     3.769    L_reg/Q[5]
    SLICE_X58Y6          LUT5 (Prop_lut5_I2_O)        0.324     4.093 f  L_reg/L_0708b7b3_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.688     4.781    L_reg/L_0708b7b3_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.326     5.107 f  L_reg/L_0708b7b3_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.061     6.167    L_reg/L_0708b7b3_remainder0__0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.291 f  L_reg/L_0708b7b3_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.309     6.601    L_reg/L_0708b7b3_remainder0__0_carry_i_14__0_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.725 r  L_reg/L_0708b7b3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.031     7.755    L_reg/L_0708b7b3_remainder0__0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.879 r  L_reg/L_0708b7b3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.879    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.429 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.429    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.543    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.765 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.371    10.137    L_reg/L_0708b7b3_remainder0_6[8]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.299    10.436 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.834    11.270    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.394 f  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.624    12.018    L_reg/i__carry_i_17__3_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.827    12.969    L_reg/i__carry_i_18__4_n_0
    SLICE_X63Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.093 r  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.092    14.186    L_reg/i__carry_i_10__4_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I3_O)        0.124    14.310 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.988    15.297    L_reg/D_registers_q_reg[6][4]_0[1]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.421 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.421    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[2]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.801 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.801    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.918 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.918    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.157 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.809    16.967    L_reg/L_0708b7b3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.301    17.268 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.624    17.892    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.016 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=9, routed)           0.929    18.945    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.124    19.069 f  L_reg/i__carry_i_24__2/O
                         net (fo=11, routed)          0.995    20.064    L_reg/i__carry_i_24__2_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124    20.188 f  L_reg/i__carry_i_15__3/O
                         net (fo=7, routed)           1.169    21.357    L_reg/i__carry_i_15__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    21.481 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.445    21.926    L_reg/i__carry_i_12__2_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.050 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    22.521    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.028 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.028    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.142 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.142    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.256 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.256    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.478 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.948    24.425    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.299    24.724 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    24.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    25.000 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.783    25.783    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.149    25.932 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.644    26.576    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.332    26.908 r  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.797    27.705    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.829 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.645    28.473    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I1_O)        0.153    28.626 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.686    32.313    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.782    36.095 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.095    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.501ns  (logic 11.216ns (32.510%)  route 23.285ns (67.490%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=8 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          1.280     3.370    L_reg/D_registers_q_reg[2][9]_0[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152     3.522 f  L_reg/L_0708b7b3_remainder0__0_carry_i_19/O
                         net (fo=2, routed)           0.812     4.334    L_reg/L_0708b7b3_remainder0__0_carry_i_19_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326     4.660 r  L_reg/L_0708b7b3_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.975     5.635    L_reg/L_0708b7b3_remainder0__0_carry_i_16_n_0
    SLICE_X51Y3          LUT2 (Prop_lut2_I1_O)        0.124     5.759 f  L_reg/L_0708b7b3_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.798     6.557    L_reg/L_0708b7b3_remainder0__0_carry_i_13_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I0_O)        0.152     6.709 r  L_reg/L_0708b7b3_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.809     7.518    L_reg/L_0708b7b3_remainder0__0_carry_i_8_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I2_O)        0.326     7.844 r  L_reg/L_0708b7b3_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.844    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.224 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.224    aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.539 f  aseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.822     9.361    L_reg/L_0708b7b3_remainder0[7]
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.307     9.668 f  L_reg/i__carry__1_i_12/O
                         net (fo=7, routed)           0.604    10.272    L_reg/i__carry__1_i_12_n_0
    SLICE_X52Y0          LUT4 (Prop_lut4_I0_O)        0.124    10.396 r  L_reg/i__carry_i_16__0/O
                         net (fo=8, routed)           0.992    11.387    L_reg/i__carry_i_16__0_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.124    11.511 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.574    12.085    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    12.209 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.477    12.686    L_reg/i__carry_i_19__0_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.124    12.810 f  L_reg/i__carry_i_11__4/O
                         net (fo=4, routed)           1.030    13.840    L_reg/i__carry_i_11__4_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.150    13.990 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.897    14.887    L_reg/i__carry_i_13__0_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.332    15.219 r  L_reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000    15.219    aseg_driver/decimal_renderer/i__carry_i_10_0[3]
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.595 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.595    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.712    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.027 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    16.856    L_reg/L_0708b7b3_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.307    17.163 f  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.669    17.831    L_reg/D_registers_q_reg[2][2]_3
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    17.955 f  L_reg/i__carry_i_21/O
                         net (fo=11, routed)          1.251    19.206    L_reg/i__carry_i_21_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.152    19.358 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.812    20.170    L_reg/i__carry_i_17_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.326    20.496 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.526    21.022    L_reg/i__carry_i_25_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    21.146 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.902    22.048    L_reg/i__carry_i_12_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.124    22.172 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    22.172    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.722 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.722    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.836 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.836    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.170 r  aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.173    24.343    aseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.303    24.646 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    25.080    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.124    25.204 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.798    26.001    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I2_O)        0.150    26.151 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.045    27.196    aseg_driver/decimal_renderer/D_registers_q_reg[2][3]
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.326    27.522 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.151    27.674    L_reg/aseg_OBUF[0]_inst_i_1_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124    27.798 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.479    29.276    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y6          LUT4 (Prop_lut4_I1_O)        0.124    29.400 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.148    32.548    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    36.072 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.072    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.487ns  (logic 10.822ns (31.379%)  route 23.665ns (68.621%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.720     3.769    L_reg/Q[5]
    SLICE_X58Y6          LUT5 (Prop_lut5_I2_O)        0.324     4.093 f  L_reg/L_0708b7b3_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.688     4.781    L_reg/L_0708b7b3_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.326     5.107 f  L_reg/L_0708b7b3_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.061     6.167    L_reg/L_0708b7b3_remainder0__0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.291 f  L_reg/L_0708b7b3_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.309     6.601    L_reg/L_0708b7b3_remainder0__0_carry_i_14__0_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.725 r  L_reg/L_0708b7b3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.031     7.755    L_reg/L_0708b7b3_remainder0__0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.879 r  L_reg/L_0708b7b3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.879    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.429 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.429    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.543    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.765 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.371    10.137    L_reg/L_0708b7b3_remainder0_6[8]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.299    10.436 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.834    11.270    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.394 f  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.624    12.018    L_reg/i__carry_i_17__3_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.827    12.969    L_reg/i__carry_i_18__4_n_0
    SLICE_X63Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.093 r  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.092    14.186    L_reg/i__carry_i_10__4_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I3_O)        0.124    14.310 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.988    15.297    L_reg/D_registers_q_reg[6][4]_0[1]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.421 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.421    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[2]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.801 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.801    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.918 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.918    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.157 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.809    16.967    L_reg/L_0708b7b3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.301    17.268 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.624    17.892    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.016 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=9, routed)           0.929    18.945    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.124    19.069 f  L_reg/i__carry_i_24__2/O
                         net (fo=11, routed)          0.995    20.064    L_reg/i__carry_i_24__2_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124    20.188 f  L_reg/i__carry_i_15__3/O
                         net (fo=7, routed)           1.169    21.357    L_reg/i__carry_i_15__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    21.481 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.445    21.926    L_reg/i__carry_i_12__2_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.050 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    22.521    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.028 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.028    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.142 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.142    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.256 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.256    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.478 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.948    24.425    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.299    24.724 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    24.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    25.000 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.783    25.783    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.149    25.932 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.644    26.576    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.332    26.908 r  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.797    27.705    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.829 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.598    28.426    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I1_O)        0.150    28.576 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.757    32.334    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    36.059 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.059    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.444ns  (logic 10.588ns (30.739%)  route 23.856ns (69.261%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.720     3.769    L_reg/Q[5]
    SLICE_X58Y6          LUT5 (Prop_lut5_I2_O)        0.324     4.093 f  L_reg/L_0708b7b3_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.688     4.781    L_reg/L_0708b7b3_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.326     5.107 f  L_reg/L_0708b7b3_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.061     6.167    L_reg/L_0708b7b3_remainder0__0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.291 f  L_reg/L_0708b7b3_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.309     6.601    L_reg/L_0708b7b3_remainder0__0_carry_i_14__0_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.725 r  L_reg/L_0708b7b3_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.031     7.755    L_reg/L_0708b7b3_remainder0__0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.879 r  L_reg/L_0708b7b3_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.879    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.429 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.429    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.543    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.765 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.371    10.137    L_reg/L_0708b7b3_remainder0_6[8]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.299    10.436 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.834    11.270    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.394 f  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.624    12.018    L_reg/i__carry_i_17__3_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.142 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.827    12.969    L_reg/i__carry_i_18__4_n_0
    SLICE_X63Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.093 r  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.092    14.186    L_reg/i__carry_i_10__4_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I3_O)        0.124    14.310 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.988    15.297    L_reg/D_registers_q_reg[6][4]_0[1]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    15.421 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.421    timerseg_driver/decimal_renderer/i__carry_i_5__3_0[2]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.801 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.801    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.918 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.918    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.157 f  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.809    16.967    L_reg/L_0708b7b3_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.301    17.268 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.624    17.892    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    18.016 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=9, routed)           0.929    18.945    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.124    19.069 f  L_reg/i__carry_i_24__2/O
                         net (fo=11, routed)          0.995    20.064    L_reg/i__carry_i_24__2_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124    20.188 f  L_reg/i__carry_i_15__3/O
                         net (fo=7, routed)           1.169    21.357    L_reg/i__carry_i_15__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    21.481 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.445    21.926    L_reg/i__carry_i_12__2_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124    22.050 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    22.521    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.028 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.028    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.142 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.142    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.256 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.256    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.478 r  timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.948    24.425    timerseg_driver/decimal_renderer/L_0708b7b3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.299    24.724 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    24.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    25.000 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.783    25.783    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.149    25.932 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.644    26.576    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.332    26.908 r  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.797    27.705    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.829 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.645    28.473    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I1_O)        0.124    28.597 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.901    32.499    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    36.015 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.015    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     1.081    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.303 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.303    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     1.064    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.340 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.340    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     1.167    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.399 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.399    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     1.180    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.405 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.405    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     1.154    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.435 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.435    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_447454887[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.421ns (74.896%)  route 0.476ns (25.104%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.591     0.591    forLoop_idx_0_447454887[0].cond_butt_sel_desel/clk_out1
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_447454887[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  forLoop_idx_0_447454887[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.098     0.830    forLoop_idx_0_447454887[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.875 r  forLoop_idx_0_447454887[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.378     1.253    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.487 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.487    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_447454887[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.415ns (72.833%)  route 0.528ns (27.167%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    forLoop_idx_0_447454887[1].cond_butt_sel_desel/clk_out1
    SLICE_X63Y52         FDRE                                         r  forLoop_idx_0_447454887[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  forLoop_idx_0_447454887[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.844    forLoop_idx_0_447454887[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X62Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.889 r  forLoop_idx_0_447454887[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.419     1.308    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.537 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.537    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.439ns (72.952%)  route 0.533ns (27.048%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X64Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     0.854    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.899 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.439     1.338    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.568 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.568    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.420ns (65.689%)  route 0.742ns (34.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564     0.564    display/clk_out1
    SLICE_X32Y2          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.742     1.446    matclk_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     2.726 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.726    matclk
    R6                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.408ns (64.555%)  route 0.773ns (35.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.563     0.563    display/clk_out1
    SLICE_X31Y3          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.773     1.477    matoe_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.267     2.744 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     2.744    matoe
    T10                                                               r  matoe (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 1.625ns (35.149%)  route 2.998ns (64.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.998     4.498    forLoop_idx_0_524275050[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.622 r  forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.622    forLoop_idx_0_524275050[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X54Y30         FDRE                                         r  forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.441     1.441    forLoop_idx_0_524275050[0].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y30         FDRE                                         r  forLoop_idx_0_524275050[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.596ns  (logic 1.619ns (35.222%)  route 2.977ns (64.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.977     4.472    forLoop_idx_0_524275050[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.596 r  forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.596    forLoop_idx_0_524275050[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.441     1.441    forLoop_idx_0_524275050[2].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.615ns (37.230%)  route 2.723ns (62.770%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.723     4.214    forLoop_idx_0_524275050[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X59Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.338 r  forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.338    forLoop_idx_0_524275050[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X59Y28         FDRE                                         r  forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.506     1.506    forLoop_idx_0_524275050[1].cond_butt_dirs/sync/clk_out1
    SLICE_X59Y28         FDRE                                         r  forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.155ns  (logic 1.617ns (38.921%)  route 2.538ns (61.079%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.538     4.031    forLoop_idx_0_524275050[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.155 r  forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.155    forLoop_idx_0_524275050[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.441     1.441    forLoop_idx_0_524275050[3].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.560ns  (logic 1.622ns (45.581%)  route 1.937ns (54.419%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.436    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.560 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.560    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_447454887[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.300ns (38.048%)  route 0.488ns (61.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.488     0.743    forLoop_idx_0_447454887[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.788 r  forLoop_idx_0_447454887[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.788    forLoop_idx_0_447454887[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_447454887[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.859     0.859    forLoop_idx_0_447454887[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_447454887[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.307ns (32.741%)  route 0.631ns (67.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.631     0.893    forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.938 r  forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.938    forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_447454887[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.311ns (28.645%)  route 0.775ns (71.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.041    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.086    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.306ns (23.238%)  route 1.011ns (76.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.011     1.272    forLoop_idx_0_524275050[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.317 r  forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.317    forLoop_idx_0_524275050[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.825     0.825    forLoop_idx_0_524275050[3].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y28         FDRE                                         r  forLoop_idx_0_524275050[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.304ns (22.689%)  route 1.035ns (77.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.035     1.293    forLoop_idx_0_524275050[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X59Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.338 r  forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.338    forLoop_idx_0_524275050[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X59Y28         FDRE                                         r  forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.852     0.852    forLoop_idx_0_524275050[1].cond_butt_dirs/sync/clk_out1
    SLICE_X59Y28         FDRE                                         r  forLoop_idx_0_524275050[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





