Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/gage/Documents/College-Work/ASpring_2024/Digital_Design/Projects/ECE3561Proj2/wave_isim_beh.exe -prj /home/gage/Documents/College-Work/ASpring_2024/Digital_Design/Projects/ECE3561Proj2/wave_beh.prj work.wave 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/gage/Documents/College-Work/ASpring_2024/Digital_Design/Projects/ECE3561Proj2/sequential.vhd" into library work
Parsing VHDL file "/home/gage/Documents/College-Work/ASpring_2024/Digital_Design/Projects/ECE3561Proj2/wave.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84804 KB
Fuse CPU Usage: 650 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity sequential [sequential_default]
Compiling architecture behavioral of entity wave
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/gage/Documents/College-Work/ASpring_2024/Digital_Design/Projects/ECE3561Proj2/wave_isim_beh.exe
Fuse Memory Usage: 1180644 KB
Fuse CPU Usage: 770 ms
GCC CPU Usage: 430 ms
