{
  "columns":
  ["", "Pipelined", "II", "Bottleneck", "Details"]
  , "children":
  [
    {
      "name":"Kernel: input_serializer_on_chip"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":13
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_serializer_on_chip.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":15
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":15
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":17
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"16"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"16"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_loader_first"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":24
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_loader_first.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":37
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":39
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_loader_first.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":39
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":39
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_loader_first.B4"
                  , "data":
                  ["Yes", "~1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":40
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":62
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":63
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"II is an approximation."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"50"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"45"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"59"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                            , "line":47
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                            , "line":57
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_loader"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":223
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_loader.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":229
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":229
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":230
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"230"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"weight_loader.B2"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":243
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":247
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"245"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_unloader"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":440
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_unloader.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":442
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":442
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":449
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"444"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"445"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_loader_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_loader_0_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":86
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":88
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"input_loader_0_0_0.B3"
              , "data":
              ["Yes", ">=1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":88
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":88
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to variable inner loop trip count."
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"input_loader_0_0_0.B4"
                  , "data":
                  ["Yes", "~1", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":89
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":110
                      }
                    ]
                    , [
                      {
                        "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                        , "line":111
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"II is an approximation."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "links":
                      [
                        {
                          "view":"Verification statistics"
                        }
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Channel Read Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"100"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Channel Write Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                              , "line":"108"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                            , "line":97
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                            , "line":106
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":210
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":215
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"194"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":210
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":215
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"194"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_1_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":210
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":215
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"194"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_1_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":210
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":215
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"194"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_2_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":210
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":215
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"194"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_2_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":210
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":215
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"194"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_3_0.B1"
          , "data":
          ["Yes", "1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":210
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":215
              }
            ]
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_3_0.B1"
          , "data":
          ["Yes", "1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":210
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":215
              }
            ]
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":271
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":312
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":313
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"310"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"313"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_1_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":271
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":312
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":313
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"310"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"313"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_2_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":271
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":312
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":313
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"310"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"313"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_3_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":271
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":312
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"310"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"314"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"344"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"346"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"340"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"341"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"357"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"383"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"385"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_0_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_1_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_2_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_0.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_3_0.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"383"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"385"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_0_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_1_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_1_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_2_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_2_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_3_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_1.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_3_1.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"383"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"385"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_0_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_1_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_1_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_2_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_2_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_3_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_2.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_3_2.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"383"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"385"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_0_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_1_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_1_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_2_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_2_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_0_3_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_3.B2"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":378
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to variable inner loop trip count."
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"result_consumer_1_3_3.B3"
              , "data":
              ["Yes", "~1", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":379
                  }
                ]
                , [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":386
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"II is an approximation."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "links":
                  [
                    {
                      "view":"Verification statistics"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"381"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"383"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                          , "line":"385"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":417
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":421
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":422
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":436
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"408"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"412"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"422"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_1_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":417
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":421
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":436
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"408"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"412"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"424"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_2_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":421
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":436
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"408"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"412"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"424"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":417
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_3_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":421
              }
            ]
            , [
              {
                "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":436
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"408"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"424"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
