
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: CAG-LT-C77522

Implementation : synthesis

# Written on Tue Apr 23 13:53:54 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Verilog_Projects\sos_blinker_evalboard\designer\sos_blinker\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                   Requested     Requested     Clock        Clock          Clock
Level     Clock                                                   Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------------------------------------------
0 -       sos_blinker|clk                                         100.0 MHz     10.000        inferred     (multiple)     61   
                                                                                                                               
0 -       sos_blinker|un1_counter_rst_1_sqmuxa_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     1    
===============================================================================================================================


Clock Load Summary
******************

                                                        Clock     Source                               Clock Pin        Non-clock Pin     Non-clock Pin                       
Clock                                                   Load      Pin                                  Seq Example      Seq Example       Comb Example                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sos_blinker|clk                                         61        clk(port)                            state[2:0].C     -                 I_1.A(CLKINT)                       
                                                                                                                                                                              
sos_blinker|un1_counter_rst_1_sqmuxa_inferred_clock     1         un1_counter_rst_1_sqmuxa.OUT(or)     led.C            -                 un1_counter_rst_1_sqmuxa_1.I[0](inv)
==============================================================================================================================================================================
