// Seed: 2477158823
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  rnmos (1 - -1 ? {-1, id_1, -1} : -1'b0 != id_2, -1);
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1
);
  integer id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic id_4;
  ;
  logic id_5, id_6;
  for (id_7 = id_4; id_4; id_5 = -1) begin : LABEL_0
    final begin : LABEL_1
      id_0 <= -1;
      $clog2(8);
      ;
    end
    assign id_4 = id_5;
  end
endmodule
