

================================================================
== Vivado HLS Report for 'spmv_kernel_Loop_3_p'
================================================================
* Date:           Sat May  8 21:39:12 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_spmv_naive_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.353 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    29504|    29504| 0.148 ms | 0.148 ms |  29504|  29504|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    29502|    29502|        19|          9|          1|  3277|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    120|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     475|    749|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    200|    -|
|Register         |        -|      -|     364|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     839|   1069|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |spmv_fadd_32ns_32bkb_U7  |spmv_fadd_32ns_32bkb  |        0|      2|  324|  424|    0|
    |spmv_fmul_32ns_32cud_U8  |spmv_fmul_32ns_32cud  |        0|      3|  151|  325|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  475|  749|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |col_left_2_fu_177_p2               |     +    |      0|  0|  39|          32|           2|
    |i_fu_165_p2                        |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage8_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_276                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state4      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln30_fu_159_p2                |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln32_fu_171_p2                |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln40_fu_183_p2                |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 120|         130|          27|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  53|         12|    1|         12|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_left_0_phi_fu_108_p4      |   9|          2|   32|         64|
    |ap_phi_mux_i2_0_phi_fu_120_p4            |   9|          2|   12|         24|
    |ap_phi_mux_p_017_0_phi_fu_96_p4          |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_col_left_1_reg_140  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_p_017_1_reg_127     |  15|          3|   32|         96|
    |col_left_0_reg_104                       |   9|          2|   32|         64|
    |cols_fifo_V_blk_n                        |   9|          2|    1|          2|
    |i2_0_reg_116                             |   9|          2|   12|         24|
    |p_017_0_reg_92                           |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |results_fifo_V_blk_n                     |   9|          2|    1|          2|
    |rows_fifo_V_blk_n                        |   9|          2|    1|          2|
    |values_fifo_V_blk_n                      |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 200|         44|  224|        522|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  11|   0|   11|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_col_left_1_reg_140  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_017_1_reg_127     |  32|   0|   32|          0|
    |col_left_0_reg_104                       |  32|   0|   32|          0|
    |col_left_2_reg_215                       |  32|   0|   32|          0|
    |i2_0_reg_116                             |  12|   0|   12|          0|
    |i_reg_196                                |  12|   0|   12|          0|
    |icmp_ln30_reg_192                        |   1|   0|    1|          0|
    |icmp_ln30_reg_192_pp0_iter1_reg          |   1|   0|    1|          0|
    |icmp_ln32_reg_201                        |   1|   0|    1|          0|
    |icmp_ln40_reg_221                        |   1|   0|    1|          0|
    |p_017_0_reg_92                           |  32|   0|   32|          0|
    |start_once_reg                           |   1|   0|    1|          0|
    |sum_reg_225                              |  32|   0|   32|          0|
    |tmp_1_reg_231                            |  32|   0|   32|          0|
    |tmp_2_reg_236                            |  32|   0|   32|          0|
    |tmp_9_reg_210                            |  32|   0|   32|          0|
    |x_load_reg_246                           |  32|   0|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 364|   0|  364|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | spmv_kernel_Loop_3_p | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | spmv_kernel_Loop_3_p | return value |
|ap_start               |  in |    1| ap_ctrl_hs | spmv_kernel_Loop_3_p | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | spmv_kernel_Loop_3_p | return value |
|ap_done                | out |    1| ap_ctrl_hs | spmv_kernel_Loop_3_p | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | spmv_kernel_Loop_3_p | return value |
|ap_idle                | out |    1| ap_ctrl_hs | spmv_kernel_Loop_3_p | return value |
|ap_ready               | out |    1| ap_ctrl_hs | spmv_kernel_Loop_3_p | return value |
|start_out              | out |    1| ap_ctrl_hs | spmv_kernel_Loop_3_p | return value |
|start_write            | out |    1| ap_ctrl_hs | spmv_kernel_Loop_3_p | return value |
|values_fifo_V_dout     |  in |   32|   ap_fifo  |     values_fifo_V    |    pointer   |
|values_fifo_V_empty_n  |  in |    1|   ap_fifo  |     values_fifo_V    |    pointer   |
|values_fifo_V_read     | out |    1|   ap_fifo  |     values_fifo_V    |    pointer   |
|cols_fifo_V_dout       |  in |   32|   ap_fifo  |      cols_fifo_V     |    pointer   |
|cols_fifo_V_empty_n    |  in |    1|   ap_fifo  |      cols_fifo_V     |    pointer   |
|cols_fifo_V_read       | out |    1|   ap_fifo  |      cols_fifo_V     |    pointer   |
|x_address0             | out |    8|  ap_memory |           x          |     array    |
|x_ce0                  | out |    1|  ap_memory |           x          |     array    |
|x_q0                   |  in |   32|  ap_memory |           x          |     array    |
|rows_fifo_V_dout       |  in |   32|   ap_fifo  |      rows_fifo_V     |    pointer   |
|rows_fifo_V_empty_n    |  in |    1|   ap_fifo  |      rows_fifo_V     |    pointer   |
|rows_fifo_V_read       | out |    1|   ap_fifo  |      rows_fifo_V     |    pointer   |
|results_fifo_V_din     | out |   32|   ap_fifo  |    results_fifo_V    |    pointer   |
|results_fifo_V_full_n  |  in |    1|   ap_fifo  |    results_fifo_V    |    pointer   |
|results_fifo_V_write   | out |    1|   ap_fifo  |    results_fifo_V    |    pointer   |
+-----------------------+-----+-----+------------+----------------------+--------------+

