# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../learning-CS/EECS151/2. lab/1. lab_materials/lab3/src/edge_detector.v" \
"../../../../../../learning-CS/EECS151/2. lab/1. lab_materials/lab3/sim/edge_detector_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
