#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc4bec06940 .scope module, "inv_tb" "inv_tb" 2 12;
 .timescale -9 -11;
v0x7fc4bec16e00_0 .var "aa", 0 0;
v0x7fc4bec16eb0_0 .net "yy", 0 0, L_0x7fc4bec16f60;  1 drivers
S_0x7fc4bec06ab0 .scope module, "inv" "inv" 2 16, 2 3 0, S_0x7fc4bec06940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x7fc4bec16f60 .functor NOT 1, v0x7fc4bec16e00_0, C4<0>, C4<0>, C4<0>;
v0x7fc4bec06ca0_0 .net "A", 0 0, v0x7fc4bec16e00_0;  1 drivers
v0x7fc4bec16d50_0 .net "Y", 0 0, L_0x7fc4bec16f60;  alias, 1 drivers
    .scope S_0x7fc4bec06940;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc4bec16e00_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc4bec16e00_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc4bec16e00_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc4bec16e00_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc4bec16e00_0, 0;
    %delay 1000, 0;
    %vpi_call 2 24 "$stop" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fc4bec06940;
T_1 ;
    %vpi_call 2 28 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/aiken/Documents/Verilog_Projects/inverter.v";
