{'BlockTxDone': {'CDeps': [[[], [], ['TxReset'], ['TxCtrlStartFrm']],
                           [[],
                            [],
                            ['TxReset'],
                            ['TxCtrlStartFrm'],
                            ['TxStartFrmIn']],
                           [[], [], ['TxReset']]],
                 'CLines': [[None, None, '849:C', '852:C'],
                            [None, None, '849:C', '852:C', '855:C'],
                            [None, None, '849:C']],
                 'Clocked': True,
                 'DDeps': [[], [], []],
                 'DLines': ['853:D', '856:D', '850:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922ef190>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922ef450>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922dde90>]},
 'ByteCnt': {'CDeps': [[[],
                        [],
                        ['TxReset'],
                        ['ResetByteCnt'],
                        ['IncrementByteCntBy2', 'EnableCnt']],
                       [[],
                        [],
                        ['TxReset'],
                        ['ResetByteCnt'],
                        ['IncrementByteCntBy2', 'EnableCnt'],
                        ['IncrementByteCnt', 'EnableCnt']],
                       [[], [], ['TxReset'], ['ResetByteCnt']],
                       [[], [], ['TxReset']]],
             'CLines': [[None, None, '892:C', '895:C', '898:C'],
                        [None, None, '892:C', '895:C', '898:C', '901:C'],
                        [None, None, '892:C', '895:C'],
                        [None, None, '892:C']],
             'Clocked': True,
             'DDeps': [['ByteCnt'], ['ByteCnt'], [], []],
             'DLines': ['899:D', '902:D', '896:D', '893:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922f1f90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83925d9450>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922f1b10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922f1850>]},
 'ControlData': {'CDeps': [[[], [], ['TxReset']],
                           [[], [], ['TxReset'], ['ByteCnt']]],
                 'CLines': [[None, None, '940:C'],
                            [None, None, '940:C', '943:C']],
                 'Clocked': True,
                 'DDeps': [[], ['MuxedCtrlData']],
                 'DLines': ['941:D', '944:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83925e31d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83925e3690>]},
 'ControlEnd': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['ByteCnt']],
                'DLines': ['906:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f83925d9190>]},
 'ControlEnd_q': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['ControlEnd']],
                  'DLines': ['862:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922ef550>]},
 'CtrlMux': {'CDeps': [[[], [], ['TxReset']],
                       [[],
                        [],
                        ['TxReset'],
                        ['WillSendControlFrame', 'TxUsedDataOut'],
                        ['TxDoneIn']],
                       [[],
                        [],
                        ['TxReset'],
                        ['WillSendControlFrame', 'TxUsedDataOut']]],
             'CLines': [[None, None, '809:C'],
                        [None, None, '809:C', '812:C', '815:C'],
                        [None, None, '809:C', '812:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['810:D', '816:D', '813:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922ca710>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922cad50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922caad0>]},
 'DlyCrcCnt': {'CDeps': [[[],
                          [],
                          ['TxReset'],
                          ['ResetByteCnt'],
                          ['IncrementDlyCrcCnt']],
                         [[], [], ['TxReset'], ['ResetByteCnt']],
                         [[], [], ['TxReset']]],
               'CLines': [[None, None, '873:C', '876:C', '879:C'],
                          [None, None, '873:C', '876:C'],
                          [None, None, '873:C']],
               'Clocked': True,
               'DDeps': [['DlyCrcCnt'], [], []],
               'DLines': ['880:D', '877:D', '874:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922f2510>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922f21d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922efed0>]},
 'EnableCnt': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['DlyCrcEn', 'DlyCrcEn', 'DlyCrcCnt']],
               'DLines': ['888:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f83922f14d0>]},
 'IncrementByteCnt': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['CtrlMux',
                                 'TxCtrlStartFrm',
                                 'TxCtrlStartFrm_q',
                                 'TxUsedDataIn',
                                 'TxUsedDataIn',
                                 'ControlEnd']],
                      'DLines': ['885:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f83922f2c90>]},
 'IncrementByteCntBy2': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['CtrlMux',
                                    'TxCtrlStartFrm',
                                    'TxCtrlStartFrm_q',
                                    'TxUsedDataIn']],
                         'DLines': ['886:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f83922f1090>]},
 'IncrementDlyCrcCnt': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['CtrlMux', 'TxUsedDataIn', 'DlyCrcCnt']],
                        'DLines': ['867:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f83922efb10>]},
 'MuxedCtrlData': {'CDeps': [[[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[],
                              [],
                              ['ByteCnt'],
                              [],
                              ['DlyCrcEn', 'DlyCrcEn', 'DlyCrcCnt']],
                             [[],
                              [],
                              ['ByteCnt'],
                              [],
                              ['DlyCrcEn', 'DlyCrcEn', 'DlyCrcCnt']],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []],
                             [[], [], ['ByteCnt'], []]],
                   'CLines': [[None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None, '913:C'],
                              [None, None, '912:C', None, '913:C'],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None],
                              [None, None, '912:C', None]],
                   'Clocked': False,
                   'DDeps': [[],
                             ['MAC'],
                             ['MAC'],
                             [],
                             ['TxPauseTV'],
                             [],
                             [],
                             [],
                             ['TxPauseTV'],
                             ['MAC'],
                             [],
                             [],
                             ['MAC'],
                             [],
                             [],
                             ['MAC'],
                             [],
                             [],
                             ['MAC'],
                             []],
                   'DLines': ['920:D',
                              '926:D',
                              '924:D',
                              '918:D',
                              '933:D',
                              '934:D',
                              '916:D',
                              '914:D',
                              '932:D',
                              '925:D',
                              '930:D',
                              '929:D',
                              '922:D',
                              '931:D',
                              '917:D',
                              '923:D',
                              '928:D',
                              '921:D',
                              '927:D',
                              '919:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925ebc90>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925e6290>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925dead0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925eb690>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925e8a10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925e8d10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925eb150>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925d9e90>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925e8650>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925dee90>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925e6f90>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925e6c90>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925de350>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925e82d0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925eb3d0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925de710>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925e6990>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925ebf90>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925e6650>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83925eb990>]},
 'ResetByteCnt': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['TxReset',
                             'TxCtrlStartFrm',
                             'TxDoneIn',
                             'TxAbortIn']],
                  'DLines': ['884:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f83922f2790>]},
 'SendingCtrlFrm': {'CDeps': [[[], [], ['TxReset']],
                              [[],
                               [],
                               ['TxReset'],
                               ['WillSendControlFrame', 'TxCtrlStartFrm'],
                               ['TxDoneIn']],
                              [[],
                               [],
                               ['TxReset'],
                               ['WillSendControlFrame', 'TxCtrlStartFrm']]],
                    'CLines': [[None, None, '824:C'],
                               [None, None, '824:C', '827:C', '830:C'],
                               [None, None, '824:C', '827:C']],
                    'Clocked': True,
                    'DDeps': [[], [], []],
                    'DLines': ['825:D', '831:D', '828:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922cafd0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922dd690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922dd3d0>]},
 'TxCtrlEndFrm': {'CDeps': [[[],
                             [],
                             ['TxReset'],
                             ['ControlEnd', 'ControlEnd_q']],
                            [[],
                             [],
                             ['TxReset'],
                             ['ControlEnd', 'ControlEnd_q']],
                            [[], [], ['TxReset']]],
                  'CLines': [[None, None, '795:C', '798:C'],
                             [None, None, '795:C', '798:C'],
                             [None, None, '795:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['801:D', '799:D', '796:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922ca450>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922ca290>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922c7ed0>]},
 'TxCtrlStartFrm': {'CDeps': [[[],
                               [],
                               ['TxReset'],
                               ['TxUsedDataIn_q', 'CtrlMux']],
                              [[],
                               [],
                               ['TxReset'],
                               ['TxUsedDataIn_q', 'CtrlMux'],
                               ['WillSendControlFrame',
                                'TxUsedDataOut',
                                'TxDoneIn',
                                'TxAbortIn',
                                'TxStartFrmIn',
                                'TxUsedDataOutDetected']],
                              [[], [], ['TxReset']]],
                    'CLines': [[None, None, '780:C', '783:C'],
                               [None, None, '780:C', '783:C', '786:C'],
                               [None, None, '780:C']],
                    'Clocked': True,
                    'DDeps': [[], [], []],
                    'DLines': ['784:D', '787:D', '781:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922c7590>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922c7c50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922c7210>]},
 'TxCtrlStartFrm_q': {'CDeps': [[[]]],
                      'CLines': [[None]],
                      'Clocked': True,
                      'DDeps': [['TxCtrlStartFrm']],
                      'DLines': ['863:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922ef750>]},
 'TxUsedDataIn_q': {'CDeps': [[[], [], ['TxReset']], [[], [], ['TxReset']]],
                    'CLines': [[None, None, '837:C'], [None, None, '837:C']],
                    'Clocked': True,
                    'DDeps': [['TxUsedDataIn'], []],
                    'DLines': ['840:D', '838:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922ddb10>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922dd910>]},
 'WillSendControlFrame': {'CDeps': [[[],
                                     [],
                                     ['TxReset'],
                                     ['TxCtrlEndFrm', 'CtrlMux'],
                                     ['TPauseRq', 'TxFlow']],
                                    [[],
                                     [],
                                     ['TxReset'],
                                     ['TxCtrlEndFrm', 'CtrlMux']],
                                    [[], [], ['TxReset']]],
                          'CLines': [[None, None, '766:C', '769:C', '772:C'],
                                     [None, None, '766:C', '769:C'],
                                     [None, None, '766:C']],
                          'Clocked': True,
                          'DDeps': [[], [], []],
                          'DLines': ['773:D', '770:D', '767:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922b4f90>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922b4c50>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83922b48d0>]}}
