{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "483033b5_48453cac",
        "filename": "lib/cpus/aarch64/cortex_a78_ae.S",
        "patchSetId": 1
      },
      "lineNbr": 130,
      "author": {
        "id": 1000206
      },
      "writtenOn": "2021-09-27T13:42:17Z",
      "side": 0,
      "message": "The AMU library doesn\u0027t touch the implementation-defined ACTLR registers, but it configures the TAM bit via the CPTR registers. Just -1ing this while I check with the core spec that configuring TAM through either register is identical.",
      "revId": "b3210f4ddb0e1db374632a51059c806f14514dde",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}