
CM730.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000102fc  2**0
                  CONTENTS
  2 .text         000048c0  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000002fc  20000000  080049f4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00001114  200002fc  08004cf0  000102fc  2**2
                  ALLOC
  5 ._usrstack    00000100  20001410  08005e04  000102fc  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  000102fc  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  0001036c  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000360  00000000  00000000  000103a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000dae7  00000000  00000000  00010700  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000301a  00000000  00000000  0001e1e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002b0a  00000000  00000000  00021201  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002460  00000000  00000000  00023d0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000043fb  00000000  00000000  0002616c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000601f  00000000  00000000  0002a567  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000a8  00000000  00000000  00030586  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20010000 	andcs	r0, r1, r0
 8000004:	08004691 	stmdaeq	r0, {r0, r4, r7, r9, sl, lr}
 8000008:	08000135 	stmdaeq	r0, {r0, r2, r4, r5, r8}
 800000c:	08000137 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8}
 8000010:	08000139 	stmdaeq	r0, {r0, r3, r4, r5, r8}
 8000014:	0800013b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r8}
 8000018:	0800013d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8}
	...
 800002c:	08000141 	stmdaeq	r0, {r0, r6, r8}
 8000030:	0800013f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r8}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000143 	stmdaeq	r0, {r0, r1, r6, r8}
 800003c:	08000145 	stmdaeq	r0, {r0, r2, r6, r8}
 8000040:	08000149 	stmdaeq	r0, {r0, r3, r6, r8}
 8000044:	0800014b 	stmdaeq	r0, {r0, r1, r3, r6, r8}
 8000048:	0800014d 	stmdaeq	r0, {r0, r2, r3, r6, r8}
 800004c:	0800014f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8}
 8000050:	08000151 	stmdaeq	r0, {r0, r4, r6, r8}
 8000054:	08000153 	stmdaeq	r0, {r0, r1, r4, r6, r8}
 8000058:	08000155 	stmdaeq	r0, {r0, r2, r4, r6, r8}
 800005c:	08000157 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8}
 8000060:	08000159 	stmdaeq	r0, {r0, r3, r4, r6, r8}
 8000064:	0800015b 	stmdaeq	r0, {r0, r1, r3, r4, r6, r8}
 8000068:	0800015d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8}
	...
 8000088:	0800016d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8}
 800008c:	08000171 	stmdaeq	r0, {r0, r4, r5, r6, r8}
 8000090:	08000173 	stmdaeq	r0, {r0, r1, r4, r5, r6, r8}
 8000094:	08000175 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8}
 8000098:	08000177 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r8}
 800009c:	08000179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8}
 80000a0:	0800017b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8}
 80000a4:	0800017d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8}
 80000a8:	0800017f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8}
 80000ac:	08000181 	stmdaeq	r0, {r0, r7, r8}
 80000b0:	08000183 	stmdaeq	r0, {r0, r1, r7, r8}
 80000b4:	08000225 	stmdaeq	r0, {r0, r2, r5, r9}
 80000b8:	08000227 	stmdaeq	r0, {r0, r1, r2, r5, r9}
 80000bc:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000c0:	0800022b 	stmdaeq	r0, {r0, r1, r3, r5, r9}
 80000c4:	0800022d 	stmdaeq	r0, {r0, r2, r3, r5, r9}
 80000c8:	0800022f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r9}
 80000cc:	08000231 	stmdaeq	r0, {r0, r4, r5, r9}
 80000d0:	08000233 	stmdaeq	r0, {r0, r1, r4, r5, r9}
 80000d4:	08000235 	stmdaeq	r0, {r0, r2, r4, r5, r9}
 80000d8:	08000239 	stmdaeq	r0, {r0, r3, r4, r5, r9}
 80000dc:	0800023d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9}
 80000e0:	08000241 	stmdaeq	r0, {r0, r6, r9}
 80000e4:	08000243 	stmdaeq	r0, {r0, r1, r6, r9}
 80000e8:	08000245 	stmdaeq	r0, {r0, r2, r6, r9}
 80000ec:	08000247 	stmdaeq	r0, {r0, r1, r2, r6, r9}
 80000f0:	08000249 	stmdaeq	r0, {r0, r3, r6, r9}
 80000f4:	0800024b 	stmdaeq	r0, {r0, r1, r3, r6, r9}
 80000f8:	0800024d 	stmdaeq	r0, {r0, r2, r3, r6, r9}
 80000fc:	0800024f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r9}
 8000100:	08000251 	stmdaeq	r0, {r0, r4, r6, r9}
 8000104:	08000253 	stmdaeq	r0, {r0, r1, r4, r6, r9}
 8000108:	08000255 	stmdaeq	r0, {r0, r2, r4, r6, r9}
 800010c:	08000257 	stmdaeq	r0, {r0, r1, r2, r4, r6, r9}
 8000110:	08000259 	stmdaeq	r0, {r0, r3, r4, r6, r9}
 8000114:	0800025b 	stmdaeq	r0, {r0, r1, r3, r4, r6, r9}
 8000118:	0800025f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r9}
 800011c:	08000261 	stmdaeq	r0, {r0, r5, r6, r9}
 8000120:	08000263 	stmdaeq	r0, {r0, r1, r5, r6, r9}
 8000124:	08000265 	stmdaeq	r0, {r0, r2, r5, r6, r9}
 8000128:	08000267 	stmdaeq	r0, {r0, r1, r2, r5, r6, r9}
 800012c:	08000269 	stmdaeq	r0, {r0, r3, r5, r6, r9}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000134:	4770      	bx	lr

08000136 <HardFaultException>:
void HardFaultException(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000136:	e7fe      	b.n	8000136 <HardFaultException>

08000138 <MemManageException>:
void MemManageException(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000138:	e7fe      	b.n	8000138 <MemManageException>

0800013a <BusFaultException>:
void BusFaultException(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 800013a:	e7fe      	b.n	800013a <BusFaultException>

0800013c <UsageFaultException>:
void UsageFaultException(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800013c:	e7fe      	b.n	800013c <UsageFaultException>

0800013e <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 800013e:	4770      	bx	lr

08000140 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000140:	4770      	bx	lr

08000142 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000142:	4770      	bx	lr

08000144 <SysTickHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
	__ISR_DELAY();
 8000144:	f001 bb40 	b.w	80017c8 <__ISR_DELAY>

08000148 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000148:	4770      	bx	lr

0800014a <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 800014a:	4770      	bx	lr

0800014c <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 800014c:	4770      	bx	lr

0800014e <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 800014e:	4770      	bx	lr

08000150 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000150:	4770      	bx	lr

08000152 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000152:	4770      	bx	lr

08000154 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000154:	4770      	bx	lr

08000156 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000156:	4770      	bx	lr

08000158 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000158:	4770      	bx	lr

0800015a <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 800015a:	4770      	bx	lr

0800015c <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 800015c:	4770      	bx	lr

0800015e <DMA1_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 800015e:	4770      	bx	lr

08000160 <DMA1_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8000160:	4770      	bx	lr

08000162 <DMA1_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8000162:	4770      	bx	lr

08000164 <DMA1_Channel4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8000164:	4770      	bx	lr

08000166 <DMA1_Channel5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8000166:	4770      	bx	lr

08000168 <DMA1_Channel6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 8000168:	4770      	bx	lr

0800016a <DMA1_Channel7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 800016a:	4770      	bx	lr

0800016c <ADC1_2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
	ISR_ADC();
 800016c:	f000 b8cb 	b.w	8000306 <ISR_ADC>

08000170 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000170:	4770      	bx	lr

08000172 <USB_LP_CAN_RX0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000172:	4770      	bx	lr

08000174 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000174:	4770      	bx	lr

08000176 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000176:	4770      	bx	lr

08000178 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000178:	4770      	bx	lr

0800017a <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 800017a:	4770      	bx	lr

0800017c <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 800017c:	4770      	bx	lr

0800017e <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 800017e:	4770      	bx	lr

08000180 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000180:	4770      	bx	lr

08000182 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8000182:	b538      	push	{r3, r4, r5, lr}
	static byte b1Sec=0;

	if (TIM_GetITStatus(TIM2, TIM_IT_CC4) != RESET) // 120us, 8000Hz
 8000184:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000188:	2110      	movs	r1, #16
 800018a:	f004 f898 	bl	80042be <TIM_GetITStatus>
 800018e:	2800      	cmp	r0, #0
 8000190:	d041      	beq.n	8000216 <TIM2_IRQHandler+0x94>
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
 8000192:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000196:	2110      	movs	r1, #16
 8000198:	f004 f89c 	bl	80042d4 <TIM_ClearITPendingBit>
		ISR_ADC();
 800019c:	f000 f8b3 	bl	8000306 <ISR_ADC>
    TIM_SetCounter(TIM2, 0);
 80001a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001a4:	2100      	movs	r1, #0
 80001a6:	f003 ff96 	bl	80040d6 <TIM_SetCounter>
    TIM_SetCompare4(TIM2, CCR4_Val);
 80001aa:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <TIM2_IRQHandler+0x96>)


		if( !( gwCounter1 & 7 ) ) // 840us
 80001ac:	4c1b      	ldr	r4, [pc, #108]	; (800021c <TIM2_IRQHandler+0x9a>)
	if (TIM_GetITStatus(TIM2, TIM_IT_CC4) != RESET) // 120us, 8000Hz
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
		ISR_ADC();
    TIM_SetCounter(TIM2, 0);
    TIM_SetCompare4(TIM2, CCR4_Val);
 80001ae:	8819      	ldrh	r1, [r3, #0]
 80001b0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001b4:	b289      	uxth	r1, r1
 80001b6:	f003 ff98 	bl	80040ea <TIM_SetCompare4>


		if( !( gwCounter1 & 7 ) ) // 840us
 80001ba:	8823      	ldrh	r3, [r4, #0]
 80001bc:	0758      	lsls	r0, r3, #29
 80001be:	d101      	bne.n	80001c4 <TIM2_IRQHandler+0x42>
		{
			ISR_1ms_TIMER();
 80001c0:	f000 f880 	bl	80002c4 <ISR_1ms_TIMER>
		}

		if( !( gwCounter1 & 3 ) ) // 480us, 2000Hz
 80001c4:	8823      	ldrh	r3, [r4, #0]
 80001c6:	0799      	lsls	r1, r3, #30
 80001c8:	d101      	bne.n	80001ce <TIM2_IRQHandler+0x4c>
		{
			ISR_LED_RGB_TIMER();
 80001ca:	f000 f899 	bl	8000300 <ISR_LED_RGB_TIMER>

		}
		if( !( gwCounter1 & 31 ) ) // 3840us, 250Hz
 80001ce:	8823      	ldrh	r3, [r4, #0]
 80001d0:	06da      	lsls	r2, r3, #27
 80001d2:	d107      	bne.n	80001e4 <TIM2_IRQHandler+0x62>
		{
			ISR_SPI_READ();
 80001d4:	f000 f87e 	bl	80002d4 <ISR_SPI_READ>
			__ISR_Buzzer_Manage();
 80001d8:	f001 fdf2 	bl	8001dc0 <__ISR_Buzzer_Manage>
			GB_BUTTON = ReadButton();
 80001dc:	f000 fed6 	bl	8000f8c <ReadButton>
 80001e0:	4b0f      	ldr	r3, [pc, #60]	; (8000220 <TIM2_IRQHandler+0x9e>)
 80001e2:	7798      	strb	r0, [r3, #30]
		}

		if( !( gwCounter1 & 0x3FF ) ) // 125ms
 80001e4:	8825      	ldrh	r5, [r4, #0]
 80001e6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80001ea:	b985      	cbnz	r5, 800020e <TIM2_IRQHandler+0x8c>
		{
			LED_SetState(LED_RX,OFF);
 80001ec:	2010      	movs	r0, #16
 80001ee:	4629      	mov	r1, r5
 80001f0:	f000 fee4 	bl	8000fbc <LED_SetState>
			LED_SetState(LED_TX,OFF);
 80001f4:	2008      	movs	r0, #8
 80001f6:	4629      	mov	r1, r5
 80001f8:	f000 fee0 	bl	8000fbc <LED_SetState>

			if( !(b1Sec&0x07) )
 80001fc:	4b07      	ldr	r3, [pc, #28]	; (800021c <TIM2_IRQHandler+0x9a>)
 80001fe:	789b      	ldrb	r3, [r3, #2]
 8000200:	075b      	lsls	r3, r3, #29
 8000202:	d101      	bne.n	8000208 <TIM2_IRQHandler+0x86>
			{
				ISR_BATTERY_CHECK();
 8000204:	f000 f832 	bl	800026c <ISR_BATTERY_CHECK>
			}

			b1Sec++;
 8000208:	78a3      	ldrb	r3, [r4, #2]
 800020a:	3301      	adds	r3, #1
 800020c:	70a3      	strb	r3, [r4, #2]
		if( !( Counter1 & 32 ) ) // 3960us, 250Hz
		{

		}
		*/
		gwCounter1++;
 800020e:	8823      	ldrh	r3, [r4, #0]
 8000210:	3301      	adds	r3, #1
 8000212:	b29b      	uxth	r3, r3
 8000214:	8023      	strh	r3, [r4, #0]
 8000216:	bd38      	pop	{r3, r4, r5, pc}
 8000218:	20000128 	andcs	r0, r0, r8, lsr #2
 800021c:	200002fc 	strdcs	r0, [r0], -ip
 8000220:	20000517 	andcs	r0, r0, r7, lsl r5

08000224 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000224:	4770      	bx	lr

08000226 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000226:	4770      	bx	lr

08000228 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000228:	4770      	bx	lr

0800022a <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 800022a:	4770      	bx	lr

0800022c <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 800022c:	4770      	bx	lr

0800022e <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 800022e:	4770      	bx	lr

08000230 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000230:	4770      	bx	lr

08000232 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000232:	4770      	bx	lr

08000234 <USART1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
	ISR_USART_DXL();
 8000234:	f000 b850 	b.w	80002d8 <ISR_USART_DXL>

08000238 <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
    ISR_USART_USART2();
 8000238:	f000 b85c 	b.w	80002f4 <ISR_USART_USART2>

0800023c <USART3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
	ISR_USART_PC();
 800023c:	f000 b854 	b.w	80002e8 <ISR_USART_PC>

08000240 <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000240:	4770      	bx	lr

08000242 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000242:	4770      	bx	lr

08000244 <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000244:	4770      	bx	lr

08000246 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000246:	4770      	bx	lr

08000248 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000248:	4770      	bx	lr

0800024a <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 800024a:	4770      	bx	lr

0800024c <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 800024c:	4770      	bx	lr

0800024e <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 800024e:	4770      	bx	lr

08000250 <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8000250:	4770      	bx	lr

08000252 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000252:	4770      	bx	lr

08000254 <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000254:	4770      	bx	lr

08000256 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000256:	4770      	bx	lr

08000258 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000258:	4770      	bx	lr

0800025a <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
	ISR_USART_ZIGBEE();
 800025a:	f000 b83f 	b.w	80002dc <ISR_USART_ZIGBEE>

0800025e <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 800025e:	4770      	bx	lr

08000260 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000260:	4770      	bx	lr

08000262 <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000262:	4770      	bx	lr

08000264 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000264:	4770      	bx	lr

08000266 <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000266:	4770      	bx	lr

08000268 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop

0800026c <ISR_BATTERY_CHECK>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
#define LOW_BATTERY_LIMIT
void ISR_BATTERY_CHECK(void)
{
 800026c:	b508      	push	{r3, lr}

	static byte bLowBatteryCount;
	GB_ADC0_VOLTAGE = getVoltage();
 800026e:	f001 fac1 	bl	80017f4 <getVoltage>
 8000272:	4a12      	ldr	r2, [pc, #72]	; (80002bc <ISR_BATTERY_CHECK+0x50>)
 8000274:	f882 0032 	strb.w	r0, [r2, #50]	; 0x32

	//if (  GB_ADC0_VOLTAGE <= VOLTAGE_LEVEL_0 ) {
	if (  GB_ADC0_VOLTAGE <= VOLTAGE_LEVEL_1 && GB_ADC0_VOLTAGE > 130) {
 8000278:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 800027c:	2b6e      	cmp	r3, #110	; 0x6e
 800027e:	4b10      	ldr	r3, [pc, #64]	; (80002c0 <ISR_BATTERY_CHECK+0x54>)
 8000280:	d808      	bhi.n	8000294 <ISR_BATTERY_CHECK+0x28>
 8000282:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8000286:	2a82      	cmp	r2, #130	; 0x82
 8000288:	d904      	bls.n	8000294 <ISR_BATTERY_CHECK+0x28>
		if (bLowBatteryCount < LOW_BATTERY_COUNT) bLowBatteryCount++;
 800028a:	781a      	ldrb	r2, [r3, #0]
 800028c:	2a13      	cmp	r2, #19
 800028e:	d803      	bhi.n	8000298 <ISR_BATTERY_CHECK+0x2c>
 8000290:	3201      	adds	r2, #1
 8000292:	e000      	b.n	8000296 <ISR_BATTERY_CHECK+0x2a>
	}
	else {
		bLowBatteryCount = 0;
 8000294:	2200      	movs	r2, #0
 8000296:	701a      	strb	r2, [r3, #0]
	}

	if ( bLowBatteryCount == LOW_BATTERY_COUNT  )
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	2b14      	cmp	r3, #20
 800029c:	d10c      	bne.n	80002b8 <ISR_BATTERY_CHECK+0x4c>
	{
		setBuzzerPlayLength(SOUND_LOW_VOLTAGE_LENGTH);
 800029e:	20ff      	movs	r0, #255	; 0xff
 80002a0:	f001 fd24 	bl	8001cec <setBuzzerPlayLength>
		setBuzzerData(SOUND_LOW_VOLTAGE_DATA);
 80002a4:	2016      	movs	r0, #22
 80002a6:	f001 fd2d 	bl	8001d04 <setBuzzerData>


		if(!getBuzzerState())
 80002aa:	f001 fd37 	bl	8001d1c <getBuzzerState>
 80002ae:	b918      	cbnz	r0, 80002b8 <ISR_BATTERY_CHECK+0x4c>

			PlayBuzzer();
		}
	}

}
 80002b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}


		if(!getBuzzerState())
		{

			PlayBuzzer();
 80002b4:	f001 bd60 	b.w	8001d78 <PlayBuzzer>
 80002b8:	bd08      	pop	{r3, pc}
 80002ba:	bf00      	nop
 80002bc:	20000517 	andcs	r0, r0, r7, lsl r5
 80002c0:	20000300 	andcs	r0, r0, r0, lsl #6

080002c4 <ISR_1ms_TIMER>:

}

void ISR_1ms_TIMER(void)
{
	gbMiliSec++;
 80002c4:	4a02      	ldr	r2, [pc, #8]	; (80002d0 <ISR_1ms_TIMER+0xc>)
 80002c6:	7813      	ldrb	r3, [r2, #0]
 80002c8:	3301      	adds	r3, #1
 80002ca:	b2db      	uxtb	r3, r3
 80002cc:	7013      	strb	r3, [r2, #0]
 80002ce:	4770      	bx	lr
 80002d0:	2000067f 	andcs	r0, r0, pc, ror r6

080002d4 <ISR_SPI_READ>:
}

void ISR_SPI_READ(void)
{
	__GYRO_ACC_READ_ISR();
 80002d4:	f001 bfe0 	b.w	8002298 <__GYRO_ACC_READ_ISR>

080002d8 <ISR_USART_DXL>:
}

void ISR_USART_DXL(void)
{
	__ISR_USART_DXL();
 80002d8:	f001 bc80 	b.w	8001bdc <__ISR_USART_DXL>

080002dc <ISR_USART_ZIGBEE>:

}
void ISR_USART_ZIGBEE(void)
{
#ifdef OPTION_XBEE_AS_PC
	__ISR_USART_PC(UART5);
 80002dc:	4801      	ldr	r0, [pc, #4]	; (80002e4 <ISR_USART_ZIGBEE+0x8>)
 80002de:	f001 bbed 	b.w	8001abc <__ISR_USART_PC>
 80002e2:	bf00      	nop
 80002e4:	40005000 	andmi	r5, r0, r0

080002e8 <ISR_USART_PC>:
#endif
}

void ISR_USART_PC(void)
{
	__ISR_USART_PC(USART3);
 80002e8:	4801      	ldr	r0, [pc, #4]	; (80002f0 <ISR_USART_PC+0x8>)
 80002ea:	f001 bbe7 	b.w	8001abc <__ISR_USART_PC>
 80002ee:	bf00      	nop
 80002f0:	40004800 	andmi	r4, r0, r0, lsl #16

080002f4 <ISR_USART_USART2>:
}

void ISR_USART_USART2(void) // optional if we decide we want USART4 which is TTL on A6/A7 as alternate to talk to pc
{
	__ISR_USART_PC(USART2);
 80002f4:	4801      	ldr	r0, [pc, #4]	; (80002fc <ISR_USART_USART2+0x8>)
 80002f6:	f001 bbe1 	b.w	8001abc <__ISR_USART_PC>
 80002fa:	bf00      	nop
 80002fc:	40004400 	andmi	r4, r0, r0, lsl #8

08000300 <ISR_LED_RGB_TIMER>:
}


void ISR_LED_RGB_TIMER(void)
{
 8000300:	4770      	bx	lr

08000302 <ISR_DELAY>:
}


void ISR_DELAY(void)
{
	__ISR_DELAY();
 8000302:	f001 ba61 	b.w	80017c8 <__ISR_DELAY>

08000306 <ISR_ADC>:
}

void ISR_ADC(void)
{
	__ISR_ADC();
 8000306:	f001 baf5 	b.w	80018f4 <__ISR_ADC>

0800030a <ISR_BUZZER>:
}

void ISR_BUZZER(void)
{
 800030a:	4770      	bx	lr

0800030c <ISR_MOTOR_CONTROL>:

}

void ISR_MOTOR_CONTROL(void)
{
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <zgb_initialize>:
unsigned short gwRcvData;
unsigned char gbRcvFlag;
unsigned short gwMyZigbeeID;

int zgb_initialize( int devIndex )
{
 8000310:	b508      	push	{r3, lr}
	if( zgb_hal_open( devIndex, XBEE_PORT_BAUD ) == 0) // Always fixed baudrate
 8000312:	4905      	ldr	r1, [pc, #20]	; (8000328 <zgb_initialize+0x18>)
 8000314:	f000 f8ea 	bl	80004ec <zgb_hal_open>
 8000318:	b128      	cbz	r0, 8000326 <zgb_initialize+0x16>
		return 0;

	gbRcvFlag = 0;
 800031a:	4b04      	ldr	r3, [pc, #16]	; (800032c <zgb_initialize+0x1c>)
 800031c:	2200      	movs	r2, #0
 800031e:	701a      	strb	r2, [r3, #0]
	gwRcvData = 0;
 8000320:	805a      	strh	r2, [r3, #2]
	gbRcvPacketNum = 0;
 8000322:	711a      	strb	r2, [r3, #4]
	return 1;
 8000324:	2001      	movs	r0, #1
}
 8000326:	bd08      	pop	{r3, pc}
 8000328:	000f4240 	andeq	r4, pc, r0, asr #4
 800032c:	20000306 	andcs	r0, r0, r6, lsl #6

08000330 <zgb_terminate>:

void zgb_terminate(void)
{
	zgb_hal_close();
 8000330:	f000 b8e4 	b.w	80004fc <zgb_hal_close>

08000334 <zgb_tx_data>:
}

int zgb_tx_data(int data)
{
 8000334:	b507      	push	{r0, r1, r2, lr}
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
 8000336:	b2c3      	uxtb	r3, r0
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);
 8000338:	f3c0 2007 	ubfx	r0, r0, #8, #8

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
 800033c:	f88d 0004 	strb.w	r0, [sp, #4]
	SndPacket[5] = ~highbyte;
 8000340:	43c0      	mvns	r0, r0
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
 8000342:	f88d 3002 	strb.w	r3, [sp, #2]
	SndPacket[3] = ~lowbyte;
 8000346:	43db      	mvns	r3, r3
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
 8000348:	22ff      	movs	r2, #255	; 0xff
 800034a:	f88d 2000 	strb.w	r2, [sp]
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;
 800034e:	f88d 0005 	strb.w	r0, [sp, #5]
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
 8000352:	2255      	movs	r2, #85	; 0x55
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;

	if( zgb_hal_tx( SndPacket, 6 ) != 6 )
 8000354:	4668      	mov	r0, sp
 8000356:	2106      	movs	r1, #6
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
 8000358:	f88d 3003 	strb.w	r3, [sp, #3]
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
 800035c:	f88d 2001 	strb.w	r2, [sp, #1]
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;

	if( zgb_hal_tx( SndPacket, 6 ) != 6 )
 8000360:	f000 f8cd 	bl	80004fe <zgb_hal_tx>
		return 0;

	return 1;
}
 8000364:	1f83      	subs	r3, r0, #6
 8000366:	4258      	negs	r0, r3
 8000368:	4158      	adcs	r0, r3
 800036a:	b003      	add	sp, #12
 800036c:	f85d fb04 	ldr.w	pc, [sp], #4

08000370 <zgb_rx_check>:

int zgb_rx_check(void)
{
 8000370:	b570      	push	{r4, r5, r6, lr}
	int RcvNum;
	unsigned char checksum;
	int i, j;

	if(gbRcvFlag == 1)
 8000372:	4c2c      	ldr	r4, [pc, #176]	; (8000424 <zgb_rx_check+0xb4>)
 8000374:	7820      	ldrb	r0, [r4, #0]
 8000376:	2801      	cmp	r0, #1
 8000378:	d053      	beq.n	8000422 <zgb_rx_check+0xb2>
		return 1;

	// Fill packet buffer
	if(gbRcvPacketNum < 6)
 800037a:	7921      	ldrb	r1, [r4, #4]
 800037c:	2905      	cmp	r1, #5
 800037e:	d80a      	bhi.n	8000396 <zgb_rx_check+0x26>
	{
		RcvNum = zgb_hal_rx( &gbRcvPacket[gbRcvPacketNum], (6 - gbRcvPacketNum) );
 8000380:	1d60      	adds	r0, r4, #5
 8000382:	4408      	add	r0, r1
 8000384:	f1c1 0106 	rsb	r1, r1, #6
 8000388:	f000 f8c8 	bl	800051c <zgb_hal_rx>
		if( RcvNum != -1 )
 800038c:	1c43      	adds	r3, r0, #1
			gbRcvPacketNum += RcvNum;
 800038e:	bf1e      	ittt	ne
 8000390:	7923      	ldrbne	r3, [r4, #4]
 8000392:	18c0      	addne	r0, r0, r3
 8000394:	7120      	strbne	r0, [r4, #4]
	}

	// Find header
	if(gbRcvPacketNum >= 2)
 8000396:	7922      	ldrb	r2, [r4, #4]
 8000398:	2a01      	cmp	r2, #1
 800039a:	d923      	bls.n	80003e4 <zgb_rx_check+0x74>
 800039c:	4922      	ldr	r1, [pc, #136]	; (8000428 <zgb_rx_check+0xb8>)
 800039e:	2300      	movs	r3, #0
 80003a0:	4608      	mov	r0, r1
	{
		for( i=0; i<gbRcvPacketNum; i++ )
 80003a2:	4293      	cmp	r3, r2
 80003a4:	da0c      	bge.n	80003c0 <zgb_rx_check+0x50>
		{
			if(gbRcvPacket[i] == 0xff)
 80003a6:	f811 5b01 	ldrb.w	r5, [r1], #1
 80003aa:	2dff      	cmp	r5, #255	; 0xff
 80003ac:	d105      	bne.n	80003ba <zgb_rx_check+0x4a>
			{
				if(i <= (gbRcvPacketNum - 2))
 80003ae:	1e55      	subs	r5, r2, #1
 80003b0:	429d      	cmp	r5, r3
 80003b2:	dd02      	ble.n	80003ba <zgb_rx_check+0x4a>
				{
					if(gbRcvPacket[i+1] == 0x55)
 80003b4:	780d      	ldrb	r5, [r1, #0]
 80003b6:	2d55      	cmp	r5, #85	; 0x55
 80003b8:	d001      	beq.n	80003be <zgb_rx_check+0x4e>
	}

	// Find header
	if(gbRcvPacketNum >= 2)
	{
		for( i=0; i<gbRcvPacketNum; i++ )
 80003ba:	3301      	adds	r3, #1
 80003bc:	e7f1      	b.n	80003a2 <zgb_rx_check+0x32>
						break;
				}
			}
		}

		if(i > 0)
 80003be:	b18b      	cbz	r3, 80003e4 <zgb_rx_check+0x74>
		{
			if(i == gbRcvPacketNum)
 80003c0:	4293      	cmp	r3, r2
 80003c2:	d105      	bne.n	80003d0 <zgb_rx_check+0x60>
			{
				// Can not find header
				if(gbRcvPacket[i - 1] == 0xff)
 80003c4:	1e59      	subs	r1, r3, #1
 80003c6:	1865      	adds	r5, r4, r1
 80003c8:	796d      	ldrb	r5, [r5, #5]
					i--;
 80003ca:	2dff      	cmp	r5, #255	; 0xff
 80003cc:	bf08      	it	eq
 80003ce:	460b      	moveq	r3, r1
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 80003d0:	4619      	mov	r1, r3
 80003d2:	4291      	cmp	r1, r2
 80003d4:	da04      	bge.n	80003e0 <zgb_rx_check+0x70>
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
 80003d6:	5c46      	ldrb	r6, [r0, r1]
 80003d8:	1ac5      	subs	r5, r0, r3
 80003da:	546e      	strb	r6, [r5, r1]
				if(gbRcvPacket[i - 1] == 0xff)
					i--;
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 80003dc:	3101      	adds	r1, #1
 80003de:	e7f8      	b.n	80003d2 <zgb_rx_check+0x62>
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
			}
			gbRcvPacketNum -= i;
 80003e0:	1ad3      	subs	r3, r2, r3
 80003e2:	7123      	strb	r3, [r4, #4]
		}
	}

	// Verify packet
	if(gbRcvPacketNum == 6)
 80003e4:	7922      	ldrb	r2, [r4, #4]
 80003e6:	4b0f      	ldr	r3, [pc, #60]	; (8000424 <zgb_rx_check+0xb4>)
 80003e8:	2a06      	cmp	r2, #6
 80003ea:	d119      	bne.n	8000420 <zgb_rx_check+0xb0>
	{
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
 80003ec:	795a      	ldrb	r2, [r3, #5]
 80003ee:	2aff      	cmp	r2, #255	; 0xff
 80003f0:	d113      	bne.n	800041a <zgb_rx_check+0xaa>
 80003f2:	799a      	ldrb	r2, [r3, #6]
 80003f4:	2a55      	cmp	r2, #85	; 0x55
 80003f6:	d110      	bne.n	800041a <zgb_rx_check+0xaa>
		{
			checksum = ~gbRcvPacket[3];
 80003f8:	7a1a      	ldrb	r2, [r3, #8]
			if(gbRcvPacket[2] == checksum)
 80003fa:	79d9      	ldrb	r1, [r3, #7]
	// Verify packet
	if(gbRcvPacketNum == 6)
	{
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
		{
			checksum = ~gbRcvPacket[3];
 80003fc:	43d2      	mvns	r2, r2
			if(gbRcvPacket[2] == checksum)
 80003fe:	b2d2      	uxtb	r2, r2
 8000400:	4291      	cmp	r1, r2
 8000402:	d10a      	bne.n	800041a <zgb_rx_check+0xaa>
			{
				checksum = ~gbRcvPacket[5];
 8000404:	7a9a      	ldrb	r2, [r3, #10]
				if(gbRcvPacket[4] == checksum)
 8000406:	7a58      	ldrb	r0, [r3, #9]
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
		{
			checksum = ~gbRcvPacket[3];
			if(gbRcvPacket[2] == checksum)
			{
				checksum = ~gbRcvPacket[5];
 8000408:	43d2      	mvns	r2, r2
				if(gbRcvPacket[4] == checksum)
 800040a:	b2d2      	uxtb	r2, r2
 800040c:	4290      	cmp	r0, r2
				{
					gwRcvData = (unsigned short)((gbRcvPacket[4] << 8) & 0xff00);
					gwRcvData += gbRcvPacket[2];
 800040e:	bf01      	itttt	eq
 8000410:	eb01 2100 	addeq.w	r1, r1, r0, lsl #8
					gbRcvFlag = 1;
 8000414:	2201      	moveq	r2, #1
			{
				checksum = ~gbRcvPacket[5];
				if(gbRcvPacket[4] == checksum)
				{
					gwRcvData = (unsigned short)((gbRcvPacket[4] << 8) & 0xff00);
					gwRcvData += gbRcvPacket[2];
 8000416:	8059      	strheq	r1, [r3, #2]
					gbRcvFlag = 1;
 8000418:	701a      	strbeq	r2, [r3, #0]
				}
			}
		}

		gbRcvPacket[0] = 0x00;
 800041a:	2300      	movs	r3, #0
 800041c:	7163      	strb	r3, [r4, #5]
		gbRcvPacketNum = 0;
 800041e:	7123      	strb	r3, [r4, #4]
	}

	return gbRcvFlag;
 8000420:	7820      	ldrb	r0, [r4, #0]
}
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	20000306 	andcs	r0, r0, r6, lsl #6
 8000428:	2000030b 	andcs	r0, r0, fp, lsl #6

0800042c <zgb_rx_data>:

int zgb_rx_data(void)
{
	gbRcvFlag = 0;
 800042c:	4b02      	ldr	r3, [pc, #8]	; (8000438 <zgb_rx_data+0xc>)
 800042e:	2200      	movs	r2, #0
 8000430:	701a      	strb	r2, [r3, #0]
	return (int)gwRcvData;
}
 8000432:	8858      	ldrh	r0, [r3, #2]
 8000434:	4770      	bx	lr
 8000436:	bf00      	nop
 8000438:	20000306 	andcs	r0, r0, r6, lsl #6

0800043c <Zigbee_SetState>:

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 800043c:	2801      	cmp	r0, #1
 800043e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000442:	4803      	ldr	r0, [pc, #12]	; (8000450 <Zigbee_SetState+0x14>)
 8000444:	d101      	bne.n	800044a <Zigbee_SetState+0xe>
 8000446:	f002 bc92 	b.w	8002d6e <GPIO_ResetBits>
	else 				GPIO_SetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 800044a:	f002 bc8e 	b.w	8002d6a <GPIO_SetBits>
 800044e:	bf00      	nop
 8000450:	40011000 	andmi	r1, r1, r0

08000454 <ScanZigbee>:
}


u16 ScanZigbee(void)	// Zigbee모듈 찾아내는 함수
{
 8000454:	b538      	push	{r3, r4, r5, lr}
	u8 checkcount = 2;	// Zigbee를 한번에 발견하지 못할경우 재시도 횟수
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;
 8000456:	4c23      	ldr	r4, [pc, #140]	; (80004e4 <ScanZigbee+0x90>)
 8000458:	2300      	movs	r3, #0
 800045a:	81a3      	strh	r3, [r4, #12]
 800045c:	2502      	movs	r5, #2

    while( (checkcount > 0) && (gwMyZigbeeID==0) )
 800045e:	89a0      	ldrh	r0, [r4, #12]
 8000460:	bb78      	cbnz	r0, 80004c2 <ScanZigbee+0x6e>
    {
    	Zigbee_SetState(OFF);
 8000462:	f7ff ffeb 	bl	800043c <Zigbee_SetState>
        mDelay(2);
 8000466:	2002      	movs	r0, #2
 8000468:	f001 f985 	bl	8001776 <mDelay>

        BufferClear(USART_ZIGBEE);
 800046c:	2001      	movs	r0, #1
 800046e:	f001 fa8f 	bl	8001990 <BufferClear>
}

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 8000472:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000476:	481c      	ldr	r0, [pc, #112]	; (80004e8 <ScanZigbee+0x94>)
 8000478:	f002 fc79 	bl	8002d6e <GPIO_ResetBits>
        mDelay(2);

        BufferClear(USART_ZIGBEE);

        Zigbee_SetState(ON);
        mDelay(10);
 800047c:	200a      	movs	r0, #10
 800047e:	f001 f97a 	bl	8001776 <mDelay>
        TxDData(USART_ZIGBEE,'!');
 8000482:	2001      	movs	r0, #1
 8000484:	2121      	movs	r1, #33	; 0x21
 8000486:	f001 fab1 	bl	80019ec <TxDData>
        TxDData(USART_ZIGBEE,'!');
 800048a:	2001      	movs	r0, #1
 800048c:	2121      	movs	r1, #33	; 0x21
 800048e:	f001 faad 	bl	80019ec <TxDData>
        mDelay(305);
 8000492:	f240 1031 	movw	r0, #305	; 0x131
 8000496:	f001 f96e 	bl	8001776 <mDelay>


		while( IsRXD_Ready(USART_ZIGBEE) )
 800049a:	2001      	movs	r0, #1
 800049c:	f001 fa82 	bl	80019a4 <IsRXD_Ready>
 80004a0:	b158      	cbz	r0, 80004ba <ScanZigbee+0x66>
		{

			while( IsRXD_Ready(USART_ZIGBEE) == 0 );
 80004a2:	2001      	movs	r0, #1
 80004a4:	f001 fa7e 	bl	80019a4 <IsRXD_Ready>
 80004a8:	2800      	cmp	r0, #0
 80004aa:	d0fa      	beq.n	80004a2 <ScanZigbee+0x4e>

			if( RxDBuffer(USART_ZIGBEE)=='!' )
 80004ac:	2001      	movs	r0, #1
 80004ae:	f001 fa89 	bl	80019c4 <RxDBuffer>
 80004b2:	2821      	cmp	r0, #33	; 0x21
 80004b4:	d1f1      	bne.n	800049a <ScanZigbee+0x46>
			{
				gwMyZigbeeID = 1;
 80004b6:	2301      	movs	r3, #1
 80004b8:	81a3      	strh	r3, [r4, #12]
	u8 checkcount = 2;	// Zigbee를 한번에 발견하지 못할경우 재시도 횟수
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;

    while( (checkcount > 0) && (gwMyZigbeeID==0) )
 80004ba:	2d01      	cmp	r5, #1
 80004bc:	d001      	beq.n	80004c2 <ScanZigbee+0x6e>
 80004be:	2501      	movs	r5, #1
 80004c0:	e7cd      	b.n	800045e <ScanZigbee+0xa>
			}
		}
        checkcount--;
    }

    mDelay(50);
 80004c2:	2032      	movs	r0, #50	; 0x32
 80004c4:	f001 f957 	bl	8001776 <mDelay>

    //	TxDByte('E');	// Exit Zigbee Monitor... Reset과 동일하다.

    Zigbee_SetState(OFF);
 80004c8:	2000      	movs	r0, #0
 80004ca:	f7ff ffb7 	bl	800043c <Zigbee_SetState>
    mDelay(2);
 80004ce:	2002      	movs	r0, #2
 80004d0:	f001 f951 	bl	8001776 <mDelay>
}

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 80004d4:	4804      	ldr	r0, [pc, #16]	; (80004e8 <ScanZigbee+0x94>)
 80004d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004da:	f002 fc48 	bl	8002d6e <GPIO_ResetBits>

    Zigbee_SetState(OFF);
    mDelay(2);
    Zigbee_SetState(ON);

    return gwMyZigbeeID;
 80004de:	89a0      	ldrh	r0, [r4, #12]
}
 80004e0:	bd38      	pop	{r3, r4, r5, pc}
 80004e2:	bf00      	nop
 80004e4:	20000306 	andcs	r0, r0, r6, lsl #6
 80004e8:	40011000 	andmi	r1, r1, r0

080004ec <zgb_hal_open>:
#include "usart.h"
#include "zgb_hal.h"
//#include <math.h>

int zgb_hal_open( int devIndex, int baudrate )
{
 80004ec:	b508      	push	{r3, lr}


	//unsigned long int baud = 0;//(unsigned long int)baudrate;
	//int baud = (int)baudrate;
	//TxDHex32(baudrate);
	USART_Configuration(USART_ZIGBEE,57600);
 80004ee:	2001      	movs	r0, #1
 80004f0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80004f4:	f000 feb4 	bl	8001260 <USART_Configuration>
	// Opening device
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)

}
 80004f8:	2001      	movs	r0, #1
 80004fa:	bd08      	pop	{r3, pc}

080004fc <zgb_hal_close>:

void zgb_hal_close()
{
 80004fc:	4770      	bx	lr

080004fe <zgb_hal_tx>:
	// Closing device

}

int zgb_hal_tx( unsigned char *pPacket, int numPacket )
{
 80004fe:	b570      	push	{r4, r5, r6, lr}
 8000500:	4605      	mov	r5, r0
 8000502:	460e      	mov	r6, r1
	int i;

	for( i=0 ; i < numPacket ; i++ )
 8000504:	4604      	mov	r4, r0
 8000506:	1b63      	subs	r3, r4, r5
 8000508:	42b3      	cmp	r3, r6
 800050a:	da05      	bge.n	8000518 <zgb_hal_tx+0x1a>
		TxDData(USART_ZIGBEE,pPacket[i]);
 800050c:	2001      	movs	r0, #1
 800050e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000512:	f001 fa6b 	bl	80019ec <TxDData>
 8000516:	e7f6      	b.n	8000506 <zgb_hal_tx+0x8>
	// Transmiting date
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data transmitted. -1 is error.

}
 8000518:	2000      	movs	r0, #0
 800051a:	bd70      	pop	{r4, r5, r6, pc}

0800051c <zgb_hal_rx>:

int zgb_hal_rx( unsigned char *pPacket, int numPacket )
{
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	4606      	mov	r6, r0

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8000520:	2001      	movs	r0, #1
	// Return: number of data transmitted. -1 is error.

}

int zgb_hal_rx( unsigned char *pPacket, int numPacket )
{
 8000522:	460c      	mov	r4, r1

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8000524:	f001 fa3e 	bl	80019a4 <IsRXD_Ready>
 8000528:	b190      	cbz	r0, 8000550 <zgb_hal_rx+0x34>
 800052a:	4635      	mov	r5, r6


	while(1)
	{

		if( IsRXD_Ready(USART_ZIGBEE) )
 800052c:	2001      	movs	r0, #1
 800052e:	f001 fa39 	bl	80019a4 <IsRXD_Ready>
 8000532:	2800      	cmp	r0, #0
 8000534:	d0fa      	beq.n	800052c <zgb_hal_rx+0x10>
		{
			pPacket[cnt++] = RxDBuffer(USART_ZIGBEE);
 8000536:	2001      	movs	r0, #1
 8000538:	f001 fa44 	bl	80019c4 <RxDBuffer>
 800053c:	f805 0b01 	strb.w	r0, [r5], #1
 8000540:	1bab      	subs	r3, r5, r6
			if(cnt >= numPacket) break;
 8000542:	42a3      	cmp	r3, r4
 8000544:	dbf2      	blt.n	800052c <zgb_hal_rx+0x10>
		}

	}


	return cnt;
 8000546:	2c01      	cmp	r4, #1
 8000548:	4620      	mov	r0, r4
 800054a:	bfb8      	it	lt
 800054c:	2001      	movlt	r0, #1
 800054e:	bd70      	pop	{r4, r5, r6, pc}
{

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8000550:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	// Recieving date
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data recieved. -1 is error.

}
 8000554:	bd70      	pop	{r4, r5, r6, pc}
	...

08000558 <TorqueOff>:
void ProcessAfterWriting(void);

u8 gbDxlPwr;

void TorqueOff(void)
{
 8000558:	b510      	push	{r4, lr}
	gbTxD0BufferReadPointer = gbTxD0BufferWritePointer = 0;
 800055a:	4c32      	ldr	r4, [pc, #200]	; (8000624 <TorqueOff+0xcc>)
 800055c:	2200      	movs	r2, #0
 800055e:	7022      	strb	r2, [r4, #0]
 8000560:	7062      	strb	r2, [r4, #1]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
 8000562:	7823      	ldrb	r3, [r4, #0]
 8000564:	20ff      	movs	r0, #255	; 0xff
 8000566:	b2db      	uxtb	r3, r3
 8000568:	1c59      	adds	r1, r3, #1
 800056a:	b2c9      	uxtb	r1, r1
 800056c:	4423      	add	r3, r4
 800056e:	7021      	strb	r1, [r4, #0]
 8000570:	7098      	strb	r0, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
 8000572:	7823      	ldrb	r3, [r4, #0]
 8000574:	b2db      	uxtb	r3, r3
 8000576:	1c59      	adds	r1, r3, #1
 8000578:	b2c9      	uxtb	r1, r1
 800057a:	4423      	add	r3, r4
 800057c:	7021      	strb	r1, [r4, #0]
 800057e:	7098      	strb	r0, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xFE; // Broadcast
 8000580:	7823      	ldrb	r3, [r4, #0]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = INST_WRITE;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x18; // Torque enable
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x00; // off
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = ~((u8)(0xFE + 4 + INST_WRITE + 0x18 + 0x00));

	if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8000582:	4829      	ldr	r0, [pc, #164]	; (8000628 <TorqueOff+0xd0>)
void TorqueOff(void)
{
	gbTxD0BufferReadPointer = gbTxD0BufferWritePointer = 0;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xFE; // Broadcast
 8000584:	b2db      	uxtb	r3, r3
 8000586:	1c59      	adds	r1, r3, #1
 8000588:	b2c9      	uxtb	r1, r1
 800058a:	7021      	strb	r1, [r4, #0]
 800058c:	4423      	add	r3, r4
 800058e:	21fe      	movs	r1, #254	; 0xfe
 8000590:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 4;
 8000592:	7823      	ldrb	r3, [r4, #0]
 8000594:	b2db      	uxtb	r3, r3
 8000596:	1c59      	adds	r1, r3, #1
 8000598:	b2c9      	uxtb	r1, r1
 800059a:	7021      	strb	r1, [r4, #0]
 800059c:	4423      	add	r3, r4
 800059e:	2104      	movs	r1, #4
 80005a0:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = INST_WRITE;
 80005a2:	7823      	ldrb	r3, [r4, #0]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	1c59      	adds	r1, r3, #1
 80005a8:	b2c9      	uxtb	r1, r1
 80005aa:	7021      	strb	r1, [r4, #0]
 80005ac:	4423      	add	r3, r4
 80005ae:	2103      	movs	r1, #3
 80005b0:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x18; // Torque enable
 80005b2:	7823      	ldrb	r3, [r4, #0]
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	1c59      	adds	r1, r3, #1
 80005b8:	b2c9      	uxtb	r1, r1
 80005ba:	7021      	strb	r1, [r4, #0]
 80005bc:	4423      	add	r3, r4
 80005be:	2118      	movs	r1, #24
 80005c0:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x00; // off
 80005c2:	7823      	ldrb	r3, [r4, #0]
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	1c59      	adds	r1, r3, #1
 80005c8:	b2c9      	uxtb	r1, r1
 80005ca:	4423      	add	r3, r4
 80005cc:	7021      	strb	r1, [r4, #0]
 80005ce:	709a      	strb	r2, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = ~((u8)(0xFE + 4 + INST_WRITE + 0x18 + 0x00));
 80005d0:	7823      	ldrb	r3, [r4, #0]

	if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 80005d2:	f44f 7100 	mov.w	r1, #512	; 0x200
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xFE; // Broadcast
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 4;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = INST_WRITE;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x18; // Torque enable
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x00; // off
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = ~((u8)(0xFE + 4 + INST_WRITE + 0x18 + 0x00));
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	1c5a      	adds	r2, r3, #1
 80005da:	b2d2      	uxtb	r2, r2
 80005dc:	7022      	strb	r2, [r4, #0]
 80005de:	4423      	add	r3, r4
 80005e0:	22e2      	movs	r2, #226	; 0xe2
 80005e2:	709a      	strb	r2, [r3, #2]

	if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 80005e4:	f002 fbb8 	bl	8002d58 <GPIO_ReadOutputDataBit>
 80005e8:	b9d0      	cbnz	r0, 8000620 <TorqueOff+0xc8>
		//TxDString(USART_ZIGBEE,"\r\n TEST0");
		//if (TXD0_FINISH) {
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80005ea:	4810      	ldr	r0, [pc, #64]	; (800062c <TorqueOff+0xd4>)
 80005ec:	2120      	movs	r1, #32
 80005ee:	f002 fbbe 	bl	8002d6e <GPIO_ResetBits>
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80005f2:	480d      	ldr	r0, [pc, #52]	; (8000628 <TorqueOff+0xd0>)
 80005f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f8:	f002 fbb7 	bl	8002d6a <GPIO_SetBits>

		USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 80005fc:	7863      	ldrb	r3, [r4, #1]
 80005fe:	480c      	ldr	r0, [pc, #48]	; (8000630 <TorqueOff+0xd8>)
 8000600:	b2db      	uxtb	r3, r3
 8000602:	1c5a      	adds	r2, r3, #1
 8000604:	b2d2      	uxtb	r2, r2
 8000606:	7062      	strb	r2, [r4, #1]
 8000608:	441c      	add	r4, r3
 800060a:	78a1      	ldrb	r1, [r4, #2]
 800060c:	f003 ff7c 	bl	8004508 <USART_SendData>
		USART_ITConfig(USART1, USART_IT_TC, ENABLE);
	}
}
 8000610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		//if (TXD0_FINISH) {
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable

		USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
		USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 8000614:	4806      	ldr	r0, [pc, #24]	; (8000630 <TorqueOff+0xd8>)
 8000616:	f240 6126 	movw	r1, #1574	; 0x626
 800061a:	2201      	movs	r2, #1
 800061c:	f003 bf19 	b.w	8004452 <USART_ITConfig>
 8000620:	bd10      	pop	{r4, pc}
 8000622:	bf00      	nop
 8000624:	20000314 	andcs	r0, r0, r4, lsl r3
 8000628:	40011000 	andmi	r1, r1, r0
 800062c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000630:	40013800 	andmi	r3, r1, r0, lsl #16

08000634 <WriteControlTable>:
  }
}


void WriteControlTable(void)
{
 8000634:	b510      	push	{r4, lr}
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
 8000636:	2401      	movs	r4, #1
 8000638:	4b18      	ldr	r3, [pc, #96]	; (800069c <WriteControlTable+0x68>)
 800063a:	f893 225e 	ldrb.w	r2, [r3, #606]	; 0x25e
 800063e:	42a2      	cmp	r2, r4
 8000640:	d92a      	bls.n	8000698 <WriteControlTable+0x64>
 8000642:	f893 0102 	ldrb.w	r0, [r3, #258]	; 0x102
  //bCount = 0 : address value
  {
    bPointer = gbStartAddress+bCount-1;
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
 8000646:	4a16      	ldr	r2, [pc, #88]	; (80006a0 <WriteControlTable+0x6c>)
 8000648:	3801      	subs	r0, #1
{
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
  //bCount = 0 : address value
  {
    bPointer = gbStartAddress+bCount-1;
 800064a:	4420      	add	r0, r4
 800064c:	b2c0      	uxtb	r0, r0
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
 800064e:	5c12      	ldrb	r2, [r2, r0]
 8000650:	2a02      	cmp	r2, #2
 8000652:	d10e      	bne.n	8000672 <WriteControlTable+0x3e>
    {

      WORD_CAST(gbpControlTable[bPointer]) = WORD_CAST(gbpParameter[bCount]);
 8000654:	f203 1203 	addw	r2, r3, #259	; 0x103
 8000658:	5b11      	ldrh	r1, [r2, r4]
 800065a:	f203 2303 	addw	r3, r3, #515	; 0x203
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 800065e:	2817      	cmp	r0, #23
  {
    bPointer = gbStartAddress+bCount-1;
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
    {

      WORD_CAST(gbpControlTable[bPointer]) = WORD_CAST(gbpParameter[bCount]);
 8000660:	5219      	strh	r1, [r3, r0]
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 8000662:	d803      	bhi.n	800066c <WriteControlTable+0x38>
 8000664:	0080      	lsls	r0, r0, #2
 8000666:	3004      	adds	r0, #4
 8000668:	f002 f84c 	bl	8002704 <BKP_WriteBackupRegister>
      bCount++;
 800066c:	3401      	adds	r4, #1
 800066e:	b2e4      	uxtb	r4, r4
 8000670:	e00f      	b.n	8000692 <WriteControlTable+0x5e>
      bCount++;
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
 8000672:	191a      	adds	r2, r3, r4
 8000674:	f892 2103 	ldrb.w	r2, [r2, #259]	; 0x103
 8000678:	1819      	adds	r1, r3, r0
 800067a:	b2d2      	uxtb	r2, r2
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 800067c:	2817      	cmp	r0, #23
      bCount++;
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
 800067e:	f881 2203 	strb.w	r2, [r1, #515]	; 0x203
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 8000682:	d806      	bhi.n	8000692 <WriteControlTable+0x5e>
 8000684:	0080      	lsls	r0, r0, #2
 8000686:	f203 1303 	addw	r3, r3, #259	; 0x103
 800068a:	3004      	adds	r0, #4
 800068c:	5b19      	ldrh	r1, [r3, r4]
 800068e:	f002 f839 	bl	8002704 <BKP_WriteBackupRegister>


void WriteControlTable(void)
{
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
 8000692:	3401      	adds	r4, #1
 8000694:	b2e4      	uxtb	r4, r4
 8000696:	e7cf      	b.n	8000638 <WriteControlTable+0x4>
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
    }
  }
}
 8000698:	bd10      	pop	{r4, pc}
 800069a:	bf00      	nop
 800069c:	20000314 	andcs	r0, r0, r4, lsl r3
 80006a0:	20000000 	andcs	r0, r0, r0

080006a4 <WriteControlTableRangeCheck>:

byte WriteControlTableRangeCheck(void)
{
 80006a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;
 80006a6:	4a18      	ldr	r2, [pc, #96]	; (8000708 <WriteControlTableRangeCheck+0x64>)
 80006a8:	4918      	ldr	r1, [pc, #96]	; (800070c <WriteControlTableRangeCheck+0x68>)
 80006aa:	f892 3102 	ldrb.w	r3, [r2, #258]	; 0x102
 80006ae:	5cc8      	ldrb	r0, [r1, r3]
 80006b0:	b338      	cbz	r0, 8000702 <WriteControlTableRangeCheck+0x5e>
 80006b2:	f892 525e 	ldrb.w	r5, [r2, #606]	; 0x25e
 80006b6:	18c8      	adds	r0, r1, r3
 80006b8:	4428      	add	r0, r5
 80006ba:	f810 0c02 	ldrb.w	r0, [r0, #-2]
 80006be:	2802      	cmp	r0, #2
 80006c0:	d01f      	beq.n	8000702 <WriteControlTableRangeCheck+0x5e>
 80006c2:	2001      	movs	r0, #1

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
 80006c4:	b2c4      	uxtb	r4, r0
 80006c6:	42ac      	cmp	r4, r5
 80006c8:	d219      	bcs.n	80006fe <WriteControlTableRangeCheck+0x5a>
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 80006ca:	2b5a      	cmp	r3, #90	; 0x5a
 80006cc:	d819      	bhi.n	8000702 <WriteControlTableRangeCheck+0x5e>
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 80006ce:	1816      	adds	r6, r2, r0
 80006d0:	eb01 0e43 	add.w	lr, r1, r3, lsl #1
 80006d4:	f896 4103 	ldrb.w	r4, [r6, #259]	; 0x103

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 80006d8:	f89e e05a 	ldrb.w	lr, [lr, #90]	; 0x5a
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 80006dc:	461f      	mov	r7, r3

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 80006de:	45a6      	cmp	lr, r4
 80006e0:	d80f      	bhi.n	8000702 <WriteControlTableRangeCheck+0x5e>
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
       gbpParameter[bCount] > gbpParameterRange[bPointer][HIGH_LIMIT])
 80006e2:	4c0a      	ldr	r4, [pc, #40]	; (800070c <WriteControlTableRangeCheck+0x68>)
 80006e4:	f896 6103 	ldrb.w	r6, [r6, #259]	; 0x103
 80006e8:	eb04 0447 	add.w	r4, r4, r7, lsl #1
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 80006ec:	f894 405b 	ldrb.w	r4, [r4, #91]	; 0x5b
 80006f0:	3301      	adds	r3, #1
 80006f2:	42b4      	cmp	r4, r6
 80006f4:	f100 0001 	add.w	r0, r0, #1
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	d2e3      	bcs.n	80006c4 <WriteControlTableRangeCheck+0x20>
 80006fc:	e001      	b.n	8000702 <WriteControlTableRangeCheck+0x5e>
    {
      return RANGE_ERROR_BIT;
    }
    //else if(bPointer == P_GOAL_POSITION_L)
  }
  return 0;
 80006fe:	2000      	movs	r0, #0
 8000700:	bdf0      	pop	{r4, r5, r6, r7, pc}

byte WriteControlTableRangeCheck(void)
{
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;
 8000702:	2008      	movs	r0, #8
      return RANGE_ERROR_BIT;
    }
    //else if(bPointer == P_GOAL_POSITION_L)
  }
  return 0;
}
 8000704:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000706:	bf00      	nop
 8000708:	20000314 	andcs	r0, r0, r4, lsl r3
 800070c:	20000000 	andcs	r0, r0, r0

08000710 <ReturnPacket>:


void ReturnPacket(byte bError)
{
 8000710:	b538      	push	{r3, r4, r5, lr}
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
 8000712:	4c2f      	ldr	r4, [pc, #188]	; (80007d0 <ReturnPacket+0xc0>)
 8000714:	f894 325f 	ldrb.w	r3, [r4, #607]	; 0x25f
 8000718:	2b01      	cmp	r3, #1
 800071a:	d007      	beq.n	800072c <ReturnPacket+0x1c>
 800071c:	f894 3260 	ldrb.w	r3, [r4, #608]	; 0x260
 8000720:	2bfe      	cmp	r3, #254	; 0xfe
 8000722:	d053      	beq.n	80007cc <ReturnPacket+0xbc>
 8000724:	f894 3213 	ldrb.w	r3, [r4, #531]	; 0x213
 8000728:	2b01      	cmp	r3, #1
 800072a:	d94f      	bls.n	80007cc <ReturnPacket+0xbc>
  {
    bError |= gbInterruptCheckError;
 800072c:	f894 3261 	ldrb.w	r3, [r4, #609]	; 0x261
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000730:	25ff      	movs	r5, #255	; 0xff
{
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
 8000732:	4318      	orrs	r0, r3
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8000734:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000738:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 800073c:	3302      	adds	r3, #2
 800073e:	b2d2      	uxtb	r2, r2
 8000740:	1c51      	adds	r1, r2, #1
 8000742:	b2c9      	uxtb	r1, r1
 8000744:	4422      	add	r2, r4
 8000746:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 800074a:	f882 5263 	strb.w	r5, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 800074e:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8000752:	4403      	add	r3, r0
 8000754:	43db      	mvns	r3, r3
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000756:	b2d2      	uxtb	r2, r2
 8000758:	1c51      	adds	r1, r2, #1
 800075a:	b2c9      	uxtb	r1, r1
 800075c:	4422      	add	r2, r4
 800075e:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000762:	f882 5263 	strb.w	r5, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8000766:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 800076a:	b2db      	uxtb	r3, r3
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 800076c:	b2d2      	uxtb	r2, r2
 800076e:	1c51      	adds	r1, r2, #1
 8000770:	b2c9      	uxtb	r1, r1
 8000772:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000776:	f894 1206 	ldrb.w	r1, [r4, #518]	; 0x206
 800077a:	4422      	add	r2, r4
 800077c:	b2c9      	uxtb	r1, r1
 800077e:	f882 1263 	strb.w	r1, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 2;
 8000782:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 8000786:	b2d2      	uxtb	r2, r2
 8000788:	1c51      	adds	r1, r2, #1
 800078a:	b2c9      	uxtb	r1, r1
 800078c:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000790:	4422      	add	r2, r4
 8000792:	2102      	movs	r1, #2
 8000794:	f882 1263 	strb.w	r1, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bError;
 8000798:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 800079c:	b2d2      	uxtb	r2, r2
 800079e:	1c51      	adds	r1, r2, #1
 80007a0:	b2c9      	uxtb	r1, r1
 80007a2:	4422      	add	r2, r4
 80007a4:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 80007a8:	f882 0263 	strb.w	r0, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 80007ac:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 80007b0:	b2d2      	uxtb	r2, r2
 80007b2:	1c51      	adds	r1, r2, #1
 80007b4:	b2c9      	uxtb	r1, r1
 80007b6:	4422      	add	r2, r4
 80007b8:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 80007bc:	f882 3263 	strb.w	r3, [r2, #611]	; 0x263
    
    // Send all of the currently buffered data. 
    startPCTxData();
 80007c0:	f001 f958 	bl	8001a74 <startPCTxData>
    while(gbTxD1Transmitting);
 80007c4:	f894 3363 	ldrb.w	r3, [r4, #867]	; 0x363
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d1fb      	bne.n	80007c4 <ReturnPacket+0xb4>
 80007cc:	bd38      	pop	{r3, r4, r5, pc}
 80007ce:	bf00      	nop
 80007d0:	20000314 	andcs	r0, r0, r4, lsl r3

080007d4 <ProcessAfterWriting>:
  }
}


void ProcessAfterWriting(void)
{
 80007d4:	b538      	push	{r3, r4, r5, lr}
  byte bCount, bComplianceFlag;
  word wTemp;
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
 80007d6:	2500      	movs	r5, #0
 80007d8:	4c41      	ldr	r4, [pc, #260]	; (80008e0 <ProcessAfterWriting+0x10c>)
 80007da:	b2eb      	uxtb	r3, r5
 80007dc:	f894 225e 	ldrb.w	r2, [r4, #606]	; 0x25e
 80007e0:	3a01      	subs	r2, #1
 80007e2:	4293      	cmp	r3, r2
 80007e4:	da7a      	bge.n	80008dc <ProcessAfterWriting+0x108>
  {
    switch(gbStartAddress+bCount)
 80007e6:	f894 2102 	ldrb.w	r2, [r4, #258]	; 0x102
 80007ea:	4413      	add	r3, r2
 80007ec:	2b1a      	cmp	r3, #26
 80007ee:	d04d      	beq.n	800088c <ProcessAfterWriting+0xb8>
 80007f0:	dc13      	bgt.n	800081a <ProcessAfterWriting+0x46>
 80007f2:	2b18      	cmp	r3, #24
 80007f4:	d02e      	beq.n	8000854 <ProcessAfterWriting+0x80>
 80007f6:	dc3c      	bgt.n	8000872 <ProcessAfterWriting+0x9e>
 80007f8:	2b04      	cmp	r3, #4
 80007fa:	d16d      	bne.n	80008d8 <ProcessAfterWriting+0x104>
    {

    	case P_BAUD_RATE:
			//EEPROM_Write(P_BAUD_RATE,GB_BAUD_RATE);
    		lTemp = 2000000;
			lTemp /= (GB_BAUD_RATE+1);
 80007fc:	f894 4207 	ldrb.w	r4, [r4, #519]	; 0x207
 8000800:	4b38      	ldr	r3, [pc, #224]	; (80008e4 <ProcessAfterWriting+0x110>)
 8000802:	3401      	adds	r4, #1
 8000804:	fbb3 f4f4 	udiv	r4, r3, r4
			USART_Configuration(USART_DXL,lTemp);
 8000808:	2000      	movs	r0, #0
 800080a:	4621      	mov	r1, r4
 800080c:	f000 fd28 	bl	8001260 <USART_Configuration>
			USART_Configuration(USART_PC,lTemp);
 8000810:	2002      	movs	r0, #2
 8000812:	4621      	mov	r1, r4
 8000814:	f000 fd24 	bl	8001260 <USART_Configuration>

		break;
 8000818:	e05e      	b.n	80008d8 <ProcessAfterWriting+0x104>
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
  {
    switch(gbStartAddress+bCount)
 800081a:	2b51      	cmp	r3, #81	; 0x51
 800081c:	d045      	beq.n	80008aa <ProcessAfterWriting+0xd6>
 800081e:	dc10      	bgt.n	8000842 <ProcessAfterWriting+0x6e>
 8000820:	2b1c      	cmp	r3, #28
 8000822:	d159      	bne.n	80008d8 <ProcessAfterWriting+0x104>
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
		break;

		case	P_LED_EYE:
		    gbLEDEyeR = GW_LED_EYE&0x1f;
 8000824:	f8b4 321f 	ldrh.w	r3, [r4, #543]	; 0x21f
 8000828:	f003 021f 	and.w	r2, r3, #31
 800082c:	f884 2368 	strb.w	r2, [r4, #872]	; 0x368
		    gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 8000830:	f3c3 1244 	ubfx	r2, r3, #5, #5
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 8000834:	f3c3 2384 	ubfx	r3, r3, #10, #5
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
		break;

		case	P_LED_EYE:
		    gbLEDEyeR = GW_LED_EYE&0x1f;
		    gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 8000838:	f884 2369 	strb.w	r2, [r4, #873]	; 0x369
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 800083c:	f884 336a 	strb.w	r3, [r4, #874]	; 0x36a
		break;
 8000840:	e04a      	b.n	80008d8 <ProcessAfterWriting+0x104>
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
  {
    switch(gbStartAddress+bCount)
 8000842:	2b52      	cmp	r3, #82	; 0x52
 8000844:	d043      	beq.n	80008ce <ProcessAfterWriting+0xfa>
 8000846:	2b53      	cmp	r3, #83	; 0x53
 8000848:	d146      	bne.n	80008d8 <ProcessAfterWriting+0x104>
				setBuzzerOff();
			}
		break;

		case	P_TX_REMOCON_DATA_L:
				zgb_tx_data(GW_TX_REMOCON_DATA);
 800084a:	f8b4 0256 	ldrh.w	r0, [r4, #598]	; 0x256
 800084e:	f7ff fd71 	bl	8000334 <zgb_tx_data>
				//TxDData(USART_ZIGBEE,'a');

				break;
 8000852:	e041      	b.n	80008d8 <ProcessAfterWriting+0x104>
			USART_Configuration(USART_PC,lTemp);

		break;

		case	P_DYNAMIXEL_POWER:
				dxl_set_power(GB_DYNAMIXEL_POWER);
 8000854:	f894 021b 	ldrb.w	r0, [r4, #539]	; 0x21b
 8000858:	f000 ffc0 	bl	80017dc <dxl_set_power>
				if(GB_DYNAMIXEL_POWER == ON)
 800085c:	f894 321b 	ldrb.w	r3, [r4, #539]	; 0x21b
 8000860:	2b01      	cmp	r3, #1
 8000862:	d101      	bne.n	8000868 <ProcessAfterWriting+0x94>
				{
					enableDXLForwarding();
 8000864:	f001 fa3a 	bl	8001cdc <enableDXLForwarding>
				}
				gbDxlPwr = GB_DYNAMIXEL_POWER;
 8000868:	f894 321b 	ldrb.w	r3, [r4, #539]	; 0x21b
 800086c:	f884 3364 	strb.w	r3, [r4, #868]	; 0x364
		break;
 8000870:	e032      	b.n	80008d8 <ProcessAfterWriting+0x104>
		case	P_LED_PANNEL:
				LED_SetState(GB_LED_MODE, ON);
 8000872:	f894 021c 	ldrb.w	r0, [r4, #540]	; 0x21c
 8000876:	2101      	movs	r1, #1
 8000878:	f000 fba0 	bl	8000fbc <LED_SetState>
				LED_SetState(~GB_LED_MODE, OFF);
 800087c:	f894 021c 	ldrb.w	r0, [r4, #540]	; 0x21c
 8000880:	2100      	movs	r1, #0
 8000882:	43c0      	mvns	r0, r0
 8000884:	b2c0      	uxtb	r0, r0
 8000886:	f000 fb99 	bl	8000fbc <LED_SetState>
		break;
 800088a:	e025      	b.n	80008d8 <ProcessAfterWriting+0x104>
		case	P_LED_HEAD:
		    gbLEDHeadR = GW_LED_HEAD&0x1f;
 800088c:	f8b4 321d 	ldrh.w	r3, [r4, #541]	; 0x21d
 8000890:	f003 021f 	and.w	r2, r3, #31
 8000894:	f884 2365 	strb.w	r2, [r4, #869]	; 0x365
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 8000898:	f3c3 1244 	ubfx	r2, r3, #5, #5
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 800089c:	f3c3 2384 	ubfx	r3, r3, #10, #5
				LED_SetState(GB_LED_MODE, ON);
				LED_SetState(~GB_LED_MODE, OFF);
		break;
		case	P_LED_HEAD:
		    gbLEDHeadR = GW_LED_HEAD&0x1f;
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 80008a0:	f884 2366 	strb.w	r2, [r4, #870]	; 0x366
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 80008a4:	f884 3367 	strb.w	r3, [r4, #871]	; 0x367
		break;
 80008a8:	e016      	b.n	80008d8 <ProcessAfterWriting+0x104>
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
		break;

		case	P_BUZZER_DATA0:

			setBuzzerPlayLength(GB_BUZZER_DATA1);
 80008aa:	f894 0255 	ldrb.w	r0, [r4, #597]	; 0x255
 80008ae:	f001 fa1d 	bl	8001cec <setBuzzerPlayLength>

			if( getBuzzerState() == 0 )
 80008b2:	f001 fa33 	bl	8001d1c <getBuzzerState>
 80008b6:	b118      	cbz	r0, 80008c0 <ProcessAfterWriting+0xec>
			{
				setBuzzerData(GB_BUZZER_DATA0);
				PlayBuzzer();
			}
			else
			if( GB_BUZZER_DATA1 == 0xFE )
 80008b8:	f894 3255 	ldrb.w	r3, [r4, #597]	; 0x255
 80008bc:	2bfe      	cmp	r3, #254	; 0xfe
 80008be:	d10b      	bne.n	80008d8 <ProcessAfterWriting+0x104>
			{
				setBuzzerData(GB_BUZZER_DATA0);
 80008c0:	f894 0254 	ldrb.w	r0, [r4, #596]	; 0x254
 80008c4:	f001 fa1e 	bl	8001d04 <setBuzzerData>
				PlayBuzzer();
 80008c8:	f001 fa56 	bl	8001d78 <PlayBuzzer>
 80008cc:	e004      	b.n	80008d8 <ProcessAfterWriting+0x104>
			}
		break;

		case	P_BUZZER_DATA1:
			if( GB_BUZZER_DATA1 == 0x00 )
 80008ce:	f894 3255 	ldrb.w	r3, [r4, #597]	; 0x255
 80008d2:	b90b      	cbnz	r3, 80008d8 <ProcessAfterWriting+0x104>
			{
				setBuzzerOff();
 80008d4:	f001 fa6c 	bl	8001db0 <setBuzzerOff>
 80008d8:	3501      	adds	r5, #1
 80008da:	e77d      	b.n	80007d8 <ProcessAfterWriting+0x4>
      default:
        break;
    }
  }

}
 80008dc:	bd38      	pop	{r3, r4, r5, pc}
 80008de:	bf00      	nop
 80008e0:	20000314 	andcs	r0, r0, r4, lsl r3
 80008e4:	001e8480 	andseq	r8, lr, r0, lsl #9

080008e8 <Process>:
		USART_ITConfig(USART1, USART_IT_TC, ENABLE);
	}
}
 
void Process(void)
{
 80008e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
//  byte bTemp;


  GB_ID = DEFAULT_ID;
 80008ea:	4cc8      	ldr	r4, [pc, #800]	; (8000c0c <Process+0x324>)


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 80008ec:	f06f 021f 	mvn.w	r2, #31
 80008f0:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
 80008f4:	2203      	movs	r2, #3
{
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
//  byte bTemp;


  GB_ID = DEFAULT_ID;
 80008f6:	23c8      	movs	r3, #200	; 0xc8


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 80008f8:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 80008fc:	227c      	movs	r2, #124	; 0x7c
{
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
//  byte bTemp;


  GB_ID = DEFAULT_ID;
 80008fe:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 8000902:	f884 2220 	strb.w	r2, [r4, #544]	; 0x220


  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 8000906:	2300      	movs	r3, #0
  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
	gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 8000908:	221f      	movs	r2, #31

  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
 800090a:	f884 3365 	strb.w	r3, [r4, #869]	; 0x365

  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 800090e:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
	gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 8000912:	f884 2366 	strb.w	r2, [r4, #870]	; 0x366
	gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 8000916:	f884 3367 	strb.w	r3, [r4, #871]	; 0x367

	gbLEDEyeR = GW_LED_EYE&0x1f;
 800091a:	f884 3368 	strb.w	r3, [r4, #872]	; 0x368
	gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 800091e:	f884 3369 	strb.w	r3, [r4, #873]	; 0x369
	gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 8000922:	f884 236a 	strb.w	r2, [r4, #874]	; 0x36a

  GW_ZIGBEE_ID = ScanZigbee();
 8000926:	f7ff fd95 	bl	8000454 <ScanZigbee>
 800092a:	f8a4 025b 	strh.w	r0, [r4, #603]	; 0x25b
 800092e:	f894 3260 	ldrb.w	r3, [r4, #608]	; 0x260

      if((gbRxID = gbpRxInterruptBuffer[gbRxBufferReadPointer++]) == 0xff) bCount0xff++;
      else
      {
        if(bCount0xff >= 2) break;
        bCount0xff = 0;
 8000932:	2000      	movs	r0, #0

    bCount0xff = 0;
    while(1)
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 8000934:	2200      	movs	r2, #0
 8000936:	f884 236b 	strb.w	r2, [r4, #875]	; 0x36b
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 800093a:	f894 536c 	ldrb.w	r5, [r4, #876]	; 0x36c
 800093e:	f894 236d 	ldrb.w	r2, [r4, #877]	; 0x36d
 8000942:	49b2      	ldr	r1, [pc, #712]	; (8000c0c <Process+0x324>)
 8000944:	4295      	cmp	r5, r2
 8000946:	d106      	bne.n	8000956 <Process+0x6e>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000948:	f891 236b 	ldrb.w	r2, [r1, #875]	; 0x36b
 800094c:	2a64      	cmp	r2, #100	; 0x64
 800094e:	d9f4      	bls.n	800093a <Process+0x52>
 8000950:	f881 3260 	strb.w	r3, [r1, #608]	; 0x260
 8000954:	e7eb      	b.n	800092e <Process+0x46>
        #endif
      }


      if((gbRxID = gbpRxInterruptBuffer[gbRxBufferReadPointer++]) == 0xff) bCount0xff++;
 8000956:	f891 336c 	ldrb.w	r3, [r1, #876]	; 0x36c
 800095a:	b2db      	uxtb	r3, r3
 800095c:	1c5a      	adds	r2, r3, #1
 800095e:	b2d2      	uxtb	r2, r2
 8000960:	f881 236c 	strb.w	r2, [r1, #876]	; 0x36c
 8000964:	440b      	add	r3, r1
 8000966:	f893 336e 	ldrb.w	r3, [r3, #878]	; 0x36e
 800096a:	b2db      	uxtb	r3, r3
 800096c:	2bff      	cmp	r3, #255	; 0xff
 800096e:	d102      	bne.n	8000976 <Process+0x8e>
 8000970:	3001      	adds	r0, #1
 8000972:	b2c0      	uxtb	r0, r0
 8000974:	e7de      	b.n	8000934 <Process+0x4c>
      else
      {
        if(bCount0xff >= 2) break;
 8000976:	2801      	cmp	r0, #1
 8000978:	d9db      	bls.n	8000932 <Process+0x4a>
        bCount0xff = 0;
      }
    }

    if(gbRxID == GB_ID || gbRxID == BROADCASTING_ID)
 800097a:	f891 2206 	ldrb.w	r2, [r1, #518]	; 0x206
 800097e:	f881 3260 	strb.w	r3, [r1, #608]	; 0x260
 8000982:	4293      	cmp	r3, r2
 8000984:	d001      	beq.n	800098a <Process+0xa2>
 8000986:	2bfe      	cmp	r3, #254	; 0xfe
 8000988:	d1d1      	bne.n	800092e <Process+0x46>
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 800098a:	2200      	movs	r2, #0
 800098c:	f884 236b 	strb.w	r2, [r4, #875]	; 0x36b
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8000990:	f894 036c 	ldrb.w	r0, [r4, #876]	; 0x36c
 8000994:	f894 136d 	ldrb.w	r1, [r4, #877]	; 0x36d
 8000998:	4a9c      	ldr	r2, [pc, #624]	; (8000c0c <Process+0x324>)
 800099a:	4288      	cmp	r0, r1
 800099c:	d104      	bne.n	80009a8 <Process+0xc0>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 800099e:	f892 236b 	ldrb.w	r2, [r2, #875]	; 0x36b
 80009a2:	2a64      	cmp	r2, #100	; 0x64
 80009a4:	d9f4      	bls.n	8000990 <Process+0xa8>
 80009a6:	e7c2      	b.n	800092e <Process+0x46>
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 80009a8:	f892 136c 	ldrb.w	r1, [r2, #876]	; 0x36c
 80009ac:	b2c9      	uxtb	r1, r1
 80009ae:	1c48      	adds	r0, r1, #1
 80009b0:	b2c0      	uxtb	r0, r0
 80009b2:	f882 036c 	strb.w	r0, [r2, #876]	; 0x36c
 80009b6:	4411      	add	r1, r2
 80009b8:	f891 536e 	ldrb.w	r5, [r1, #878]	; 0x36e
      if(gbParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 80009bc:	2100      	movs	r1, #0
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 80009be:	b2ed      	uxtb	r5, r5

      gbParameterLength = bLength-2;
 80009c0:	1eae      	subs	r6, r5, #2
 80009c2:	b2f6      	uxtb	r6, r6
 80009c4:	f882 625e 	strb.w	r6, [r2, #606]	; 0x25e
      if(gbParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 80009c8:	f882 136b 	strb.w	r1, [r2, #875]	; 0x36b
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 80009cc:	f894 036c 	ldrb.w	r0, [r4, #876]	; 0x36c
 80009d0:	f894 236d 	ldrb.w	r2, [r4, #877]	; 0x36d
 80009d4:	498d      	ldr	r1, [pc, #564]	; (8000c0c <Process+0x324>)
 80009d6:	4290      	cmp	r0, r2
 80009d8:	d104      	bne.n	80009e4 <Process+0xfc>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 80009da:	f891 236b 	ldrb.w	r2, [r1, #875]	; 0x36b
 80009de:	2a64      	cmp	r2, #100	; 0x64
 80009e0:	d9f4      	bls.n	80009cc <Process+0xe4>
 80009e2:	e7a4      	b.n	800092e <Process+0x46>
        #endif
      }
      gbInstruction = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 80009e4:	f891 236c 	ldrb.w	r2, [r1, #876]	; 0x36c
 80009e8:	b2d2      	uxtb	r2, r2
 80009ea:	1c50      	adds	r0, r2, #1
 80009ec:	b2c0      	uxtb	r0, r0
 80009ee:	f881 036c 	strb.w	r0, [r1, #876]	; 0x36c
 80009f2:	440a      	add	r2, r1
 80009f4:	f892 236e 	ldrb.w	r2, [r2, #878]	; 0x36e
 80009f8:	b2d2      	uxtb	r2, r2
 80009fa:	f881 225f 	strb.w	r2, [r1, #607]	; 0x25f
 80009fe:	442a      	add	r2, r5
      bCheckSum = gbRxID+bLength+gbInstruction;
 8000a00:	4413      	add	r3, r2
 8000a02:	b2df      	uxtb	r7, r3

      for(bCount = 0; bCount < gbParameterLength+1; bCount++)
 8000a04:	2200      	movs	r2, #0
 8000a06:	fa5f fe82 	uxtb.w	lr, r2
 8000a0a:	4576      	cmp	r6, lr
 8000a0c:	db20      	blt.n	8000a50 <Process+0x168>
      {
        #ifdef TIMEOUT_CHECK
        gbMiliSec = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	f884 336b 	strb.w	r3, [r4, #875]	; 0x36b
        #endif
        while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8000a14:	f894 036c 	ldrb.w	r0, [r4, #876]	; 0x36c
 8000a18:	f894 336d 	ldrb.w	r3, [r4, #877]	; 0x36d
 8000a1c:	497b      	ldr	r1, [pc, #492]	; (8000c0c <Process+0x324>)
 8000a1e:	4298      	cmp	r0, r3
 8000a20:	d104      	bne.n	8000a2c <Process+0x144>
        {
          #ifdef TIMEOUT_CHECK
          if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000a22:	f891 336b 	ldrb.w	r3, [r1, #875]	; 0x36b
 8000a26:	2b64      	cmp	r3, #100	; 0x64
 8000a28:	d9f4      	bls.n	8000a14 <Process+0x12c>
 8000a2a:	e780      	b.n	800092e <Process+0x46>
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
 8000a2c:	f891 036c 	ldrb.w	r0, [r1, #876]	; 0x36c
 8000a30:	3201      	adds	r2, #1
 8000a32:	b2c0      	uxtb	r0, r0
 8000a34:	1c43      	adds	r3, r0, #1
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	f881 336c 	strb.w	r3, [r1, #876]	; 0x36c
 8000a3c:	4408      	add	r0, r1
 8000a3e:	f890 036e 	ldrb.w	r0, [r0, #878]	; 0x36e
 8000a42:	4471      	add	r1, lr
 8000a44:	b2c0      	uxtb	r0, r0
 8000a46:	183b      	adds	r3, r7, r0
 8000a48:	f881 0103 	strb.w	r0, [r1, #259]	; 0x103
 8000a4c:	b2df      	uxtb	r7, r3
 8000a4e:	e7da      	b.n	8000a06 <Process+0x11e>
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];
 8000a50:	f894 3103 	ldrb.w	r3, [r4, #259]	; 0x103

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8000a54:	2600      	movs	r6, #0
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];
 8000a56:	f884 3102 	strb.w	r3, [r4, #258]	; 0x102

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8000a5a:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8000a5e:	b2f3      	uxtb	r3, r6
 8000a60:	4293      	cmp	r3, r2
 8000a62:	496a      	ldr	r1, [pc, #424]	; (8000c0c <Process+0x324>)
 8000a64:	f106 0601 	add.w	r6, r6, #1
 8000a68:	d203      	bcs.n	8000a72 <Process+0x18a>
      {
        // __delay_cycles(32);//2usec
    	  uDelay(2);
 8000a6a:	2002      	movs	r0, #2
 8000a6c:	f000 fe99 	bl	80017a2 <uDelay>
 8000a70:	e7f3      	b.n	8000a5a <Process+0x172>
      }
      if(bCheckSum != 0xff)
 8000a72:	2fff      	cmp	r7, #255	; 0xff
 8000a74:	f891 225f 	ldrb.w	r2, [r1, #607]	; 0x25f
 8000a78:	d009      	beq.n	8000a8e <Process+0x1a6>
      {
        //buffer initialize
        gbRxBufferWritePointer = gbRxBufferReadPointer;
 8000a7a:	f891 336c 	ldrb.w	r3, [r1, #876]	; 0x36c
        if(gbInstruction == INST_PING) {
 8000a7e:	2a01      	cmp	r2, #1
    	  uDelay(2);
      }
      if(bCheckSum != 0xff)
      {
        //buffer initialize
        gbRxBufferWritePointer = gbRxBufferReadPointer;
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	f881 336d 	strb.w	r3, [r1, #877]	; 0x36d
        if(gbInstruction == INST_PING) {
 8000a86:	f43f af52 	beq.w	800092e <Process+0x46>
        }
        else {
            ReturnPacket(CHECKSUM_ERROR_BIT);
 8000a8a:	2010      	movs	r0, #16
 8000a8c:	e27a      	b.n	8000f84 <Process+0x69c>
        }
      }
      else
      {
    	  	if(gbInstruction == INST_BULK_READ ) //INST_SYNC_WR only 2009.12.11.buche
 8000a8e:	2a92      	cmp	r2, #146	; 0x92
 8000a90:	f040 80bf 	bne.w	8000c12 <Process+0x32a>
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	f881 346e 	strb.w	r3, [r1, #1134]	; 0x46e
 8000a9a:	f881 346f 	strb.w	r3, [r1, #1135]	; 0x46f


			  bPrevID = 0xFF;
 8000a9e:	463b      	mov	r3, r7
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8000aa0:	2202      	movs	r2, #2
 8000aa2:	1ee9      	subs	r1, r5, #3
 8000aa4:	428a      	cmp	r2, r1
 8000aa6:	f280 80b4 	bge.w	8000c12 <Process+0x32a>
			  {
				if(gbpParameter[bCount] == GB_ID)
 8000aaa:	18a0      	adds	r0, r4, r2
 8000aac:	f890 6103 	ldrb.w	r6, [r0, #259]	; 0x103
 8000ab0:	f894 0206 	ldrb.w	r0, [r4, #518]	; 0x206
 8000ab4:	4955      	ldr	r1, [pc, #340]	; (8000c0c <Process+0x324>)
 8000ab6:	4286      	cmp	r6, r0
 8000ab8:	f040 80a0 	bne.w	8000bfc <Process+0x314>
				{
				gbRxID = GB_ID;
 8000abc:	f891 0206 	ldrb.w	r0, [r1, #518]	; 0x206
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
				  gbpParameter[1] = gbpParameter[bCount-1];

			// waiting
				  if (bPrevID == 0xFF) break;
 8000ac0:	2bff      	cmp	r3, #255	; 0xff
			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
 8000ac2:	f881 0260 	strb.w	r0, [r1, #608]	; 0x260
				gbInstruction = INST_READ;
 8000ac6:	f04f 0002 	mov.w	r0, #2
 8000aca:	f881 025f 	strb.w	r0, [r1, #607]	; 0x25f
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000ace:	f102 0001 	add.w	r0, r2, #1
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000ad2:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000ad6:	4408      	add	r0, r1
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000ad8:	440a      	add	r2, r1
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000ada:	f890 0103 	ldrb.w	r0, [r0, #259]	; 0x103
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000ade:	f892 2103 	ldrb.w	r2, [r2, #259]	; 0x103
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000ae2:	f881 0102 	strb.w	r0, [r1, #258]	; 0x102
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000ae6:	b2d2      	uxtb	r2, r2
 8000ae8:	f881 2104 	strb.w	r2, [r1, #260]	; 0x104

			// waiting
				  if (bPrevID == 0xFF) break;
 8000aec:	f000 8090 	beq.w	8000c10 <Process+0x328>
					//    RX_PACKET_START:
					//    RX_PACKET_TIMEOUT:

						u8 bWaitRxID, bWaitLength, bWaitParameterLength, bWaitInstruction, bWaitCheckSum;

						bCount0xff = 0;
 8000af0:	2200      	movs	r2, #0


						while(1)
						{
						  gbMiliSec = 0;
 8000af2:	2100      	movs	r1, #0
 8000af4:	f884 136b 	strb.w	r1, [r4, #875]	; 0x36b

						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000af8:	f894 546f 	ldrb.w	r5, [r4, #1135]	; 0x46f
 8000afc:	f894 146e 	ldrb.w	r1, [r4, #1134]	; 0x46e
 8000b00:	4842      	ldr	r0, [pc, #264]	; (8000c0c <Process+0x324>)
 8000b02:	428d      	cmp	r5, r1
 8000b04:	d104      	bne.n	8000b10 <Process+0x228>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000b06:	f890 136b 	ldrb.w	r1, [r0, #875]	; 0x36b
 8000b0a:	2964      	cmp	r1, #100	; 0x64
 8000b0c:	d9f4      	bls.n	8000af8 <Process+0x210>
 8000b0e:	e70e      	b.n	800092e <Process+0x46>


						  }

						  if((bWaitRxID = gbpRxD0Buffer[gbRxD0BufferReadPointer++] ) == 0xff) bCount0xff++;
 8000b10:	f890 146e 	ldrb.w	r1, [r0, #1134]	; 0x46e
 8000b14:	b2c9      	uxtb	r1, r1
 8000b16:	1c4d      	adds	r5, r1, #1
 8000b18:	b2ed      	uxtb	r5, r5
 8000b1a:	f880 546e 	strb.w	r5, [r0, #1134]	; 0x46e
 8000b1e:	4401      	add	r1, r0
 8000b20:	f891 1470 	ldrb.w	r1, [r1, #1136]	; 0x470
 8000b24:	b2c9      	uxtb	r1, r1
 8000b26:	29ff      	cmp	r1, #255	; 0xff
 8000b28:	d102      	bne.n	8000b30 <Process+0x248>
 8000b2a:	3201      	adds	r2, #1
 8000b2c:	b2d2      	uxtb	r2, r2
 8000b2e:	e7e0      	b.n	8000af2 <Process+0x20a>
						  else
						  {

							if(bCount0xff >= 2)	break;
 8000b30:	2a01      	cmp	r2, #1
 8000b32:	f04f 0200 	mov.w	r2, #0
 8000b36:	d9dc      	bls.n	8000af2 <Process+0x20a>
							bCount0xff = 0;
						  }
						}


						if(bWaitRxID == bPrevID)
 8000b38:	4299      	cmp	r1, r3
 8000b3a:	d1d9      	bne.n	8000af0 <Process+0x208>
						{
						  gbMiliSec = 0;
 8000b3c:	f880 236b 	strb.w	r2, [r0, #875]	; 0x36b
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000b40:	f894 146f 	ldrb.w	r1, [r4, #1135]	; 0x46f
 8000b44:	f894 346e 	ldrb.w	r3, [r4, #1134]	; 0x46e
 8000b48:	4a30      	ldr	r2, [pc, #192]	; (8000c0c <Process+0x324>)
 8000b4a:	4299      	cmp	r1, r3
 8000b4c:	d104      	bne.n	8000b58 <Process+0x270>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000b4e:	f892 336b 	ldrb.w	r3, [r2, #875]	; 0x36b
 8000b52:	2b64      	cmp	r3, #100	; 0x64
 8000b54:	d9f4      	bls.n	8000b40 <Process+0x258>
 8000b56:	e6ea      	b.n	800092e <Process+0x46>
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8000b58:	f892 346e 	ldrb.w	r3, [r2, #1134]	; 0x46e
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	1c59      	adds	r1, r3, #1
 8000b60:	b2c9      	uxtb	r1, r1
 8000b62:	f882 146e 	strb.w	r1, [r2, #1134]	; 0x46e
 8000b66:	4413      	add	r3, r2
 8000b68:	f893 1470 	ldrb.w	r1, [r3, #1136]	; 0x470
						  bWaitParameterLength = bWaitLength-2;
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
 8000b6c:	2300      	movs	r3, #0
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];

						  bWaitParameterLength = bWaitLength-2;
 8000b6e:	3902      	subs	r1, #2
 8000b70:	b2c9      	uxtb	r1, r1
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
 8000b72:	f882 336b 	strb.w	r3, [r2, #875]	; 0x36b
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000b76:	f894 246f 	ldrb.w	r2, [r4, #1135]	; 0x46f
 8000b7a:	f894 346e 	ldrb.w	r3, [r4, #1134]	; 0x46e
 8000b7e:	4823      	ldr	r0, [pc, #140]	; (8000c0c <Process+0x324>)
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d104      	bne.n	8000b8e <Process+0x2a6>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000b84:	f890 336b 	ldrb.w	r3, [r0, #875]	; 0x36b
 8000b88:	2b64      	cmp	r3, #100	; 0x64
 8000b8a:	d9f4      	bls.n	8000b76 <Process+0x28e>
 8000b8c:	e6cf      	b.n	800092e <Process+0x46>
						  }

						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8000b8e:	f890 246e 	ldrb.w	r2, [r0, #1134]	; 0x46e
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
 8000b92:	2700      	movs	r7, #0
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8000b94:	b2d3      	uxtb	r3, r2
 8000b96:	1c5a      	adds	r2, r3, #1
 8000b98:	b2d2      	uxtb	r2, r2
 8000b9a:	f880 246e 	strb.w	r2, [r0, #1134]	; 0x46e
 8000b9e:	4403      	add	r3, r0
 8000ba0:	f893 3470 	ldrb.w	r3, [r3, #1136]	; 0x470
 8000ba4:	b2fb      	uxtb	r3, r7
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
 8000ba6:	4299      	cmp	r1, r3
 8000ba8:	4e18      	ldr	r6, [pc, #96]	; (8000c0c <Process+0x324>)
 8000baa:	f04f 0500 	mov.w	r5, #0
 8000bae:	db19      	blt.n	8000be4 <Process+0x2fc>
						  {
							gbMiliSec = 0;
 8000bb0:	f886 536b 	strb.w	r5, [r6, #875]	; 0x36b
							while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000bb4:	f896 246f 	ldrb.w	r2, [r6, #1135]	; 0x46f
 8000bb8:	f896 346e 	ldrb.w	r3, [r6, #1134]	; 0x46e
 8000bbc:	4813      	ldr	r0, [pc, #76]	; (8000c0c <Process+0x324>)
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d104      	bne.n	8000bcc <Process+0x2e4>
							{
							  if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000bc2:	f890 336b 	ldrb.w	r3, [r0, #875]	; 0x36b
 8000bc6:	2b64      	cmp	r3, #100	; 0x64
 8000bc8:	d9f4      	bls.n	8000bb4 <Process+0x2cc>
 8000bca:	e6b0      	b.n	800092e <Process+0x46>
							}
							bWaitCheckSum += (gbpRxD0Buffer[gbRxD0BufferReadPointer++]);
 8000bcc:	f890 246e 	ldrb.w	r2, [r0, #1134]	; 0x46e
 8000bd0:	3701      	adds	r7, #1
 8000bd2:	b2d3      	uxtb	r3, r2
 8000bd4:	1c5a      	adds	r2, r3, #1
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	f880 246e 	strb.w	r2, [r0, #1134]	; 0x46e
 8000bdc:	4403      	add	r3, r0
 8000bde:	f893 3470 	ldrb.w	r3, [r3, #1136]	; 0x470
 8000be2:	e7df      	b.n	8000ba4 <Process+0x2bc>
						  }


						  for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8000be4:	f896 3208 	ldrb.w	r3, [r6, #520]	; 0x208
 8000be8:	b2ea      	uxtb	r2, r5
 8000bea:	429a      	cmp	r2, r3
 8000bec:	f105 0501 	add.w	r5, r5, #1
 8000bf0:	d203      	bcs.n	8000bfa <Process+0x312>
						  {
							  uDelay(2);
 8000bf2:	2002      	movs	r0, #2
 8000bf4:	f000 fdd5 	bl	80017a2 <uDelay>
 8000bf8:	e7f4      	b.n	8000be4 <Process+0x2fc>
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
 8000bfa:	2504      	movs	r5, #4
						}
					  }

				  }
				}
				bPrevID = gbpParameter[bCount];
 8000bfc:	18a3      	adds	r3, r4, r2
 8000bfe:	f893 3103 	ldrb.w	r3, [r3, #259]	; 0x103
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8000c02:	3203      	adds	r2, #3
						}
					  }

				  }
				}
				bPrevID = gbpParameter[bCount];
 8000c04:	b2db      	uxtb	r3, r3
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8000c06:	b2d2      	uxtb	r2, r2
 8000c08:	e74b      	b.n	8000aa2 <Process+0x1ba>
 8000c0a:	bf00      	nop
 8000c0c:	20000314 	andcs	r0, r0, r4, lsl r3
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
 8000c10:	2504      	movs	r5, #4
				}
				bPrevID = gbpParameter[bCount];
			  }
			  //bPrevID = gbpParameter[bCount];
			}
        if(gbInstruction == INST_SYNC_WRITE || gbInstruction == INST_SYNC_REG_WRITE) //INST_SYNC_WR or INST_SYNC_REG_WR
 8000c12:	f894 125f 	ldrb.w	r1, [r4, #607]	; 0x25f
 8000c16:	f101 037d 	add.w	r3, r1, #125	; 0x7d
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d829      	bhi.n	8000c74 <Process+0x38c>
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
 8000c20:	4bcd      	ldr	r3, [pc, #820]	; (8000f58 <Process+0x670>)
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
 8000c22:	2602      	movs	r6, #2
			  //bPrevID = gbpParameter[bCount];
			}
        if(gbInstruction == INST_SYNC_WRITE || gbInstruction == INST_SYNC_REG_WRITE) //INST_SYNC_WR or INST_SYNC_REG_WR
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
 8000c24:	f893 0104 	ldrb.w	r0, [r3, #260]	; 0x104
 8000c28:	b2c0      	uxtb	r0, r0
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
 8000c2a:	1eeb      	subs	r3, r5, #3
 8000c2c:	429e      	cmp	r6, r3
 8000c2e:	da21      	bge.n	8000c74 <Process+0x38c>
          {
            if(gbpParameter[bCount] == GB_ID)
 8000c30:	19a3      	adds	r3, r4, r6
 8000c32:	f893 2103 	ldrb.w	r2, [r3, #259]	; 0x103
 8000c36:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8000c3a:	429a      	cmp	r2, r3
 8000c3c:	d116      	bne.n	8000c6c <Process+0x384>
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8000c3e:	2301      	movs	r3, #1
 8000c40:	199a      	adds	r2, r3, r6
 8000c42:	4283      	cmp	r3, r0
 8000c44:	b2d2      	uxtb	r2, r2
 8000c46:	d809      	bhi.n	8000c5c <Process+0x374>
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
 8000c48:	4422      	add	r2, r4
 8000c4a:	f892 2103 	ldrb.w	r2, [r2, #259]	; 0x103
 8000c4e:	18e5      	adds	r5, r4, r3
 8000c50:	b2d2      	uxtb	r2, r2
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8000c52:	3301      	adds	r3, #1
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
 8000c54:	f885 2103 	strb.w	r2, [r5, #259]	; 0x103
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8000c58:	b2db      	uxtb	r3, r3
 8000c5a:	e7f1      	b.n	8000c40 <Process+0x358>
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
              }
              gbInstruction &= 0x7f;//change to INST_WRITE or INST_REG_WRITE
 8000c5c:	f001 017f 	and.w	r1, r1, #127	; 0x7f
              bLength = bTmpLength + 3;
              gbParameterLength = bLength-2;
 8000c60:	3001      	adds	r0, #1
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
              }
              gbInstruction &= 0x7f;//change to INST_WRITE or INST_REG_WRITE
 8000c62:	f884 125f 	strb.w	r1, [r4, #607]	; 0x25f
              bLength = bTmpLength + 3;
              gbParameterLength = bLength-2;
 8000c66:	f884 025e 	strb.w	r0, [r4, #606]	; 0x25e
              break;
 8000c6a:	e003      	b.n	8000c74 <Process+0x38c>
 8000c6c:	1c42      	adds	r2, r0, #1
 8000c6e:	18b3      	adds	r3, r6, r2
 8000c70:	b2de      	uxtb	r6, r3
 8000c72:	e7da      	b.n	8000c2a <Process+0x342>
            }
          }
        }
        //else
        if(gbInstruction == INST_WRITE)
 8000c74:	f894 225f 	ldrb.w	r2, [r4, #607]	; 0x25f
 8000c78:	4bb7      	ldr	r3, [pc, #732]	; (8000f58 <Process+0x670>)
 8000c7a:	2a03      	cmp	r2, #3
 8000c7c:	d10c      	bne.n	8000c98 <Process+0x3b0>
        {
          bReturn = WriteControlTableRangeCheck();
 8000c7e:	f7ff fd11 	bl	80006a4 <WriteControlTableRangeCheck>
 8000c82:	4605      	mov	r5, r0
          ReturnPacket(bReturn);
 8000c84:	f7ff fd44 	bl	8000710 <ReturnPacket>
          if(bReturn != RANGE_ERROR_BIT)
 8000c88:	2d08      	cmp	r5, #8
 8000c8a:	f43f ae50 	beq.w	800092e <Process+0x46>
          {
            WriteControlTable();
 8000c8e:	f7ff fcd1 	bl	8000634 <WriteControlTable>
            ProcessAfterWriting();
 8000c92:	f7ff fd9f 	bl	80007d4 <ProcessAfterWriting>
 8000c96:	e64a      	b.n	800092e <Process+0x46>
          }
        }
        else if(gbInstruction == INST_READ)
 8000c98:	2a02      	cmp	r2, #2
 8000c9a:	f040 812a 	bne.w	8000ef2 <Process+0x60a>
        {

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
 8000c9e:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 8000ca2:	2afe      	cmp	r2, #254	; 0xfe
 8000ca4:	f43f ae43 	beq.w	800092e <Process+0x46>
 8000ca8:	f893 2213 	ldrb.w	r2, [r3, #531]	; 0x213
 8000cac:	2a00      	cmp	r2, #0
 8000cae:	f43f ae3e 	beq.w	800092e <Process+0x46>
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000cb2:	f893 7104 	ldrb.w	r7, [r3, #260]	; 0x104
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8000cb6:	f893 2104 	ldrb.w	r2, [r3, #260]	; 0x104
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000cba:	f893 5206 	ldrb.w	r5, [r3, #518]	; 0x206


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000cbe:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8000cc2:	3202      	adds	r2, #2
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000cc4:	b2c9      	uxtb	r1, r1
 8000cc6:	f101 0e01 	add.w	lr, r1, #1
 8000cca:	fa5f fe8e 	uxtb.w	lr, lr
 8000cce:	f883 e262 	strb.w	lr, [r3, #610]	; 0x262
 8000cd2:	4419      	add	r1, r3
 8000cd4:	f04f 0eff 	mov.w	lr, #255	; 0xff
 8000cd8:	f881 e263 	strb.w	lr, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000cdc:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8000ce0:	b2d2      	uxtb	r2, r2
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000ce2:	b2c9      	uxtb	r1, r1
 8000ce4:	f101 0c01 	add.w	ip, r1, #1
 8000ce8:	fa5f fc8c 	uxtb.w	ip, ip
 8000cec:	4419      	add	r1, r3
 8000cee:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000cf2:	f881 e263 	strb.w	lr, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8000cf6:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000cfa:	f893 0261 	ldrb.w	r0, [r3, #609]	; 0x261


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8000cfe:	b2c9      	uxtb	r1, r1
 8000d00:	f101 0c01 	add.w	ip, r1, #1
 8000d04:	fa5f fc8c 	uxtb.w	ip, ip
 8000d08:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000d0c:	f893 c206 	ldrb.w	ip, [r3, #518]	; 0x206
 8000d10:	4419      	add	r1, r3
 8000d12:	fa5f fc8c 	uxtb.w	ip, ip
 8000d16:	f881 c263 	strb.w	ip, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
 8000d1a:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
 8000d1e:	4405      	add	r5, r0
 8000d20:	b2c9      	uxtb	r1, r1
 8000d22:	f101 0c01 	add.w	ip, r1, #1
 8000d26:	fa5f fc8c 	uxtb.w	ip, ip
 8000d2a:	4419      	add	r1, r3
 8000d2c:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000d30:	f881 2263 	strb.w	r2, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;
 8000d34:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000d38:	f893 6102 	ldrb.w	r6, [r3, #258]	; 0x102

					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;
 8000d3c:	b2c9      	uxtb	r1, r1
 8000d3e:	f101 0c01 	add.w	ip, r1, #1
 8000d42:	fa5f fc8c 	uxtb.w	ip, ip
 8000d46:	4419      	add	r1, r3
 8000d48:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000d4c:	f881 0263 	strb.w	r0, [r1, #611]	; 0x263


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d50:	7819      	ldrb	r1, [r3, #0]
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000d52:	4415      	add	r5, r2
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d54:	b2c9      	uxtb	r1, r1
 8000d56:	f101 0c01 	add.w	ip, r1, #1
 8000d5a:	fa5f fc8c 	uxtb.w	ip, ip
 8000d5e:	4419      	add	r1, r3
 8000d60:	f883 c000 	strb.w	ip, [r3]
 8000d64:	f881 e002 	strb.w	lr, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d68:	7819      	ldrb	r1, [r3, #0]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000d6a:	4437      	add	r7, r6
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d6c:	b2c9      	uxtb	r1, r1
 8000d6e:	f101 0c01 	add.w	ip, r1, #1
 8000d72:	fa5f fc8c 	uxtb.w	ip, ip
 8000d76:	4419      	add	r1, r3
 8000d78:	f883 c000 	strb.w	ip, [r3]
 8000d7c:	f881 e002 	strb.w	lr, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
 8000d80:	7819      	ldrb	r1, [r3, #0]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000d82:	3f01      	subs	r7, #1
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
 8000d84:	b2c9      	uxtb	r1, r1
 8000d86:	f101 0e01 	add.w	lr, r1, #1
 8000d8a:	fa5f fe8e 	uxtb.w	lr, lr
 8000d8e:	f883 e000 	strb.w	lr, [r3]
 8000d92:	f893 e206 	ldrb.w	lr, [r3, #518]	; 0x206
 8000d96:	4419      	add	r1, r3
 8000d98:	fa5f fe8e 	uxtb.w	lr, lr
 8000d9c:	f881 e002 	strb.w	lr, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
 8000da0:	7819      	ldrb	r1, [r3, #0]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000da2:	b2ff      	uxtb	r7, r7


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
 8000da4:	b2c9      	uxtb	r1, r1
 8000da6:	f101 0e01 	add.w	lr, r1, #1
 8000daa:	fa5f fe8e 	uxtb.w	lr, lr
 8000dae:	4419      	add	r1, r3
 8000db0:	f883 e000 	strb.w	lr, [r3]
 8000db4:	708a      	strb	r2, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;
 8000db6:	781a      	ldrb	r2, [r3, #0]
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000db8:	b2ed      	uxtb	r5, r5

					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;
 8000dba:	b2d2      	uxtb	r2, r2
 8000dbc:	1c51      	adds	r1, r2, #1
 8000dbe:	b2c9      	uxtb	r1, r1
 8000dc0:	7019      	strb	r1, [r3, #0]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	7098      	strb	r0, [r3, #2]


					for(bCount=gbStartAddress; bCount <= bEndAddress; bCount++)   // ;;;;;;;;;;;DEBUG after 1.15!!!
 8000dc6:	42be      	cmp	r6, r7
 8000dc8:	d859      	bhi.n	8000e7e <Process+0x596>
					{
					  byte bFixedData;
					  word wFixedData;

					  if( bCount == P_RX_REMOCON_DATA_ARRIVED)
 8000dca:	2e57      	cmp	r6, #87	; 0x57
 8000dcc:	d105      	bne.n	8000dda <Process+0x4f2>
					  {
						  GB_RX_REMOCON_DATA_ARRIVED = zgb_rx_check();
 8000dce:	f7ff facf 	bl	8000370 <zgb_rx_check>
 8000dd2:	b2c0      	uxtb	r0, r0
 8000dd4:	f884 025a 	strb.w	r0, [r4, #602]	; 0x25a
 8000dd8:	e005      	b.n	8000de6 <Process+0x4fe>
					  }
					  else if( bCount == P_RX_REMOCON_DATA_L )
 8000dda:	2e55      	cmp	r6, #85	; 0x55
 8000ddc:	d103      	bne.n	8000de6 <Process+0x4fe>
					  {
						  GW_RX_REMOCON_DATA = zgb_rx_data();
 8000dde:	f7ff fb25 	bl	800042c <zgb_rx_data>
 8000de2:	f8a4 0258 	strh.w	r0, [r4, #600]	; 0x258
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
 8000de6:	4b5d      	ldr	r3, [pc, #372]	; (8000f5c <Process+0x674>)
 8000de8:	5d9b      	ldrb	r3, [r3, r6]
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	d12d      	bne.n	8000e4a <Process+0x562>
 8000dee:	42be      	cmp	r6, r7
 8000df0:	d22b      	bcs.n	8000e4a <Process+0x562>
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000df2:	f894 1262 	ldrb.w	r1, [r4, #610]	; 0x262
						  GW_RX_REMOCON_DATA = zgb_rx_data();
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
 8000df6:	4b5a      	ldr	r3, [pc, #360]	; (8000f60 <Process+0x678>)
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000df8:	b2c9      	uxtb	r1, r1
						  GW_RX_REMOCON_DATA = zgb_rx_data();
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
 8000dfa:	5b9b      	ldrh	r3, [r3, r6]
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000dfc:	1c48      	adds	r0, r1, #1
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
 8000dfe:	b2da      	uxtb	r2, r3
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e00:	b2c0      	uxtb	r0, r0
 8000e02:	4421      	add	r1, r4
 8000e04:	f884 0262 	strb.w	r0, [r4, #610]	; 0x262
 8000e08:	f881 2263 	strb.w	r2, [r1, #611]	; 0x263
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e0c:	7821      	ldrb	r1, [r4, #0]
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
 8000e0e:	0a1b      	lsrs	r3, r3, #8
					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e10:	b2c9      	uxtb	r1, r1
 8000e12:	1c48      	adds	r0, r1, #1
 8000e14:	b2c0      	uxtb	r0, r0
 8000e16:	4421      	add	r1, r4
 8000e18:	7020      	strb	r0, [r4, #0]
 8000e1a:	708a      	strb	r2, [r1, #2]
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e1c:	f894 1262 	ldrb.w	r1, [r4, #610]	; 0x262
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bCount++;
 8000e20:	3601      	adds	r6, #1
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e22:	b2c9      	uxtb	r1, r1
 8000e24:	1c48      	adds	r0, r1, #1
 8000e26:	b2c0      	uxtb	r0, r0
 8000e28:	4421      	add	r1, r4
 8000e2a:	f884 0262 	strb.w	r0, [r4, #610]	; 0x262
 8000e2e:	f881 3263 	strb.w	r3, [r1, #611]	; 0x263
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e32:	7821      	ldrb	r1, [r4, #0]
						bCheckSum += bFixedData;
						bCount++;
 8000e34:	b2f6      	uxtb	r6, r6
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e36:	b2c9      	uxtb	r1, r1
 8000e38:	1c48      	adds	r0, r1, #1
 8000e3a:	b2c0      	uxtb	r0, r0
 8000e3c:	4421      	add	r1, r4
 8000e3e:	7020      	strb	r0, [r4, #0]
 8000e40:	708b      	strb	r3, [r1, #2]
 8000e42:	4413      	add	r3, r2
						bCheckSum += bFixedData;
 8000e44:	442b      	add	r3, r5
 8000e46:	b2dd      	uxtb	r5, r3
						bCount++;
 8000e48:	e016      	b.n	8000e78 <Process+0x590>
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
 8000e4a:	19a3      	adds	r3, r4, r6
 8000e4c:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e50:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
						bCheckSum += bFixedData;
						bCount++;
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
 8000e54:	b2db      	uxtb	r3, r3
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e56:	b2d2      	uxtb	r2, r2
 8000e58:	1c51      	adds	r1, r2, #1
 8000e5a:	b2c9      	uxtb	r1, r1
 8000e5c:	4422      	add	r2, r4
 8000e5e:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000e62:	f882 3263 	strb.w	r3, [r2, #611]	; 0x263
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e66:	7822      	ldrb	r2, [r4, #0]
 8000e68:	b2d2      	uxtb	r2, r2
 8000e6a:	1c51      	adds	r1, r2, #1
 8000e6c:	b2c9      	uxtb	r1, r1
 8000e6e:	4422      	add	r2, r4
 8000e70:	7021      	strb	r1, [r4, #0]
 8000e72:	7093      	strb	r3, [r2, #2]
						bCheckSum += bFixedData;
 8000e74:	442b      	add	r3, r5
 8000e76:	b2dd      	uxtb	r5, r3
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;


					for(bCount=gbStartAddress; bCount <= bEndAddress; bCount++)   // ;;;;;;;;;;;DEBUG after 1.15!!!
 8000e78:	3601      	adds	r6, #1
 8000e7a:	b2f6      	uxtb	r6, r6
 8000e7c:	e7a3      	b.n	8000dc6 <Process+0x4de>
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;
 8000e7e:	43eb      	mvns	r3, r5

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8000e80:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;
 8000e84:	b2db      	uxtb	r3, r3

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	1c51      	adds	r1, r2, #1
 8000e8a:	b2c9      	uxtb	r1, r1
 8000e8c:	4422      	add	r2, r4
 8000e8e:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000e92:	f882 3263 	strb.w	r3, [r2, #611]	; 0x263
				   gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bCheckSum;
 8000e96:	7822      	ldrb	r2, [r4, #0]
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8000e98:	4d2f      	ldr	r5, [pc, #188]	; (8000f58 <Process+0x670>)
				   gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bCheckSum;
 8000e9a:	b2d2      	uxtb	r2, r2
 8000e9c:	1c51      	adds	r1, r2, #1
 8000e9e:	b2c9      	uxtb	r1, r1
 8000ea0:	4422      	add	r2, r4
 8000ea2:	7021      	strb	r1, [r4, #0]
 8000ea4:	7093      	strb	r3, [r2, #2]

                    startPCTxData();
 8000ea6:	f000 fde5 	bl	8001a74 <startPCTxData>

					if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8000eaa:	482e      	ldr	r0, [pc, #184]	; (8000f64 <Process+0x67c>)
 8000eac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eb0:	f001 ff52 	bl	8002d58 <GPIO_ReadOutputDataBit>
 8000eb4:	b9c0      	cbnz	r0, 8000ee8 <Process+0x600>
						//TxDString(USART_ZIGBEE,"\r\n TEST0");
						//if (TXD0_FINISH) {
						GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8000eb6:	482c      	ldr	r0, [pc, #176]	; (8000f68 <Process+0x680>)
 8000eb8:	2120      	movs	r1, #32
 8000eba:	f001 ff58 	bl	8002d6e <GPIO_ResetBits>
						GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8000ebe:	4829      	ldr	r0, [pc, #164]	; (8000f64 <Process+0x67c>)
 8000ec0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ec4:	f001 ff51 	bl	8002d6a <GPIO_SetBits>

						USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8000ec8:	786a      	ldrb	r2, [r5, #1]
 8000eca:	4828      	ldr	r0, [pc, #160]	; (8000f6c <Process+0x684>)
 8000ecc:	b2d3      	uxtb	r3, r2
 8000ece:	1c5a      	adds	r2, r3, #1
 8000ed0:	b2d2      	uxtb	r2, r2
 8000ed2:	706a      	strb	r2, [r5, #1]
 8000ed4:	442b      	add	r3, r5
 8000ed6:	7899      	ldrb	r1, [r3, #2]
 8000ed8:	f003 fb16 	bl	8004508 <USART_SendData>
						USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 8000edc:	4823      	ldr	r0, [pc, #140]	; (8000f6c <Process+0x684>)
 8000ede:	f240 6126 	movw	r1, #1574	; 0x626
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	f003 fab5 	bl	8004452 <USART_ITConfig>

					}


					while(gbTxD1Transmitting);
 8000ee8:	f894 3363 	ldrb.w	r3, [r4, #867]	; 0x363
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d1fb      	bne.n	8000ee8 <Process+0x600>
 8000ef0:	e51d      	b.n	800092e <Process+0x46>



			  }
        }
        else if(gbInstruction == INST_SYSTEM_WRITE)
 8000ef2:	2a0d      	cmp	r2, #13
 8000ef4:	d124      	bne.n	8000f40 <Process+0x658>
        { //[Addr] [Data] [0xf0] [0x55] [0x0f] [0xaa]
          if( (gbpParameter[2] == 0xf0) && (gbpParameter[3] == 0x55) &&
 8000ef6:	f893 2105 	ldrb.w	r2, [r3, #261]	; 0x105
 8000efa:	2af0      	cmp	r2, #240	; 0xf0
 8000efc:	f47f ad17 	bne.w	800092e <Process+0x46>
 8000f00:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
 8000f04:	2a55      	cmp	r2, #85	; 0x55
 8000f06:	f47f ad12 	bne.w	800092e <Process+0x46>
              (gbpParameter[4] == 0x0f) && (gbpParameter[5] == 0xaa) &&
 8000f0a:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107

			  }
        }
        else if(gbInstruction == INST_SYSTEM_WRITE)
        { //[Addr] [Data] [0xf0] [0x55] [0x0f] [0xaa]
          if( (gbpParameter[2] == 0xf0) && (gbpParameter[3] == 0x55) &&
 8000f0e:	2a0f      	cmp	r2, #15
 8000f10:	f47f ad0d 	bne.w	800092e <Process+0x46>
              (gbpParameter[4] == 0x0f) && (gbpParameter[5] == 0xaa) &&
 8000f14:	f893 2108 	ldrb.w	r2, [r3, #264]	; 0x108
 8000f18:	2aaa      	cmp	r2, #170	; 0xaa
 8000f1a:	f47f ad08 	bne.w	800092e <Process+0x46>
 8000f1e:	f893 225e 	ldrb.w	r2, [r3, #606]	; 0x25e
 8000f22:	2a06      	cmp	r2, #6
 8000f24:	f47f ad03 	bne.w	800092e <Process+0x46>
              (gbParameterLength == 6) )
          {
            if (gbStartAddress < CONTROL_TABLE_LEN) {
 8000f28:	f893 0102 	ldrb.w	r0, [r3, #258]	; 0x102
 8000f2c:	2859      	cmp	r0, #89	; 0x59
 8000f2e:	f63f acfe 	bhi.w	800092e <Process+0x46>
            	BKP_WriteBackupRegister((gbStartAddress+1)<<2, gbpParameter[1]);
 8000f32:	0080      	lsls	r0, r0, #2
 8000f34:	f893 1104 	ldrb.w	r1, [r3, #260]	; 0x104
 8000f38:	3004      	adds	r0, #4
 8000f3a:	f001 fbe3 	bl	8002704 <BKP_WriteBackupRegister>
 8000f3e:	e4f6      	b.n	800092e <Process+0x46>
            	//BKP_WriteBackupRegister(gbStartAddress<<2, gbpParameter[1]);
            	//ROM_CAST(gbStartAddress) = gbpParameter[1];
            }
          }
        }
        else if(gbInstruction == INST_PING)
 8000f40:	2a01      	cmp	r2, #1
 8000f42:	d115      	bne.n	8000f70 <Process+0x688>
        {
          if(gbRxID == BROADCASTING_ID) //for avoiding data crush
 8000f44:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 8000f48:	2afe      	cmp	r2, #254	; 0xfe
 8000f4a:	d103      	bne.n	8000f54 <Process+0x66c>
          {
//            MiliSec((word)(GB_ID<<1));
        	  mDelay((word)(GB_ID<<0)); //Ver0x14
 8000f4c:	f893 0206 	ldrb.w	r0, [r3, #518]	; 0x206
 8000f50:	f000 fc11 	bl	8001776 <mDelay>
          }
          ReturnPacket(0);
 8000f54:	2000      	movs	r0, #0
 8000f56:	e015      	b.n	8000f84 <Process+0x69c>
 8000f58:	20000314 	andcs	r0, r0, r4, lsl r3
 8000f5c:	20000000 	andcs	r0, r0, r0
 8000f60:	20000517 	andcs	r0, r0, r7, lsl r5
 8000f64:	40011000 	andmi	r1, r1, r0
 8000f68:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000f6c:	40013800 	andmi	r3, r1, r0, lsl #16
        }
        else if(gbInstruction == INST_RESET)
 8000f70:	3a06      	subs	r2, #6
 8000f72:	2a01      	cmp	r2, #1
 8000f74:	d805      	bhi.n	8000f82 <Process+0x69a>
        {
          ReturnPacket(0);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f7ff fbca 	bl	8000710 <ReturnPacket>

          //EEPROM_Write( P_OPERATING_MODE, 0xFF );
          //EEP_GB_OPERATING_MODE = 0xff;
          SYSTEM_RESET;
 8000f7c:	f002 f83e 	bl	8002ffc <NVIC_GenerateSystemReset>
 8000f80:	e4d5      	b.n	800092e <Process+0x46>
          SYSTEM_RESET;
          //MiliSec(20);
        }
        else
        {
          ReturnPacket(INSTRUCTION_ERROR_BIT);
 8000f82:	2040      	movs	r0, #64	; 0x40
 8000f84:	f7ff fbc4 	bl	8000710 <ReturnPacket>
 8000f88:	e4d1      	b.n	800092e <Process+0x46>
 8000f8a:	bf00      	nop

08000f8c <ReadButton>:
* Output         : None
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
 8000f8c:	b510      	push	{r4, lr}
	u8 retval=0;

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
 8000f8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f92:	4809      	ldr	r0, [pc, #36]	; (8000fb8 <ReadButton+0x2c>)
 8000f94:	f001 fed7 	bl	8002d46 <GPIO_ReadInputDataBit>
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8000f98:	f44f 6100 	mov.w	r1, #2048	; 0x800
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
	u8 retval=0;
 8000f9c:	f110 34ff 	adds.w	r4, r0, #4294967295	; 0xffffffff

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8000fa0:	4805      	ldr	r0, [pc, #20]	; (8000fb8 <ReadButton+0x2c>)
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
	u8 retval=0;
 8000fa2:	bf18      	it	ne
 8000fa4:	2401      	movne	r4, #1

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8000fa6:	f001 fece 	bl	8002d46 <GPIO_ReadInputDataBit>
 8000faa:	2801      	cmp	r0, #1
 8000fac:	bf1c      	itt	ne
 8000fae:	f044 0402 	orrne.w	r4, r4, #2
 8000fb2:	b2e4      	uxtbne	r4, r4
	
	return retval;
}
 8000fb4:	4620      	mov	r0, r4
 8000fb6:	bd10      	pop	{r4, pc}
 8000fb8:	40010800 	andmi	r0, r1, r0, lsl #16

08000fbc <LED_SetState>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void LED_SetState(u8 LED_PORT, PowerState NewState)
{
	if( NewState == ON )
 8000fbc:	2901      	cmp	r1, #1
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void LED_SetState(u8 LED_PORT, PowerState NewState)
{
 8000fbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fc0:	f000 0301 	and.w	r3, r0, #1
 8000fc4:	f000 0702 	and.w	r7, r0, #2
 8000fc8:	f000 0604 	and.w	r6, r0, #4
 8000fcc:	f000 0508 	and.w	r5, r0, #8
 8000fd0:	f000 0410 	and.w	r4, r0, #16
	if( NewState == ON )
 8000fd4:	d11e      	bne.n	8001014 <LED_SetState+0x58>
	{ 
		if( LED_PORT & LED_MANAGE )	GPIO_ResetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8000fd6:	b123      	cbz	r3, 8000fe2 <LED_SetState+0x26>
 8000fd8:	481e      	ldr	r0, [pc, #120]	; (8001054 <LED_SetState+0x98>)
 8000fda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fde:	f001 fec6 	bl	8002d6e <GPIO_ResetBits>
		if( LED_PORT & LED_EDIT ) 	GPIO_ResetBits(PORT_LED_EDIT, PIN_LED_EDIT);
 8000fe2:	b127      	cbz	r7, 8000fee <LED_SetState+0x32>
 8000fe4:	481c      	ldr	r0, [pc, #112]	; (8001058 <LED_SetState+0x9c>)
 8000fe6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fea:	f001 fec0 	bl	8002d6e <GPIO_ResetBits>
		if( LED_PORT & LED_PLAY ) 	GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 8000fee:	b11e      	cbz	r6, 8000ff8 <LED_SetState+0x3c>
 8000ff0:	4818      	ldr	r0, [pc, #96]	; (8001054 <LED_SetState+0x98>)
 8000ff2:	2140      	movs	r1, #64	; 0x40
 8000ff4:	f001 febb 	bl	8002d6e <GPIO_ResetBits>
		if( LED_PORT & LED_TX ) 	GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
 8000ff8:	b125      	cbz	r5, 8001004 <LED_SetState+0x48>
 8000ffa:	4816      	ldr	r0, [pc, #88]	; (8001054 <LED_SetState+0x98>)
 8000ffc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001000:	f001 feb5 	bl	8002d6e <GPIO_ResetBits>
		if( LED_PORT & LED_RX ) 	GPIO_ResetBits(PORT_LED_RX, PIN_LED_RX);
 8001004:	b32c      	cbz	r4, 8001052 <LED_SetState+0x96>
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
		//if( LED_PORT & LED_AUX ) 	GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
		//if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}
 8001006:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	{ 
		if( LED_PORT & LED_MANAGE )	GPIO_ResetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
		if( LED_PORT & LED_EDIT ) 	GPIO_ResetBits(PORT_LED_EDIT, PIN_LED_EDIT);
		if( LED_PORT & LED_PLAY ) 	GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
		if( LED_PORT & LED_TX ) 	GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_ResetBits(PORT_LED_RX, PIN_LED_RX);
 800100a:	4812      	ldr	r0, [pc, #72]	; (8001054 <LED_SetState+0x98>)
 800100c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001010:	f001 bead 	b.w	8002d6e <GPIO_ResetBits>
		//if( LED_PORT & LED_AUX ) 	GPIO_ResetBits(PORT_LED_AUX, PIN_LED_AUX);
		//if( LED_PORT & LED_POWER ) 	GPIO_ResetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
	else
	{
		if( LED_PORT & LED_MANAGE )	GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8001014:	b123      	cbz	r3, 8001020 <LED_SetState+0x64>
 8001016:	480f      	ldr	r0, [pc, #60]	; (8001054 <LED_SetState+0x98>)
 8001018:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800101c:	f001 fea5 	bl	8002d6a <GPIO_SetBits>
		if( LED_PORT & LED_EDIT ) 	GPIO_SetBits(PORT_LED_EDIT, PIN_LED_EDIT);
 8001020:	b127      	cbz	r7, 800102c <LED_SetState+0x70>
 8001022:	480d      	ldr	r0, [pc, #52]	; (8001058 <LED_SetState+0x9c>)
 8001024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001028:	f001 fe9f 	bl	8002d6a <GPIO_SetBits>
		if( LED_PORT & LED_PLAY ) 	GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 800102c:	b11e      	cbz	r6, 8001036 <LED_SetState+0x7a>
 800102e:	4809      	ldr	r0, [pc, #36]	; (8001054 <LED_SetState+0x98>)
 8001030:	2140      	movs	r1, #64	; 0x40
 8001032:	f001 fe9a 	bl	8002d6a <GPIO_SetBits>
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
 8001036:	b125      	cbz	r5, 8001042 <LED_SetState+0x86>
 8001038:	4806      	ldr	r0, [pc, #24]	; (8001054 <LED_SetState+0x98>)
 800103a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800103e:	f001 fe94 	bl	8002d6a <GPIO_SetBits>
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
 8001042:	b134      	cbz	r4, 8001052 <LED_SetState+0x96>
		//if( LED_PORT & LED_AUX ) 	GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
		//if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}
 8001044:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	{
		if( LED_PORT & LED_MANAGE )	GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
		if( LED_PORT & LED_EDIT ) 	GPIO_SetBits(PORT_LED_EDIT, PIN_LED_EDIT);
		if( LED_PORT & LED_PLAY ) 	GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
 8001048:	4802      	ldr	r0, [pc, #8]	; (8001054 <LED_SetState+0x98>)
 800104a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800104e:	f001 be8c 	b.w	8002d6a <GPIO_SetBits>
 8001052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001054:	40011000 	andmi	r1, r1, r0
 8001058:	40010c00 	andmi	r0, r1, r0, lsl #24

0800105c <LED_GetState>:
	}
}

PowerState LED_GetState(u8 LED_PORT)
{
    if( LED_PORT == LED_MANAGE )
 800105c:	2801      	cmp	r0, #1
		//if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}

PowerState LED_GetState(u8 LED_PORT)
{
 800105e:	b508      	push	{r3, lr}
    if( LED_PORT == LED_MANAGE )
 8001060:	d103      	bne.n	800106a <LED_GetState+0xe>
    {
    	if( GPIO_ReadOutputDataBit(PORT_LED_MANAGE , 	PIN_LED_MANAGE) != SET ) 	return ON;
 8001062:	4811      	ldr	r0, [pc, #68]	; (80010a8 <LED_GetState+0x4c>)
 8001064:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001068:	e015      	b.n	8001096 <LED_GetState+0x3a>
    	else																		return OFF;
    }
    else if( LED_PORT == LED_EDIT )
 800106a:	2802      	cmp	r0, #2
 800106c:	d103      	bne.n	8001076 <LED_GetState+0x1a>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_EDIT , 	PIN_LED_EDIT) != SET ) 			return ON;
 800106e:	480f      	ldr	r0, [pc, #60]	; (80010ac <LED_GetState+0x50>)
 8001070:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001074:	e00f      	b.n	8001096 <LED_GetState+0x3a>
		else																		return OFF;
    }
    else if( LED_PORT == LED_PLAY )
 8001076:	2804      	cmp	r0, #4
 8001078:	d102      	bne.n	8001080 <LED_GetState+0x24>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_PLAY , 	PIN_LED_PLAY) != SET ) 			return ON;
 800107a:	480b      	ldr	r0, [pc, #44]	; (80010a8 <LED_GetState+0x4c>)
 800107c:	2140      	movs	r1, #64	; 0x40
 800107e:	e00a      	b.n	8001096 <LED_GetState+0x3a>
		else																		return OFF;
    }
    else if( LED_PORT == LED_TX )
 8001080:	2808      	cmp	r0, #8
 8001082:	d103      	bne.n	800108c <LED_GetState+0x30>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_TX , 	PIN_LED_TX) != SET ) 			return ON;
 8001084:	4808      	ldr	r0, [pc, #32]	; (80010a8 <LED_GetState+0x4c>)
 8001086:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800108a:	e004      	b.n	8001096 <LED_GetState+0x3a>
		else																		return OFF;
    }
    else if( LED_PORT == LED_RX )
 800108c:	2810      	cmp	r0, #16
 800108e:	d109      	bne.n	80010a4 <LED_GetState+0x48>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_RX , 	PIN_LED_RX) != SET ) 			return ON;
 8001090:	4805      	ldr	r0, [pc, #20]	; (80010a8 <LED_GetState+0x4c>)
 8001092:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001096:	f001 fe5f 	bl	8002d58 <GPIO_ReadOutputDataBit>

PowerState LED_GetState(u8 LED_PORT)
{
    if( LED_PORT == LED_MANAGE )
    {
    	if( GPIO_ReadOutputDataBit(PORT_LED_MANAGE , 	PIN_LED_MANAGE) != SET ) 	return ON;
 800109a:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
 800109e:	bf18      	it	ne
 80010a0:	2001      	movne	r0, #1
 80010a2:	bd08      	pop	{r3, pc}
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_AUX , 	PIN_LED_AUX) != SET ) 	return ON;
		else																		return OFF;
    }
*/
	return OFF;
 80010a4:	2000      	movs	r0, #0
}
 80010a6:	bd08      	pop	{r3, pc}
 80010a8:	40011000 	andmi	r1, r1, r0
 80010ac:	40010c00 	andmi	r0, r1, r0, lsl #24

080010b0 <LED_RGB_SetState>:

void LED_RGB_SetState(u8 RGB)
{
 80010b0:	4770      	bx	lr

080010b2 <LED_RGB_GetState>:
	//rgb |= GPIO_ReadOutputDataBit(PORT_LED5_G , PIN_LED5_G)<<1;
	//rgb |= GPIO_ReadOutputDataBit(PORT_LED5_B , PIN_LED5_B)<<2;

	return rgb;

}
 80010b2:	2000      	movs	r0, #0
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop

080010b8 <Buzzer_Configuration>:
}



void Buzzer_Configuration(void)
{
 80010b8:	b570      	push	{r4, r5, r6, lr}
 80010ba:	b088      	sub	sp, #32
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
 80010bc:	4c1e      	ldr	r4, [pc, #120]	; (8001138 <Buzzer_Configuration+0x80>)

void Buzzer_Configuration(void)
{

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 80010be:	a801      	add	r0, sp, #4
 80010c0:	f002 fda7 	bl	8003c12 <TIM_TimeBaseStructInit>

	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
 80010c4:	a804      	add	r0, sp, #16
 80010c6:	f002 fdad 	bl	8003c24 <TIM_OCStructInit>


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
 80010ca:	4620      	mov	r0, r4
 80010cc:	f002 fc1a 	bl	8003904 <TIM_DeInit>
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
 80010d0:	2347      	movs	r3, #71	; 0x47
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80010d2:	2500      	movs	r5, #0
	TIM_OCStructInit(&TIM_OCInitStructure);


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
 80010d4:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 80010d8:	4620      	mov	r0, r4

	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
 80010da:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 80010de:	a901      	add	r1, sp, #4

	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
 80010e0:	f8ad 3008 	strh.w	r3, [sp, #8]


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80010e4:	f8ad 5006 	strh.w	r5, [sp, #6]
	TIM_TimeBaseStructure.TIM_Period = 2000;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80010e8:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 80010ec:	f88d 500c 	strb.w	r5, [sp, #12]
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 80010f0:	f002 fc6c 	bl	80039cc <TIM_TimeBaseInit>

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80010f4:	2360      	movs	r3, #96	; 0x60
 80010f6:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
 80010fa:	f8bd 3008 	ldrh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80010fe:	2601      	movs	r6, #1
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
 8001100:	40f3      	lsrs	r3, r6
 8001102:	f8ad 3016 	strh.w	r3, [sp, #22]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 8001106:	4620      	mov	r0, r4
	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8001108:	2302      	movs	r3, #2
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 800110a:	a904      	add	r1, sp, #16
	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 800110c:	f8ad 3018 	strh.w	r3, [sp, #24]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8001110:	f8ad 6012 	strh.w	r6, [sp, #18]
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
 8001114:	f8ad 5014 	strh.w	r5, [sp, #20]
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 8001118:	f002 fd36 	bl	8003b88 <TIM_OC4Init>

	TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Disable);
 800111c:	4620      	mov	r0, r4
 800111e:	4629      	mov	r1, r5
 8001120:	f002 febb 	bl	8003e9a <TIM_OC4PreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 8001124:	4620      	mov	r0, r4
 8001126:	4631      	mov	r1, r6
 8001128:	f002 fd97 	bl	8003c5a <TIM_Cmd>
	TIM_CtrlPWMOutputs(TIM4, ENABLE);
 800112c:	4620      	mov	r0, r4
 800112e:	4631      	mov	r1, r6
 8001130:	f002 fd9f 	bl	8003c72 <TIM_CtrlPWMOutputs>


}
 8001134:	b008      	add	sp, #32
 8001136:	bd70      	pop	{r4, r5, r6, pc}
 8001138:	40000800 	andmi	r0, r0, r0, lsl #16

0800113c <Timer_Configuration>:



void Timer_Configuration(void)
{
 800113c:	b510      	push	{r4, lr}
 800113e:	b088      	sub	sp, #32
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8001140:	a801      	add	r0, sp, #4
 8001142:	f002 fd66 	bl	8003c12 <TIM_TimeBaseStructInit>
	TIM_OCStructInit(&TIM_OCInitStructure);
 8001146:	a804      	add	r0, sp, #16
 8001148:	f002 fd6c 	bl	8003c24 <TIM_OCStructInit>

	TIM_DeInit(TIM2);
 800114c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001150:	f002 fbd8 	bl	8003904 <TIM_DeInit>

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
 8001154:	f64f 73ff 	movw	r3, #65535	; 0xffff
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8001158:	2400      	movs	r4, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800115a:	a901      	add	r1, sp, #4
 800115c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCStructInit(&TIM_OCInitStructure);

	TIM_DeInit(TIM2);

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
 8001160:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8001164:	f8ad 4004 	strh.w	r4, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8001168:	f8ad 400a 	strh.w	r4, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800116c:	f8ad 4006 	strh.w	r4, [sp, #6]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8001170:	f002 fc2c 	bl	80039cc <TIM_TimeBaseInit>

	/* Prescaler configuration */
	TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);
 8001174:	2201      	movs	r2, #1
 8001176:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800117a:	f240 21d2 	movw	r1, #722	; 0x2d2
 800117e:	f002 fded 	bl	8003d5c <TIM_PrescalerConfig>
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 8001182:	4b10      	ldr	r3, [pc, #64]	; (80011c4 <Timer_Configuration+0x88>)
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8001184:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 8001186:	881b      	ldrh	r3, [r3, #0]
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8001188:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 800118c:	f8ad 3016 	strh.w	r3, [sp, #22]

	/* Prescaler configuration */
	TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);

	/* Output Compare Timing Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing;
 8001190:	f8ad 4010 	strh.w	r4, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Disable;
 8001194:	f8ad 4012 	strh.w	r4, [sp, #18]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8001198:	f8ad 4018 	strh.w	r4, [sp, #24]
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 800119c:	f002 fcf4 	bl	8003b88 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Disable);
 80011a0:	4621      	mov	r1, r4
 80011a2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011a6:	f002 fe78 	bl	8003e9a <TIM_OC4PreloadConfig>


	/* TIM IT enable */
	TIM_ITConfig(TIM2, /*TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 |*/ TIM_IT_CC4 , ENABLE);
 80011aa:	2201      	movs	r2, #1
 80011ac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011b0:	2110      	movs	r1, #16
 80011b2:	f002 fd6c 	bl	8003c8e <TIM_ITConfig>

	/* TIM2 enable counter */
	TIM_Cmd(TIM2, ENABLE);
 80011b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011ba:	2101      	movs	r1, #1
 80011bc:	f002 fd4d 	bl	8003c5a <TIM_Cmd>
}
 80011c0:	b008      	add	sp, #32
 80011c2:	bd10      	pop	{r4, pc}
 80011c4:	20000128 	andcs	r0, r0, r8, lsr #2

080011c8 <SysTick_Configuration>:
//#define WWDG_RESET		5 // window watchdog reset
//#define LOW_POWER_RESET 	6	


void SysTick_Configuration(void)
{
 80011c8:	b508      	push	{r3, lr}
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9000);
 80011ca:	f242 3028 	movw	r0, #9000	; 0x2328
 80011ce:	f002 fb29 	bl	8003824 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
}
 80011d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9000);

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 80011d6:	2001      	movs	r0, #1
 80011d8:	f002 bb3e 	b.w	8003858 <SysTick_ITConfig>

080011dc <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80011dc:	b510      	push	{r4, lr}
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 80011de:	f002 f819 	bl	8003214 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 80011e2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80011e6:	f002 f833 	bl	8003250 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80011ea:	f002 f981 	bl	80034f0 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 80011ee:	2801      	cmp	r0, #1

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80011f0:	4604      	mov	r4, r0

	if(HSEStartUpStatus == SUCCESS)
 80011f2:	d00d      	beq.n	8001210 <RCC_Configuration+0x34>
 
	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART5, GPIOA,and AFIO clocks */
	/* Enable USART5, GPIOA, GPIOB, and AFIO clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_TIM1 | RCC_APB2Periph_TIM8 |
 80011f4:	f646 603d 	movw	r0, #28221	; 0x6e3d
 80011f8:	2101      	movs	r1, #1
 80011fa:	f002 f923 	bl	8003444 <RCC_APB2PeriphClockCmd>
							RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD |
							RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_AFIO, ENABLE);

	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_APB1Periph_TIM5 |
 80011fe:	4817      	ldr	r0, [pc, #92]	; (800125c <RCC_Configuration+0x80>)
 8001200:	2101      	movs	r1, #1
 8001202:	f002 f92b 	bl	800345c <RCC_APB1PeriphClockCmd>
							 RCC_APB1Periph_USART3 |  RCC_APB1Periph_UART5 | RCC_APB1Periph_SPI2|
							 RCC_APB1Periph_BKP | RCC_APB1Periph_PWR, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
}
 8001206:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_APB1Periph_TIM5 |
							 RCC_APB1Periph_USART3 |  RCC_APB1Periph_UART5 | RCC_APB1Periph_SPI2|
							 RCC_APB1Periph_BKP | RCC_APB1Periph_PWR, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
 800120a:	2001      	movs	r0, #1
 800120c:	f001 bfab 	b.w	8003166 <PWR_BackupAccessCmd>
	HSEStartUpStatus = RCC_WaitForHSEStartUp();

	if(HSEStartUpStatus == SUCCESS)
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8001210:	2010      	movs	r0, #16
 8001212:	f001 fabd 	bl	8002790 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 8001216:	2002      	movs	r0, #2
 8001218:	f001 faa2 	bl	8002760 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 800121c:	2000      	movs	r0, #0
 800121e:	f002 f865 	bl	80032ec <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1); 
 8001222:	2000      	movs	r0, #0
 8001224:	f002 f876 	bl	8003314 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8001228:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800122c:	f002 f868 	bl	8003300 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8001230:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001234:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8001238:	f002 f836 	bl	80032a8 <RCC_PLLConfig>

		/* Enable PLL */ 
		RCC_PLLCmd(ENABLE);
 800123c:	4620      	mov	r0, r4
 800123e:	f002 f83d 	bl	80032bc <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8001242:	2039      	movs	r0, #57	; 0x39
 8001244:	f002 f940 	bl	80034c8 <RCC_GetFlagStatus>
 8001248:	2800      	cmp	r0, #0
 800124a:	d0fa      	beq.n	8001242 <RCC_Configuration+0x66>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800124c:	2002      	movs	r0, #2
 800124e:	f002 f83b 	bl	80032c8 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 8001252:	f002 f843 	bl	80032dc <RCC_GetSYSCLKSource>
 8001256:	2808      	cmp	r0, #8
 8001258:	d1fb      	bne.n	8001252 <RCC_Configuration+0x76>
 800125a:	e7cb      	b.n	80011f4 <RCC_Configuration+0x18>
 800125c:	1814400f 	ldmdane	r4, {r0, r1, r2, r3, lr}

08001260 <USART_Configuration>:
}



void USART_Configuration(u8 PORT, u32 baudrate)
{
 8001260:	b530      	push	{r4, r5, lr}
 8001262:	460d      	mov	r5, r1
 8001264:	4604      	mov	r4, r0
 8001266:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
 8001268:	4668      	mov	r0, sp
 800126a:	f003 f8c5 	bl	80043f8 <USART_StructInit>
	
	
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800126e:	2300      	movs	r3, #0
 8001270:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001274:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8001278:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800127c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001280:	230c      	movs	r3, #12
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
	
	
	USART_InitStructure.USART_BaudRate = baudrate;
 8001282:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001284:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 8001288:	b984      	cbnz	r4, 80012ac <USART_Configuration+0x4c>
	{
		Baudrate_DXL = baudrate;
 800128a:	4b27      	ldr	r3, [pc, #156]	; (8001328 <USART_Configuration+0xc8>)

		USART_DeInit(USART1);
 800128c:	4827      	ldr	r0, [pc, #156]	; (800132c <USART_Configuration+0xcc>)
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


	if( PORT == USART_DXL )
	{
		Baudrate_DXL = baudrate;
 800128e:	605d      	str	r5, [r3, #4]

		USART_DeInit(USART1);
 8001290:	f003 f824 	bl	80042dc <USART_DeInit>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8001294:	4825      	ldr	r0, [pc, #148]	; (800132c <USART_Configuration+0xcc>)
 8001296:	4669      	mov	r1, sp
 8001298:	f003 f86a 	bl	8004370 <USART_Init>
		
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 800129c:	4823      	ldr	r0, [pc, #140]	; (800132c <USART_Configuration+0xcc>)
 800129e:	f240 5125 	movw	r1, #1317	; 0x525
 80012a2:	2201      	movs	r2, #1
 80012a4:	f003 f8d5 	bl	8004452 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);
		
		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80012a8:	4820      	ldr	r0, [pc, #128]	; (800132c <USART_Configuration+0xcc>)
 80012aa:	e038      	b.n	800131e <USART_Configuration+0xbe>
	}
	else if( PORT == USART_ZIGBEE )
 80012ac:	2c01      	cmp	r4, #1
 80012ae:	d111      	bne.n	80012d4 <USART_Configuration+0x74>
	{
		Baudrate_ZIGBEE = baudrate;
 80012b0:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <USART_Configuration+0xc8>)

		USART_DeInit(UART5);
 80012b2:	481f      	ldr	r0, [pc, #124]	; (8001330 <USART_Configuration+0xd0>)
		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
	}
	else if( PORT == USART_ZIGBEE )
	{
		Baudrate_ZIGBEE = baudrate;
 80012b4:	609d      	str	r5, [r3, #8]

		USART_DeInit(UART5);
 80012b6:	f003 f811 	bl	80042dc <USART_DeInit>
		/* Configure the UART5 */
		USART_Init(UART5, &USART_InitStructure);
 80012ba:	481d      	ldr	r0, [pc, #116]	; (8001330 <USART_Configuration+0xd0>)
 80012bc:	4669      	mov	r1, sp
 80012be:	f003 f857 	bl	8004370 <USART_Init>
		
		
		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(UART5, USART_IT_RXNE, ENABLE);
 80012c2:	481b      	ldr	r0, [pc, #108]	; (8001330 <USART_Configuration+0xd0>)
 80012c4:	f240 5125 	movw	r1, #1317	; 0x525
 80012c8:	4622      	mov	r2, r4
 80012ca:	f003 f8c2 	bl	8004452 <USART_ITConfig>
		
		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
 80012ce:	4818      	ldr	r0, [pc, #96]	; (8001330 <USART_Configuration+0xd0>)
 80012d0:	4621      	mov	r1, r4
 80012d2:	e025      	b.n	8001320 <USART_Configuration+0xc0>
	}
	else if( PORT == USART_PC )
 80012d4:	2c02      	cmp	r4, #2
 80012d6:	d110      	bne.n	80012fa <USART_Configuration+0x9a>
	{
		Baudrate_PC = baudrate;
 80012d8:	4b13      	ldr	r3, [pc, #76]	; (8001328 <USART_Configuration+0xc8>)
		
		USART_DeInit(USART3);
 80012da:	4816      	ldr	r0, [pc, #88]	; (8001334 <USART_Configuration+0xd4>)
		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
	}
	else if( PORT == USART_PC )
	{
		Baudrate_PC = baudrate;
 80012dc:	60dd      	str	r5, [r3, #12]
		
		USART_DeInit(USART3);
 80012de:	f002 fffd 	bl	80042dc <USART_DeInit>
		
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80012e2:	4814      	ldr	r0, [pc, #80]	; (8001334 <USART_Configuration+0xd4>)
 80012e4:	4669      	mov	r1, sp
 80012e6:	f003 f843 	bl	8004370 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80012ea:	4812      	ldr	r0, [pc, #72]	; (8001334 <USART_Configuration+0xd4>)
 80012ec:	f240 5125 	movw	r1, #1317	; 0x525
 80012f0:	2201      	movs	r2, #1
 80012f2:	f003 f8ae 	bl	8004452 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);
		
		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80012f6:	480f      	ldr	r0, [pc, #60]	; (8001334 <USART_Configuration+0xd4>)
 80012f8:	e011      	b.n	800131e <USART_Configuration+0xbe>
	}
    
#ifdef OPTION_USE_ADC67_AS_USART   // Use Analog pins 6,7 as USART 2 pins to talk to PC...
	else if( PORT == USART_ADC )
 80012fa:	2c03      	cmp	r4, #3
 80012fc:	d112      	bne.n	8001324 <USART_Configuration+0xc4>
	{
		BaudRate_ADC = baudrate;
 80012fe:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <USART_Configuration+0xc8>)
		
		USART_DeInit(USART2);
 8001300:	480d      	ldr	r0, [pc, #52]	; (8001338 <USART_Configuration+0xd8>)
	}
    
#ifdef OPTION_USE_ADC67_AS_USART   // Use Analog pins 6,7 as USART 2 pins to talk to PC...
	else if( PORT == USART_ADC )
	{
		BaudRate_ADC = baudrate;
 8001302:	611d      	str	r5, [r3, #16]
		
		USART_DeInit(USART2);
 8001304:	f002 ffea 	bl	80042dc <USART_DeInit>
		
		/* Configure the USART3 */
		USART_Init(USART2, &USART_InitStructure);
 8001308:	480b      	ldr	r0, [pc, #44]	; (8001338 <USART_Configuration+0xd8>)
 800130a:	4669      	mov	r1, sp
 800130c:	f003 f830 	bl	8004370 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8001310:	4809      	ldr	r0, [pc, #36]	; (8001338 <USART_Configuration+0xd8>)
 8001312:	f240 5125 	movw	r1, #1317	; 0x525
 8001316:	2201      	movs	r2, #1
 8001318:	f003 f89b 	bl	8004452 <USART_ITConfig>
		//USART_ITConfig(USART2, USART_IT_TC, ENABLE);
		
		/* Enable the USART3 */
		USART_Cmd(USART2, ENABLE);
 800131c:	4806      	ldr	r0, [pc, #24]	; (8001338 <USART_Configuration+0xd8>)
 800131e:	2101      	movs	r1, #1
 8001320:	f003 f88b 	bl	800443a <USART_Cmd>
	}
#endif	
	
}
 8001324:	b005      	add	sp, #20
 8001326:	bd30      	pop	{r4, r5, pc}
 8001328:	20000128 	andcs	r0, r0, r8, lsr #2
 800132c:	40013800 	andmi	r3, r1, r0, lsl #16
 8001330:	40005000 	andmi	r5, r0, r0
 8001334:	40004800 	andmi	r4, r0, r0, lsl #16
 8001338:	40004400 	andmi	r4, r0, r0, lsl #8

0800133c <USART_GetBaudrate>:
u32 USART_GetBaudrate(u8 PORT)
{

	if( PORT == USART_DXL )
 800133c:	b910      	cbnz	r0, 8001344 <USART_GetBaudrate+0x8>
	{
		return Baudrate_DXL;
 800133e:	4b07      	ldr	r3, [pc, #28]	; (800135c <USART_GetBaudrate+0x20>)
 8001340:	6858      	ldr	r0, [r3, #4]
 8001342:	4770      	bx	lr
	}
	else if( PORT == USART_ZIGBEE )
 8001344:	2801      	cmp	r0, #1
 8001346:	d102      	bne.n	800134e <USART_GetBaudrate+0x12>
	{
		return Baudrate_ZIGBEE;
 8001348:	4b04      	ldr	r3, [pc, #16]	; (800135c <USART_GetBaudrate+0x20>)
 800134a:	6898      	ldr	r0, [r3, #8]
 800134c:	4770      	bx	lr
	}
	else if( PORT == USART_PC )
 800134e:	2802      	cmp	r0, #2
	{
		return Baudrate_PC;
 8001350:	bf06      	itte	eq
 8001352:	4b02      	ldreq	r3, [pc, #8]	; (800135c <USART_GetBaudrate+0x20>)
 8001354:	68d8      	ldreq	r0, [r3, #12]
	}
	return 0;
 8001356:	2000      	movne	r0, #0
}
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	20000128 	andcs	r0, r0, r8, lsr #2

08001360 <ADC_Configuration>:

void ADC_Configuration(void)
{
 8001360:	b530      	push	{r4, r5, lr}
 8001362:	b087      	sub	sp, #28
	
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
 8001364:	a801      	add	r0, sp, #4
 8001366:	f001 f857 	bl	8002418 <ADC_StructInit>
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 800136a:	2401      	movs	r4, #1
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 800136c:	2500      	movs	r5, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 800136e:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 8001372:	482d      	ldr	r0, [pc, #180]	; (8001428 <ADC_Configuration+0xc8>)
 8001374:	a901      	add	r1, sp, #4
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8001376:	9303      	str	r3, [sp, #12]
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8001378:	9501      	str	r5, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 800137a:	f88d 5008 	strb.w	r5, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 800137e:	f88d 4009 	strb.w	r4, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001382:	9504      	str	r5, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8001384:	f88d 4014 	strb.w	r4, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 8001388:	f001 f822 	bl	80023d0 <ADC_Init>

	ADC_Init(ADC2, &ADC_InitStructure);
 800138c:	4827      	ldr	r0, [pc, #156]	; (800142c <ADC_Configuration+0xcc>)
 800138e:	a901      	add	r1, sp, #4
 8001390:	f001 f81e 	bl	80023d0 <ADC_Init>

	/* ADC1 regular channels configuration */ 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 8001394:	2307      	movs	r3, #7
 8001396:	4824      	ldr	r0, [pc, #144]	; (8001428 <ADC_Configuration+0xc8>)
 8001398:	210a      	movs	r1, #10
 800139a:	4622      	mov	r2, r4
 800139c:	f001 f890 	bl	80024c0 <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC1, ADC_IT_EOC, DISABLE);
 80013a0:	4821      	ldr	r0, [pc, #132]	; (8001428 <ADC_Configuration+0xc8>)
 80013a2:	f44f 7108 	mov.w	r1, #544	; 0x220
 80013a6:	462a      	mov	r2, r5
 80013a8:	f001 f851 	bl	800244e <ADC_ITConfig>

	/* ADC2 regular channels configuration */
	ADC_RegularChannelConfig(ADC2, ADC_Channel_4, 1, ADC_SampleTime_239Cycles5);
 80013ac:	2307      	movs	r3, #7
 80013ae:	481f      	ldr	r0, [pc, #124]	; (800142c <ADC_Configuration+0xcc>)
 80013b0:	2104      	movs	r1, #4
 80013b2:	4622      	mov	r2, r4
 80013b4:	f001 f884 	bl	80024c0 <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC2, ADC_IT_EOC, DISABLE);
 80013b8:	462a      	mov	r2, r5
 80013ba:	481c      	ldr	r0, [pc, #112]	; (800142c <ADC_Configuration+0xcc>)
 80013bc:	f44f 7108 	mov.w	r1, #544	; 0x220
 80013c0:	f001 f845 	bl	800244e <ADC_ITConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);
  
	/* Enable ADC1,2 */
	ADC_Cmd(ADC1, ENABLE);
 80013c4:	4818      	ldr	r0, [pc, #96]	; (8001428 <ADC_Configuration+0xc8>)
 80013c6:	4621      	mov	r1, r4
 80013c8:	f001 f82f 	bl	800242a <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);
 80013cc:	4817      	ldr	r0, [pc, #92]	; (800142c <ADC_Configuration+0xcc>)
 80013ce:	4621      	mov	r1, r4
 80013d0:	f001 f82b 	bl	800242a <ADC_Cmd>


	/* Enable ADC1,2 reset calibaration register */
	/* Check the end of ADC1,2 reset calibration register */
	ADC_ResetCalibration(ADC1);
 80013d4:	4814      	ldr	r0, [pc, #80]	; (8001428 <ADC_Configuration+0xc8>)
 80013d6:	f001 f843 	bl	8002460 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 80013da:	4813      	ldr	r0, [pc, #76]	; (8001428 <ADC_Configuration+0xc8>)
 80013dc:	f001 f845 	bl	800246a <ADC_GetResetCalibrationStatus>
 80013e0:	2800      	cmp	r0, #0
 80013e2:	d1fa      	bne.n	80013da <ADC_Configuration+0x7a>


	ADC_ResetCalibration(ADC2);
 80013e4:	4811      	ldr	r0, [pc, #68]	; (800142c <ADC_Configuration+0xcc>)
 80013e6:	f001 f83b 	bl	8002460 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC2));
 80013ea:	4810      	ldr	r0, [pc, #64]	; (800142c <ADC_Configuration+0xcc>)
 80013ec:	f001 f83d 	bl	800246a <ADC_GetResetCalibrationStatus>
 80013f0:	2800      	cmp	r0, #0
 80013f2:	d1fa      	bne.n	80013ea <ADC_Configuration+0x8a>



	/* Start ADC1,2 calibaration */
	/* Check the end of ADC1,2 calibration */
	ADC_StartCalibration(ADC1);
 80013f4:	480c      	ldr	r0, [pc, #48]	; (8001428 <ADC_Configuration+0xc8>)
 80013f6:	f001 f83c 	bl	8002472 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 80013fa:	480b      	ldr	r0, [pc, #44]	; (8001428 <ADC_Configuration+0xc8>)
 80013fc:	f001 f83e 	bl	800247c <ADC_GetCalibrationStatus>
 8001400:	2800      	cmp	r0, #0
 8001402:	d1fa      	bne.n	80013fa <ADC_Configuration+0x9a>

	ADC_StartCalibration(ADC2);
 8001404:	4809      	ldr	r0, [pc, #36]	; (800142c <ADC_Configuration+0xcc>)
 8001406:	f001 f834 	bl	8002472 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC2));
 800140a:	4808      	ldr	r0, [pc, #32]	; (800142c <ADC_Configuration+0xcc>)
 800140c:	f001 f836 	bl	800247c <ADC_GetCalibrationStatus>
 8001410:	2800      	cmp	r0, #0
 8001412:	d1fa      	bne.n	800140a <ADC_Configuration+0xaa>


	/* Start ADC2 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8001414:	4804      	ldr	r0, [pc, #16]	; (8001428 <ADC_Configuration+0xc8>)
 8001416:	2101      	movs	r1, #1
 8001418:	f001 f834 	bl	8002484 <ADC_SoftwareStartConvCmd>
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
 800141c:	4803      	ldr	r0, [pc, #12]	; (800142c <ADC_Configuration+0xcc>)
 800141e:	2101      	movs	r1, #1
 8001420:	f001 f830 	bl	8002484 <ADC_SoftwareStartConvCmd>
}
 8001424:	b007      	add	sp, #28
 8001426:	bd30      	pop	{r4, r5, pc}
 8001428:	40012400 	andmi	r2, r1, r0, lsl #8
 800142c:	40012800 	andmi	r2, r1, r0, lsl #16

08001430 <SPI_Configuration>:


void SPI_Configuration(void)
{
 8001430:	b530      	push	{r4, r5, lr}

	//SPI_StructInit(&SPI_InitStructure);

	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8001432:	4c19      	ldr	r4, [pc, #100]	; (8001498 <SPI_Configuration+0x68>)
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
}


void SPI_Configuration(void)
{
 8001434:	b087      	sub	sp, #28

	//SPI_StructInit(&SPI_InitStructure);

	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8001436:	4620      	mov	r0, r4
 8001438:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800143c:	f001 fc95 	bl	8002d6a <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8001440:	4620      	mov	r0, r4
 8001442:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001446:	f001 fc90 	bl	8002d6a <GPIO_SetBits>

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 800144a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800144e:	f8ad 2006 	strh.w	r2, [sp, #6]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 8001452:	4d12      	ldr	r5, [pc, #72]	; (800149c <SPI_Configuration+0x6c>)
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8001454:	2202      	movs	r2, #2
	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001456:	2300      	movs	r3, #0
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8001458:	f8ad 200a 	strh.w	r2, [sp, #10]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 800145c:	f44f 7200 	mov.w	r2, #512	; 0x200
	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001460:	f8ad 3004 	strh.w	r3, [sp, #4]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8001464:	f8ad 3008 	strh.w	r3, [sp, #8]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8001468:	2401      	movs	r4, #1
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 800146a:	f8ad 200e 	strh.w	r2, [sp, #14]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 800146e:	f8ad 3012 	strh.w	r3, [sp, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8001472:	2208      	movs	r2, #8
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8001474:	2307      	movs	r3, #7

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 8001476:	4628      	mov	r0, r5
 8001478:	a901      	add	r1, sp, #4
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 800147a:	f8ad 2010 	strh.w	r2, [sp, #16]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 800147e:	f8ad 3014 	strh.w	r3, [sp, #20]

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8001482:	f8ad 400c 	strh.w	r4, [sp, #12]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 8001486:	f002 f893 	bl	80035b0 <SPI_Init>

	/* Enable SPI1 */
	//SPI_Cmd(SPI1, ENABLE);

	/* Enable SPI2 */
    SPI_Cmd(SPI2, ENABLE);
 800148a:	4628      	mov	r0, r5
 800148c:	4621      	mov	r1, r4
 800148e:	f002 f913 	bl	80036b8 <SPI_Cmd>


}
 8001492:	b007      	add	sp, #28
 8001494:	bd30      	pop	{r4, r5, pc}
 8001496:	bf00      	nop
 8001498:	40011000 	andmi	r1, r1, r0
 800149c:	40003800 	andmi	r3, r0, r0, lsl #16

080014a0 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 80014a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014a4:	4e55      	ldr	r6, [pc, #340]	; (80015fc <GPIO_Configuration+0x15c>)
*******************************************************************************/
void GPIO_Configuration(void)
{

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80014a6:	a801      	add	r0, sp, #4
#ifdef OPTION_USE_ADC67_AS_USART   // Use Analog pins 6,7 as USART 2 pins to talk to PC...
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD | PIN_ADC_RXD;
#else
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80014a8:	2504      	movs	r5, #4
*******************************************************************************/
void GPIO_Configuration(void)
{

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80014aa:	f001 fc44 	bl	8002d36 <GPIO_StructInit>
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80014ae:	2403      	movs	r4, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80014b0:	f04f 0910 	mov.w	r9, #16
	// PORTA CONFIG
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
 80014b4:	f44f 7380 	mov.w	r3, #256	; 0x100
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014b8:	4630      	mov	r0, r6
 80014ba:	a901      	add	r1, sp, #4
	// PORTA CONFIG
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
 80014bc:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80014c0:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80014c4:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014c8:	f001 fbe7 	bl	8002c9a <GPIO_Init>
//	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
//	GPIO_Init(GPIOA, &GPIO_InitStructure);

#ifdef OPTION_USE_ADC67_AS_USART   // Use Analog pins 6,7 as USART 2 pins to talk to PC...
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD | PIN_ADC_RXD;
 80014cc:	f44f 6381 	mov.w	r3, #1032	; 0x408
#else
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014d0:	4630      	mov	r0, r6
 80014d2:	eb0d 0105 	add.w	r1, sp, r5
#ifdef OPTION_USE_ADC67_AS_USART   // Use Analog pins 6,7 as USART 2 pins to talk to PC...
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
#else
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80014d6:	2700      	movs	r7, #0
//	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
//	GPIO_Init(GPIOA, &GPIO_InitStructure);

#ifdef OPTION_USE_ADC67_AS_USART   // Use Analog pins 6,7 as USART 2 pins to talk to PC...
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD | PIN_ADC_RXD;
 80014d8:	f8ad 3004 	strh.w	r3, [sp, #4]
#else
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80014dc:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014e0:	f001 fbdb 	bl	8002c9a <GPIO_Init>
	
#ifdef OPTION_USE_ADC67_AS_USART   // Use Analog pins 6,7 as USART 2 pins to talk to PC...
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
 80014e4:	23f3      	movs	r3, #243	; 0xf3
#else
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014e6:	4630      	mov	r0, r6
 80014e8:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD | PIN_ADC_TXD;
#else
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
#endif
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80014ec:	f04f 0818 	mov.w	r8, #24
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
#ifdef OPTION_USE_ADC67_AS_USART   // Use Analog pins 6,7 as USART 2 pins to talk to PC...
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
 80014f0:	f8ad 3004 	strh.w	r3, [sp, #4]
#else
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80014f4:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014f8:	f001 fbcf 	bl	8002c9a <GPIO_Init>
	
#ifdef OPTION_USE_ADC67_AS_USART   // Use Analog pins 6,7 as USART 2 pins to talk to PC...
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD | PIN_ADC_TXD;
 80014fc:	f44f 7301 	mov.w	r3, #516	; 0x204
#else
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
#endif
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001500:	4630      	mov	r0, r6
 8001502:	eb0d 0105 	add.w	r1, sp, r5
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
#ifdef OPTION_USE_ADC67_AS_USART   // Use Analog pins 6,7 as USART 2 pins to talk to PC...
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD | PIN_ADC_TXD;
 8001506:	f8ad 3004 	strh.w	r3, [sp, #4]
#else
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
#endif
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800150a:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800150e:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001512:	f001 fbc2 	bl	8002c9a <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
 8001516:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800151a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 800151e:	4630      	mov	r0, r6
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8001520:	2348      	movs	r3, #72	; 0x48
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 8001522:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8001526:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 800152a:	f001 fbb6 	bl	8002c9a <GPIO_Init>
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PB3 | PIN_PB4 | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
//									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR | PIN_BOOT1  | PIN_LED3 ;
 800152e:	f241 1324 	movw	r3, #4388	; 0x1124
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001532:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001536:	4630      	mov	r0, r6
 8001538:	eb0d 0105 	add.w	r1, sp, r5
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PB3 | PIN_PB4 | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
//									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR | PIN_BOOT1  | PIN_LED3 ;
 800153c:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001540:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001544:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001548:	f001 fba7 	bl	8002c9a <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
 800154c:	f44f 6308 	mov.w	r3, #2176	; 0x880
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001550:	4630      	mov	r0, r6
 8001552:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
 8001556:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800155a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800155e:	f001 fb9c 	bl	8002c9a <GPIO_Init>
	  GPIO_Mode_AF_PP = 0x18

	*/


	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD | PIN_SIG_SCK  | PIN_SIG_MOSI | PIN_SIG_MISO | PIN_BUZZER  ;
 8001562:	f24e 6340 	movw	r3, #58944	; 0xe640
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001566:	4630      	mov	r0, r6
 8001568:	eb0d 0105 	add.w	r1, sp, r5
	  GPIO_Mode_AF_PP = 0x18

	*/


	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD | PIN_SIG_SCK  | PIN_SIG_MOSI | PIN_SIG_MISO | PIN_BUZZER  ;
 800156c:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001570:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8001574:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001578:	f001 fb8f 	bl	8002c9a <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800157c:	4630      	mov	r0, r6
 800157e:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
 8001582:	f8ad 4004 	strh.w	r4, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8001586:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800158a:	f001 fb86 	bl	8002c9a <GPIO_Init>

/*******************************************************************************
	// PORTC CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_PC7 | PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
 800158e:	f64e 73c0 	movw	r3, #61376	; 0xefc0
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001592:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001596:	4630      	mov	r0, r6
 8001598:	eb0d 0105 	add.w	r1, sp, r5

/*******************************************************************************
	// PORTC CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_PC7 | PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
 800159c:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80015a0:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80015a4:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015a8:	f001 fb77 	bl	8002c9a <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin =  PIN_ZIGBEE_TXD ;
 80015ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015b0:	4630      	mov	r0, r6
 80015b2:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin =  PIN_ZIGBEE_TXD ;
 80015b6:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80015ba:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80015be:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015c2:	f001 fb6a 	bl	8002c9a <GPIO_Init>


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
 80015c6:	233f      	movs	r3, #63	; 0x3f
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015c8:	4630      	mov	r0, r6
 80015ca:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
 80015ce:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80015d2:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015d6:	f001 fb60 	bl	8002c9a <GPIO_Init>
	// PORTD CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 80015da:	eb0d 0105 	add.w	r1, sp, r5
 80015de:	4808      	ldr	r0, [pc, #32]	; (8001600 <GPIO_Configuration+0x160>)

/*******************************************************************************
	// PORTD CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
 80015e0:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80015e4:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 80015e8:	f001 fb57 	bl	8002c9a <GPIO_Init>

	/* Configure USART1 Remap enable */
	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 80015ec:	4628      	mov	r0, r5
 80015ee:	2101      	movs	r1, #1
 80015f0:	f001 fbe2 	bl	8002db8 <GPIO_PinRemapConfig>
//	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
}
 80015f4:	b003      	add	sp, #12
 80015f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015fa:	bf00      	nop
 80015fc:	40010800 	andmi	r0, r1, r0, lsl #16
 8001600:	40011400 	andmi	r1, r1, r0, lsl #8

08001604 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8001604:	b537      	push	{r0, r1, r2, r4, r5, lr}
	// Set the Vector Table base location at 0x20000000  
	NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
#else  // VECT_TAB_FLASH  
	// Set the Vector Table base location at 0x08003000
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);     
 8001606:	2100      	movs	r1, #0
 8001608:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800160c:	f001 fcec 	bl	8002fe8 <NVIC_SetVectorTable>
#endif


	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8001610:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8001614:	f001 fc42 	bl	8002e9c <NVIC_PriorityGroupConfig>
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001618:	2401      	movs	r4, #1
	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800161a:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 800161c:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800161e:	a801      	add	r0, sp, #4

	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8001620:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001624:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001628:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800162c:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001630:	f001 fc3e 	bl	8002eb0 <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
 8001634:	2335      	movs	r3, #53	; 0x35
 8001636:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800163a:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 800163c:	2302      	movs	r3, #2
 800163e:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001642:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001646:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 800164a:	f001 fc31 	bl	8002eb0 <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
 800164e:	2327      	movs	r3, #39	; 0x27
 8001650:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8001654:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 8001656:	2303      	movs	r3, #3
 8001658:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800165c:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001660:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001664:	f001 fc24 	bl	8002eb0 <NVIC_Init>
  


	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8001668:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;

	NVIC_Init(&NVIC_InitStructure);
 800166a:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);
  


	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 800166c:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8001670:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001674:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001678:	f88d 4007 	strb.w	r4, [sp, #7]

	NVIC_Init(&NVIC_InitStructure);
 800167c:	f001 fc18 	bl	8002eb0 <NVIC_Init>
	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	//NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	//NVIC_Init(&NVIC_InitStructure);
	
}
 8001680:	b003      	add	sp, #12
 8001682:	bd30      	pop	{r4, r5, pc}

08001684 <System_Configuration>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void System_Configuration(void)
{
 8001684:	b510      	push	{r4, lr}

	/* Unlock the Flash Program Erase controller */
	FLASH_Unlock();

	/* USART Configuration */
	USART_Configuration(USART_DXL,Baudrate_DXL);
 8001686:	4c20      	ldr	r4, [pc, #128]	; (8001708 <System_Configuration+0x84>)
/* Private functions ---------------------------------------------------------*/

void System_Configuration(void)
{

	__disable_interrupt();
 8001688:	f002 ffef 	bl	800466a <__SETPRIMASK>
	/* System Clocks Configuration */
	RCC_Configuration();
 800168c:	f7ff fda6 	bl	80011dc <RCC_Configuration>
	   
	/* NVIC configuration */
	NVIC_Configuration();
 8001690:	f7ff ffb8 	bl	8001604 <NVIC_Configuration>


	/* Configure the GPIO ports */
	GPIO_Configuration();
 8001694:	f7ff ff04 	bl	80014a0 <GPIO_Configuration>



	/* Unlock the Flash Program Erase controller */
	FLASH_Unlock();
 8001698:	f001 f886 	bl	80027a8 <FLASH_Unlock>

	/* USART Configuration */
	USART_Configuration(USART_DXL,Baudrate_DXL);
 800169c:	6861      	ldr	r1, [r4, #4]
 800169e:	2000      	movs	r0, #0
 80016a0:	f7ff fdde 	bl	8001260 <USART_Configuration>
	//dxl_initialize(USART_DXL,Baudrate_DXL);
	zgb_initialize(0);
 80016a4:	2000      	movs	r0, #0
 80016a6:	f7fe fe33 	bl	8000310 <zgb_initialize>
	//USART_Configuration(USART_ZIGBEE,Baudrate_ZIGBEE);

	//USART_Configuration(USART_PC,1000000);
	//USART_Configuration(USART_PC,3000000);
	USART_Configuration(USART_PC,Baudrate_PC);
 80016aa:	68e1      	ldr	r1, [r4, #12]
 80016ac:	2002      	movs	r0, #2
	SPI_Configuration();

	Buzzer_Configuration();


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80016ae:	4c17      	ldr	r4, [pc, #92]	; (800170c <System_Configuration+0x88>)
	zgb_initialize(0);
	//USART_Configuration(USART_ZIGBEE,Baudrate_ZIGBEE);

	//USART_Configuration(USART_PC,1000000);
	//USART_Configuration(USART_PC,3000000);
	USART_Configuration(USART_PC,Baudrate_PC);
 80016b0:	f7ff fdd6 	bl	8001260 <USART_Configuration>

#ifdef OPTION_USE_ADC67_AS_USART    
    USART_Configuration(USART_ADC, ADC_PORT_BAUD);
 80016b4:	2003      	movs	r0, #3
 80016b6:	4916      	ldr	r1, [pc, #88]	; (8001710 <System_Configuration+0x8c>)
 80016b8:	f7ff fdd2 	bl	8001260 <USART_Configuration>
#endif

	/* ADC Configuration */
	ADC_Configuration();
 80016bc:	f7ff fe50 	bl	8001360 <ADC_Configuration>
	
	

	SysTick_Configuration();
 80016c0:	f7ff fd82 	bl	80011c8 <SysTick_Configuration>
	
	Timer_Configuration();
 80016c4:	f7ff fd3a 	bl	800113c <Timer_Configuration>


	SPI_Configuration();
 80016c8:	f7ff feb2 	bl	8001430 <SPI_Configuration>

	Buzzer_Configuration();
 80016cc:	f7ff fcf4 	bl	80010b8 <Buzzer_Configuration>


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80016d0:	4620      	mov	r0, r4
 80016d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016d6:	f001 fb4a 	bl	8002d6e <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80016da:	480e      	ldr	r0, [pc, #56]	; (8001714 <System_Configuration+0x90>)
 80016dc:	2120      	movs	r1, #32
 80016de:	f001 fb44 	bl	8002d6a <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80016e2:	4620      	mov	r0, r4
 80016e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016e8:	f001 fb3f 	bl	8002d6a <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80016ec:	4620      	mov	r0, r4
 80016ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016f2:	f001 fb3a 	bl	8002d6a <GPIO_SetBits>

	__enable_interrupt();
 80016f6:	f002 ffba 	bl	800466e <__RESETPRIMASK>



	Gyro_Configuration();
 80016fa:	f000 fccd 	bl	8002098 <Gyro_Configuration>
	ACC_Configuration();



}
 80016fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__enable_interrupt();



	Gyro_Configuration();
	ACC_Configuration();
 8001702:	f000 bd49 	b.w	8002198 <ACC_Configuration>
 8001706:	bf00      	nop
 8001708:	20000128 	andcs	r0, r0, r8, lsr #2
 800170c:	40011000 	andmi	r1, r1, r0
 8001710:	000f4240 	andeq	r4, pc, r0, asr #4
 8001714:	40010c00 	andmi	r0, r1, r0, lsl #24

08001718 <getResetSource>:
u32 Dummy(u32 tmp);


/* Private functions ---------------------------------------------------------*/

u8 getResetSource(void) {
 8001718:	b510      	push	{r4, lr}
	u8 retval = 0;

	if (RCC_GetFlagStatus(RCC_FLAG_PORRST) == SET)
 800171a:	207b      	movs	r0, #123	; 0x7b
 800171c:	f001 fed4 	bl	80034c8 <RCC_GetFlagStatus>
 8001720:	2801      	cmp	r0, #1
 8001722:	d01b      	beq.n	800175c <getResetSource+0x44>
		retval = POWER_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_PINRST) == SET)
 8001724:	207a      	movs	r0, #122	; 0x7a
 8001726:	f001 fecf 	bl	80034c8 <RCC_GetFlagStatus>
 800172a:	2801      	cmp	r0, #1
 800172c:	d018      	beq.n	8001760 <getResetSource+0x48>
		retval = PIN_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_SFTRST) == SET)
 800172e:	207c      	movs	r0, #124	; 0x7c
 8001730:	f001 feca 	bl	80034c8 <RCC_GetFlagStatus>
 8001734:	2801      	cmp	r0, #1
 8001736:	d015      	beq.n	8001764 <getResetSource+0x4c>
		retval = SOFT_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) == SET)
 8001738:	207d      	movs	r0, #125	; 0x7d
 800173a:	f001 fec5 	bl	80034c8 <RCC_GetFlagStatus>
 800173e:	2801      	cmp	r0, #1
 8001740:	d012      	beq.n	8001768 <getResetSource+0x50>
		retval = IWDG_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_WWDGRST) == SET)
 8001742:	207e      	movs	r0, #126	; 0x7e
 8001744:	f001 fec0 	bl	80034c8 <RCC_GetFlagStatus>
 8001748:	2801      	cmp	r0, #1
 800174a:	d00f      	beq.n	800176c <getResetSource+0x54>
		retval = WWDG_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_LPWRRST) == SET)
 800174c:	207f      	movs	r0, #127	; 0x7f
 800174e:	f001 febb 	bl	80034c8 <RCC_GetFlagStatus>
 8001752:	2801      	cmp	r0, #1
		retval = LOW_POWER_RESET;
 8001754:	bf14      	ite	ne
 8001756:	2400      	movne	r4, #0
 8001758:	2406      	moveq	r4, #6
 800175a:	e008      	b.n	800176e <getResetSource+0x56>

u8 getResetSource(void) {
	u8 retval = 0;

	if (RCC_GetFlagStatus(RCC_FLAG_PORRST) == SET)
		retval = POWER_RESET;
 800175c:	2402      	movs	r4, #2
 800175e:	e006      	b.n	800176e <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_PINRST) == SET)
		retval = PIN_RESET;
 8001760:	4604      	mov	r4, r0
 8001762:	e004      	b.n	800176e <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_SFTRST) == SET)
		retval = SOFT_RESET;
 8001764:	2403      	movs	r4, #3
 8001766:	e002      	b.n	800176e <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) == SET)
		retval = IWDG_RESET;
 8001768:	2404      	movs	r4, #4
 800176a:	e000      	b.n	800176e <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_WWDGRST) == SET)
		retval = WWDG_RESET;
 800176c:	2405      	movs	r4, #5
	else if (RCC_GetFlagStatus(RCC_FLAG_LPWRRST) == SET)
		retval = LOW_POWER_RESET;

	RCC_ClearFlag();
 800176e:	f001 fed6 	bl	800351e <RCC_ClearFlag>

	return retval;
}
 8001772:	4620      	mov	r0, r4
 8001774:	bd10      	pop	{r4, pc}

08001776 <mDelay>:
 * Return         : None
 *******************************************************************************/


void mDelay(u32 nTime)
{
 8001776:	b510      	push	{r4, lr}
 8001778:	4604      	mov	r4, r0

	  /* Enable the SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Enable);
 800177a:	2001      	movs	r0, #1
 800177c:	f002 f858 	bl	8003830 <SysTick_CounterCmd>

	  gwTimingDelay = nTime;
 8001780:	4b06      	ldr	r3, [pc, #24]	; (800179c <mDelay+0x26>)
 8001782:	601c      	str	r4, [r3, #0]

	  while(gwTimingDelay != 0);
 8001784:	681c      	ldr	r4, [r3, #0]
 8001786:	2c00      	cmp	r4, #0
 8001788:	d1fc      	bne.n	8001784 <mDelay+0xe>

	  /* Disable SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Disable);
 800178a:	f06f 0001 	mvn.w	r0, #1
 800178e:	f002 f84f 	bl	8003830 <SysTick_CounterCmd>
	  /* Clear SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001792:	4620      	mov	r0, r4

}
 8001794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  while(gwTimingDelay != 0);

	  /* Disable SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Disable);
	  /* Clear SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001798:	f002 b84a 	b.w	8003830 <SysTick_CounterCmd>
 800179c:	20000b90 	mulcs	r0, r0, fp

080017a0 <Dummy>:
}

u32 Dummy(u32 tmp)
{
	return tmp;
}
 80017a0:	4770      	bx	lr

080017a2 <uDelay>:

void uDelay(u32 uTime) {
 80017a2:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <uDelay+0x22>)
 80017a4:	b510      	push	{r4, lr}
 80017a6:	685a      	ldr	r2, [r3, #4]
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
 80017a8:	2400      	movs	r4, #0
 80017aa:	4284      	cmp	r4, r0
 80017ac:	d006      	beq.n	80017bc <uDelay+0x1a>
 80017ae:	2100      	movs	r1, #0
	{
		for( cnt=0; cnt < 10 ; cnt++ )
		{
			tmp +=Dummy(cnt);
 80017b0:	440a      	add	r2, r1
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
	{
		for( cnt=0; cnt < 10 ; cnt++ )
 80017b2:	3101      	adds	r1, #1
 80017b4:	290a      	cmp	r1, #10
 80017b6:	d1fb      	bne.n	80017b0 <uDelay+0xe>

void uDelay(u32 uTime) {
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
 80017b8:	3401      	adds	r4, #1
 80017ba:	e7f6      	b.n	80017aa <uDelay+0x8>
 80017bc:	605a      	str	r2, [r3, #4]
		for( cnt=0; cnt < 10 ; cnt++ )
		{
			tmp +=Dummy(cnt);
		}
	}
	tmpdly = tmp;
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	bd10      	pop	{r4, pc}
 80017c2:	bf00      	nop
 80017c4:	20000b90 	mulcs	r0, r0, fp

080017c8 <__ISR_DELAY>:
}

void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 80017c8:	4b03      	ldr	r3, [pc, #12]	; (80017d8 <__ISR_DELAY+0x10>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	b112      	cbz	r2, 80017d4 <__ISR_DELAY+0xc>
	{
		gwTimingDelay--;
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	3a01      	subs	r2, #1
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	20000b90 	mulcs	r0, r0, fp

080017dc <dxl_set_power>:

}

void dxl_set_power(PowerState state)
{
	if(state == ON) GPIO_SetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 80017dc:	2801      	cmp	r0, #1
 80017de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017e2:	4803      	ldr	r0, [pc, #12]	; (80017f0 <dxl_set_power+0x14>)
 80017e4:	d101      	bne.n	80017ea <dxl_set_power+0xe>
 80017e6:	f001 bac0 	b.w	8002d6a <GPIO_SetBits>
	else			GPIO_ResetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 80017ea:	f001 bac0 	b.w	8002d6e <GPIO_ResetBits>
 80017ee:	bf00      	nop
 80017f0:	40010c00 	andmi	r0, r1, r0, lsl #24

080017f4 <getVoltage>:
	//gbDxlPwr = state;
}

u8 getVoltage(void)
{
 80017f4:	b508      	push	{r3, lr}
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
 80017f6:	2000      	movs	r0, #0
 80017f8:	f000 f874 	bl	80018e4 <getADC>
}
 80017fc:	4b02      	ldr	r3, [pc, #8]	; (8001808 <getVoltage+0x14>)
	//gbDxlPwr = state;
}

u8 getVoltage(void)
{
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
 80017fe:	f3c0 100f 	ubfx	r0, r0, #4, #16
}
 8001802:	5c18      	ldrb	r0, [r3, r0]
 8001804:	bd08      	pop	{r3, pc}
 8001806:	bf00      	nop
 8001808:	20000142 	andcs	r0, r0, r2, asr #2

0800180c <EEPROM_Read>:


u16 EEPROM_Read( u32 Offset )
{
	u16* Adr;
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
 800180c:	0040      	lsls	r0, r0, #1
	return *Adr;
 800180e:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 8001812:	f500 20fe 	add.w	r0, r0, #520192	; 0x7f000
}
 8001816:	8800      	ldrh	r0, [r0, #0]
 8001818:	4770      	bx	lr

0800181a <EEPROM_Write>:

void EEPROM_Write( u32 Offset, u16 Data )
{
 800181a:	b570      	push	{r4, r5, r6, lr}
	volatile FLASH_Status FLASHStatus;
	u32 Adr;
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);
 800181c:	0044      	lsls	r4, r0, #1
 800181e:	f104 6400 	add.w	r4, r4, #134217728	; 0x8000000
 8001822:	f504 24fe 	add.w	r4, r4, #520192	; 0x7f000

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 8001826:	8823      	ldrh	r3, [r4, #0]
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 8001828:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 800182c:	428b      	cmp	r3, r1
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 800182e:	460d      	mov	r5, r1
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 8001830:	d03e      	beq.n	80018b0 <EEPROM_Write+0x96>
 8001832:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001836:	d23b      	bcs.n	80018b0 <EEPROM_Write+0x96>
 8001838:	2300      	movs	r3, #0


u16 EEPROM_Read( u32 Offset )
{
	u16* Adr;
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
 800183a:	005a      	lsls	r2, r3, #1
	return *Adr;
 800183c:	f102 6200 	add.w	r2, r2, #134217728	; 0x8000000
 8001840:	f502 22fe 	add.w	r2, r2, #520192	; 0x7f000

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
	{
		for( cnt=0; cnt<512; cnt++ )
		{
			Buffer[cnt] = EEPROM_Read(cnt);
 8001844:	8812      	ldrh	r2, [r2, #0]
 8001846:	ae02      	add	r6, sp, #8
 8001848:	f826 2013 	strh.w	r2, [r6, r3, lsl #1]
 800184c:	3301      	adds	r3, #1

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
	{
		for( cnt=0; cnt<512; cnt++ )
 800184e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001852:	d1f2      	bne.n	800183a <EEPROM_Write+0x20>
		{
			Buffer[cnt] = EEPROM_Read(cnt);
		}
		Buffer[Offset] = Data;
 8001854:	f826 5010 	strh.w	r5, [r6, r0, lsl #1]

		FLASH_Unlock();
 8001858:	f000 ffa6 	bl	80027a8 <FLASH_Unlock>
		/* Clear All pending flags */
		FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 800185c:	2035      	movs	r0, #53	; 0x35
 800185e:	f000 ffef 	bl	8002840 <FLASH_ClearFlag>

		if( (Data==0) || (EEPROM_Read(Offset)==0xFFFF) )
 8001862:	b125      	cbz	r5, 800186e <EEPROM_Write+0x54>
 8001864:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001868:	8822      	ldrh	r2, [r4, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d106      	bne.n	800187c <EEPROM_Write+0x62>
		{
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
 800186e:	4620      	mov	r0, r4
 8001870:	4629      	mov	r1, r5
 8001872:	f001 f8b5 	bl	80029e0 <FLASH_ProgramHalfWord>
 8001876:	f88d 0007 	strb.w	r0, [sp, #7]
 800187a:	e017      	b.n	80018ac <EEPROM_Write+0x92>
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 800187c:	480e      	ldr	r0, [pc, #56]	; (80018b8 <EEPROM_Write+0x9e>)
 800187e:	f001 f814 	bl	80028aa <FLASH_ErasePage>

			Adr = EEPROM_START_ADDRESS;
 8001882:	4c0d      	ldr	r4, [pc, #52]	; (80018b8 <EEPROM_Write+0x9e>)
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8001884:	f88d 0007 	strb.w	r0, [sp, #7]
 8001888:	f104 4378 	add.w	r3, r4, #4160749568	; 0xf8000000
 800188c:	f5a3 23fe 	sub.w	r3, r3, #520192	; 0x7f000

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
			{
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
 8001890:	5af1      	ldrh	r1, [r6, r3]
 8001892:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001896:	4299      	cmp	r1, r3
 8001898:	d004      	beq.n	80018a4 <EEPROM_Write+0x8a>
 800189a:	4620      	mov	r0, r4
 800189c:	f001 f8a0 	bl	80029e0 <FLASH_ProgramHalfWord>
 80018a0:	f88d 0007 	strb.w	r0, [sp, #7]
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
 80018a4:	4b05      	ldr	r3, [pc, #20]	; (80018bc <EEPROM_Write+0xa2>)
			{
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
				Adr += 2;
 80018a6:	3402      	adds	r4, #2
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
 80018a8:	429c      	cmp	r4, r3
 80018aa:	d1ed      	bne.n	8001888 <EEPROM_Write+0x6e>
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
				Adr += 2;
			}
		}

		FLASH_Lock();
 80018ac:	f000 ff88 	bl	80027c0 <FLASH_Lock>
	}
}
 80018b0:	f50d 6d81 	add.w	sp, sp, #1032	; 0x408
 80018b4:	bd70      	pop	{r4, r5, r6, pc}
 80018b6:	bf00      	nop
 80018b8:	0807f000 	stmdaeq	r7, {ip, sp, lr, pc}
 80018bc:	0807f400 	stmdaeq	r7, {sl, ip, sp, lr, pc}

080018c0 <EEPROM_Clear>:

void EEPROM_Clear( void )
{
 80018c0:	b507      	push	{r0, r1, r2, lr}
	volatile FLASH_Status FLASHStatus;

	FLASH_Unlock();
 80018c2:	f000 ff71 	bl	80027a8 <FLASH_Unlock>
	FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80018c6:	2035      	movs	r0, #53	; 0x35
 80018c8:	f000 ffba 	bl	8002840 <FLASH_ClearFlag>
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 80018cc:	4804      	ldr	r0, [pc, #16]	; (80018e0 <EEPROM_Clear+0x20>)
 80018ce:	f000 ffec 	bl	80028aa <FLASH_ErasePage>
 80018d2:	f88d 0007 	strb.w	r0, [sp, #7]
	FLASH_Lock();
 80018d6:	f000 ff73 	bl	80027c0 <FLASH_Lock>
}
 80018da:	b003      	add	sp, #12
 80018dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80018e0:	0807f000 	stmdaeq	r7, {ip, sp, lr, pc}

080018e4 <getADC>:



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 80018e4:	4b02      	ldr	r3, [pc, #8]	; (80018f0 <getADC+0xc>)
 80018e6:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
 80018ea:	b280      	uxth	r0, r0
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20000b9c 	mulcs	r0, ip, fp

080018f4 <__ISR_ADC>:



void __ISR_ADC(void)
{
 80018f4:	b570      	push	{r4, r5, r6, lr}

	ADC_Value[ADC_Channel_Index] 	= ADC_GetConversionValue(ADC1);
 80018f6:	4c21      	ldr	r4, [pc, #132]	; (800197c <__ISR_ADC+0x88>)
 80018f8:	4821      	ldr	r0, [pc, #132]	; (8001980 <__ISR_ADC+0x8c>)
 80018fa:	f894 5020 	ldrb.w	r5, [r4, #32]
 80018fe:	f000 fe2a 	bl	8002556 <ADC_GetConversionValue>
 8001902:	b2ed      	uxtb	r5, r5
 8001904:	f824 0015 	strh.w	r0, [r4, r5, lsl #1]
	ADC_Value[ADC_Channel_Index+8] 	= ADC_GetConversionValue(ADC2);
 8001908:	481e      	ldr	r0, [pc, #120]	; (8001984 <__ISR_ADC+0x90>)
 800190a:	f894 5020 	ldrb.w	r5, [r4, #32]
 800190e:	f000 fe22 	bl	8002556 <ADC_GetConversionValue>
 8001912:	3508      	adds	r5, #8
 8001914:	f824 0015 	strh.w	r0, [r4, r5, lsl #1]

	ADC_Channel_Index++;
 8001918:	f894 3020 	ldrb.w	r3, [r4, #32]
 800191c:	3301      	adds	r3, #1
 800191e:	b2db      	uxtb	r3, r3
 8001920:	f884 3020 	strb.w	r3, [r4, #32]

	if(ADC_Channel_Index==8)
 8001924:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001928:	2b08      	cmp	r3, #8
 800192a:	d018      	beq.n	800195e <__ISR_ADC+0x6a>
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
		}
	}


	ADC_RegularChannelConfig(ADC1, ADC_Channel[ADC_Channel_Index], 1 , ADC_SampleTime_239Cycles5);
 800192c:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001930:	4d15      	ldr	r5, [pc, #84]	; (8001988 <__ISR_ADC+0x94>)
 8001932:	b2db      	uxtb	r3, r3
 8001934:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8001938:	4811      	ldr	r0, [pc, #68]	; (8001980 <__ISR_ADC+0x8c>)
 800193a:	b2c9      	uxtb	r1, r1
 800193c:	2201      	movs	r2, #1
 800193e:	2307      	movs	r3, #7
 8001940:	f000 fdbe 	bl	80024c0 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel[ADC_Channel_Index+8], 1 , ADC_SampleTime_239Cycles5);
 8001944:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001948:	480e      	ldr	r0, [pc, #56]	; (8001984 <__ISR_ADC+0x90>)
 800194a:	3308      	adds	r3, #8
 800194c:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8001950:	2201      	movs	r2, #1
 8001952:	b2c9      	uxtb	r1, r1
 8001954:	2307      	movs	r3, #7
}
 8001956:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		}
	}


	ADC_RegularChannelConfig(ADC1, ADC_Channel[ADC_Channel_Index], 1 , ADC_SampleTime_239Cycles5);
	ADC_RegularChannelConfig(ADC2, ADC_Channel[ADC_Channel_Index+8], 1 , ADC_SampleTime_239Cycles5);
 800195a:	f000 bdb1 	b.w	80024c0 <ADC_RegularChannelConfig>
	ADC_Channel_Index++;

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
 800195e:	2300      	movs	r3, #0
 8001960:	f884 3020 	strb.w	r3, [r4, #32]
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8001964:	005a      	lsls	r2, r3, #1
 8001966:	3301      	adds	r3, #1



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 8001968:	f834 1013 	ldrh.w	r1, [r4, r3, lsl #1]
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 800196c:	4807      	ldr	r0, [pc, #28]	; (800198c <__ISR_ADC+0x98>)
 800196e:	3233      	adds	r2, #51	; 0x33
 8001970:	f3c1 018d 	ubfx	r1, r1, #2, #14

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
 8001974:	2b0f      	cmp	r3, #15
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8001976:	5211      	strh	r1, [r2, r0]

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
 8001978:	d1f4      	bne.n	8001964 <__ISR_ADC+0x70>
 800197a:	e7d7      	b.n	800192c <__ISR_ADC+0x38>
 800197c:	20000b9c 	mulcs	r0, ip, fp
 8001980:	40012400 	andmi	r2, r1, r0, lsl #8
 8001984:	40012800 	andmi	r2, r1, r0, lsl #16
 8001988:	20000244 	andcs	r0, r0, r4, asr #4
 800198c:	20000517 	andcs	r0, r0, r7, lsl r5

08001990 <BufferClear>:



void BufferClear(u8 PORT)
{
	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 8001990:	2801      	cmp	r0, #1
	{
		gwUSART_ZIGBEE_ReadPtr = gwUSART_ZIGBEE_WritePtr = 0;
 8001992:	bf01      	itttt	eq
 8001994:	4b02      	ldreq	r3, [pc, #8]	; (80019a0 <BufferClear+0x10>)
 8001996:	2200      	moveq	r2, #0
 8001998:	801a      	strheq	r2, [r3, #0]
 800199a:	805a      	strheq	r2, [r3, #2]
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	20000bbe 			; <UNDEFINED> instruction: 0x20000bbe

080019a4 <IsRXD_Ready>:

}

u8 IsRXD_Ready(u8 PORT)
{
	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 80019a4:	2801      	cmp	r0, #1
 80019a6:	d108      	bne.n	80019ba <IsRXD_Ready+0x16>
	{
		return (gwUSART_ZIGBEE_ReadPtr != gwUSART_ZIGBEE_WritePtr);
 80019a8:	4a05      	ldr	r2, [pc, #20]	; (80019c0 <IsRXD_Ready+0x1c>)
 80019aa:	8850      	ldrh	r0, [r2, #2]
 80019ac:	b283      	uxth	r3, r0
 80019ae:	8810      	ldrh	r0, [r2, #0]
 80019b0:	b280      	uxth	r0, r0
 80019b2:	1a18      	subs	r0, r3, r0
 80019b4:	bf18      	it	ne
 80019b6:	2001      	movne	r0, #1
 80019b8:	4770      	bx	lr
	}

	return -1;
 80019ba:	20ff      	movs	r0, #255	; 0xff
}
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	20000bbe 			; <UNDEFINED> instruction: 0x20000bbe

080019c4 <RxDBuffer>:

u8 RxDBuffer(u8 PORT)
{

	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 80019c4:	2801      	cmp	r0, #1
	{
		gwUSART_ZIGBEE_ReadPtr++;
 80019c6:	bf01      	itttt	eq
 80019c8:	4b07      	ldreq	r3, [pc, #28]	; (80019e8 <RxDBuffer+0x24>)
 80019ca:	885a      	ldrheq	r2, [r3, #2]
 80019cc:	3201      	addeq	r2, #1
 80019ce:	b292      	uxtheq	r2, r2
 80019d0:	bf01      	itttt	eq
 80019d2:	805a      	strheq	r2, [r3, #2]
		return (u8)(gwpUSART_ZIGBEE_Buffer[gwUSART_ZIGBEE_ReadPtr&USART_BUFFER_SIZE]);
 80019d4:	885a      	ldrheq	r2, [r3, #2]
 80019d6:	f3c2 0209 	ubfxeq	r2, r2, #0, #10
 80019da:	eb03 0342 	addeq.w	r3, r3, r2, lsl #1
 80019de:	bf06      	itte	eq
 80019e0:	8898      	ldrheq	r0, [r3, #4]
 80019e2:	b2c0      	uxtbeq	r0, r0
	}

	return -1;
 80019e4:	20ff      	movne	r0, #255	; 0xff
}
 80019e6:	4770      	bx	lr
 80019e8:	20000bbe 			; <UNDEFINED> instruction: 0x20000bbe

080019ec <TxDData>:

void TxDData(u8 PORT, u8 dat)
{
 80019ec:	b538      	push	{r3, r4, r5, lr}
 80019ee:	460d      	mov	r5, r1
	if( PORT == USART_DXL )
 80019f0:	b9e8      	cbnz	r0, 8001a2e <TxDData+0x42>
	{
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80019f2:	481b      	ldr	r0, [pc, #108]	; (8001a60 <TxDData+0x74>)
 80019f4:	2120      	movs	r1, #32
 80019f6:	f001 f9ba 	bl	8002d6e <GPIO_ResetBits>
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80019fa:	481a      	ldr	r0, [pc, #104]	; (8001a64 <TxDData+0x78>)
 80019fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a00:	f001 f9b3 	bl	8002d6a <GPIO_SetBits>

		USART_SendData(USART1,dat);		
 8001a04:	4818      	ldr	r0, [pc, #96]	; (8001a68 <TxDData+0x7c>)
 8001a06:	4629      	mov	r1, r5
 8001a08:	f002 fd7e 	bl	8004508 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 8001a0c:	4816      	ldr	r0, [pc, #88]	; (8001a68 <TxDData+0x7c>)
 8001a0e:	2140      	movs	r1, #64	; 0x40
 8001a10:	f002 fdd5 	bl	80045be <USART_GetFlagStatus>
 8001a14:	2800      	cmp	r0, #0
 8001a16:	d0f9      	beq.n	8001a0c <TxDData+0x20>

		GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8001a18:	4812      	ldr	r0, [pc, #72]	; (8001a64 <TxDData+0x78>)
 8001a1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a1e:	f001 f9a6 	bl	8002d6e <GPIO_ResetBits>
	else if( PORT == USART_PC )
	{
		USART_SendData(g_usartPC,dat);		
		while( USART_GetFlagStatus(g_usartPC, USART_FLAG_TC)==RESET );
	}
}
 8001a22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

		USART_SendData(USART1,dat);		
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );

		GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
		GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8001a26:	480e      	ldr	r0, [pc, #56]	; (8001a60 <TxDData+0x74>)
 8001a28:	2120      	movs	r1, #32
 8001a2a:	f001 b99e 	b.w	8002d6a <GPIO_SetBits>
	}
	else if( PORT == USART_ZIGBEE )
 8001a2e:	2801      	cmp	r0, #1
 8001a30:	d109      	bne.n	8001a46 <TxDData+0x5a>
	{
		USART_SendData(UART5,dat);
 8001a32:	480e      	ldr	r0, [pc, #56]	; (8001a6c <TxDData+0x80>)
 8001a34:	f002 fd68 	bl	8004508 <USART_SendData>
		while( USART_GetFlagStatus(UART5, USART_FLAG_TC)==RESET );
 8001a38:	480c      	ldr	r0, [pc, #48]	; (8001a6c <TxDData+0x80>)
 8001a3a:	2140      	movs	r1, #64	; 0x40
 8001a3c:	f002 fdbf 	bl	80045be <USART_GetFlagStatus>
 8001a40:	2800      	cmp	r0, #0
 8001a42:	d0f9      	beq.n	8001a38 <TxDData+0x4c>
 8001a44:	bd38      	pop	{r3, r4, r5, pc}
	}
	else if( PORT == USART_PC )
 8001a46:	2802      	cmp	r0, #2
 8001a48:	d109      	bne.n	8001a5e <TxDData+0x72>
	{
		USART_SendData(g_usartPC,dat);		
 8001a4a:	4c09      	ldr	r4, [pc, #36]	; (8001a70 <TxDData+0x84>)
 8001a4c:	6820      	ldr	r0, [r4, #0]
 8001a4e:	f002 fd5b 	bl	8004508 <USART_SendData>
		while( USART_GetFlagStatus(g_usartPC, USART_FLAG_TC)==RESET );
 8001a52:	6820      	ldr	r0, [r4, #0]
 8001a54:	2140      	movs	r1, #64	; 0x40
 8001a56:	f002 fdb2 	bl	80045be <USART_GetFlagStatus>
 8001a5a:	2800      	cmp	r0, #0
 8001a5c:	d0f9      	beq.n	8001a52 <TxDData+0x66>
 8001a5e:	bd38      	pop	{r3, r4, r5, pc}
 8001a60:	40010c00 	andmi	r0, r1, r0, lsl #24
 8001a64:	40011000 	andmi	r1, r1, r0
 8001a68:	40013800 	andmi	r3, r1, r0, lsl #16
 8001a6c:	40005000 	andmi	r5, r0, r0
 8001a70:	20000284 	andcs	r0, r0, r4, lsl #5

08001a74 <startPCTxData>:
	}
}

void startPCTxData(void)
{
 8001a74:	b538      	push	{r3, r4, r5, lr}
    if (gbTxD1Transmitting==0) {
 8001a76:	4b0d      	ldr	r3, [pc, #52]	; (8001aac <startPCTxData+0x38>)
 8001a78:	781a      	ldrb	r2, [r3, #0]
 8001a7a:	b9aa      	cbnz	r2, 8001aa8 <startPCTxData+0x34>
        gbTxD1Transmitting = 1;
 8001a7c:	2401      	movs	r4, #1
        USART_SendData(g_usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001a7e:	4a0c      	ldr	r2, [pc, #48]	; (8001ab0 <startPCTxData+0x3c>)
}

void startPCTxData(void)
{
    if (gbTxD1Transmitting==0) {
        gbTxD1Transmitting = 1;
 8001a80:	701c      	strb	r4, [r3, #0]
        USART_SendData(g_usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001a82:	7813      	ldrb	r3, [r2, #0]
 8001a84:	4d0b      	ldr	r5, [pc, #44]	; (8001ab4 <startPCTxData+0x40>)
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	1919      	adds	r1, r3, r4
 8001a8a:	b2c9      	uxtb	r1, r1
 8001a8c:	7011      	strb	r1, [r2, #0]
 8001a8e:	4a0a      	ldr	r2, [pc, #40]	; (8001ab8 <startPCTxData+0x44>)
 8001a90:	6828      	ldr	r0, [r5, #0]
 8001a92:	5cd1      	ldrb	r1, [r2, r3]
 8001a94:	f002 fd38 	bl	8004508 <USART_SendData>
        USART_ITConfig(g_usartPC, USART_IT_TC, ENABLE);
 8001a98:	6828      	ldr	r0, [r5, #0]
 8001a9a:	4622      	mov	r2, r4
        //TXD1_DATA = gbpTxD1Buffer[gbTxD1BufferReadPointer++];
    }
}
 8001a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
void startPCTxData(void)
{
    if (gbTxD1Transmitting==0) {
        gbTxD1Transmitting = 1;
        USART_SendData(g_usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
        USART_ITConfig(g_usartPC, USART_IT_TC, ENABLE);
 8001aa0:	f240 6126 	movw	r1, #1574	; 0x626
 8001aa4:	f002 bcd5 	b.w	8004452 <USART_ITConfig>
 8001aa8:	bd38      	pop	{r3, r4, r5, pc}
 8001aaa:	bf00      	nop
 8001aac:	20000677 	andcs	r0, r0, r7, ror r6
 8001ab0:	20000989 	andcs	r0, r0, r9, lsl #19
 8001ab4:	20000284 	andcs	r0, r0, r4, lsl #5
 8001ab8:	20000577 	andcs	r0, r0, r7, ror r5

08001abc <__ISR_USART_PC>:
}
#endif    


void __ISR_USART_PC(USART_TypeDef* usartPC)
{
 8001abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	u16 ReceivedData;

	if(USART_GetITStatus(usartPC, USART_IT_RXNE) != RESET)
 8001abe:	f240 5125 	movw	r1, #1317	; 0x525
}
#endif    


void __ISR_USART_PC(USART_TypeDef* usartPC)
{
 8001ac2:	4604      	mov	r4, r0
	u16 ReceivedData;

	if(USART_GetITStatus(usartPC, USART_IT_RXNE) != RESET)
 8001ac4:	f002 fd85 	bl	80045d2 <USART_GetITStatus>
 8001ac8:	4605      	mov	r5, r0
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(usartPC); 
 8001aca:	4620      	mov	r0, r4

void __ISR_USART_PC(USART_TypeDef* usartPC)
{
	u16 ReceivedData;

	if(USART_GetITStatus(usartPC, USART_IT_RXNE) != RESET)
 8001acc:	2d00      	cmp	r5, #0
 8001ace:	d043      	beq.n	8001b58 <__ISR_USART_PC+0x9c>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(usartPC); 
 8001ad0:	f002 fd1e 	bl	8004510 <USART_ReceiveData>
        g_usartPC = usartPC; // Remember that this the last PC connection we received data from...

		//LED_SetState(LED_TX, ON); //Rob disbaled 12/23/2011

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8001ad4:	4d31      	ldr	r5, [pc, #196]	; (8001b9c <__ISR_USART_PC+0xe0>)
 8001ad6:	4a32      	ldr	r2, [pc, #200]	; (8001ba0 <__ISR_USART_PC+0xe4>)
 8001ad8:	4932      	ldr	r1, [pc, #200]	; (8001ba4 <__ISR_USART_PC+0xe8>)

	if(USART_GetITStatus(usartPC, USART_IT_RXNE) != RESET)
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(usartPC); 
        g_usartPC = usartPC; // Remember that this the last PC connection we received data from...
 8001ada:	4b33      	ldr	r3, [pc, #204]	; (8001ba8 <__ISR_USART_PC+0xec>)

		//LED_SetState(LED_TX, ON); //Rob disbaled 12/23/2011

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8001adc:	4f33      	ldr	r7, [pc, #204]	; (8001bac <__ISR_USART_PC+0xf0>)

	if(USART_GetITStatus(usartPC, USART_IT_RXNE) != RESET)
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(usartPC); 
        g_usartPC = usartPC; // Remember that this the last PC connection we received data from...
 8001ade:	601c      	str	r4, [r3, #0]

		//LED_SetState(LED_TX, ON); //Rob disbaled 12/23/2011

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8001ae0:	7813      	ldrb	r3, [r2, #0]
 8001ae2:	782c      	ldrb	r4, [r5, #0]
 8001ae4:	780e      	ldrb	r6, [r1, #0]
 8001ae6:	b2c0      	uxtb	r0, r0
 8001ae8:	b2f6      	uxtb	r6, r6
 8001aea:	55b8      	strb	r0, [r7, r6]
 8001aec:	4e30      	ldr	r6, [pc, #192]	; (8001bb0 <__ISR_USART_PC+0xf4>)
 8001aee:	b2e4      	uxtb	r4, r4
 8001af0:	5530      	strb	r0, [r6, r4]
 8001af2:	4c30      	ldr	r4, [pc, #192]	; (8001bb4 <__ISR_USART_PC+0xf8>)
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	54e0      	strb	r0, [r4, r3]
		gbRxBufferWritePointer++;
 8001af8:	782b      	ldrb	r3, [r5, #0]
 8001afa:	3301      	adds	r3, #1
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	702b      	strb	r3, [r5, #0]
		gbRxD1BufferWritePointer++;
 8001b00:	780b      	ldrb	r3, [r1, #0]
 8001b02:	3301      	adds	r3, #1
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	700b      	strb	r3, [r1, #0]
		gbTxD0BufferWritePointer++;
 8001b08:	7813      	ldrb	r3, [r2, #0]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	7013      	strb	r3, [r2, #0]


		//if (TXD0_READY) {


		if(gbDXLForwarding)
 8001b10:	4b29      	ldr	r3, [pc, #164]	; (8001bb8 <__ISR_USART_PC+0xfc>)
 8001b12:	f893 3804 	ldrb.w	r3, [r3, #2052]	; 0x804
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d03f      	beq.n	8001b9a <__ISR_USART_PC+0xde>
		{
			if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8001b1a:	4828      	ldr	r0, [pc, #160]	; (8001bbc <__ISR_USART_PC+0x100>)
 8001b1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b20:	f001 f91a 	bl	8002d58 <GPIO_ReadOutputDataBit>
 8001b24:	2800      	cmp	r0, #0
 8001b26:	d138      	bne.n	8001b9a <__ISR_USART_PC+0xde>
				//if (TXD0_FINISH) {
				GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8001b28:	4825      	ldr	r0, [pc, #148]	; (8001bc0 <__ISR_USART_PC+0x104>)
 8001b2a:	2120      	movs	r1, #32
 8001b2c:	f001 f91f 	bl	8002d6e <GPIO_ResetBits>
				GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8001b30:	4822      	ldr	r0, [pc, #136]	; (8001bbc <__ISR_USART_PC+0x100>)
 8001b32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b36:	f001 f918 	bl	8002d6a <GPIO_SetBits>

				USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8001b3a:	4922      	ldr	r1, [pc, #136]	; (8001bc4 <__ISR_USART_PC+0x108>)
 8001b3c:	4822      	ldr	r0, [pc, #136]	; (8001bc8 <__ISR_USART_PC+0x10c>)
 8001b3e:	780b      	ldrb	r3, [r1, #0]
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	1c5a      	adds	r2, r3, #1
 8001b44:	b2d2      	uxtb	r2, r2
 8001b46:	700a      	strb	r2, [r1, #0]
 8001b48:	5ce1      	ldrb	r1, [r4, r3]
 8001b4a:	f002 fcdd 	bl	8004508 <USART_SendData>
				//gbTxD0BufferReadPointer &= 0x3FF;
				USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 8001b4e:	481e      	ldr	r0, [pc, #120]	; (8001bc8 <__ISR_USART_PC+0x10c>)
 8001b50:	f240 6126 	movw	r1, #1574	; 0x626
 8001b54:	2201      	movs	r2, #1
 8001b56:	e01c      	b.n	8001b92 <__ISR_USART_PC+0xd6>
			}
		}

	}
	else if(USART_GetITStatus(usartPC, USART_IT_TC) != RESET)
 8001b58:	f240 6126 	movw	r1, #1574	; 0x626
 8001b5c:	f002 fd39 	bl	80045d2 <USART_GetITStatus>
 8001b60:	b1d8      	cbz	r0, 8001b9a <__ISR_USART_PC+0xde>
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
 8001b62:	4a1a      	ldr	r2, [pc, #104]	; (8001bcc <__ISR_USART_PC+0x110>)
 8001b64:	4b1a      	ldr	r3, [pc, #104]	; (8001bd0 <__ISR_USART_PC+0x114>)
 8001b66:	7811      	ldrb	r1, [r2, #0]
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	4299      	cmp	r1, r3
 8001b6c:	d00b      	beq.n	8001b86 <__ISR_USART_PC+0xca>
			USART_SendData(usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001b6e:	7813      	ldrb	r3, [r2, #0]
 8001b70:	4620      	mov	r0, r4
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	1c59      	adds	r1, r3, #1
 8001b76:	b2c9      	uxtb	r1, r1
 8001b78:	7011      	strb	r1, [r2, #0]
 8001b7a:	4a16      	ldr	r2, [pc, #88]	; (8001bd4 <__ISR_USART_PC+0x118>)
 8001b7c:	5cd1      	ldrb	r1, [r2, r3]
			gbTxD1Transmitting = 0;
			USART_ITConfig(usartPC, USART_IT_TC, DISABLE);
		}
	}

}
 8001b7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

	}
	else if(USART_GetITStatus(usartPC, USART_IT_TC) != RESET)
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
			USART_SendData(usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001b82:	f002 bcc1 	b.w	8004508 <USART_SendData>
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
			USART_ITConfig(usartPC, USART_IT_TC, DISABLE);
 8001b86:	4620      	mov	r0, r4
 8001b88:	f240 6126 	movw	r1, #1574	; 0x626
 8001b8c:	462a      	mov	r2, r5
			USART_SendData(usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
 8001b8e:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <__ISR_USART_PC+0x11c>)
 8001b90:	701d      	strb	r5, [r3, #0]
			USART_ITConfig(usartPC, USART_IT_TC, DISABLE);
		}
	}

}
 8001b92:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
			USART_ITConfig(usartPC, USART_IT_TC, DISABLE);
 8001b96:	f002 bc5c 	b.w	8004452 <USART_ITConfig>
 8001b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b9c:	20000681 	andcs	r0, r0, r1, lsl #13
 8001ba0:	20000314 	andcs	r0, r0, r4, lsl r3
 8001ba4:	2000098b 	andcs	r0, r0, fp, lsl #19
 8001ba8:	20000284 	andcs	r0, r0, r4, lsl #5
 8001bac:	2000098c 	andcs	r0, r0, ip, lsl #19
 8001bb0:	20000682 	andcs	r0, r0, r2, lsl #13
 8001bb4:	20000316 	andcs	r0, r0, r6, lsl r3
 8001bb8:	20000bbe 			; <UNDEFINED> instruction: 0x20000bbe
 8001bbc:	40011000 	andmi	r1, r1, r0
 8001bc0:	40010c00 	andmi	r0, r1, r0, lsl #24
 8001bc4:	20000315 	andcs	r0, r0, r5, lsl r3
 8001bc8:	40013800 	andmi	r3, r1, r0, lsl #16
 8001bcc:	20000989 	andcs	r0, r0, r9, lsl #19
 8001bd0:	20000576 	andcs	r0, r0, r6, ror r5
 8001bd4:	20000577 	andcs	r0, r0, r7, ror r5
 8001bd8:	20000677 	andcs	r0, r0, r7, ror r6

08001bdc <__ISR_USART_DXL>:

}


void __ISR_USART_DXL(void)
{
 8001bdc:	b570      	push	{r4, r5, r6, lr}
	u16 ReceivedData;



	//GPIO_ResetBits(GPIOB, GPIO_Pin_13);
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8001bde:	4831      	ldr	r0, [pc, #196]	; (8001ca4 <__ISR_USART_DXL+0xc8>)
 8001be0:	f240 5125 	movw	r1, #1317	; 0x525
 8001be4:	f002 fcf5 	bl	80045d2 <USART_GetITStatus>
 8001be8:	4604      	mov	r4, r0
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART1);
 8001bea:	482e      	ldr	r0, [pc, #184]	; (8001ca4 <__ISR_USART_DXL+0xc8>)
	u16 ReceivedData;



	//GPIO_ResetBits(GPIOB, GPIO_Pin_13);
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8001bec:	2c00      	cmp	r4, #0
 8001bee:	d02f      	beq.n	8001c50 <__ISR_USART_DXL+0x74>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART1);
 8001bf0:	f002 fc8e 	bl	8004510 <USART_ReceiveData>

		//USART_SendData(USART1,(u8)ReceivedData);



		gbpTxD1Buffer[gbTxD1BufferWritePointer] = gbpRxD0Buffer[gbRxD0BufferWritePointer] = ReceivedData;
 8001bf4:	4a2c      	ldr	r2, [pc, #176]	; (8001ca8 <__ISR_USART_DXL+0xcc>)
 8001bf6:	492d      	ldr	r1, [pc, #180]	; (8001cac <__ISR_USART_DXL+0xd0>)
 8001bf8:	7813      	ldrb	r3, [r2, #0]
 8001bfa:	780c      	ldrb	r4, [r1, #0]
 8001bfc:	4d2c      	ldr	r5, [pc, #176]	; (8001cb0 <__ISR_USART_DXL+0xd4>)
 8001bfe:	4e2d      	ldr	r6, [pc, #180]	; (8001cb4 <__ISR_USART_DXL+0xd8>)
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	b2c0      	uxtb	r0, r0
 8001c04:	b2e4      	uxtb	r4, r4
 8001c06:	5528      	strb	r0, [r5, r4]
 8001c08:	54f0      	strb	r0, [r6, r3]
		gbRxD0BufferWritePointer++;
 8001c0a:	780b      	ldrb	r3, [r1, #0]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	700b      	strb	r3, [r1, #0]
		gbTxD1BufferWritePointer++;
 8001c12:	7813      	ldrb	r3, [r2, #0]
 8001c14:	3301      	adds	r3, #1
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	7013      	strb	r3, [r2, #0]

		//if( DxlPwr == Bit_SET )
		//{
		//}

		if (gbTxD1Transmitting==0) {
 8001c1a:	4b27      	ldr	r3, [pc, #156]	; (8001cb8 <__ISR_USART_DXL+0xdc>)
 8001c1c:	781a      	ldrb	r2, [r3, #0]
 8001c1e:	2a00      	cmp	r2, #0
 8001c20:	d13e      	bne.n	8001ca0 <__ISR_USART_DXL+0xc4>
			gbTxD1Transmitting = 1;
 8001c22:	2201      	movs	r2, #1
 8001c24:	701a      	strb	r2, [r3, #0]
			if( gbDxlPwr == Bit_SET )
 8001c26:	4b25      	ldr	r3, [pc, #148]	; (8001cbc <__ISR_USART_DXL+0xe0>)
 8001c28:	4c25      	ldr	r4, [pc, #148]	; (8001cc0 <__ISR_USART_DXL+0xe4>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	4d25      	ldr	r5, [pc, #148]	; (8001cc4 <__ISR_USART_DXL+0xe8>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d105      	bne.n	8001c3e <__ISR_USART_DXL+0x62>
			{
				USART_SendData(g_usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
 8001c32:	7823      	ldrb	r3, [r4, #0]
 8001c34:	6828      	ldr	r0, [r5, #0]
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	5cf1      	ldrb	r1, [r6, r3]
 8001c3a:	f002 fc65 	bl	8004508 <USART_SendData>
				//LED_SetState(LED_RX, ON);//Rob disabled 12/23/2011
			}
			gbTxD1BufferReadPointer++;
 8001c3e:	7823      	ldrb	r3, [r4, #0]
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(g_usartPC, USART_IT_TC, ENABLE);
 8001c40:	6828      	ldr	r0, [r5, #0]
			if( gbDxlPwr == Bit_SET )
			{
				USART_SendData(g_usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
				//LED_SetState(LED_RX, ON);//Rob disabled 12/23/2011
			}
			gbTxD1BufferReadPointer++;
 8001c42:	3301      	adds	r3, #1
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	7023      	strb	r3, [r4, #0]
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(g_usartPC, USART_IT_TC, ENABLE);
 8001c48:	f240 6126 	movw	r1, #1574	; 0x626
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	e023      	b.n	8001c98 <__ISR_USART_DXL+0xbc>
	}




	else if(USART_GetITStatus(USART1, USART_IT_TC) != RESET)
 8001c50:	f240 6126 	movw	r1, #1574	; 0x626
 8001c54:	f002 fcbd 	bl	80045d2 <USART_GetITStatus>
 8001c58:	b310      	cbz	r0, 8001ca0 <__ISR_USART_DXL+0xc4>
	{
		if (gbTxD0BufferReadPointer!=gbTxD0BufferWritePointer) {
 8001c5a:	4a1b      	ldr	r2, [pc, #108]	; (8001cc8 <__ISR_USART_DXL+0xec>)
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	; (8001ccc <__ISR_USART_DXL+0xf0>)
 8001c5e:	7811      	ldrb	r1, [r2, #0]
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	4299      	cmp	r1, r3
 8001c64:	d00b      	beq.n	8001c7e <__ISR_USART_DXL+0xa2>
			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8001c66:	7813      	ldrb	r3, [r2, #0]
 8001c68:	480e      	ldr	r0, [pc, #56]	; (8001ca4 <__ISR_USART_DXL+0xc8>)
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	1c59      	adds	r1, r3, #1
 8001c6e:	b2c9      	uxtb	r1, r1
 8001c70:	7011      	strb	r1, [r2, #0]
 8001c72:	4a17      	ldr	r2, [pc, #92]	; (8001cd0 <__ISR_USART_DXL+0xf4>)
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
		}
	}

}
 8001c74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}


	else if(USART_GetITStatus(USART1, USART_IT_TC) != RESET)
	{
		if (gbTxD0BufferReadPointer!=gbTxD0BufferWritePointer) {
			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8001c78:	5cd1      	ldrb	r1, [r2, r3]
 8001c7a:	f002 bc45 	b.w	8004508 <USART_SendData>
			//TxDHex8(data);
			//TxDString(USART_ZIGBEE,"\r\n");
		//    TXD0_FINISH = 1;
		}
		else {
			GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8001c7e:	4815      	ldr	r0, [pc, #84]	; (8001cd4 <__ISR_USART_DXL+0xf8>)
 8001c80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c84:	f001 f873 	bl	8002d6e <GPIO_ResetBits>
			GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8001c88:	4813      	ldr	r0, [pc, #76]	; (8001cd8 <__ISR_USART_DXL+0xfc>)
 8001c8a:	2120      	movs	r1, #32
 8001c8c:	f001 f86d 	bl	8002d6a <GPIO_SetBits>
			//LED_SetState(LED_TX, OFF);
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001c90:	f240 6126 	movw	r1, #1574	; 0x626
 8001c94:	4622      	mov	r2, r4
 8001c96:	4803      	ldr	r0, [pc, #12]	; (8001ca4 <__ISR_USART_DXL+0xc8>)
		}
	}

}
 8001c98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		else {
			GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
			GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
			//LED_SetState(LED_TX, OFF);
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001c9c:	f002 bbd9 	b.w	8004452 <USART_ITConfig>
 8001ca0:	bd70      	pop	{r4, r5, r6, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40013800 	andmi	r3, r1, r0, lsl #16
 8001ca8:	20000576 	andcs	r0, r0, r6, ror r5
 8001cac:	20000783 	andcs	r0, r0, r3, lsl #15
 8001cb0:	20000784 	andcs	r0, r0, r4, lsl #15
 8001cb4:	20000577 	andcs	r0, r0, r7, ror r5
 8001cb8:	20000677 	andcs	r0, r0, r7, ror r6
 8001cbc:	20000678 	andcs	r0, r0, r8, ror r6
 8001cc0:	20000989 	andcs	r0, r0, r9, lsl #19
 8001cc4:	20000284 	andcs	r0, r0, r4, lsl #5
 8001cc8:	20000315 	andcs	r0, r0, r5, lsl r3
 8001ccc:	20000314 	andcs	r0, r0, r4, lsl r3
 8001cd0:	20000316 	andcs	r0, r0, r6, lsl r3
 8001cd4:	40011000 	andmi	r1, r1, r0
 8001cd8:	40010c00 	andmi	r0, r1, r0, lsl #24

08001cdc <enableDXLForwarding>:

}

void enableDXLForwarding(void)
{
	gbDXLForwarding = 1;
 8001cdc:	4b02      	ldr	r3, [pc, #8]	; (8001ce8 <enableDXLForwarding+0xc>)
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 2804 	strb.w	r2, [r3, #2052]	; 0x804
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	20000bbe 			; <UNDEFINED> instruction: 0x20000bbe

08001cec <setBuzzerPlayLength>:



void setBuzzerPlayLength(u8 length)
{
	gbBuzzerPlayLength = length;
 8001cec:	4b01      	ldr	r3, [pc, #4]	; (8001cf4 <setBuzzerPlayLength+0x8>)
 8001cee:	7018      	strb	r0, [r3, #0]
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	200013c4 	andcs	r1, r0, r4, asr #7

08001cf8 <getBuzzerPlayLength>:
}

u8 getBuzzerPlayLength(void)
{
	return gbBuzzerPlayLength;
}
 8001cf8:	4b01      	ldr	r3, [pc, #4]	; (8001d00 <getBuzzerPlayLength+0x8>)
 8001cfa:	7818      	ldrb	r0, [r3, #0]
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	200013c4 	andcs	r1, r0, r4, asr #7

08001d04 <setBuzzerData>:

void setBuzzerData(u8 data)
{
	gbBuzzerData = data;
 8001d04:	4b01      	ldr	r3, [pc, #4]	; (8001d0c <setBuzzerData+0x8>)
 8001d06:	7058      	strb	r0, [r3, #1]
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	200013c4 	andcs	r1, r0, r4, asr #7

08001d10 <getBuzzerData>:
}

u8 getBuzzerData(void)
{
	return gbBuzzerData;
}
 8001d10:	4b01      	ldr	r3, [pc, #4]	; (8001d18 <getBuzzerData+0x8>)
 8001d12:	7858      	ldrb	r0, [r3, #1]
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	200013c4 	andcs	r1, r0, r4, asr #7

08001d1c <getBuzzerState>:

u8 getBuzzerState(void)
{
	return (Music_Play || Doremi_Play);
 8001d1c:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <getBuzzerState+0x14>)
 8001d1e:	885a      	ldrh	r2, [r3, #2]
 8001d20:	b922      	cbnz	r2, 8001d2c <getBuzzerState+0x10>
 8001d22:	8898      	ldrh	r0, [r3, #4]
 8001d24:	3000      	adds	r0, #0
 8001d26:	bf18      	it	ne
 8001d28:	2001      	movne	r0, #1
 8001d2a:	4770      	bx	lr
 8001d2c:	2001      	movs	r0, #1
}
 8001d2e:	4770      	bx	lr
 8001d30:	200013c4 	andcs	r1, r0, r4, asr #7

08001d34 <PlayDoremi>:
	}

}

void PlayDoremi(u16 index, u16 playTime)	// playTime unit : 0.1s
{
 8001d34:	2833      	cmp	r0, #51	; 0x33
 8001d36:	bf28      	it	cs
 8001d38:	2033      	movcs	r0, #51	; 0x33
	if (index > 51)
		index = 51;

	if (playTime > 50)
 8001d3a:	2932      	cmp	r1, #50	; 0x32
 8001d3c:	d803      	bhi.n	8001d46 <PlayDoremi+0x12>
		playTime = 50;
	else if (playTime == 0)
 8001d3e:	2900      	cmp	r1, #0
		playTime = 3;
 8001d40:	bf08      	it	eq
 8001d42:	2103      	moveq	r1, #3
 8001d44:	e000      	b.n	8001d48 <PlayDoremi+0x14>
{
	if (index > 51)
		index = 51;

	if (playTime > 50)
		playTime = 50;
 8001d46:	2132      	movs	r1, #50	; 0x32
	else if (playTime == 0)
		playTime = 3;

	Doremi_Index = index;
 8001d48:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <PlayDoremi+0x28>)
	Doremi_TimCount = playTime * 25;
 8001d4a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001d4e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
	Doremi_Play = 1;
 8001d52:	2201      	movs	r2, #1
	if (playTime > 50)
		playTime = 50;
	else if (playTime == 0)
		playTime = 3;

	Doremi_Index = index;
 8001d54:	80d8      	strh	r0, [r3, #6]
	Doremi_TimCount = playTime * 25;
 8001d56:	8119      	strh	r1, [r3, #8]
	Doremi_Play = 1;
 8001d58:	809a      	strh	r2, [r3, #4]
 8001d5a:	4770      	bx	lr
 8001d5c:	200013c4 	andcs	r1, r0, r4, asr #7

08001d60 <PlayMusic>:

}

void PlayMusic(u8 musicIndex)
{
	if (Music_Play)
 8001d60:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <PlayMusic+0x14>)
 8001d62:	885a      	ldrh	r2, [r3, #2]
 8001d64:	b92a      	cbnz	r2, 8001d72 <PlayMusic+0x12>
		return;

	if (musicIndex < MUSIC_N)
 8001d66:	2819      	cmp	r0, #25
	{
		Music_MusicIndex = musicIndex;
		Music_ReadIndex = 0;
 8001d68:	bf9f      	itttt	ls
 8001d6a:	819a      	strhls	r2, [r3, #12]
		Music_Play = 1;
 8001d6c:	2201      	movls	r2, #1
	if (Music_Play)
		return;

	if (musicIndex < MUSIC_N)
	{
		Music_MusicIndex = musicIndex;
 8001d6e:	8158      	strhls	r0, [r3, #10]
		Music_ReadIndex = 0;
		Music_Play = 1;
 8001d70:	805a      	strhls	r2, [r3, #2]
 8001d72:	4770      	bx	lr
 8001d74:	200013c4 	andcs	r1, r0, r4, asr #7

08001d78 <PlayBuzzer>:
	return (Music_Play || Doremi_Play);
}

void PlayBuzzer(void)
{
	if( gbBuzzerPlayLength == 0xFF )
 8001d78:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <PlayBuzzer+0x14>)
 8001d7a:	7819      	ldrb	r1, [r3, #0]
 8001d7c:	7858      	ldrb	r0, [r3, #1]
 8001d7e:	29ff      	cmp	r1, #255	; 0xff
 8001d80:	d101      	bne.n	8001d86 <PlayBuzzer+0xe>
	{
		PlayMusic(gbBuzzerData);
 8001d82:	f7ff bfed 	b.w	8001d60 <PlayMusic>
	}
	else
	{
		PlayDoremi(gbBuzzerData,gbBuzzerPlayLength);
 8001d86:	f7ff bfd5 	b.w	8001d34 <PlayDoremi>
 8001d8a:	bf00      	nop
 8001d8c:	200013c4 	andcs	r1, r0, r4, asr #7

08001d90 <SetBuzzer>:
		Music_Play = 1;
	}
}

void SetBuzzer(u16 periodUs)
{
 8001d90:	b538      	push	{r3, r4, r5, lr}
 8001d92:	4604      	mov	r4, r0
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
 8001d94:	4d05      	ldr	r5, [pc, #20]	; (8001dac <SetBuzzer+0x1c>)
 8001d96:	4621      	mov	r1, r4
 8001d98:	4628      	mov	r0, r5
 8001d9a:	f002 f99e 	bl	80040da <TIM_SetAutoreload>
	TIM_SetCompare4(TIM4, periodUs / 2);
 8001d9e:	4628      	mov	r0, r5
 8001da0:	0861      	lsrs	r1, r4, #1

}
 8001da2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

void SetBuzzer(u16 periodUs)
{
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
	TIM_SetCompare4(TIM4, periodUs / 2);
 8001da6:	f002 b9a0 	b.w	80040ea <TIM_SetCompare4>
 8001daa:	bf00      	nop
 8001dac:	40000800 	andmi	r0, r0, r0, lsl #16

08001db0 <setBuzzerOff>:
	}
}

void setBuzzerOff(void)
{
	Music_Play = Doremi_Play = 0;
 8001db0:	4b02      	ldr	r3, [pc, #8]	; (8001dbc <setBuzzerOff+0xc>)
 8001db2:	2000      	movs	r0, #0
 8001db4:	8098      	strh	r0, [r3, #4]
 8001db6:	8058      	strh	r0, [r3, #2]
	SetBuzzer(0);
 8001db8:	f7ff bfea 	b.w	8001d90 <SetBuzzer>
 8001dbc:	200013c4 	andcs	r1, r0, r4, asr #7

08001dc0 <__ISR_Buzzer_Manage>:
}

void __ISR_Buzzer_Manage(void)
{
 8001dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (Music_Play || Doremi_Play)
 8001dc2:	4b3d      	ldr	r3, [pc, #244]	; (8001eb8 <__ISR_Buzzer_Manage+0xf8>)
	else
	{
		// 마이크 인터럽트 enable.
	}

	if (Doremi_Play)
 8001dc4:	8898      	ldrh	r0, [r3, #4]
	SetBuzzer(0);
}

void __ISR_Buzzer_Manage(void)
{
	if (Music_Play || Doremi_Play)
 8001dc6:	8859      	ldrh	r1, [r3, #2]
 8001dc8:	461a      	mov	r2, r3
	else
	{
		// 마이크 인터럽트 enable.
	}

	if (Doremi_Play)
 8001dca:	b150      	cbz	r0, 8001de2 <__ISR_Buzzer_Manage+0x22>
	{
		if (!Doremi_TimCount)
 8001dcc:	8918      	ldrh	r0, [r3, #8]
 8001dce:	b908      	cbnz	r0, 8001dd4 <__ISR_Buzzer_Manage+0x14>
		{
			Doremi_Play = 0;
 8001dd0:	8098      	strh	r0, [r3, #4]
 8001dd2:	e06b      	b.n	8001eac <__ISR_Buzzer_Manage+0xec>
			SetBuzzer(0);
			return;
		}

		Doremi_TimCount--;
 8001dd4:	3801      	subs	r0, #1
 8001dd6:	8118      	strh	r0, [r3, #8]

		SetBuzzer(DoremiTable[Doremi_Index]);
 8001dd8:	88da      	ldrh	r2, [r3, #6]
 8001dda:	4b38      	ldr	r3, [pc, #224]	; (8001ebc <__ISR_Buzzer_Manage+0xfc>)
 8001ddc:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8001de0:	e064      	b.n	8001eac <__ISR_Buzzer_Manage+0xec>

		return;
	}

	// 정지 상태라면 종료.
	if (Music_Play == 0)
 8001de2:	2900      	cmp	r1, #0
 8001de4:	d066      	beq.n	8001eb4 <__ISR_Buzzer_Manage+0xf4>
		return;

	// 템포 카운트가 0이 되면,
	if (!Music_TempoCnt)
 8001de6:	89d9      	ldrh	r1, [r3, #14]
 8001de8:	2900      	cmp	r1, #0
 8001dea:	d155      	bne.n	8001e98 <__ISR_Buzzer_Manage+0xd8>
	{
		// 인덱스가 0이면 템포를 저장하고 인덱스를 +1.
		if (Music_ReadIndex == 0)
 8001dec:	899b      	ldrh	r3, [r3, #12]
 8001dee:	4f34      	ldr	r7, [pc, #208]	; (8001ec0 <__ISR_Buzzer_Manage+0x100>)
 8001df0:	b93b      	cbnz	r3, 8001e02 <__ISR_Buzzer_Manage+0x42>
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];
 8001df2:	8953      	ldrh	r3, [r2, #10]
 8001df4:	2101      	movs	r1, #1
 8001df6:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001dfa:	8191      	strh	r1, [r2, #12]
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8001e02:	8953      	ldrh	r3, [r2, #10]
 8001e04:	8991      	ldrh	r1, [r2, #12]
 8001e06:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001e0a:	4c2b      	ldr	r4, [pc, #172]	; (8001eb8 <__ISR_Buzzer_Manage+0xf8>)
 8001e0c:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8001e10:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 8001ec0 <__ISR_Buzzer_Manage+0x100>
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
 8001e14:	f3c0 16c3 	ubfx	r6, r0, #7, #4
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 8001e18:	f000 031f 	and.w	r3, r0, #31
	{
		// 인덱스가 0이면 템포를 저장하고 인덱스를 +1.
		if (Music_ReadIndex == 0)
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8001e1c:	8210      	strh	r0, [r2, #16]
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
 8001e1e:	8256      	strh	r6, [r2, #18]
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 8001e20:	8293      	strh	r3, [r2, #20]

		// 악보의 'Null'이 발견되면 종료.
		if (Music_CurrentPacket == S_NULL)
 8001e22:	b910      	cbnz	r0, 8001e2a <__ISR_Buzzer_Manage+0x6a>
		{
			Music_ReadIndex = 0;
 8001e24:	81a0      	strh	r0, [r4, #12]
			Music_Play = 0;
 8001e26:	8060      	strh	r0, [r4, #2]
 8001e28:	e040      	b.n	8001eac <__ISR_Buzzer_Manage+0xec>
			SetBuzzer(0);
			return;
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
 8001e2a:	f000 0520 	and.w	r5, r0, #32
 8001e2e:	b2ad      	uxth	r5, r5
 8001e30:	b165      	cbz	r5, 8001e4c <__ISR_Buzzer_Manage+0x8c>
		{
			Music_WaveFlag = 1;
			if (Music_CurrentPacket & S_WAVE_SIGN)
 8001e32:	0640      	lsls	r0, r0, #25
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
 8001e34:	bf48      	it	mi
 8001e36:	425b      	negmi	r3, r3
			else
				Music_WaveStep = (s16)Music_CurrentSound;
 8001e38:	8323      	strh	r3, [r4, #24]

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e3a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
		{
			Music_WaveFlag = 1;
 8001e3e:	2501      	movs	r5, #1
			if (Music_CurrentPacket & S_WAVE_SIGN)
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
			else
				Music_WaveStep = (s16)Music_CurrentSound;

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e40:	435e      	muls	r6, r3
			Music_ReadIndex++;
 8001e42:	3101      	adds	r1, #1
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
		{
			Music_WaveFlag = 1;
 8001e44:	82e5      	strh	r5, [r4, #22]
			if (Music_CurrentPacket & S_WAVE_SIGN)
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
			else
				Music_WaveStep = (s16)Music_CurrentSound;

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e46:	81d6      	strh	r6, [r2, #14]
			Music_ReadIndex++;
 8001e48:	8191      	strh	r1, [r2, #12]
			return;
 8001e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
 8001e4c:	2b1e      	cmp	r3, #30
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
			Music_ReadIndex++;
			return;
		}
		else
			Music_WaveFlag = 0;
 8001e4e:	82e5      	strh	r5, [r4, #22]

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
 8001e50:	d106      	bne.n	8001e60 <__ISR_Buzzer_Manage+0xa0>
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e52:	f8be 3068 	ldrh.w	r3, [lr, #104]	; 0x68
			Music_ReadIndex++;
 8001e56:	3101      	adds	r1, #1
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e58:	435e      	muls	r6, r3
			Music_ReadIndex++;
 8001e5a:	81a1      	strh	r1, [r4, #12]
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e5c:	81e6      	strh	r6, [r4, #14]
			Music_ReadIndex++;
			return;
 8001e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}

		if (Music_StartDelayFlag == 1)
 8001e60:	8b62      	ldrh	r2, [r4, #26]
 8001e62:	2a01      	cmp	r2, #1
 8001e64:	d115      	bne.n	8001e92 <__ISR_Buzzer_Manage+0xd2>
		{
			Music_StartDelayFlag = 0;
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e66:	f8be 2068 	ldrh.w	r2, [lr, #104]	; 0x68
			return;
		}

		if (Music_StartDelayFlag == 1)
		{
			Music_StartDelayFlag = 0;
 8001e6a:	8365      	strh	r5, [r4, #26]
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e6c:	4356      	muls	r6, r2
			// 현재 음계를 넣는다.
			SetBuzzer(SoundTable[Music_CurrentSound]);
 8001e6e:	4d13      	ldr	r5, [pc, #76]	; (8001ebc <__ISR_Buzzer_Manage+0xfc>)

		if (Music_StartDelayFlag == 1)
		{
			Music_StartDelayFlag = 0;
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e70:	81e6      	strh	r6, [r4, #14]
			// 현재 음계를 넣는다.
			SetBuzzer(SoundTable[Music_CurrentSound]);
 8001e72:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8001e76:	f8b3 0068 	ldrh.w	r0, [r3, #104]	; 0x68
 8001e7a:	f7ff ff89 	bl	8001d90 <SetBuzzer>
			Music_WaveBuffer = SoundTable[Music_CurrentSound];
 8001e7e:	8aa3      	ldrh	r3, [r4, #20]
 8001e80:	eb05 0543 	add.w	r5, r5, r3, lsl #1
 8001e84:	f8b5 3068 	ldrh.w	r3, [r5, #104]	; 0x68
 8001e88:	83a3      	strh	r3, [r4, #28]
			Music_ReadIndex++;
 8001e8a:	89a3      	ldrh	r3, [r4, #12]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	81a3      	strh	r3, [r4, #12]
 8001e90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else
			Music_StartDelayFlag = 1;
 8001e92:	2301      	movs	r3, #1
 8001e94:	8363      	strh	r3, [r4, #26]
 8001e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else
	{
		Music_TempoCnt--;

		if (Music_WaveFlag == 1)
 8001e98:	8ada      	ldrh	r2, [r3, #22]
			Music_StartDelayFlag = 1;

	}
	else
	{
		Music_TempoCnt--;
 8001e9a:	3901      	subs	r1, #1

		if (Music_WaveFlag == 1)
 8001e9c:	2a01      	cmp	r2, #1
			Music_StartDelayFlag = 1;

	}
	else
	{
		Music_TempoCnt--;
 8001e9e:	81d9      	strh	r1, [r3, #14]

		if (Music_WaveFlag == 1)
 8001ea0:	d108      	bne.n	8001eb4 <__ISR_Buzzer_Manage+0xf4>
		{
			Music_WaveBuffer = (u16)((s16)Music_WaveBuffer + Music_WaveStep);
 8001ea2:	8b9a      	ldrh	r2, [r3, #28]
 8001ea4:	8b18      	ldrh	r0, [r3, #24]
 8001ea6:	4410      	add	r0, r2
 8001ea8:	b280      	uxth	r0, r0
 8001eaa:	8398      	strh	r0, [r3, #28]
			SetBuzzer(Music_WaveBuffer);
		}
	}

}
 8001eac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Music_TempoCnt--;

		if (Music_WaveFlag == 1)
		{
			Music_WaveBuffer = (u16)((s16)Music_WaveBuffer + Music_WaveStep);
			SetBuzzer(Music_WaveBuffer);
 8001eb0:	f7ff bf6e 	b.w	8001d90 <SetBuzzer>
 8001eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	200013c4 	andcs	r1, r0, r4, asr #7
 8001ebc:	08004760 	stmdaeq	r0, {r5, r6, r8, r9, sl, lr}
 8001ec0:	20000288 	andcs	r0, r0, r8, lsl #5

08001ec4 <Push_SPI_Data>:
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8001ec4:	4a04      	ldr	r2, [pc, #16]	; (8001ed8 <Push_SPI_Data+0x14>)
 8001ec6:	b2c0      	uxtb	r0, r0
 8001ec8:	7813      	ldrb	r3, [r2, #0]
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	1c59      	adds	r1, r3, #1
 8001ece:	b2c9      	uxtb	r1, r1
 8001ed0:	4413      	add	r3, r2
 8001ed2:	7011      	strb	r1, [r2, #0]
 8001ed4:	7058      	strb	r0, [r3, #1]
 8001ed6:	4770      	bx	lr
 8001ed8:	200013e2 	andcs	r1, r0, r2, ror #7

08001edc <Clear_SPI_Data>:
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8001edc:	4b01      	ldr	r3, [pc, #4]	; (8001ee4 <Clear_SPI_Data+0x8>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	701a      	strb	r2, [r3, #0]
 8001ee2:	4770      	bx	lr
 8001ee4:	200013e2 	andcs	r1, r0, r2, ror #7

08001ee8 <CovertData>:
}

void CovertData(void)
{
 8001ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8001eea:	4b45      	ldr	r3, [pc, #276]	; (8002000 <CovertData+0x118>)
 8001eec:	78de      	ldrb	r6, [r3, #3]
 8001eee:	789a      	ldrb	r2, [r3, #2]
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001ef0:	7999      	ldrb	r1, [r3, #6]

void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8001ef2:	eb02 2606 	add.w	r6, r2, r6, lsl #8
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001ef6:	795a      	ldrb	r2, [r3, #5]
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001ef8:	7a58      	ldrb	r0, [r3, #9]
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001efa:	eb02 2101 	add.w	r1, r2, r1, lsl #8
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001efe:	7a1a      	ldrb	r2, [r3, #8]

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001f00:	7b1c      	ldrb	r4, [r3, #12]
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001f02:	eb02 2200 	add.w	r2, r2, r0, lsl #8

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001f06:	7ad8      	ldrb	r0, [r3, #11]
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001f08:	7bdd      	ldrb	r5, [r3, #15]

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001f0a:	eb00 2404 	add.w	r4, r0, r4, lsl #8
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001f0e:	7b98      	ldrb	r0, [r3, #14]
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001f10:	7c9f      	ldrb	r7, [r3, #18]
	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001f12:	eb00 2005 	add.w	r0, r0, r5, lsl #8
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001f16:	7c5d      	ldrb	r5, [r3, #17]

void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8001f18:	b2b6      	uxth	r6, r6
 8001f1a:	829e      	strh	r6, [r3, #20]
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001f1c:	eb05 2507 	add.w	r5, r5, r7, lsl #8
// 400dps /1023 0.39
	// 500dps /65535 0.007


	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
 8001f20:	b236      	sxth	r6, r6
 8001f22:	2740      	movs	r7, #64	; 0x40
 8001f24:	fb96 f6f7 	sdiv	r6, r6, r7
	temp = temp * 5 / 4;
 8001f28:	2704      	movs	r7, #4
 8001f2a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8001f2e:	fb96 f6f7 	sdiv	r6, r6, r7
	temp = 512 + temp;
 8001f32:	f506 7600 	add.w	r6, r6, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8001f36:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8001f3a:	bfa8      	it	ge
 8001f3c:	f240 36ff 	movwge	r6, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 8001f40:	4f30      	ldr	r7, [pc, #192]	; (8002004 <CovertData+0x11c>)
	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
 8001f42:	bfb8      	it	lt
 8001f44:	ea26 76e6 	biclt.w	r6, r6, r6, asr #31
	GW_GYRO_X = Gyro_X = temp;
 8001f48:	b2b6      	uxth	r6, r6
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001f4a:	b289      	uxth	r1, r1
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001f4c:	b292      	uxth	r2, r2

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001f4e:	b2a4      	uxth	r4, r4
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001f50:	b280      	uxth	r0, r0
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001f52:	b2ad      	uxth	r5, r5
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001f54:	82d9      	strh	r1, [r3, #22]
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001f56:	831a      	strh	r2, [r3, #24]

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001f58:	835c      	strh	r4, [r3, #26]
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001f5a:	8398      	strh	r0, [r3, #28]
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001f5c:	83dd      	strh	r5, [r3, #30]
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 8001f5e:	841e      	strh	r6, [r3, #32]

	// convert data s16 -> u10
	temp = Gyro_Y_raw /64;
 8001f60:	b209      	sxth	r1, r1
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 8001f62:	857e      	strh	r6, [r7, #42]	; 0x2a

	// convert data s16 -> u10
	temp = Gyro_Y_raw /64;
 8001f64:	2640      	movs	r6, #64	; 0x40
 8001f66:	fb91 f1f6 	sdiv	r1, r1, r6
	temp = temp * 5 / 4;
 8001f6a:	2604      	movs	r6, #4
 8001f6c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001f70:	fb91 f1f6 	sdiv	r1, r1, r6
	temp = 512 + temp;
 8001f74:	f501 7100 	add.w	r1, r1, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8001f78:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8001f7c:	bfac      	ite	ge
 8001f7e:	f240 31ff 	movwge	r1, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
 8001f82:	ea21 71e1 	biclt.w	r1, r1, r1, asr #31
	GW_GYRO_Y = Gyro_Y = temp;
 8001f86:	b289      	uxth	r1, r1
 8001f88:	8459      	strh	r1, [r3, #34]	; 0x22

	// convert data s16 -> u10
	temp = Gyro_Z_raw /64;
 8001f8a:	b212      	sxth	r2, r2
	temp = Gyro_Y_raw /64;
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_Y = Gyro_Y = temp;
 8001f8c:	8539      	strh	r1, [r7, #40]	; 0x28

	// convert data s16 -> u10
	temp = Gyro_Z_raw /64;
 8001f8e:	2140      	movs	r1, #64	; 0x40
 8001f90:	fb92 f2f1 	sdiv	r2, r2, r1
	temp = temp * 5 / 4;
 8001f94:	2104      	movs	r1, #4
 8001f96:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001f9a:	fb92 f2f1 	sdiv	r2, r2, r1
	temp = 512 + temp;
 8001f9e:	f502 7200 	add.w	r2, r2, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8001fa2:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001fa6:	bfac      	ite	ge
 8001fa8:	f240 32ff 	movwge	r2, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
 8001fac:	ea22 72e2 	biclt.w	r2, r2, r2, asr #31
	GW_GYRO_Z = Gyro_Z = temp;
 8001fb0:	b292      	uxth	r2, r2
 8001fb2:	849a      	strh	r2, [r3, #36]	; 0x24


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
 8001fb4:	b224      	sxth	r4, r4
	temp = Gyro_Z_raw /64;
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_Z = Gyro_Z = temp;
 8001fb6:	84fa      	strh	r2, [r7, #38]	; 0x26
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
 8001fb8:	b200      	sxth	r0, r0
	if(temp  < 0 ) temp = 0;
	GW_GYRO_Z = Gyro_Z = temp;


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
 8001fba:	2240      	movs	r2, #64	; 0x40
 8001fbc:	fb94 f4f2 	sdiv	r4, r4, r2
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
 8001fc0:	fb90 f0f2 	sdiv	r0, r0, r2

	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 8001fc4:	f240 31ff 	movw	r1, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
 8001fc8:	b22d      	sxth	r5, r5


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 8001fca:	f5c4 7400 	rsb	r4, r4, #512	; 0x200


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 8001fce:	f5c0 7000 	rsb	r0, r0, #512	; 0x200
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
 8001fd2:	fb95 f5f2 	sdiv	r5, r5, r2

	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 8001fd6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8001fda:	bf08      	it	eq
 8001fdc:	460c      	moveq	r4, r1

	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 8001fde:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8001fe2:	bf08      	it	eq
 8001fe4:	4608      	moveq	r0, r1


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 8001fe6:	f505 7500 	add.w	r5, r5, #512	; 0x200
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;
 8001fea:	b2a4      	uxth	r4, r4
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;
 8001fec:	b280      	uxth	r0, r0
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Z  = ACC_Z = temp;
 8001fee:	b2ad      	uxth	r5, r5
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;
 8001ff0:	84dc      	strh	r4, [r3, #38]	; 0x26
 8001ff2:	85bc      	strh	r4, [r7, #44]	; 0x2c
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;
 8001ff4:	8518      	strh	r0, [r3, #40]	; 0x28
 8001ff6:	85f8      	strh	r0, [r7, #46]	; 0x2e
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Z  = ACC_Z = temp;
 8001ff8:	855d      	strh	r5, [r3, #42]	; 0x2a
 8001ffa:	863d      	strh	r5, [r7, #48]	; 0x30
 8001ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ffe:	bf00      	nop
 8002000:	200013e2 	andcs	r1, r0, r2, ror #7
 8002004:	20000517 	andcs	r0, r0, r7, lsl r5

08002008 <getGyroX>:
}

u16 getGyroX(void)
{
	return Gyro_X;
}
 8002008:	4b01      	ldr	r3, [pc, #4]	; (8002010 <getGyroX+0x8>)
 800200a:	8c18      	ldrh	r0, [r3, #32]
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	200013e2 	andcs	r1, r0, r2, ror #7

08002014 <getGyroY>:
u16 getGyroY(void)
{
	return Gyro_Y;
}
 8002014:	4b01      	ldr	r3, [pc, #4]	; (800201c <getGyroY+0x8>)
 8002016:	8c58      	ldrh	r0, [r3, #34]	; 0x22
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	200013e2 	andcs	r1, r0, r2, ror #7

08002020 <getGyroZ>:
u16 getGyroZ(void)
{
	return Gyro_Z;
}
 8002020:	4b01      	ldr	r3, [pc, #4]	; (8002028 <getGyroZ+0x8>)
 8002022:	8c98      	ldrh	r0, [r3, #36]	; 0x24
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	200013e2 	andcs	r1, r0, r2, ror #7

0800202c <getACC_X>:

u16 getACC_X(void)
{
	return ACC_X;
}
 800202c:	4b01      	ldr	r3, [pc, #4]	; (8002034 <getACC_X+0x8>)
 800202e:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	200013e2 	andcs	r1, r0, r2, ror #7

08002038 <getACC_Y>:

u16 getACC_Y(void)
{
	return ACC_Y;
}
 8002038:	4b01      	ldr	r3, [pc, #4]	; (8002040 <getACC_Y+0x8>)
 800203a:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	200013e2 	andcs	r1, r0, r2, ror #7

08002044 <getACC_Z>:
u16 getACC_Z(void)
{
	return ACC_Z;
}
 8002044:	4b01      	ldr	r3, [pc, #4]	; (800204c <getACC_Z+0x8>)
 8002046:	8d58      	ldrh	r0, [r3, #42]	; 0x2a
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	200013e2 	andcs	r1, r0, r2, ror #7

08002050 <getGyroX_raw>:


s16 getGyroX_raw(void)
{
	return Gyro_X_raw;
}
 8002050:	4b01      	ldr	r3, [pc, #4]	; (8002058 <getGyroX_raw+0x8>)
 8002052:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 8002056:	4770      	bx	lr
 8002058:	200013e2 	andcs	r1, r0, r2, ror #7

0800205c <getGyroY_raw>:
s16 getGyroY_raw(void)
{
	return Gyro_Y_raw;
}
 800205c:	4b01      	ldr	r3, [pc, #4]	; (8002064 <getGyroY_raw+0x8>)
 800205e:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 8002062:	4770      	bx	lr
 8002064:	200013e2 	andcs	r1, r0, r2, ror #7

08002068 <getGyroZ_raw>:
s16 getGyroZ_raw(void)
{
	return Gyro_Z_raw;
}
 8002068:	4b01      	ldr	r3, [pc, #4]	; (8002070 <getGyroZ_raw+0x8>)
 800206a:	f9b3 0018 	ldrsh.w	r0, [r3, #24]
 800206e:	4770      	bx	lr
 8002070:	200013e2 	andcs	r1, r0, r2, ror #7

08002074 <getACC_X_raw>:

s16 getACC_X_raw(void)
{
	return ACC_X_raw;
}
 8002074:	4b01      	ldr	r3, [pc, #4]	; (800207c <getACC_X_raw+0x8>)
 8002076:	f9b3 001a 	ldrsh.w	r0, [r3, #26]
 800207a:	4770      	bx	lr
 800207c:	200013e2 	andcs	r1, r0, r2, ror #7

08002080 <getACC_Y_raw>:

s16 getACC_Y_raw(void)
{
	return ACC_Y_raw;
}
 8002080:	4b01      	ldr	r3, [pc, #4]	; (8002088 <getACC_Y_raw+0x8>)
 8002082:	f9b3 001c 	ldrsh.w	r0, [r3, #28]
 8002086:	4770      	bx	lr
 8002088:	200013e2 	andcs	r1, r0, r2, ror #7

0800208c <getACC_Z_raw>:
s16 getACC_Z_raw(void)
{
	return ACC_Z_raw;
}
 800208c:	4b01      	ldr	r3, [pc, #4]	; (8002094 <getACC_Z_raw+0x8>)
 800208e:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8002092:	4770      	bx	lr
 8002094:	200013e2 	andcs	r1, r0, r2, ror #7

08002098 <Gyro_Configuration>:


void Gyro_Configuration(void)
{
 8002098:	b508      	push	{r3, lr}


	// write 0x20FF
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800209a:	483c      	ldr	r0, [pc, #240]	; (800218c <Gyro_Configuration+0xf4>)
 800209c:	2102      	movs	r1, #2
 800209e:	f001 fb8f 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80020a2:	2800      	cmp	r0, #0
 80020a4:	d0f9      	beq.n	800209a <Gyro_Configuration+0x2>
	GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80020a6:	483a      	ldr	r0, [pc, #232]	; (8002190 <Gyro_Configuration+0xf8>)
 80020a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020ac:	f000 fe5f 	bl	8002d6e <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80020b0:	4836      	ldr	r0, [pc, #216]	; (800218c <Gyro_Configuration+0xf4>)
 80020b2:	2120      	movs	r1, #32
 80020b4:	f001 fb30 	bl	8003718 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80020b8:	4834      	ldr	r0, [pc, #208]	; (800218c <Gyro_Configuration+0xf4>)
 80020ba:	2102      	movs	r1, #2
 80020bc:	f001 fb80 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80020c0:	2800      	cmp	r0, #0
 80020c2:	d0f9      	beq.n	80020b8 <Gyro_Configuration+0x20>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80020c4:	4831      	ldr	r0, [pc, #196]	; (800218c <Gyro_Configuration+0xf4>)
 80020c6:	2101      	movs	r1, #1
 80020c8:	f001 fb7a 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80020cc:	2800      	cmp	r0, #0
 80020ce:	d0f9      	beq.n	80020c4 <Gyro_Configuration+0x2c>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80020d0:	482e      	ldr	r0, [pc, #184]	; (800218c <Gyro_Configuration+0xf4>)
 80020d2:	f001 fb23 	bl	800371c <SPI_I2S_ReceiveData>
 80020d6:	f7ff fef5 	bl	8001ec4 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0xFF);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80020da:	482c      	ldr	r0, [pc, #176]	; (800218c <Gyro_Configuration+0xf4>)
 80020dc:	21ff      	movs	r1, #255	; 0xff
 80020de:	f001 fb1b 	bl	8003718 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80020e2:	482a      	ldr	r0, [pc, #168]	; (800218c <Gyro_Configuration+0xf4>)
 80020e4:	2102      	movs	r1, #2
 80020e6:	f001 fb6b 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80020ea:	2800      	cmp	r0, #0
 80020ec:	d0f9      	beq.n	80020e2 <Gyro_Configuration+0x4a>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80020ee:	4827      	ldr	r0, [pc, #156]	; (800218c <Gyro_Configuration+0xf4>)
 80020f0:	2101      	movs	r1, #1
 80020f2:	f001 fb65 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80020f6:	2800      	cmp	r0, #0
 80020f8:	d0f9      	beq.n	80020ee <Gyro_Configuration+0x56>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80020fa:	4824      	ldr	r0, [pc, #144]	; (800218c <Gyro_Configuration+0xf4>)
 80020fc:	f001 fb0e 	bl	800371c <SPI_I2S_ReceiveData>
 8002100:	f7ff fee0 	bl	8001ec4 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8002104:	4822      	ldr	r0, [pc, #136]	; (8002190 <Gyro_Configuration+0xf8>)
 8002106:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800210a:	f000 fe2e 	bl	8002d6a <GPIO_SetBits>


	//write 0x2310
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800210e:	481f      	ldr	r0, [pc, #124]	; (800218c <Gyro_Configuration+0xf4>)
 8002110:	2102      	movs	r1, #2
 8002112:	f001 fb55 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 8002116:	2800      	cmp	r0, #0
 8002118:	d0f9      	beq.n	800210e <Gyro_Configuration+0x76>
	GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 800211a:	481d      	ldr	r0, [pc, #116]	; (8002190 <Gyro_Configuration+0xf8>)
 800211c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002120:	f000 fe25 	bl	8002d6e <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8002124:	4819      	ldr	r0, [pc, #100]	; (800218c <Gyro_Configuration+0xf4>)
 8002126:	2123      	movs	r1, #35	; 0x23
 8002128:	f001 faf6 	bl	8003718 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800212c:	4817      	ldr	r0, [pc, #92]	; (800218c <Gyro_Configuration+0xf4>)
 800212e:	2102      	movs	r1, #2
 8002130:	f001 fb46 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 8002134:	2800      	cmp	r0, #0
 8002136:	d0f9      	beq.n	800212c <Gyro_Configuration+0x94>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8002138:	4814      	ldr	r0, [pc, #80]	; (800218c <Gyro_Configuration+0xf4>)
 800213a:	2101      	movs	r1, #1
 800213c:	f001 fb40 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 8002140:	2800      	cmp	r0, #0
 8002142:	d0f9      	beq.n	8002138 <Gyro_Configuration+0xa0>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002144:	4811      	ldr	r0, [pc, #68]	; (800218c <Gyro_Configuration+0xf4>)
 8002146:	f001 fae9 	bl	800371c <SPI_I2S_ReceiveData>
 800214a:	f7ff febb 	bl	8001ec4 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x00);	//set to 0x00 as per Nimbro-OP // WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 800214e:	480f      	ldr	r0, [pc, #60]	; (800218c <Gyro_Configuration+0xf4>)
 8002150:	2100      	movs	r1, #0
 8002152:	f001 fae1 	bl	8003718 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002156:	480d      	ldr	r0, [pc, #52]	; (800218c <Gyro_Configuration+0xf4>)
 8002158:	2102      	movs	r1, #2
 800215a:	f001 fb31 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 800215e:	2800      	cmp	r0, #0
 8002160:	d0f9      	beq.n	8002156 <Gyro_Configuration+0xbe>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8002162:	480a      	ldr	r0, [pc, #40]	; (800218c <Gyro_Configuration+0xf4>)
 8002164:	2101      	movs	r1, #1
 8002166:	f001 fb2b 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 800216a:	2800      	cmp	r0, #0
 800216c:	d0f9      	beq.n	8002162 <Gyro_Configuration+0xca>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 800216e:	4807      	ldr	r0, [pc, #28]	; (800218c <Gyro_Configuration+0xf4>)
 8002170:	f001 fad4 	bl	800371c <SPI_I2S_ReceiveData>
 8002174:	f7ff fea6 	bl	8001ec4 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8002178:	4805      	ldr	r0, [pc, #20]	; (8002190 <Gyro_Configuration+0xf8>)
 800217a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800217e:	f000 fdf4 	bl	8002d6a <GPIO_SetBits>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8002182:	4b04      	ldr	r3, [pc, #16]	; (8002194 <Gyro_Configuration+0xfc>)
 8002184:	2200      	movs	r2, #0
 8002186:	701a      	strb	r2, [r3, #0]
 8002188:	bd08      	pop	{r3, pc}
 800218a:	bf00      	nop
 800218c:	40003800 	andmi	r3, r0, r0, lsl #16
 8002190:	40011000 	andmi	r1, r1, r0
 8002194:	200013e2 	andcs	r1, r0, r2, ror #7

08002198 <ACC_Configuration>:

}


void ACC_Configuration(void)
{
 8002198:	b508      	push	{r3, lr}

	// write 0x202F
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800219a:	483c      	ldr	r0, [pc, #240]	; (800228c <ACC_Configuration+0xf4>)
 800219c:	2102      	movs	r1, #2
 800219e:	f001 fb0f 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80021a2:	2800      	cmp	r0, #0
 80021a4:	d0f9      	beq.n	800219a <ACC_Configuration+0x2>
	GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80021a6:	483a      	ldr	r0, [pc, #232]	; (8002290 <ACC_Configuration+0xf8>)
 80021a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021ac:	f000 fddf 	bl	8002d6e <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80021b0:	4836      	ldr	r0, [pc, #216]	; (800228c <ACC_Configuration+0xf4>)
 80021b2:	2120      	movs	r1, #32
 80021b4:	f001 fab0 	bl	8003718 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80021b8:	4834      	ldr	r0, [pc, #208]	; (800228c <ACC_Configuration+0xf4>)
 80021ba:	2102      	movs	r1, #2
 80021bc:	f001 fb00 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80021c0:	2800      	cmp	r0, #0
 80021c2:	d0f9      	beq.n	80021b8 <ACC_Configuration+0x20>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80021c4:	4831      	ldr	r0, [pc, #196]	; (800228c <ACC_Configuration+0xf4>)
 80021c6:	2101      	movs	r1, #1
 80021c8:	f001 fafa 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80021cc:	2800      	cmp	r0, #0
 80021ce:	d0f9      	beq.n	80021c4 <ACC_Configuration+0x2c>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80021d0:	482e      	ldr	r0, [pc, #184]	; (800228c <ACC_Configuration+0xf4>)
 80021d2:	f001 faa3 	bl	800371c <SPI_I2S_ReceiveData>
 80021d6:	f7ff fe75 	bl	8001ec4 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x3F);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80021da:	482c      	ldr	r0, [pc, #176]	; (800228c <ACC_Configuration+0xf4>)
 80021dc:	213f      	movs	r1, #63	; 0x3f
 80021de:	f001 fa9b 	bl	8003718 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80021e2:	482a      	ldr	r0, [pc, #168]	; (800228c <ACC_Configuration+0xf4>)
 80021e4:	2102      	movs	r1, #2
 80021e6:	f001 faeb 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80021ea:	2800      	cmp	r0, #0
 80021ec:	d0f9      	beq.n	80021e2 <ACC_Configuration+0x4a>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80021ee:	4827      	ldr	r0, [pc, #156]	; (800228c <ACC_Configuration+0xf4>)
 80021f0:	2101      	movs	r1, #1
 80021f2:	f001 fae5 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80021f6:	2800      	cmp	r0, #0
 80021f8:	d0f9      	beq.n	80021ee <ACC_Configuration+0x56>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80021fa:	4824      	ldr	r0, [pc, #144]	; (800228c <ACC_Configuration+0xf4>)
 80021fc:	f001 fa8e 	bl	800371c <SPI_I2S_ReceiveData>
 8002200:	f7ff fe60 	bl	8001ec4 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8002204:	4822      	ldr	r0, [pc, #136]	; (8002290 <ACC_Configuration+0xf8>)
 8002206:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800220a:	f000 fdae 	bl	8002d6a <GPIO_SetBits>




	//write 0x2310
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800220e:	481f      	ldr	r0, [pc, #124]	; (800228c <ACC_Configuration+0xf4>)
 8002210:	2102      	movs	r1, #2
 8002212:	f001 fad5 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 8002216:	2800      	cmp	r0, #0
 8002218:	d0f9      	beq.n	800220e <ACC_Configuration+0x76>
	GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800221a:	481d      	ldr	r0, [pc, #116]	; (8002290 <ACC_Configuration+0xf8>)
 800221c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002220:	f000 fda5 	bl	8002d6e <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8002224:	4819      	ldr	r0, [pc, #100]	; (800228c <ACC_Configuration+0xf4>)
 8002226:	2123      	movs	r1, #35	; 0x23
 8002228:	f001 fa76 	bl	8003718 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800222c:	4817      	ldr	r0, [pc, #92]	; (800228c <ACC_Configuration+0xf4>)
 800222e:	2102      	movs	r1, #2
 8002230:	f001 fac6 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 8002234:	2800      	cmp	r0, #0
 8002236:	d0f9      	beq.n	800222c <ACC_Configuration+0x94>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8002238:	4814      	ldr	r0, [pc, #80]	; (800228c <ACC_Configuration+0xf4>)
 800223a:	2101      	movs	r1, #1
 800223c:	f001 fac0 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 8002240:	2800      	cmp	r0, #0
 8002242:	d0f9      	beq.n	8002238 <ACC_Configuration+0xa0>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002244:	4811      	ldr	r0, [pc, #68]	; (800228c <ACC_Configuration+0xf4>)
 8002246:	f001 fa69 	bl	800371c <SPI_I2S_ReceiveData>
 800224a:	f7ff fe3b 	bl	8001ec4 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x10);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 800224e:	480f      	ldr	r0, [pc, #60]	; (800228c <ACC_Configuration+0xf4>)
 8002250:	2110      	movs	r1, #16
 8002252:	f001 fa61 	bl	8003718 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002256:	480d      	ldr	r0, [pc, #52]	; (800228c <ACC_Configuration+0xf4>)
 8002258:	2102      	movs	r1, #2
 800225a:	f001 fab1 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 800225e:	2800      	cmp	r0, #0
 8002260:	d0f9      	beq.n	8002256 <ACC_Configuration+0xbe>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8002262:	480a      	ldr	r0, [pc, #40]	; (800228c <ACC_Configuration+0xf4>)
 8002264:	2101      	movs	r1, #1
 8002266:	f001 faab 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 800226a:	2800      	cmp	r0, #0
 800226c:	d0f9      	beq.n	8002262 <ACC_Configuration+0xca>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 800226e:	4807      	ldr	r0, [pc, #28]	; (800228c <ACC_Configuration+0xf4>)
 8002270:	f001 fa54 	bl	800371c <SPI_I2S_ReceiveData>
 8002274:	f7ff fe26 	bl	8001ec4 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8002278:	4805      	ldr	r0, [pc, #20]	; (8002290 <ACC_Configuration+0xf8>)
 800227a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800227e:	f000 fd74 	bl	8002d6a <GPIO_SetBits>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8002282:	4b04      	ldr	r3, [pc, #16]	; (8002294 <ACC_Configuration+0xfc>)
 8002284:	2200      	movs	r2, #0
 8002286:	701a      	strb	r2, [r3, #0]
 8002288:	bd08      	pop	{r3, pc}
 800228a:	bf00      	nop
 800228c:	40003800 	andmi	r3, r0, r0, lsl #16
 8002290:	40011000 	andmi	r1, r1, r0
 8002294:	200013e2 	andcs	r1, r0, r2, ror #7

08002298 <__GYRO_ACC_READ_ISR>:

}


void __GYRO_ACC_READ_ISR(void)
{
 8002298:	b538      	push	{r3, r4, r5, lr}

	int i;

	//gyro read
	for(i=0;i<9;i++)
 800229a:	2400      	movs	r4, #0
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800229c:	4832      	ldr	r0, [pc, #200]	; (8002368 <__GYRO_ACC_READ_ISR+0xd0>)
 800229e:	2102      	movs	r1, #2
 80022a0:	f001 fa8e 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80022a4:	2800      	cmp	r0, #0
 80022a6:	d0f9      	beq.n	800229c <__GYRO_ACC_READ_ISR+0x4>
		GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 80022a8:	4d30      	ldr	r5, [pc, #192]	; (800236c <__GYRO_ACC_READ_ISR+0xd4>)

	//gyro read
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
		GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80022aa:	4831      	ldr	r0, [pc, #196]	; (8002370 <__GYRO_ACC_READ_ISR+0xd8>)
 80022ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022b0:	f000 fd5d 	bl	8002d6e <GPIO_ResetBits>

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 80022b4:	5d29      	ldrb	r1, [r5, r4]
 80022b6:	482c      	ldr	r0, [pc, #176]	; (8002368 <__GYRO_ACC_READ_ISR+0xd0>)
 80022b8:	f001 fa2e 	bl	8003718 <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80022bc:	482a      	ldr	r0, [pc, #168]	; (8002368 <__GYRO_ACC_READ_ISR+0xd0>)
 80022be:	2102      	movs	r1, #2
 80022c0:	f001 fa7e 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80022c4:	2800      	cmp	r0, #0
 80022c6:	d0f9      	beq.n	80022bc <__GYRO_ACC_READ_ISR+0x24>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80022c8:	4827      	ldr	r0, [pc, #156]	; (8002368 <__GYRO_ACC_READ_ISR+0xd0>)
 80022ca:	2101      	movs	r1, #1
 80022cc:	f001 fa78 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 80022d0:	2800      	cmp	r0, #0
 80022d2:	d0f9      	beq.n	80022c8 <__GYRO_ACC_READ_ISR+0x30>
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80022d4:	4824      	ldr	r0, [pc, #144]	; (8002368 <__GYRO_ACC_READ_ISR+0xd0>)
 80022d6:	f001 fa21 	bl	800371c <SPI_I2S_ReceiveData>
 80022da:	f7ff fdf3 	bl	8001ec4 <Push_SPI_Data>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80022de:	3401      	adds	r4, #1
 80022e0:	2303      	movs	r3, #3
 80022e2:	fb94 f3f3 	sdiv	r3, r4, r3
 80022e6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80022ea:	429c      	cmp	r4, r3
 80022ec:	d104      	bne.n	80022f8 <__GYRO_ACC_READ_ISR+0x60>
 80022ee:	4820      	ldr	r0, [pc, #128]	; (8002370 <__GYRO_ACC_READ_ISR+0xd8>)
 80022f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022f4:	f000 fd39 	bl	8002d6a <GPIO_SetBits>
{

	int i;

	//gyro read
	for(i=0;i<9;i++)
 80022f8:	2c09      	cmp	r4, #9
 80022fa:	d1cf      	bne.n	800229c <__GYRO_ACC_READ_ISR+0x4>
 80022fc:	2400      	movs	r4, #0


	//acc read
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80022fe:	481a      	ldr	r0, [pc, #104]	; (8002368 <__GYRO_ACC_READ_ISR+0xd0>)
 8002300:	2102      	movs	r1, #2
 8002302:	f001 fa5d 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 8002306:	2800      	cmp	r0, #0
 8002308:	d0f9      	beq.n	80022fe <__GYRO_ACC_READ_ISR+0x66>
		GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800230a:	4819      	ldr	r0, [pc, #100]	; (8002370 <__GYRO_ACC_READ_ISR+0xd8>)
 800230c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002310:	f000 fd2d 	bl	8002d6e <GPIO_ResetBits>

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 8002314:	5d29      	ldrb	r1, [r5, r4]
 8002316:	4814      	ldr	r0, [pc, #80]	; (8002368 <__GYRO_ACC_READ_ISR+0xd0>)
 8002318:	f001 f9fe 	bl	8003718 <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800231c:	4812      	ldr	r0, [pc, #72]	; (8002368 <__GYRO_ACC_READ_ISR+0xd0>)
 800231e:	2102      	movs	r1, #2
 8002320:	f001 fa4e 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 8002324:	2800      	cmp	r0, #0
 8002326:	d0f9      	beq.n	800231c <__GYRO_ACC_READ_ISR+0x84>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8002328:	480f      	ldr	r0, [pc, #60]	; (8002368 <__GYRO_ACC_READ_ISR+0xd0>)
 800232a:	2101      	movs	r1, #1
 800232c:	f001 fa48 	bl	80037c0 <SPI_I2S_GetFlagStatus>
 8002330:	2800      	cmp	r0, #0
 8002332:	d0f9      	beq.n	8002328 <__GYRO_ACC_READ_ISR+0x90>
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002334:	480c      	ldr	r0, [pc, #48]	; (8002368 <__GYRO_ACC_READ_ISR+0xd0>)
 8002336:	f001 f9f1 	bl	800371c <SPI_I2S_ReceiveData>
 800233a:	f7ff fdc3 	bl	8001ec4 <Push_SPI_Data>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800233e:	3401      	adds	r4, #1
 8002340:	2303      	movs	r3, #3
 8002342:	fb94 f3f3 	sdiv	r3, r4, r3
 8002346:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800234a:	429c      	cmp	r4, r3
 800234c:	d104      	bne.n	8002358 <__GYRO_ACC_READ_ISR+0xc0>
 800234e:	4808      	ldr	r0, [pc, #32]	; (8002370 <__GYRO_ACC_READ_ISR+0xd8>)
 8002350:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002354:	f000 fd09 	bl	8002d6a <GPIO_SetBits>
	}
	//GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);


	//acc read
	for(i=0;i<9;i++)
 8002358:	2c09      	cmp	r4, #9
 800235a:	d1d0      	bne.n	80022fe <__GYRO_ACC_READ_ISR+0x66>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
	}
	//GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	CovertData();
 800235c:	f7ff fdc4 	bl	8001ee8 <CovertData>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8002360:	4b04      	ldr	r3, [pc, #16]	; (8002374 <__GYRO_ACC_READ_ISR+0xdc>)
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]
 8002366:	bd38      	pop	{r3, r4, r5, pc}
 8002368:	40003800 	andmi	r3, r0, r0, lsl #16
 800236c:	200002f2 	strdcs	r0, [r0], -r2
 8002370:	40011000 	andmi	r1, r1, r0
 8002374:	200013e2 	andcs	r1, r0, r2, ror #7

08002378 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8002378:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 800237a:	4b14      	ldr	r3, [pc, #80]	; (80023cc <ADC_DeInit+0x54>)
 800237c:	4298      	cmp	r0, r3
 800237e:	d00f      	beq.n	80023a0 <ADC_DeInit+0x28>
 8002380:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8002384:	4298      	cmp	r0, r3
 8002386:	d013      	beq.n	80023b0 <ADC_DeInit+0x38>
 8002388:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 800238c:	4298      	cmp	r0, r3
 800238e:	d11b      	bne.n	80023c8 <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8002390:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002394:	2101      	movs	r1, #1
 8002396:	f001 f86d 	bl	8003474 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 800239a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800239e:	e00e      	b.n	80023be <ADC_DeInit+0x46>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 80023a0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80023a4:	2101      	movs	r1, #1
 80023a6:	f001 f865 	bl	8003474 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 80023aa:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80023ae:	e006      	b.n	80023be <ADC_DeInit+0x46>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 80023b0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80023b4:	2101      	movs	r1, #1
 80023b6:	f001 f85d 	bl	8003474 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 80023ba:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80023be:	2100      	movs	r1, #0
      break; 

    default:
      break;
  }
}
 80023c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 80023c4:	f001 b856 	b.w	8003474 <RCC_APB2PeriphResetCmd>
 80023c8:	bd08      	pop	{r3, pc}
 80023ca:	bf00      	nop
 80023cc:	40012800 	andmi	r2, r1, r0, lsl #16

080023d0 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80023d0:	6843      	ldr	r3, [r0, #4]
*                    ADC peripheral.
* Output         : None
* Return         : None
******************************************************************************/
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80023d2:	b510      	push	{r4, lr}

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 80023d4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80023d8:	680b      	ldr	r3, [r1, #0]
 80023da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023de:	4313      	orrs	r3, r2
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 80023e0:	790a      	ldrb	r2, [r1, #4]
 80023e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80023e6:	6043      	str	r3, [r0, #4]
 80023e8:	688a      	ldr	r2, [r1, #8]
 80023ea:	68cb      	ldr	r3, [r1, #12]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80023ec:	6884      	ldr	r4, [r0, #8]
 80023ee:	431a      	orrs	r2, r3
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 80023f0:	4b08      	ldr	r3, [pc, #32]	; (8002414 <ADC_Init+0x44>)
 80023f2:	4023      	ands	r3, r4
 80023f4:	4313      	orrs	r3, r2
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80023f6:	794a      	ldrb	r2, [r1, #5]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80023f8:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80023fc:	6083      	str	r3, [r0, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80023fe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8002400:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 8002404:	7c0b      	ldrb	r3, [r1, #16]
 8002406:	3b01      	subs	r3, #1
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8002408:	b2db      	uxtb	r3, r3
 800240a:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800240e:	62c3      	str	r3, [r0, #44]	; 0x2c
 8002410:	bd10      	pop	{r4, pc}
 8002412:	bf00      	nop
 8002414:	fff1f7fd 			; <UNDEFINED> instruction: 0xfff1f7fd

08002418 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8002418:	2300      	movs	r3, #0
 800241a:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 800241c:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 800241e:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8002420:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8002422:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8002424:	2301      	movs	r3, #1
 8002426:	7403      	strb	r3, [r0, #16]
 8002428:	4770      	bx	lr

0800242a <ADC_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 800242a:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800242c:	b111      	cbz	r1, 8002434 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	e001      	b.n	8002438 <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8002434:	f023 0301 	bic.w	r3, r3, #1
 8002438:	6083      	str	r3, [r0, #8]
 800243a:	4770      	bx	lr

0800243c <ADC_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 800243c:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800243e:	b111      	cbz	r1, 8002446 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8002440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002444:	e001      	b.n	800244a <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8002446:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800244a:	6083      	str	r3, [r0, #8]
 800244c:	4770      	bx	lr

0800244e <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 800244e:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8002450:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;

  if (NewState != DISABLE)
 8002452:	b10a      	cbz	r2, 8002458 <ADC_ITConfig+0xa>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8002454:	4319      	orrs	r1, r3
 8002456:	e001      	b.n	800245c <ADC_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8002458:	ea23 0101 	bic.w	r1, r3, r1
 800245c:	6041      	str	r1, [r0, #4]
 800245e:	4770      	bx	lr

08002460 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8002460:	6883      	ldr	r3, [r0, #8]
 8002462:	f043 0308 	orr.w	r3, r3, #8
 8002466:	6083      	str	r3, [r0, #8]
 8002468:	4770      	bx	lr

0800246a <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 800246a:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 800246c:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8002470:	4770      	bx	lr

08002472 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8002472:	6883      	ldr	r3, [r0, #8]
 8002474:	f043 0304 	orr.w	r3, r3, #4
 8002478:	6083      	str	r3, [r0, #8]
 800247a:	4770      	bx	lr

0800247c <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 800247c:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 800247e:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8002482:	4770      	bx	lr

08002484 <ADC_SoftwareStartConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8002484:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002486:	b111      	cbz	r1, 800248e <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8002488:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 800248c:	e001      	b.n	8002492 <ADC_SoftwareStartConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 800248e:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8002492:	6083      	str	r3, [r0, #8]
 8002494:	4770      	bx	lr

08002496 <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8002496:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8002498:	f3c0 5080 	ubfx	r0, r0, #22, #1
 800249c:	4770      	bx	lr

0800249e <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 800249e:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 80024a0:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 80024a2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 80024a6:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 80024aa:	6043      	str	r3, [r0, #4]
 80024ac:	4770      	bx	lr

080024ae <ADC_DiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80024ae:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80024b0:	b111      	cbz	r1, 80024b8 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80024b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024b6:	e001      	b.n	80024bc <ADC_DiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 80024b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80024bc:	6043      	str	r3, [r0, #4]
 80024be:	4770      	bx	lr

080024c0 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80024c0:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 80024c2:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80024c4:	d90c      	bls.n	80024e0 <ADC_RegularChannelConfig+0x20>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 80024c6:	f1a1 040a 	sub.w	r4, r1, #10

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80024ca:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 80024cc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80024d0:	2507      	movs	r5, #7
 80024d2:	40a5      	lsls	r5, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80024d4:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80024d8:	40a3      	lsls	r3, r4
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80024da:	432b      	orrs	r3, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80024dc:	60c3      	str	r3, [r0, #12]
 80024de:	e009      	b.n	80024f4 <ADC_RegularChannelConfig+0x34>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80024e0:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80024e2:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 80024e6:	2407      	movs	r4, #7
 80024e8:	40b4      	lsls	r4, r6
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80024ea:	ea25 0404 	bic.w	r4, r5, r4
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
 80024ee:	40b3      	lsls	r3, r6
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80024f0:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80024f2:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80024f4:	2a06      	cmp	r2, #6
 80024f6:	d80b      	bhi.n	8002510 <ADC_RegularChannelConfig+0x50>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80024f8:	3a01      	subs	r2, #1
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80024fa:	6b44      	ldr	r4, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80024fc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002500:	231f      	movs	r3, #31
 8002502:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8002504:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
 8002508:	4091      	lsls	r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800250a:	4319      	orrs	r1, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 800250c:	6341      	str	r1, [r0, #52]	; 0x34
 800250e:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8002510:	2a0c      	cmp	r2, #12
 8002512:	d80b      	bhi.n	800252c <ADC_RegularChannelConfig+0x6c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8002514:	3a07      	subs	r2, #7
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8002516:	6b04      	ldr	r4, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8002518:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800251c:	231f      	movs	r3, #31
 800251e:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8002520:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
 8002524:	4091      	lsls	r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8002526:	4319      	orrs	r1, r3
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8002528:	6301      	str	r1, [r0, #48]	; 0x30
 800252a:	bd70      	pop	{r4, r5, r6, pc}
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 800252c:	3a0d      	subs	r2, #13
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800252e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8002530:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002534:	231f      	movs	r3, #31
 8002536:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8002538:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
 800253c:	4091      	lsls	r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800253e:	4319      	orrs	r1, r3
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8002540:	62c1      	str	r1, [r0, #44]	; 0x2c
 8002542:	bd70      	pop	{r4, r5, r6, pc}

08002544 <ADC_ExternalTrigConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8002544:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002546:	b111      	cbz	r1, 800254e <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8002548:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800254c:	e001      	b.n	8002552 <ADC_ExternalTrigConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 800254e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002552:	6083      	str	r3, [r0, #8]
 8002554:	4770      	bx	lr

08002556 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8002556:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 8002558:	b280      	uxth	r0, r0
 800255a:	4770      	bx	lr

0800255c <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 800255c:	4b01      	ldr	r3, [pc, #4]	; (8002564 <ADC_GetDualModeConversionValue+0x8>)
 800255e:	6818      	ldr	r0, [r3, #0]
}
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	4001244c 	andmi	r2, r1, ip, asr #8

08002568 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8002568:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800256a:	b111      	cbz	r1, 8002572 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 800256c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002570:	e001      	b.n	8002576 <ADC_AutoInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8002572:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002576:	6043      	str	r3, [r0, #4]
 8002578:	4770      	bx	lr

0800257a <ADC_InjectedDiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 800257a:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800257c:	b111      	cbz	r1, 8002584 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 800257e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002582:	e001      	b.n	8002588 <ADC_InjectedDiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8002584:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002588:	6043      	str	r3, [r0, #4]
 800258a:	4770      	bx	lr

0800258c <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 800258c:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 800258e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8002592:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8002594:	6081      	str	r1, [r0, #8]
 8002596:	4770      	bx	lr

08002598 <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8002598:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800259a:	b111      	cbz	r1, 80025a2 <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 800259c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025a0:	e001      	b.n	80025a6 <ADC_ExternalTrigInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 80025a2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80025a6:	6083      	str	r3, [r0, #8]
 80025a8:	4770      	bx	lr

080025aa <ADC_SoftwareStartInjectedConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 80025aa:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80025ac:	b111      	cbz	r1, 80025b4 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 80025ae:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 80025b2:	e001      	b.n	80025b8 <ADC_SoftwareStartInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 80025b4:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 80025b8:	6083      	str	r3, [r0, #8]
 80025ba:	4770      	bx	lr

080025bc <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 80025bc:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 80025be:	f3c0 5040 	ubfx	r0, r0, #21, #1
 80025c2:	4770      	bx	lr

080025c4 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80025c4:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 80025c6:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80025c8:	d90c      	bls.n	80025e4 <ADC_InjectedChannelConfig+0x20>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 80025ca:	f1a1 040a 	sub.w	r4, r1, #10

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80025ce:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 80025d0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80025d4:	2507      	movs	r5, #7
 80025d6:	40a5      	lsls	r5, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80025d8:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
 80025dc:	40a3      	lsls	r3, r4
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80025de:	432b      	orrs	r3, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80025e0:	60c3      	str	r3, [r0, #12]
 80025e2:	e009      	b.n	80025f8 <ADC_InjectedChannelConfig+0x34>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80025e4:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80025e6:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 80025ea:	2407      	movs	r4, #7
 80025ec:	40b4      	lsls	r4, r6
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80025ee:	ea25 0404 	bic.w	r4, r5, r4
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
 80025f2:	40b3      	lsls	r3, r6
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80025f4:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80025f6:	6103      	str	r3, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80025f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80025fa:	3202      	adds	r2, #2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 80025fc:	f3c3 5401 	ubfx	r4, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8002600:	1b12      	subs	r2, r2, r4
 8002602:	b2d2      	uxtb	r2, r2
 8002604:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002608:	241f      	movs	r4, #31
 800260a:	4094      	lsls	r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 800260c:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8002610:	4091      	lsls	r1, r2
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8002612:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8002614:	6381      	str	r1, [r0, #56]	; 0x38
 8002616:	bd70      	pop	{r4, r5, r6, pc}

08002618 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8002618:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 800261a:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 800261c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8002620:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8002624:	6383      	str	r3, [r0, #56]	; 0x38
 8002626:	4770      	bx	lr

08002628 <ADC_SetInjectedOffset>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 8002628:	5042      	str	r2, [r0, r1]
 800262a:	4770      	bx	lr

0800262c <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 800262c:	3128      	adds	r1, #40	; 0x28
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 800262e:	5840      	ldr	r0, [r0, r1]
}
 8002630:	b280      	uxth	r0, r0
 8002632:	4770      	bx	lr

08002634 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8002634:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8002636:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800263a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 800263e:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8002640:	6041      	str	r1, [r0, #4]
 8002642:	4770      	bx	lr

08002644 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8002644:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8002646:	6282      	str	r2, [r0, #40]	; 0x28
 8002648:	4770      	bx	lr

0800264a <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 800264a:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 800264c:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8002650:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8002652:	6041      	str	r1, [r0, #4]
 8002654:	4770      	bx	lr

08002656 <ADC_TempSensorVrefintCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 8002656:	4b05      	ldr	r3, [pc, #20]	; (800266c <ADC_TempSensorVrefintCmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8002658:	689a      	ldr	r2, [r3, #8]
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800265a:	b110      	cbz	r0, 8002662 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 800265c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002660:	e001      	b.n	8002666 <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8002662:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	40012400 	andmi	r2, r1, r0, lsl #8

08002670 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 8002670:	6803      	ldr	r3, [r0, #0]
 8002672:	4219      	tst	r1, r3
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8002674:	bf14      	ite	ne
 8002676:	2001      	movne	r0, #1
 8002678:	2000      	moveq	r0, #0
 800267a:	4770      	bx	lr

0800267c <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 800267c:	43c9      	mvns	r1, r1
 800267e:	6001      	str	r1, [r0, #0]
 8002680:	4770      	bx	lr

08002682 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8002682:	6843      	ldr	r3, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8002684:	6800      	ldr	r0, [r0, #0]
 8002686:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 800268a:	d004      	beq.n	8002696 <ADC_GetITStatus+0x14>

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 800268c:	b2c9      	uxtb	r1, r1

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 800268e:	4219      	tst	r1, r3
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8002690:	bf14      	ite	ne
 8002692:	2001      	movne	r0, #1
 8002694:	2000      	moveq	r0, #0
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 8002696:	4770      	bx	lr

08002698 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 8002698:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 800269c:	6001      	str	r1, [r0, #0]
 800269e:	4770      	bx	lr

080026a0 <BKP_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BKP_DeInit(void)
{
 80026a0:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 80026a2:	2001      	movs	r0, #1
 80026a4:	f000 fefe 	bl	80034a4 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
}
 80026a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 80026ac:	2000      	movs	r0, #0
 80026ae:	f000 bef9 	b.w	80034a4 <RCC_BackupResetCmd>

080026b2 <BKP_TamperPinLevelConfig>:
void BKP_TamperPinLevelConfig(u16 BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));

  *(vu32 *) CR_TPAL_BB = BKP_TamperPinLevel;
 80026b2:	4b01      	ldr	r3, [pc, #4]	; (80026b8 <BKP_TamperPinLevelConfig+0x6>)
 80026b4:	6018      	str	r0, [r3, #0]
 80026b6:	4770      	bx	lr
 80026b8:	420d8604 	andmi	r8, sp, #4, 12	; 0x400000

080026bc <BKP_TamperPinCmd>:
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_TPE_BB = (u32)NewState;
 80026bc:	4b01      	ldr	r3, [pc, #4]	; (80026c4 <BKP_TamperPinCmd+0x8>)
 80026be:	6018      	str	r0, [r3, #0]
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	420d8600 	andmi	r8, sp, #0, 12

080026c8 <BKP_ITConfig>:
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_TPIE_BB = (u32)NewState;
 80026c8:	4b01      	ldr	r3, [pc, #4]	; (80026d0 <BKP_ITConfig+0x8>)
 80026ca:	6018      	str	r0, [r3, #0]
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	420d8688 	andmi	r8, sp, #136, 12	; 0x8800000

080026d4 <BKP_RTCOutputConfig>:
  u16 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));

  tmpreg = BKP->RTCCR;
 80026d4:	4a04      	ldr	r2, [pc, #16]	; (80026e8 <BKP_RTCOutputConfig+0x14>)
 80026d6:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_Mask;
 80026d8:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 80026dc:	041b      	lsls	r3, r3, #16
 80026de:	0c1b      	lsrs	r3, r3, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 80026e0:	4318      	orrs	r0, r3

  /* Store the new value */
  BKP->RTCCR = tmpreg;
 80026e2:	8590      	strh	r0, [r2, #44]	; 0x2c
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	40006c00 	andmi	r6, r0, r0, lsl #24

080026ec <BKP_SetRTCCalibrationValue>:
  u16 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));

  tmpreg = BKP->RTCCR;
 80026ec:	4a04      	ldr	r2, [pc, #16]	; (8002700 <BKP_SetRTCCalibrationValue+0x14>)
 80026ee:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_Mask;
 80026f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80026f4:	041b      	lsls	r3, r3, #16
 80026f6:	0c1b      	lsrs	r3, r3, #16

  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 80026f8:	4318      	orrs	r0, r3

  /* Store the new value */
  BKP->RTCCR = tmpreg;
 80026fa:	8590      	strh	r0, [r2, #44]	; 0x2c
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	40006c00 	andmi	r6, r0, r0, lsl #24

08002704 <BKP_WriteBackupRegister>:
void BKP_WriteBackupRegister(u16 BKP_DR, u16 Data)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  *(vu16 *) (BKP_BASE + BKP_DR) = Data;
 8002704:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002708:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 800270c:	8001      	strh	r1, [r0, #0]
 800270e:	4770      	bx	lr

08002710 <BKP_ReadBackupRegister>:
u16 BKP_ReadBackupRegister(u16 BKP_DR)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  return (*(vu16 *) (BKP_BASE + BKP_DR));
 8002710:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002714:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 8002718:	8800      	ldrh	r0, [r0, #0]
}
 800271a:	b280      	uxth	r0, r0
 800271c:	4770      	bx	lr

0800271e <BKP_GetFlagStatus>:
* Output         : None
* Return         : The new state of the Tamper Pin Event flag (SET or RESET).
*******************************************************************************/
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(vu32 *) CSR_TEF_BB);
 800271e:	4b02      	ldr	r3, [pc, #8]	; (8002728 <BKP_GetFlagStatus+0xa>)
 8002720:	6818      	ldr	r0, [r3, #0]
}
 8002722:	b2c0      	uxtb	r0, r0
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	420d86a0 	andmi	r8, sp, #160, 12	; 0xa000000

0800272c <BKP_ClearFlag>:
* Return         : None
*******************************************************************************/
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= CSR_CTE_Set;
 800272c:	4a03      	ldr	r2, [pc, #12]	; (800273c <BKP_ClearFlag+0x10>)
 800272e:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 8002730:	b29b      	uxth	r3, r3
 8002732:	f043 0301 	orr.w	r3, r3, #1
 8002736:	8693      	strh	r3, [r2, #52]	; 0x34
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	40006c00 	andmi	r6, r0, r0, lsl #24

08002740 <BKP_GetITStatus>:
* Output         : None
* Return         : The new state of the Tamper Pin Interrupt (SET or RESET).
*******************************************************************************/
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(vu32 *) CSR_TIF_BB);
 8002740:	4b01      	ldr	r3, [pc, #4]	; (8002748 <BKP_GetITStatus+0x8>)
 8002742:	6818      	ldr	r0, [r3, #0]
}
 8002744:	b2c0      	uxtb	r0, r0
 8002746:	4770      	bx	lr
 8002748:	420d86a4 	andmi	r8, sp, #164, 12	; 0xa400000

0800274c <BKP_ClearITPendingBit>:
* Return         : None
*******************************************************************************/
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= CSR_CTI_Set;
 800274c:	4a03      	ldr	r2, [pc, #12]	; (800275c <BKP_ClearITPendingBit+0x10>)
 800274e:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 8002750:	b29b      	uxth	r3, r3
 8002752:	f043 0302 	orr.w	r3, r3, #2
 8002756:	8693      	strh	r3, [r2, #52]	; 0x34
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	40006c00 	andmi	r6, r0, r0, lsl #24

08002760 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8002760:	4b04      	ldr	r3, [pc, #16]	; (8002774 <FLASH_SetLatency+0x14>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8002768:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4310      	orrs	r0, r2
 800276e:	6018      	str	r0, [r3, #0]
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	40022000 	andmi	r2, r2, r0

08002778 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8002778:	4b04      	ldr	r3, [pc, #16]	; (800278c <FLASH_HalfCycleAccessCmd+0x14>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	f022 0208 	bic.w	r2, r2, #8
 8002780:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	4310      	orrs	r0, r2
 8002786:	6018      	str	r0, [r3, #0]
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	40022000 	andmi	r2, r2, r0

08002790 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8002790:	4b04      	ldr	r3, [pc, #16]	; (80027a4 <FLASH_PrefetchBufferCmd+0x14>)
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	f022 0210 	bic.w	r2, r2, #16
 8002798:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4310      	orrs	r0, r2
 800279e:	6018      	str	r0, [r3, #0]
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	40022000 	andmi	r2, r2, r0

080027a8 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 80027a8:	4b03      	ldr	r3, [pc, #12]	; (80027b8 <FLASH_Unlock+0x10>)
 80027aa:	4a04      	ldr	r2, [pc, #16]	; (80027bc <FLASH_Unlock+0x14>)
 80027ac:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80027ae:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80027b2:	605a      	str	r2, [r3, #4]
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	40022000 	andmi	r2, r2, r0
 80027bc:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

080027c0 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 80027c0:	4a02      	ldr	r2, [pc, #8]	; (80027cc <FLASH_Lock+0xc>)
 80027c2:	6913      	ldr	r3, [r2, #16]
 80027c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027c8:	6113      	str	r3, [r2, #16]
 80027ca:	4770      	bx	lr
 80027cc:	40022000 	andmi	r2, r2, r0

080027d0 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 80027d0:	4b01      	ldr	r3, [pc, #4]	; (80027d8 <FLASH_GetUserOptionByte+0x8>)
 80027d2:	69d8      	ldr	r0, [r3, #28]
}
 80027d4:	0880      	lsrs	r0, r0, #2
 80027d6:	4770      	bx	lr
 80027d8:	40022000 	andmi	r2, r2, r0

080027dc <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 80027dc:	4b01      	ldr	r3, [pc, #4]	; (80027e4 <FLASH_GetWriteProtectionOptionByte+0x8>)
 80027de:	6a18      	ldr	r0, [r3, #32]
}
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	40022000 	andmi	r2, r2, r0

080027e8 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 80027e8:	4b02      	ldr	r3, [pc, #8]	; (80027f4 <FLASH_GetReadOutProtectionStatus+0xc>)
 80027ea:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 80027ec:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	40022000 	andmi	r2, r2, r0

080027f8 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 80027f8:	4b02      	ldr	r3, [pc, #8]	; (8002804 <FLASH_GetPrefetchBufferStatus+0xc>)
 80027fa:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80027fc:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	40022000 	andmi	r2, r2, r0

08002808 <FLASH_ITConfig>:
*                       - FLASH_IT_EOP: FLASH end of operation Interrupt
* Output         : None
* Return         : None 
*******************************************************************************/
void FLASH_ITConfig(u16 FLASH_IT, FunctionalState NewState)
{
 8002808:	4b04      	ldr	r3, [pc, #16]	; (800281c <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 800280a:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 800280c:	b109      	cbz	r1, 8002812 <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 800280e:	4310      	orrs	r0, r2
 8002810:	e001      	b.n	8002816 <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 8002812:	ea22 0000 	bic.w	r0, r2, r0
 8002816:	6118      	str	r0, [r3, #16]
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	40022000 	andmi	r2, r2, r0

08002820 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8002820:	2801      	cmp	r0, #1
 8002822:	4b06      	ldr	r3, [pc, #24]	; (800283c <FLASH_GetFlagStatus+0x1c>)
 8002824:	d103      	bne.n	800282e <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 8002826:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8002828:	f000 0001 	and.w	r0, r0, #1
 800282c:	4770      	bx	lr
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	4218      	tst	r0, r3
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8002832:	bf14      	ite	ne
 8002834:	2001      	movne	r0, #1
 8002836:	2000      	moveq	r0, #0
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	40022000 	andmi	r2, r2, r0

08002840 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8002840:	4b01      	ldr	r3, [pc, #4]	; (8002848 <FLASH_ClearFlag+0x8>)
 8002842:	60d8      	str	r0, [r3, #12]
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	40022000 	andmi	r2, r2, r0

0800284c <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800284c:	4b08      	ldr	r3, [pc, #32]	; (8002870 <FLASH_GetStatus+0x24>)
 800284e:	68da      	ldr	r2, [r3, #12]
 8002850:	07d1      	lsls	r1, r2, #31
 8002852:	d409      	bmi.n	8002868 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8002854:	68da      	ldr	r2, [r3, #12]
 8002856:	0752      	lsls	r2, r2, #29
 8002858:	d408      	bmi.n	800286c <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8002860:	bf14      	ite	ne
 8002862:	2003      	movne	r0, #3
 8002864:	2004      	moveq	r0, #4
 8002866:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8002868:	2001      	movs	r0, #1
 800286a:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 800286c:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 800286e:	4770      	bx	lr
 8002870:	40022000 	andmi	r2, r2, r0

08002874 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8002874:	b513      	push	{r0, r1, r4, lr}
 8002876:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8002878:	f7ff ffe8 	bl	800284c <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800287c:	2801      	cmp	r0, #1
 800287e:	d10f      	bne.n	80028a0 <FLASH_WaitForLastOperation+0x2c>
 8002880:	b164      	cbz	r4, 800289c <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8002882:	2300      	movs	r3, #0
 8002884:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8002886:	23ff      	movs	r3, #255	; 0xff
 8002888:	9301      	str	r3, [sp, #4]
 800288a:	9b01      	ldr	r3, [sp, #4]
 800288c:	b113      	cbz	r3, 8002894 <FLASH_WaitForLastOperation+0x20>
 800288e:	9b01      	ldr	r3, [sp, #4]
 8002890:	3b01      	subs	r3, #1
 8002892:	e7f9      	b.n	8002888 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8002894:	f7ff ffda 	bl	800284c <FLASH_GetStatus>
    Timeout--;
 8002898:	3c01      	subs	r4, #1
 800289a:	e7ef      	b.n	800287c <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 800289c:	2005      	movs	r0, #5
 800289e:	e002      	b.n	80028a6 <FLASH_WaitForLastOperation+0x32>
 80028a0:	2c00      	cmp	r4, #0
 80028a2:	bf08      	it	eq
 80028a4:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 80028a6:	b002      	add	sp, #8
 80028a8:	bd10      	pop	{r4, pc}

080028aa <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 80028aa:	b538      	push	{r3, r4, r5, lr}
 80028ac:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80028ae:	f640 70ff 	movw	r0, #4095	; 0xfff
 80028b2:	f7ff ffdf 	bl	8002874 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80028b6:	2804      	cmp	r0, #4
 80028b8:	d114      	bne.n	80028e4 <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80028ba:	4c0b      	ldr	r4, [pc, #44]	; (80028e8 <FLASH_ErasePage+0x3e>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80028bc:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80028c0:	6923      	ldr	r3, [r4, #16]
 80028c2:	f043 0302 	orr.w	r3, r3, #2
 80028c6:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 80028c8:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 80028ca:	6923      	ldr	r3, [r4, #16]
 80028cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028d0:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80028d2:	f7ff ffcf 	bl	8002874 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80028d6:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 80028d8:	bf1f      	itttt	ne
 80028da:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 80028de:	6922      	ldrne	r2, [r4, #16]
 80028e0:	4013      	andne	r3, r2
 80028e2:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80028e4:	bd38      	pop	{r3, r4, r5, pc}
 80028e6:	bf00      	nop
 80028e8:	40022000 	andmi	r2, r2, r0

080028ec <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 80028ec:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80028ee:	f640 70ff 	movw	r0, #4095	; 0xfff
 80028f2:	f7ff ffbf 	bl	8002874 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80028f6:	2804      	cmp	r0, #4
 80028f8:	d113      	bne.n	8002922 <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80028fa:	4c0a      	ldr	r4, [pc, #40]	; (8002924 <FLASH_EraseAllPages+0x38>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80028fc:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8002900:	6923      	ldr	r3, [r4, #16]
 8002902:	f043 0304 	orr.w	r3, r3, #4
 8002906:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8002908:	6923      	ldr	r3, [r4, #16]
 800290a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800290e:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002910:	f7ff ffb0 	bl	8002874 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8002914:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8002916:	bf1f      	itttt	ne
 8002918:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 800291c:	6922      	ldrne	r2, [r4, #16]
 800291e:	4013      	andne	r3, r2
 8002920:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8002922:	bd10      	pop	{r4, pc}
 8002924:	40022000 	andmi	r2, r2, r0

08002928 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8002928:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800292a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800292e:	f7ff ffa1 	bl	8002874 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002932:	2804      	cmp	r0, #4
 8002934:	d129      	bne.n	800298a <FLASH_EraseOptionBytes+0x62>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002936:	4c15      	ldr	r4, [pc, #84]	; (800298c <FLASH_EraseOptionBytes+0x64>)
 8002938:	4b15      	ldr	r3, [pc, #84]	; (8002990 <FLASH_EraseOptionBytes+0x68>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800293a:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800293e:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002940:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002944:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8002946:	6923      	ldr	r3, [r4, #16]
 8002948:	f043 0320 	orr.w	r3, r3, #32
 800294c:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 800294e:	6923      	ldr	r3, [r4, #16]
 8002950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002954:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002956:	f7ff ff8d 	bl	8002874 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 800295a:	2804      	cmp	r0, #4
 800295c:	d10e      	bne.n	800297c <FLASH_EraseOptionBytes+0x54>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 800295e:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8002962:	6922      	ldr	r2, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002964:	200f      	movs	r0, #15
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8002966:	4013      	ands	r3, r2
 8002968:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 800296a:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 800296c:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 800296e:	f043 0310 	orr.w	r3, r3, #16
 8002972:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8002974:	4b07      	ldr	r3, [pc, #28]	; (8002994 <FLASH_EraseOptionBytes+0x6c>)
 8002976:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002978:	f7ff ff7c 	bl	8002874 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800297c:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 800297e:	bf1f      	itttt	ne
 8002980:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8002984:	6922      	ldrne	r2, [r4, #16]
 8002986:	4013      	andne	r3, r2
 8002988:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 800298a:	bd10      	pop	{r4, pc}
 800298c:	40022000 	andmi	r2, r2, r0
 8002990:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002994:	1ffff800 	svcne	0x00fff800

08002998 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8002998:	b570      	push	{r4, r5, r6, lr}
 800299a:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800299c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800299e:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029a0:	f7ff ff68 	bl	8002874 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80029a4:	2804      	cmp	r0, #4
 80029a6:	d117      	bne.n	80029d8 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80029a8:	4c0c      	ldr	r4, [pc, #48]	; (80029dc <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029aa:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80029ac:	6923      	ldr	r3, [r4, #16]
 80029ae:	f043 0301 	orr.w	r3, r3, #1
 80029b2:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 80029b4:	b2ab      	uxth	r3, r5
 80029b6:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029b8:	f7ff ff5c 	bl	8002874 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 80029bc:	2804      	cmp	r0, #4
 80029be:	d104      	bne.n	80029ca <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 80029c0:	0c2d      	lsrs	r5, r5, #16
 80029c2:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029c4:	200f      	movs	r0, #15
 80029c6:	f7ff ff55 	bl	8002874 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80029ca:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 80029cc:	bf1f      	itttt	ne
 80029ce:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 80029d2:	6922      	ldrne	r2, [r4, #16]
 80029d4:	4013      	andne	r3, r2
 80029d6:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 80029d8:	bd70      	pop	{r4, r5, r6, pc}
 80029da:	bf00      	nop
 80029dc:	40022000 	andmi	r2, r2, r0

080029e0 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80029e0:	b570      	push	{r4, r5, r6, lr}
 80029e2:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029e4:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80029e6:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029e8:	f7ff ff44 	bl	8002874 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80029ec:	2804      	cmp	r0, #4
 80029ee:	d10f      	bne.n	8002a10 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80029f0:	4c08      	ldr	r4, [pc, #32]	; (8002a14 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029f2:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80029f4:	6923      	ldr	r3, [r4, #16]
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 80029fc:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029fe:	f7ff ff39 	bl	8002874 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8002a02:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8002a04:	bf1f      	itttt	ne
 8002a06:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8002a0a:	6922      	ldrne	r2, [r4, #16]
 8002a0c:	4013      	andne	r3, r2
 8002a0e:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8002a10:	bd70      	pop	{r4, r5, r6, pc}
 8002a12:	bf00      	nop
 8002a14:	40022000 	andmi	r2, r2, r0

08002a18 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8002a18:	b570      	push	{r4, r5, r6, lr}
 8002a1a:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a1c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8002a1e:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a20:	f7ff ff28 	bl	8002874 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002a24:	2804      	cmp	r0, #4
 8002a26:	d115      	bne.n	8002a54 <FLASH_ProgramOptionByteData+0x3c>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002a28:	4c0b      	ldr	r4, [pc, #44]	; (8002a58 <FLASH_ProgramOptionByteData+0x40>)
 8002a2a:	4b0c      	ldr	r3, [pc, #48]	; (8002a5c <FLASH_ProgramOptionByteData+0x44>)
    FLASH->OPTKEYR = FLASH_KEY2;

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
 8002a2c:	b2ad      	uxth	r5, r5
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002a2e:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002a30:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002a34:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8002a36:	6923      	ldr	r3, [r4, #16]
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a38:	200f      	movs	r0, #15
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8002a3a:	f043 0310 	orr.w	r3, r3, #16
 8002a3e:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 8002a40:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a42:	f7ff ff17 	bl	8002874 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8002a46:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8002a48:	bf1f      	itttt	ne
 8002a4a:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8002a4e:	6922      	ldrne	r2, [r4, #16]
 8002a50:	4013      	andne	r3, r2
 8002a52:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 8002a54:	bd70      	pop	{r4, r5, r6, pc}
 8002a56:	bf00      	nop
 8002a58:	40022000 	andmi	r2, r2, r0
 8002a5c:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08002a60 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8002a60:	b510      	push	{r4, lr}
 8002a62:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a64:	200f      	movs	r0, #15
 8002a66:	f7ff ff05 	bl	8002874 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002a6a:	2804      	cmp	r0, #4
 8002a6c:	d141      	bne.n	8002af2 <FLASH_EnableWriteProtection+0x92>
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8002a6e:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002a70:	4b20      	ldr	r3, [pc, #128]	; (8002af4 <FLASH_EnableWriteProtection+0x94>)
 8002a72:	4a21      	ldr	r2, [pc, #132]	; (8002af8 <FLASH_EnableWriteProtection+0x98>)
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8002a74:	b2e1      	uxtb	r1, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002a76:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002a78:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8002a7c:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8002a7e:	691a      	ldr	r2, [r3, #16]

    if(WRP0_Data != 0xFF)
 8002a80:	29ff      	cmp	r1, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8002a82:	f042 0210 	orr.w	r2, r2, #16
 8002a86:	611a      	str	r2, [r3, #16]

    if(WRP0_Data != 0xFF)
 8002a88:	d104      	bne.n	8002a94 <FLASH_EnableWriteProtection+0x34>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8002a8a:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8002a8e:	2bff      	cmp	r3, #255	; 0xff
 8002a90:	d108      	bne.n	8002aa4 <FLASH_EnableWriteProtection+0x44>
 8002a92:	e00f      	b.n	8002ab4 <FLASH_EnableWriteProtection+0x54>
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8002a94:	4b19      	ldr	r3, [pc, #100]	; (8002afc <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a96:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8002a98:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a9a:	f7ff feeb 	bl	8002874 <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8002a9e:	2804      	cmp	r0, #4
 8002aa0:	d11f      	bne.n	8002ae2 <FLASH_EnableWriteProtection+0x82>
 8002aa2:	e7f2      	b.n	8002a8a <FLASH_EnableWriteProtection+0x2a>
    {
      OB->WRP1 = WRP1_Data;
 8002aa4:	4a15      	ldr	r2, [pc, #84]	; (8002afc <FLASH_EnableWriteProtection+0x9c>)
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8002aa6:	b29b      	uxth	r3, r3
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8002aa8:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002aaa:	200f      	movs	r0, #15
 8002aac:	f7ff fee2 	bl	8002874 <FLASH_WaitForLastOperation>
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8002ab0:	2804      	cmp	r0, #4
 8002ab2:	d116      	bne.n	8002ae2 <FLASH_EnableWriteProtection+0x82>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8002ab4:	f3c4 4307 	ubfx	r3, r4, #16, #8
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8002ab8:	2bff      	cmp	r3, #255	; 0xff
 8002aba:	d007      	beq.n	8002acc <FLASH_EnableWriteProtection+0x6c>
    {
      OB->WRP2 = WRP2_Data;
 8002abc:	4a0f      	ldr	r2, [pc, #60]	; (8002afc <FLASH_EnableWriteProtection+0x9c>)
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8002abe:	b29b      	uxth	r3, r3
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8002ac0:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002ac2:	200f      	movs	r0, #15
 8002ac4:	f7ff fed6 	bl	8002874 <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8002ac8:	2804      	cmp	r0, #4
 8002aca:	d10a      	bne.n	8002ae2 <FLASH_EnableWriteProtection+0x82>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8002acc:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8002ace:	2cff      	cmp	r4, #255	; 0xff
 8002ad0:	d101      	bne.n	8002ad6 <FLASH_EnableWriteProtection+0x76>
 8002ad2:	2004      	movs	r0, #4
 8002ad4:	e007      	b.n	8002ae6 <FLASH_EnableWriteProtection+0x86>
    {
      OB->WRP3 = WRP3_Data;
 8002ad6:	4b09      	ldr	r3, [pc, #36]	; (8002afc <FLASH_EnableWriteProtection+0x9c>)
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8002ad8:	b2a4      	uxth	r4, r4
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8002ada:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002adc:	200f      	movs	r0, #15
 8002ade:	f7ff fec9 	bl	8002874 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8002ae2:	2801      	cmp	r0, #1
 8002ae4:	d005      	beq.n	8002af2 <FLASH_EnableWriteProtection+0x92>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8002ae6:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8002aea:	4a02      	ldr	r2, [pc, #8]	; (8002af4 <FLASH_EnableWriteProtection+0x94>)
 8002aec:	6911      	ldr	r1, [r2, #16]
 8002aee:	400b      	ands	r3, r1
 8002af0:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8002af2:	bd10      	pop	{r4, pc}
 8002af4:	40022000 	andmi	r2, r2, r0
 8002af8:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002afc:	1ffff800 	svcne	0x00fff800

08002b00 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8002b00:	b538      	push	{r3, r4, r5, lr}
 8002b02:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8002b04:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002b08:	f7ff feb4 	bl	8002874 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002b0c:	2804      	cmp	r0, #4
 8002b0e:	d136      	bne.n	8002b7e <FLASH_ReadOutProtection+0x7e>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002b10:	4c1b      	ldr	r4, [pc, #108]	; (8002b80 <FLASH_ReadOutProtection+0x80>)
 8002b12:	4b1c      	ldr	r3, [pc, #112]	; (8002b84 <FLASH_ReadOutProtection+0x84>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002b14:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002b18:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002b1a:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002b1e:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8002b20:	6923      	ldr	r3, [r4, #16]
 8002b22:	f043 0320 	orr.w	r3, r3, #32
 8002b26:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8002b28:	6923      	ldr	r3, [r4, #16]
 8002b2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b2e:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002b30:	f7ff fea0 	bl	8002874 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8002b34:	2804      	cmp	r0, #4
 8002b36:	d11b      	bne.n	8002b70 <FLASH_ReadOutProtection+0x70>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8002b38:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8002b3c:	6922      	ldr	r2, [r4, #16]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	6123      	str	r3, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8002b42:	6923      	ldr	r3, [r4, #16]
 8002b44:	f043 0310 	orr.w	r3, r3, #16
 8002b48:	6123      	str	r3, [r4, #16]
 8002b4a:	4b0f      	ldr	r3, [pc, #60]	; (8002b88 <FLASH_ReadOutProtection+0x88>)

      if(NewState != DISABLE)
 8002b4c:	b10d      	cbz	r5, 8002b52 <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 8002b4e:	2200      	movs	r2, #0
 8002b50:	e000      	b.n	8002b54 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8002b52:	22a5      	movs	r2, #165	; 0xa5
 8002b54:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8002b56:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002b5a:	f7ff fe8b 	bl	8002874 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8002b5e:	2801      	cmp	r0, #1
 8002b60:	d00d      	beq.n	8002b7e <FLASH_ReadOutProtection+0x7e>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8002b62:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8002b66:	4a06      	ldr	r2, [pc, #24]	; (8002b80 <FLASH_ReadOutProtection+0x80>)
 8002b68:	6911      	ldr	r1, [r2, #16]
 8002b6a:	400b      	ands	r3, r1
 8002b6c:	6113      	str	r3, [r2, #16]
 8002b6e:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8002b70:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8002b72:	bf1f      	itttt	ne
 8002b74:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8002b78:	6922      	ldrne	r2, [r4, #16]
 8002b7a:	4013      	andne	r3, r2
 8002b7c:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8002b7e:	bd38      	pop	{r3, r4, r5, pc}
 8002b80:	40022000 	andmi	r2, r2, r0
 8002b84:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002b88:	1ffff800 	svcne	0x00fff800

08002b8c <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8002b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8002b8e:	4d11      	ldr	r5, [pc, #68]	; (8002bd4 <FLASH_UserOptionByteConfig+0x48>)
 8002b90:	4b11      	ldr	r3, [pc, #68]	; (8002bd8 <FLASH_UserOptionByteConfig+0x4c>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8002b92:	4606      	mov	r6, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8002b94:	60ab      	str	r3, [r5, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8002b96:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002b9a:	60ab      	str	r3, [r5, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002b9c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8002b9e:	460f      	mov	r7, r1
 8002ba0:	4614      	mov	r4, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002ba2:	f7ff fe67 	bl	8002874 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002ba6:	2804      	cmp	r0, #4
 8002ba8:	d113      	bne.n	8002bd2 <FLASH_UserOptionByteConfig+0x46>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8002baa:	692b      	ldr	r3, [r5, #16]
 8002bac:	f044 00f8 	orr.w	r0, r4, #248	; 0xf8
 8002bb0:	f043 0310 	orr.w	r3, r3, #16
 8002bb4:	612b      	str	r3, [r5, #16]
 8002bb6:	4338      	orrs	r0, r7
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8002bb8:	4b08      	ldr	r3, [pc, #32]	; (8002bdc <FLASH_UserOptionByteConfig+0x50>)
 8002bba:	4330      	orrs	r0, r6
 8002bbc:	8058      	strh	r0, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002bbe:	200f      	movs	r0, #15
 8002bc0:	f7ff fe58 	bl	8002874 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8002bc4:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8002bc6:	bf1f      	itttt	ne
 8002bc8:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8002bcc:	692a      	ldrne	r2, [r5, #16]
 8002bce:	4013      	andne	r3, r2
 8002bd0:	612b      	strne	r3, [r5, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8002bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bd4:	40022000 	andmi	r2, r2, r0
 8002bd8:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002bdc:	1ffff800 	svcne	0x00fff800

08002be0 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8002be0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8002be2:	4b26      	ldr	r3, [pc, #152]	; (8002c7c <GPIO_DeInit+0x9c>)
 8002be4:	4298      	cmp	r0, r3
 8002be6:	d02f      	beq.n	8002c48 <GPIO_DeInit+0x68>
 8002be8:	d811      	bhi.n	8002c0e <GPIO_DeInit+0x2e>
 8002bea:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002bee:	4298      	cmp	r0, r3
 8002bf0:	d01e      	beq.n	8002c30 <GPIO_DeInit+0x50>
 8002bf2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002bf6:	4298      	cmp	r0, r3
 8002bf8:	d020      	beq.n	8002c3c <GPIO_DeInit+0x5c>
 8002bfa:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002bfe:	4298      	cmp	r0, r3
 8002c00:	d13a      	bne.n	8002c78 <GPIO_DeInit+0x98>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8002c02:	2004      	movs	r0, #4
 8002c04:	2101      	movs	r1, #1
 8002c06:	f000 fc35 	bl	8003474 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8002c0a:	2004      	movs	r0, #4
 8002c0c:	e02f      	b.n	8002c6e <GPIO_DeInit+0x8e>
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8002c0e:	4b1c      	ldr	r3, [pc, #112]	; (8002c80 <GPIO_DeInit+0xa0>)
 8002c10:	4298      	cmp	r0, r3
 8002c12:	d01f      	beq.n	8002c54 <GPIO_DeInit+0x74>
 8002c14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c18:	4298      	cmp	r0, r3
 8002c1a:	d021      	beq.n	8002c60 <GPIO_DeInit+0x80>
 8002c1c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002c20:	4298      	cmp	r0, r3
 8002c22:	d129      	bne.n	8002c78 <GPIO_DeInit+0x98>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8002c24:	2040      	movs	r0, #64	; 0x40
 8002c26:	2101      	movs	r1, #1
 8002c28:	f000 fc24 	bl	8003474 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8002c2c:	2040      	movs	r0, #64	; 0x40
 8002c2e:	e01e      	b.n	8002c6e <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8002c30:	2008      	movs	r0, #8
 8002c32:	2101      	movs	r1, #1
 8002c34:	f000 fc1e 	bl	8003474 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8002c38:	2008      	movs	r0, #8
 8002c3a:	e018      	b.n	8002c6e <GPIO_DeInit+0x8e>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8002c3c:	2010      	movs	r0, #16
 8002c3e:	2101      	movs	r1, #1
 8002c40:	f000 fc18 	bl	8003474 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8002c44:	2010      	movs	r0, #16
 8002c46:	e012      	b.n	8002c6e <GPIO_DeInit+0x8e>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8002c48:	2020      	movs	r0, #32
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	f000 fc12 	bl	8003474 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8002c50:	2020      	movs	r0, #32
 8002c52:	e00c      	b.n	8002c6e <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8002c54:	2080      	movs	r0, #128	; 0x80
 8002c56:	2101      	movs	r1, #1
 8002c58:	f000 fc0c 	bl	8003474 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8002c5c:	2080      	movs	r0, #128	; 0x80
 8002c5e:	e006      	b.n	8002c6e <GPIO_DeInit+0x8e>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8002c60:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c64:	2101      	movs	r1, #1
 8002c66:	f000 fc05 	bl	8003474 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8002c6a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c6e:	2100      	movs	r1, #0
      break;                       

    default:
      break;
  }
}
 8002c70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8002c74:	f000 bbfe 	b.w	8003474 <RCC_APB2PeriphResetCmd>
 8002c78:	bd08      	pop	{r3, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40011400 	andmi	r1, r1, r0, lsl #8
 8002c80:	40011c00 	andmi	r1, r1, r0, lsl #24

08002c84 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8002c84:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002c86:	2001      	movs	r0, #1
 8002c88:	4601      	mov	r1, r0
 8002c8a:	f000 fbf3 	bl	8003474 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 8002c8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8002c92:	2001      	movs	r0, #1
 8002c94:	2100      	movs	r1, #0
 8002c96:	f000 bbed 	b.w	8003474 <RCC_APB2PeriphResetCmd>

08002c9a <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8002c9a:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8002c9e:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8002ca0:	bf48      	it	mi
 8002ca2:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8002ca4:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8002ca6:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8002caa:	bf48      	it	mi
 8002cac:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8002cae:	f015 0fff 	tst.w	r5, #255	; 0xff
 8002cb2:	d01d      	beq.n	8002cf0 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 8002cb4:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002cb6:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 8002cb8:	2601      	movs	r6, #1
 8002cba:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002cbc:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 8002cc0:	42b7      	cmp	r7, r6
 8002cc2:	d111      	bne.n	8002ce8 <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 8002cc4:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8002cc8:	260f      	movs	r6, #15
 8002cca:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8002cce:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002cd2:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8002cd4:	fa03 f60e 	lsl.w	r6, r3, lr
 8002cd8:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002cdc:	d101      	bne.n	8002ce2 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8002cde:	6147      	str	r7, [r0, #20]
 8002ce0:	e002      	b.n	8002ce8 <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8002ce2:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8002ce4:	bf08      	it	eq
 8002ce6:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002ce8:	3401      	adds	r4, #1
 8002cea:	2c08      	cmp	r4, #8
 8002cec:	d1e4      	bne.n	8002cb8 <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8002cee:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8002cf0:	2dff      	cmp	r5, #255	; 0xff
 8002cf2:	d91f      	bls.n	8002d34 <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 8002cf4:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002cf6:	2400      	movs	r4, #0
 8002cf8:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8002cfc:	2601      	movs	r6, #1
 8002cfe:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8002d00:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 8002d04:	42b7      	cmp	r7, r6
 8002d06:	d111      	bne.n	8002d2c <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 8002d08:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8002d0c:	260f      	movs	r6, #15
 8002d0e:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8002d12:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002d16:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8002d18:	fa03 f60e 	lsl.w	r6, r3, lr
 8002d1c:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002d20:	d101      	bne.n	8002d26 <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8002d22:	6147      	str	r7, [r0, #20]
 8002d24:	e002      	b.n	8002d2c <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8002d26:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8002d28:	bf08      	it	eq
 8002d2a:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002d2c:	3401      	adds	r4, #1
 8002d2e:	2c08      	cmp	r4, #8
 8002d30:	d1e2      	bne.n	8002cf8 <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8002d32:	6041      	str	r1, [r0, #4]
 8002d34:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d36 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8002d36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d3a:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002d40:	2304      	movs	r3, #4
 8002d42:	70c3      	strb	r3, [r0, #3]
 8002d44:	4770      	bx	lr

08002d46 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8002d46:	6883      	ldr	r3, [r0, #8]
 8002d48:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8002d4a:	bf14      	ite	ne
 8002d4c:	2001      	movne	r0, #1
 8002d4e:	2000      	moveq	r0, #0
 8002d50:	4770      	bx	lr

08002d52 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8002d52:	6880      	ldr	r0, [r0, #8]
}
 8002d54:	b280      	uxth	r0, r0
 8002d56:	4770      	bx	lr

08002d58 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8002d58:	68c3      	ldr	r3, [r0, #12]
 8002d5a:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8002d5c:	bf14      	ite	ne
 8002d5e:	2001      	movne	r0, #1
 8002d60:	2000      	moveq	r0, #0
 8002d62:	4770      	bx	lr

08002d64 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8002d64:	68c0      	ldr	r0, [r0, #12]
}
 8002d66:	b280      	uxth	r0, r0
 8002d68:	4770      	bx	lr

08002d6a <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8002d6a:	6101      	str	r1, [r0, #16]
 8002d6c:	4770      	bx	lr

08002d6e <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8002d6e:	6141      	str	r1, [r0, #20]
 8002d70:	4770      	bx	lr

08002d72 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8002d72:	b10a      	cbz	r2, 8002d78 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d74:	6101      	str	r1, [r0, #16]
 8002d76:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8002d78:	6141      	str	r1, [r0, #20]
 8002d7a:	4770      	bx	lr

08002d7c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8002d7c:	60c1      	str	r1, [r0, #12]
 8002d7e:	4770      	bx	lr

08002d80 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8002d80:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002d84:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8002d86:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002d88:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002d8a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002d8c:	6983      	ldr	r3, [r0, #24]
 8002d8e:	4770      	bx	lr

08002d90 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8002d90:	4a05      	ldr	r2, [pc, #20]	; (8002da8 <GPIO_EventOutputConfig+0x18>)
 8002d92:	6813      	ldr	r3, [r2, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8002d94:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002d98:	041b      	lsls	r3, r3, #16
 8002d9a:	0c1b      	lsrs	r3, r3, #16
 8002d9c:	4319      	orrs	r1, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8002d9e:	ea41 1000 	orr.w	r0, r1, r0, lsl #4

  AFIO->EVCR = tmpreg;
 8002da2:	6010      	str	r0, [r2, #0]
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	40010000 	andmi	r0, r1, r0

08002dac <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8002dac:	4b01      	ldr	r3, [pc, #4]	; (8002db4 <GPIO_EventOutputCmd+0x8>)
 8002dae:	6018      	str	r0, [r3, #0]
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	4220001c 	eormi	r0, r0, #28

08002db8 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8002db8:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8002dba:	4c13      	ldr	r4, [pc, #76]	; (8002e08 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8002dbc:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8002dc0:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8002dc4:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8002dc6:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8002dc8:	d106      	bne.n	8002dd8 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8002dca:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8002dcc:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8002dd0:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8002dd4:	6065      	str	r5, [r4, #4]
 8002dd6:	e00e      	b.n	8002df6 <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8002dd8:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002dda:	bf55      	itete	pl
 8002ddc:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8002dde:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002de0:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8002de2:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8002de6:	bf4c      	ite	mi
 8002de8:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002dea:	fa02 f404 	lslpl.w	r4, r2, r4
 8002dee:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8002df2:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8002df6:	b119      	cbz	r1, 8002e00 <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002df8:	0d40      	lsrs	r0, r0, #21
 8002dfa:	0100      	lsls	r0, r0, #4
 8002dfc:	4082      	lsls	r2, r0
 8002dfe:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 8002e00:	4a01      	ldr	r2, [pc, #4]	; (8002e08 <GPIO_PinRemapConfig+0x50>)
 8002e02:	6053      	str	r3, [r2, #4]
 8002e04:	bd30      	pop	{r4, r5, pc}
 8002e06:	bf00      	nop
 8002e08:	40010000 	andmi	r0, r1, r0

08002e0c <GPIO_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8002e0c:	f001 0303 	and.w	r3, r1, #3
 8002e10:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8002e14:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8002e18:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8002e1c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8002e1e:	009b      	lsls	r3, r3, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8002e20:	688c      	ldr	r4, [r1, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8002e22:	220f      	movs	r2, #15
 8002e24:	409a      	lsls	r2, r3

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8002e26:	ea24 0202 	bic.w	r2, r4, r2
 8002e2a:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8002e2c:	688a      	ldr	r2, [r1, #8]
 8002e2e:	4098      	lsls	r0, r3
 8002e30:	4302      	orrs	r2, r0
 8002e32:	608a      	str	r2, [r1, #8]
 8002e34:	bd10      	pop	{r4, pc}
 8002e36:	bf00      	nop

08002e38 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8002e38:	4b0b      	ldr	r3, [pc, #44]	; (8002e68 <NVIC_DeInit+0x30>)
  NVIC->ICER[1] = 0x0FFFFFFF;
 8002e3a:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8002e3e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002e42:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICER[1] = 0x0FFFFFFF;
 8002e46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8002e4a:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8002e4e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  
  for(index = 0; index < 0x0F; index++)
 8002e52:	2200      	movs	r2, #0
  {
     NVIC->IPR[index] = 0x00000000;
 8002e54:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8002e58:	3201      	adds	r2, #1
  {
     NVIC->IPR[index] = 0x00000000;
 8002e5a:	2000      	movs	r0, #0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8002e5c:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8002e5e:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8002e62:	d1f7      	bne.n	8002e54 <NVIC_DeInit+0x1c>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	e000e100 	and	lr, r0, r0, lsl #2

08002e6c <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8002e6c:	4b09      	ldr	r3, [pc, #36]	; (8002e94 <NVIC_SCBDeInit+0x28>)
 8002e6e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8002e72:	4909      	ldr	r1, [pc, #36]	; (8002e98 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8002e74:	605a      	str	r2, [r3, #4]
  SCB->VTOR = 0x00000000;
 8002e76:	2200      	movs	r2, #0
 8002e78:	609a      	str	r2, [r3, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8002e7a:	60d9      	str	r1, [r3, #12]
  SCB->SCR = 0x00000000;
 8002e7c:	611a      	str	r2, [r3, #16]
  SCB->CCR = 0x00000000;
 8002e7e:	615a      	str	r2, [r3, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8002e80:	619a      	str	r2, [r3, #24]
 8002e82:	61da      	str	r2, [r3, #28]
 8002e84:	621a      	str	r2, [r3, #32]
  }
  SCB->SHCSR = 0x00000000;
 8002e86:	625a      	str	r2, [r3, #36]	; 0x24
  SCB->CFSR = 0xFFFFFFFF;
 8002e88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e8c:	629a      	str	r2, [r3, #40]	; 0x28
  SCB->HFSR = 0xFFFFFFFF;
 8002e8e:	62da      	str	r2, [r3, #44]	; 0x2c
  SCB->DFSR = 0xFFFFFFFF;
 8002e90:	631a      	str	r2, [r3, #48]	; 0x30
 8002e92:	4770      	bx	lr
 8002e94:	e000ed00 	and	lr, r0, r0, lsl #26
 8002e98:	05fa0000 	ldrbeq	r0, [sl, #0]!

08002e9c <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8002e9c:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8002ea0:	4b02      	ldr	r3, [pc, #8]	; (8002eac <NVIC_PriorityGroupConfig+0x10>)
 8002ea2:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8002ea6:	60d8      	str	r0, [r3, #12]
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	e000ed00 	and	lr, r0, r0, lsl #26

08002eb0 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002eb0:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002eb2:	b530      	push	{r4, r5, lr}
 8002eb4:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002eb6:	b372      	cbz	r2, 8002f16 <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8002eb8:	4a1c      	ldr	r2, [pc, #112]	; (8002f2c <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002eba:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8002ebe:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002ec0:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8002ec2:	43e4      	mvns	r4, r4
 8002ec4:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 8002ec8:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002ecc:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8002ed0:	220f      	movs	r2, #15
 8002ed2:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8002ed4:	7884      	ldrb	r4, [r0, #2]
 8002ed6:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8002eda:	4022      	ands	r2, r4
 8002edc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8002ee0:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8002ee4:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8002ee6:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002eea:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8002eec:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002eee:	21ff      	movs	r1, #255	; 0xff
 8002ef0:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002ef2:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8002ef4:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 8002ef8:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 8002efa:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8002efc:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002f00:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8002f02:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002f04:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8002f06:	f003 031f 	and.w	r3, r3, #31
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002f0e:	4a08      	ldr	r2, [pc, #32]	; (8002f30 <NVIC_Init+0x80>)
 8002f10:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002f14:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002f16:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8002f18:	2101      	movs	r1, #1
 8002f1a:	f003 031f 	and.w	r3, r3, #31
 8002f1e:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002f20:	f102 0320 	add.w	r3, r2, #32
 8002f24:	4a02      	ldr	r2, [pc, #8]	; (8002f30 <NVIC_Init+0x80>)
 8002f26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8002f2a:	bd30      	pop	{r4, r5, pc}
 8002f2c:	e000ed00 	and	lr, r0, r0, lsl #26
 8002f30:	e000e100 	and	lr, r0, r0, lsl #2

08002f34 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8002f34:	2300      	movs	r3, #0
 8002f36:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8002f38:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8002f3a:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8002f3c:	70c3      	strb	r3, [r0, #3]
 8002f3e:	4770      	bx	lr

08002f40 <NVIC_SETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
  __SETPRIMASK();
 8002f40:	f001 bb93 	b.w	800466a <__SETPRIMASK>

08002f44 <NVIC_RESETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
  __RESETPRIMASK();
 8002f44:	f001 bb93 	b.w	800466e <__RESETPRIMASK>

08002f48 <NVIC_SETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
  __SETFAULTMASK();
 8002f48:	f001 bb93 	b.w	8004672 <__SETFAULTMASK>

08002f4c <NVIC_RESETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
  __RESETFAULTMASK();
 8002f4c:	f001 bb93 	b.w	8004676 <__RESETFAULTMASK>

08002f50 <NVIC_BASEPRICONFIG>:
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8002f50:	0100      	lsls	r0, r0, #4
 8002f52:	f001 bb92 	b.w	800467a <__BASEPRICONFIG>

08002f56 <NVIC_GetBASEPRI>:
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
  return (__GetBASEPRI());
 8002f56:	f001 bb93 	b.w	8004680 <__GetBASEPRI>

08002f5a <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8002f5a:	4b02      	ldr	r3, [pc, #8]	; (8002f64 <NVIC_GetCurrentPendingIRQChannel+0xa>)
 8002f5c:	6858      	ldr	r0, [r3, #4]
}
 8002f5e:	f3c0 3009 	ubfx	r0, r0, #12, #10
 8002f62:	4770      	bx	lr
 8002f64:	e000ed00 	and	lr, r0, r0, lsl #26

08002f68 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8002f68:	f000 031f 	and.w	r3, r0, #31
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8002f70:	4904      	ldr	r1, [pc, #16]	; (8002f84 <NVIC_GetIRQChannelPendingBitStatus+0x1c>)
 8002f72:	0943      	lsrs	r3, r0, #5
 8002f74:	3340      	adds	r3, #64	; 0x40
 8002f76:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8002f7a:	4010      	ands	r0, r2
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8002f7c:	1a83      	subs	r3, r0, r2
 8002f7e:	4258      	negs	r0, r3
 8002f80:	4158      	adcs	r0, r3
 8002f82:	4770      	bx	lr
 8002f84:	e000e100 	and	lr, r0, r0, lsl #2

08002f88 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8002f88:	4b01      	ldr	r3, [pc, #4]	; (8002f90 <NVIC_SetIRQChannelPendingBit+0x8>)
 8002f8a:	6018      	str	r0, [r3, #0]
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	e000ef00 	and	lr, r0, r0, lsl #30

08002f94 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8002f94:	0943      	lsrs	r3, r0, #5
 8002f96:	2201      	movs	r2, #1
 8002f98:	f000 001f 	and.w	r0, r0, #31
 8002f9c:	4902      	ldr	r1, [pc, #8]	; (8002fa8 <NVIC_ClearIRQChannelPendingBit+0x14>)
 8002f9e:	4082      	lsls	r2, r0
 8002fa0:	3360      	adds	r3, #96	; 0x60
 8002fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002fa6:	4770      	bx	lr
 8002fa8:	e000e100 	and	lr, r0, r0, lsl #2

08002fac <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8002fac:	4b02      	ldr	r3, [pc, #8]	; (8002fb8 <NVIC_GetCurrentActiveHandler+0xc>)
 8002fae:	6858      	ldr	r0, [r3, #4]
}
 8002fb0:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	e000ed00 	and	lr, r0, r0, lsl #26

08002fbc <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8002fbc:	f000 031f 	and.w	r3, r0, #31
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8002fc4:	4904      	ldr	r1, [pc, #16]	; (8002fd8 <NVIC_GetIRQChannelActiveBitStatus+0x1c>)
 8002fc6:	0943      	lsrs	r3, r0, #5
 8002fc8:	3380      	adds	r3, #128	; 0x80
 8002fca:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8002fce:	4010      	ands	r0, r2
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8002fd0:	1a83      	subs	r3, r0, r2
 8002fd2:	4258      	negs	r0, r3
 8002fd4:	4158      	adcs	r0, r3
 8002fd6:	4770      	bx	lr
 8002fd8:	e000e100 	and	lr, r0, r0, lsl #2

08002fdc <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8002fdc:	4b01      	ldr	r3, [pc, #4]	; (8002fe4 <NVIC_GetCPUID+0x8>)
 8002fde:	6818      	ldr	r0, [r3, #0]
}
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	e000ed00 	and	lr, r0, r0, lsl #26

08002fe8 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8002fe8:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8002fec:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8002ff0:	4b01      	ldr	r3, [pc, #4]	; (8002ff8 <NVIC_SetVectorTable+0x10>)
 8002ff2:	4308      	orrs	r0, r1
 8002ff4:	6098      	str	r0, [r3, #8]
 8002ff6:	4770      	bx	lr
 8002ff8:	e000ed00 	and	lr, r0, r0, lsl #26

08002ffc <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8002ffc:	4a01      	ldr	r2, [pc, #4]	; (8003004 <NVIC_GenerateSystemReset+0x8>)
 8002ffe:	4b02      	ldr	r3, [pc, #8]	; (8003008 <NVIC_GenerateSystemReset+0xc>)
 8003000:	60da      	str	r2, [r3, #12]
 8003002:	4770      	bx	lr
 8003004:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8003008:	e000ed00 	and	lr, r0, r0, lsl #26

0800300c <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 800300c:	4a01      	ldr	r2, [pc, #4]	; (8003014 <NVIC_GenerateCoreReset+0x8>)
 800300e:	4b02      	ldr	r3, [pc, #8]	; (8003018 <NVIC_GenerateCoreReset+0xc>)
 8003010:	60da      	str	r2, [r3, #12]
 8003012:	4770      	bx	lr
 8003014:	05fa0001 	ldrbeq	r0, [sl, #1]!
 8003018:	e000ed00 	and	lr, r0, r0, lsl #26

0800301c <NVIC_SystemLPConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemLPConfig(u8 LowPowerMode, FunctionalState NewState)
{
 800301c:	4b04      	ldr	r3, [pc, #16]	; (8003030 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 800301e:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8003020:	b109      	cbz	r1, 8003026 <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 8003022:	4310      	orrs	r0, r2
 8003024:	e001      	b.n	800302a <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8003026:	ea22 0000 	bic.w	r0, r2, r0
 800302a:	6118      	str	r0, [r3, #16]
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	e000ed00 	and	lr, r0, r0, lsl #26

08003034 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8003034:	f000 001f 	and.w	r0, r0, #31
 8003038:	2201      	movs	r2, #1
 800303a:	4082      	lsls	r2, r0
 800303c:	4b04      	ldr	r3, [pc, #16]	; (8003050 <NVIC_SystemHandlerConfig+0x1c>)

  if (NewState != DISABLE)
 800303e:	b111      	cbz	r1, 8003046 <NVIC_SystemHandlerConfig+0x12>
  {
    SCB->SHCSR |= tmpreg;
 8003040:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003042:	430a      	orrs	r2, r1
 8003044:	e002      	b.n	800304c <NVIC_SystemHandlerConfig+0x18>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8003046:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003048:	ea21 0202 	bic.w	r2, r1, r2
 800304c:	625a      	str	r2, [r3, #36]	; 0x24
 800304e:	4770      	bx	lr
 8003050:	e000ed00 	and	lr, r0, r0, lsl #26

08003054 <NVIC_SystemHandlerPriorityConfig>:
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003054:	4b11      	ldr	r3, [pc, #68]	; (800309c <NVIC_SystemHandlerPriorityConfig+0x48>)
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8003056:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	43db      	mvns	r3, r3
 800305c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  tmp1 = (0x4 - tmppriority);
 8003060:	f1c3 0404 	rsb	r4, r3, #4
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8003064:	40a1      	lsls	r1, r4
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
 8003066:	24ff      	movs	r4, #255	; 0xff
 8003068:	fa24 f303 	lsr.w	r3, r4, r3
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 800306c:	401a      	ands	r2, r3

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
 800306e:	f3c0 2301 	ubfx	r3, r0, #8, #2
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8003072:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003076:	0080      	lsls	r0, r0, #2
 8003078:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800307c:	f500 406d 	add.w	r0, r0, #60672	; 0xed00
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8003080:	4311      	orrs	r1, r2

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8003082:	00db      	lsls	r3, r3, #3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8003084:	6982      	ldr	r2, [r0, #24]
  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
 8003086:	409c      	lsls	r4, r3
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8003088:	ea22 0404 	bic.w	r4, r2, r4
 800308c:	6184      	str	r4, [r0, #24]
  SCB->SHPR[tmp1] |= tmppriority;
 800308e:	6982      	ldr	r2, [r0, #24]
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8003090:	0109      	lsls	r1, r1, #4
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8003092:	4099      	lsls	r1, r3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8003094:	4311      	orrs	r1, r2
 8003096:	6181      	str	r1, [r0, #24]
 8003098:	bd10      	pop	{r4, pc}
 800309a:	bf00      	nop
 800309c:	e000ed00 	and	lr, r0, r0, lsl #26

080030a0 <NVIC_GetSystemHandlerPendingBitStatus>:
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;

  tmp = SCB->SHCSR & tmppos;
 80030a0:	4a05      	ldr	r2, [pc, #20]	; (80030b8 <NVIC_GetSystemHandlerPendingBitStatus+0x18>)

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;
 80030a2:	f3c0 2083 	ubfx	r0, r0, #10, #4

  tmppos = (u32)0x01 << tmppos;
 80030a6:	2301      	movs	r3, #1
 80030a8:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 80030aa:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80030ac:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80030ae:	1ac3      	subs	r3, r0, r3
 80030b0:	4258      	negs	r0, r3
 80030b2:	4158      	adcs	r0, r3
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	e000ed00 	and	lr, r0, r0, lsl #26

080030bc <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 80030bc:	4904      	ldr	r1, [pc, #16]	; (80030d0 <NVIC_SetSystemHandlerPendingBit+0x14>)

  /* Check the parameters */
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 80030be:	f000 001f 	and.w	r0, r0, #31
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 80030c2:	684b      	ldr	r3, [r1, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	4082      	lsls	r2, r0
 80030c8:	4313      	orrs	r3, r2
 80030ca:	604b      	str	r3, [r1, #4]
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	e000ed00 	and	lr, r0, r0, lsl #26

080030d4 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 80030d4:	4904      	ldr	r1, [pc, #16]	; (80030e8 <NVIC_ClearSystemHandlerPendingBit+0x14>)

  /* Check the parameters */
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 80030d6:	f000 001f 	and.w	r0, r0, #31
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 80030da:	684b      	ldr	r3, [r1, #4]
 80030dc:	3801      	subs	r0, #1
 80030de:	2201      	movs	r2, #1
 80030e0:	4082      	lsls	r2, r0
 80030e2:	4313      	orrs	r3, r2
 80030e4:	604b      	str	r3, [r1, #4]
 80030e6:	4770      	bx	lr
 80030e8:	e000ed00 	and	lr, r0, r0, lsl #26

080030ec <NVIC_GetSystemHandlerActiveBitStatus>:
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;

  tmp = SCB->SHCSR & tmppos;
 80030ec:	4a05      	ldr	r2, [pc, #20]	; (8003104 <NVIC_GetSystemHandlerActiveBitStatus+0x18>)
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;
 80030ee:	f3c0 3083 	ubfx	r0, r0, #14, #4

  tmppos = (u32)0x01 << tmppos;
 80030f2:	2301      	movs	r3, #1
 80030f4:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 80030f6:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80030f8:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80030fa:	1ac3      	subs	r3, r0, r3
 80030fc:	4258      	negs	r0, r3
 80030fe:	4158      	adcs	r0, r3
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	e000ed00 	and	lr, r0, r0, lsl #26

08003108 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8003108:	f3c0 4381 	ubfx	r3, r0, #18, #2
 800310c:	4a09      	ldr	r2, [pc, #36]	; (8003134 <NVIC_GetFaultHandlerSources+0x2c>)
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 800310e:	b90b      	cbnz	r3, 8003114 <NVIC_GetFaultHandlerSources+0xc>
  {
    faultsources = SCB->HFSR;
 8003110:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8003112:	4770      	bx	lr
  }
  else if (tmpreg == 0x01)
 8003114:	2b01      	cmp	r3, #1
 8003116:	d10a      	bne.n	800312e <NVIC_GetFaultHandlerSources+0x26>

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8003118:	f3c0 5301 	ubfx	r3, r0, #20, #2
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 800311c:	6a90      	ldr	r0, [r2, #40]	; 0x28
 800311e:	00da      	lsls	r2, r3, #3
 8003120:	40d0      	lsrs	r0, r2
    if (tmppos != 0x02)
 8003122:	2b02      	cmp	r3, #2
    {
      faultsources &= (u32)0x0F;
 8003124:	bf14      	ite	ne
 8003126:	f000 000f 	andne.w	r0, r0, #15
    }
    else
    {
      faultsources &= (u32)0xFF;
 800312a:	b2c0      	uxtbeq	r0, r0
 800312c:	4770      	bx	lr
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 800312e:	6b10      	ldr	r0, [r2, #48]	; 0x30
  }
  return faultsources;
}
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	e000ed00 	and	lr, r0, r0, lsl #26

08003138 <NVIC_GetFaultAddress>:
*                       - SystemHandler_BusFault
* Output         : None
* Return         : Fault address.
*******************************************************************************/
u32 NVIC_GetFaultAddress(u32 SystemHandler)
{
 8003138:	4b03      	ldr	r3, [pc, #12]	; (8003148 <NVIC_GetFaultAddress+0x10>)
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 800313a:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 800313e:	bf0c      	ite	eq
 8003140:	6b58      	ldreq	r0, [r3, #52]	; 0x34
  }
  else
  {
    faultaddress = SCB->BFAR;
 8003142:	6b98      	ldrne	r0, [r3, #56]	; 0x38
  }
  return faultaddress;
}
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	e000ed00 	and	lr, r0, r0, lsl #26

0800314c <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 800314c:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 800314e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003152:	2101      	movs	r1, #1
 8003154:	f000 f99a 	bl	800348c <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 8003158:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 800315c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003160:	2100      	movs	r1, #0
 8003162:	f000 b993 	b.w	800348c <RCC_APB1PeriphResetCmd>

08003166 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8003166:	4b01      	ldr	r3, [pc, #4]	; (800316c <PWR_BackupAccessCmd+0x6>)
 8003168:	6018      	str	r0, [r3, #0]
 800316a:	4770      	bx	lr
 800316c:	420e0020 	andmi	r0, lr, #32

08003170 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8003170:	4b01      	ldr	r3, [pc, #4]	; (8003178 <PWR_PVDCmd+0x8>)
 8003172:	6018      	str	r0, [r3, #0]
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	420e0010 	andmi	r0, lr, #16

0800317c <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 800317c:	4a03      	ldr	r2, [pc, #12]	; (800318c <PWR_PVDLevelConfig+0x10>)
 800317e:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8003180:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8003184:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8003186:	6010      	str	r0, [r2, #0]
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	40007000 	andmi	r7, r0, r0

08003190 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8003190:	4b01      	ldr	r3, [pc, #4]	; (8003198 <PWR_WakeUpPinCmd+0x8>)
 8003192:	6018      	str	r0, [r3, #0]
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	420e00a0 	andmi	r0, lr, #160	; 0xa0

0800319c <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 800319c:	4a08      	ldr	r2, [pc, #32]	; (80031c0 <PWR_EnterSTOPMode+0x24>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 800319e:	2901      	cmp	r1, #1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80031a0:	6813      	ldr	r3, [r2, #0]

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 80031a2:	f023 0303 	bic.w	r3, r3, #3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 80031a6:	ea40 0003 	orr.w	r0, r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 80031aa:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80031ac:	4a05      	ldr	r2, [pc, #20]	; (80031c4 <PWR_EnterSTOPMode+0x28>)
 80031ae:	6813      	ldr	r3, [r2, #0]
 80031b0:	f043 0304 	orr.w	r3, r3, #4
 80031b4:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80031b6:	d101      	bne.n	80031bc <PWR_EnterSTOPMode+0x20>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 80031b8:	f001 ba32 	b.w	8004620 <__WFI>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 80031bc:	f001 ba32 	b.w	8004624 <__WFE>
 80031c0:	40007000 	andmi	r7, r0, r0
 80031c4:	e000ed10 	and	lr, r0, r0, lsl sp

080031c8 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 80031c8:	4b07      	ldr	r3, [pc, #28]	; (80031e8 <PWR_EnterSTANDBYMode+0x20>)
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	f042 0204 	orr.w	r2, r2, #4
 80031d0:	601a      	str	r2, [r3, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	f042 0202 	orr.w	r2, r2, #2
 80031d8:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80031da:	4a04      	ldr	r2, [pc, #16]	; (80031ec <PWR_EnterSTANDBYMode+0x24>)
 80031dc:	6813      	ldr	r3, [r2, #0]
 80031de:	f043 0304 	orr.w	r3, r3, #4
 80031e2:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 80031e4:	f001 ba1c 	b.w	8004620 <__WFI>
 80031e8:	40007000 	andmi	r7, r0, r0
 80031ec:	e000ed10 	and	lr, r0, r0, lsl sp

080031f0 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 80031f0:	4b03      	ldr	r3, [pc, #12]	; (8003200 <PWR_GetFlagStatus+0x10>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80031f6:	bf14      	ite	ne
 80031f8:	2001      	movne	r0, #1
 80031fa:	2000      	moveq	r0, #0
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40007000 	andmi	r7, r0, r0

08003204 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8003204:	4a02      	ldr	r2, [pc, #8]	; (8003210 <PWR_ClearFlag+0xc>)
 8003206:	6813      	ldr	r3, [r2, #0]
 8003208:	ea43 0080 	orr.w	r0, r3, r0, lsl #2
 800320c:	6010      	str	r0, [r2, #0]
 800320e:	4770      	bx	lr
 8003210:	40007000 	andmi	r7, r0, r0

08003214 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8003214:	4b0c      	ldr	r3, [pc, #48]	; (8003248 <RCC_DeInit+0x34>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	f042 0201 	orr.w	r2, r2, #1
 800321c:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 800321e:	6859      	ldr	r1, [r3, #4]
 8003220:	4a0a      	ldr	r2, [pc, #40]	; (800324c <RCC_DeInit+0x38>)
 8003222:	400a      	ands	r2, r1
 8003224:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800322c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003230:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003238:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003240:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003242:	2200      	movs	r2, #0
 8003244:	609a      	str	r2, [r3, #8]
 8003246:	4770      	bx	lr
 8003248:	40021000 	andmi	r1, r2, r0
 800324c:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

08003250 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8003250:	4b0c      	ldr	r3, [pc, #48]	; (8003284 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8003252:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800325c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003264:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8003266:	d003      	beq.n	8003270 <RCC_HSEConfig+0x20>
 8003268:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 800326c:	d004      	beq.n	8003278 <RCC_HSEConfig+0x28>
 800326e:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003276:	e002      	b.n	800327e <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	40021000 	andmi	r1, r2, r0

08003288 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8003288:	4a03      	ldr	r2, [pc, #12]	; (8003298 <RCC_AdjustHSICalibrationValue+0x10>)
 800328a:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 800328c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8003290:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8003294:	6010      	str	r0, [r2, #0]
 8003296:	4770      	bx	lr
 8003298:	40021000 	andmi	r1, r2, r0

0800329c <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 800329c:	4b01      	ldr	r3, [pc, #4]	; (80032a4 <RCC_HSICmd+0x8>)
 800329e:	6018      	str	r0, [r3, #0]
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	42420000 	submi	r0, r2, #0

080032a8 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 80032a8:	4a03      	ldr	r2, [pc, #12]	; (80032b8 <RCC_PLLConfig+0x10>)
 80032aa:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 80032ac:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80032b0:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80032b2:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80032b4:	6050      	str	r0, [r2, #4]
 80032b6:	4770      	bx	lr
 80032b8:	40021000 	andmi	r1, r2, r0

080032bc <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 80032bc:	4b01      	ldr	r3, [pc, #4]	; (80032c4 <RCC_PLLCmd+0x8>)
 80032be:	6018      	str	r0, [r3, #0]
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	42420060 	submi	r0, r2, #96	; 0x60

080032c8 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80032c8:	4a03      	ldr	r2, [pc, #12]	; (80032d8 <RCC_SYSCLKConfig+0x10>)
 80032ca:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80032cc:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80032d0:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80032d2:	6050      	str	r0, [r2, #4]
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40021000 	andmi	r1, r2, r0

080032dc <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 80032dc:	4b02      	ldr	r3, [pc, #8]	; (80032e8 <RCC_GetSYSCLKSource+0xc>)
 80032de:	6858      	ldr	r0, [r3, #4]
}
 80032e0:	f000 000c 	and.w	r0, r0, #12
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	40021000 	andmi	r1, r2, r0

080032ec <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80032ec:	4a03      	ldr	r2, [pc, #12]	; (80032fc <RCC_HCLKConfig+0x10>)
 80032ee:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80032f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80032f4:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80032f6:	6050      	str	r0, [r2, #4]
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	40021000 	andmi	r1, r2, r0

08003300 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8003300:	4a03      	ldr	r2, [pc, #12]	; (8003310 <RCC_PCLK1Config+0x10>)
 8003302:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8003304:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8003308:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800330a:	6050      	str	r0, [r2, #4]
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	40021000 	andmi	r1, r2, r0

08003314 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8003314:	4a03      	ldr	r2, [pc, #12]	; (8003324 <RCC_PCLK2Config+0x10>)
 8003316:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8003318:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800331c:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003320:	6050      	str	r0, [r2, #4]
 8003322:	4770      	bx	lr
 8003324:	40021000 	andmi	r1, r2, r0

08003328 <RCC_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_ITConfig(u8 RCC_IT, FunctionalState NewState)
{
 8003328:	4b04      	ldr	r3, [pc, #16]	; (800333c <RCC_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800332a:	781a      	ldrb	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800332c:	b109      	cbz	r1, 8003332 <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800332e:	4310      	orrs	r0, r2
 8003330:	e001      	b.n	8003336 <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8003332:	ea22 0000 	bic.w	r0, r2, r0
 8003336:	7018      	strb	r0, [r3, #0]
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	40021009 	andmi	r1, r2, r9

08003340 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8003340:	4b01      	ldr	r3, [pc, #4]	; (8003348 <RCC_USBCLKConfig+0x8>)
 8003342:	6018      	str	r0, [r3, #0]
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	424200d8 	submi	r0, r2, #216	; 0xd8

0800334c <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 800334c:	4a03      	ldr	r2, [pc, #12]	; (800335c <RCC_ADCCLKConfig+0x10>)
 800334e:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8003350:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8003354:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003356:	6050      	str	r0, [r2, #4]
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	40021000 	andmi	r1, r2, r0

08003360 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003360:	4b06      	ldr	r3, [pc, #24]	; (800337c <RCC_LSEConfig+0x1c>)
 8003362:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8003364:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003366:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003368:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 800336a:	d002      	beq.n	8003372 <RCC_LSEConfig+0x12>
 800336c:	2804      	cmp	r0, #4
 800336e:	d002      	beq.n	8003376 <RCC_LSEConfig+0x16>
 8003370:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8003372:	7018      	strb	r0, [r3, #0]
      break;
 8003374:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8003376:	2205      	movs	r2, #5
 8003378:	701a      	strb	r2, [r3, #0]
 800337a:	4770      	bx	lr
 800337c:	40021020 	andmi	r1, r2, r0, lsr #32

08003380 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8003380:	4b01      	ldr	r3, [pc, #4]	; (8003388 <RCC_LSICmd+0x8>)
 8003382:	6018      	str	r0, [r3, #0]
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	42420480 	submi	r0, r2, #128, 8	; 0x80000000

0800338c <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 800338c:	4a02      	ldr	r2, [pc, #8]	; (8003398 <RCC_RTCCLKConfig+0xc>)
 800338e:	6a13      	ldr	r3, [r2, #32]
 8003390:	4318      	orrs	r0, r3
 8003392:	6210      	str	r0, [r2, #32]
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40021000 	andmi	r1, r2, r0

0800339c <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 800339c:	4b01      	ldr	r3, [pc, #4]	; (80033a4 <RCC_RTCCLKCmd+0x8>)
 800339e:	6018      	str	r0, [r3, #0]
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	4242043c 	submi	r0, r2, #60, 8	; 0x3c000000

080033a8 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80033a8:	4a1c      	ldr	r2, [pc, #112]	; (800341c <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80033aa:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80033ac:	6853      	ldr	r3, [r2, #4]
 80033ae:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d001      	beq.n	80033ba <RCC_GetClocksFreq+0x12>
 80033b6:	2b08      	cmp	r3, #8
 80033b8:	d001      	beq.n	80033be <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 80033ba:	4b19      	ldr	r3, [pc, #100]	; (8003420 <RCC_GetClocksFreq+0x78>)
 80033bc:	e00e      	b.n	80033dc <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80033be:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80033c0:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80033c2:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80033c6:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80033c8:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80033cc:	d502      	bpl.n	80033d4 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 80033ce:	6851      	ldr	r1, [r2, #4]
 80033d0:	0389      	lsls	r1, r1, #14
 80033d2:	d501      	bpl.n	80033d8 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80033d4:	4913      	ldr	r1, [pc, #76]	; (8003424 <RCC_GetClocksFreq+0x7c>)
 80033d6:	e000      	b.n	80033da <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80033d8:	4911      	ldr	r1, [pc, #68]	; (8003420 <RCC_GetClocksFreq+0x78>)
 80033da:	434b      	muls	r3, r1
 80033dc:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80033de:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80033e0:	4911      	ldr	r1, [pc, #68]	; (8003428 <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 80033e2:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80033e6:	5ccc      	ldrb	r4, [r1, r3]
 80033e8:	6803      	ldr	r3, [r0, #0]
 80033ea:	40e3      	lsrs	r3, r4
 80033ec:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80033ee:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 80033f0:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80033f4:	5d0c      	ldrb	r4, [r1, r4]
 80033f6:	fa23 f404 	lsr.w	r4, r3, r4
 80033fa:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80033fc:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 80033fe:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003402:	5d0c      	ldrb	r4, [r1, r4]
 8003404:	40e3      	lsrs	r3, r4
 8003406:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8003408:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 800340a:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 800340e:	440a      	add	r2, r1
 8003410:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8003412:	fbb3 f3f2 	udiv	r3, r3, r2
 8003416:	6103      	str	r3, [r0, #16]
 8003418:	bd10      	pop	{r4, pc}
 800341a:	bf00      	nop
 800341c:	40021000 	andmi	r1, r2, r0
 8003420:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8003424:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8003428:	080049e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, lr}

0800342c <RCC_AHBPeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState)
{
 800342c:	4b04      	ldr	r3, [pc, #16]	; (8003440 <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800342e:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003430:	b109      	cbz	r1, 8003436 <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8003432:	4310      	orrs	r0, r2
 8003434:	e001      	b.n	800343a <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8003436:	ea22 0000 	bic.w	r0, r2, r0
 800343a:	6158      	str	r0, [r3, #20]
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	40021000 	andmi	r1, r2, r0

08003444 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8003444:	4b04      	ldr	r3, [pc, #16]	; (8003458 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003446:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003448:	b109      	cbz	r1, 800344e <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800344a:	4310      	orrs	r0, r2
 800344c:	e001      	b.n	8003452 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800344e:	ea22 0000 	bic.w	r0, r2, r0
 8003452:	6198      	str	r0, [r3, #24]
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	40021000 	andmi	r1, r2, r0

0800345c <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 800345c:	4b04      	ldr	r3, [pc, #16]	; (8003470 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800345e:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003460:	b109      	cbz	r1, 8003466 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003462:	4310      	orrs	r0, r2
 8003464:	e001      	b.n	800346a <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003466:	ea22 0000 	bic.w	r0, r2, r0
 800346a:	61d8      	str	r0, [r3, #28]
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	40021000 	andmi	r1, r2, r0

08003474 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8003474:	4b04      	ldr	r3, [pc, #16]	; (8003488 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003476:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003478:	b109      	cbz	r1, 800347e <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800347a:	4310      	orrs	r0, r2
 800347c:	e001      	b.n	8003482 <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800347e:	ea22 0000 	bic.w	r0, r2, r0
 8003482:	60d8      	str	r0, [r3, #12]
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	40021000 	andmi	r1, r2, r0

0800348c <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 800348c:	4b04      	ldr	r3, [pc, #16]	; (80034a0 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800348e:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003490:	b109      	cbz	r1, 8003496 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8003492:	4310      	orrs	r0, r2
 8003494:	e001      	b.n	800349a <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8003496:	ea22 0000 	bic.w	r0, r2, r0
 800349a:	6118      	str	r0, [r3, #16]
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	40021000 	andmi	r1, r2, r0

080034a4 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 80034a4:	4b01      	ldr	r3, [pc, #4]	; (80034ac <RCC_BackupResetCmd+0x8>)
 80034a6:	6018      	str	r0, [r3, #0]
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	42420440 	submi	r0, r2, #64, 8	; 0x40000000

080034b0 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 80034b0:	4b01      	ldr	r3, [pc, #4]	; (80034b8 <RCC_ClockSecuritySystemCmd+0x8>)
 80034b2:	6018      	str	r0, [r3, #0]
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	4242004c 	submi	r0, r2, #76	; 0x4c

080034bc <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 80034bc:	4b01      	ldr	r3, [pc, #4]	; (80034c4 <RCC_MCOConfig+0x8>)
 80034be:	7018      	strb	r0, [r3, #0]
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	40021007 	andmi	r1, r2, r7

080034c8 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80034c8:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 80034ca:	2a01      	cmp	r2, #1
 80034cc:	4b07      	ldr	r3, [pc, #28]	; (80034ec <RCC_GetFlagStatus+0x24>)
 80034ce:	d101      	bne.n	80034d4 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	e003      	b.n	80034dc <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80034d4:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 80034d6:	bf0c      	ite	eq
 80034d8:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80034da:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 80034dc:	f000 001f 	and.w	r0, r0, #31
 80034e0:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80034e4:	f000 0001 	and.w	r0, r0, #1
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	40021000 	andmi	r1, r2, r0

080034f0 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80034f0:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 80034f2:	2300      	movs	r3, #0
 80034f4:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80034f6:	2031      	movs	r0, #49	; 0x31
 80034f8:	f7ff ffe6 	bl	80034c8 <RCC_GetFlagStatus>
    StartUpCounter++;  
 80034fc:	9b01      	ldr	r3, [sp, #4]
 80034fe:	3301      	adds	r3, #1
 8003500:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8003502:	b918      	cbnz	r0, 800350c <RCC_WaitForHSEStartUp+0x1c>
 8003504:	9b01      	ldr	r3, [sp, #4]
 8003506:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800350a:	d1f4      	bne.n	80034f6 <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 800350c:	2031      	movs	r0, #49	; 0x31
 800350e:	f7ff ffdb 	bl	80034c8 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 8003512:	3000      	adds	r0, #0
 8003514:	bf18      	it	ne
 8003516:	2001      	movne	r0, #1
 8003518:	b003      	add	sp, #12
 800351a:	f85d fb04 	ldr.w	pc, [sp], #4

0800351e <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 800351e:	4a03      	ldr	r2, [pc, #12]	; (800352c <RCC_ClearFlag+0xe>)
 8003520:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003522:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003526:	6253      	str	r3, [r2, #36]	; 0x24
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	40021000 	andmi	r1, r2, r0

08003530 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8003530:	4b03      	ldr	r3, [pc, #12]	; (8003540 <RCC_GetITStatus+0x10>)
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 8003536:	bf14      	ite	ne
 8003538:	2001      	movne	r0, #1
 800353a:	2000      	moveq	r0, #0
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	40021000 	andmi	r1, r2, r0

08003544 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 8003544:	4b01      	ldr	r3, [pc, #4]	; (800354c <RCC_ClearITPendingBit+0x8>)
 8003546:	7018      	strb	r0, [r3, #0]
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	4002100a 	andmi	r1, r2, sl

08003550 <SPI_I2S_DeInit>:
* Input          : - SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8003550:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(u32*)&SPIx)
 8003552:	4b16      	ldr	r3, [pc, #88]	; (80035ac <SPI_I2S_DeInit+0x5c>)
 8003554:	4298      	cmp	r0, r3
 8003556:	d01b      	beq.n	8003590 <SPI_I2S_DeInit+0x40>
 8003558:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 800355c:	4298      	cmp	r0, r3
 800355e:	d00b      	beq.n	8003578 <SPI_I2S_DeInit+0x28>
 8003560:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 8003564:	4298      	cmp	r0, r3
 8003566:	d11f      	bne.n	80035a8 <SPI_I2S_DeInit+0x58>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
      break;

    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8003568:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800356c:	2101      	movs	r1, #1
 800356e:	f7ff ff8d 	bl	800348c <RCC_APB1PeriphResetCmd>
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8003572:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003576:	e012      	b.n	800359e <SPI_I2S_DeInit+0x4e>
  
  switch (*(u32*)&SPIx)
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8003578:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800357c:	2101      	movs	r1, #1
 800357e:	f7ff ff79 	bl	8003474 <RCC_APB2PeriphResetCmd>
      break;

    default:
      break;
  }
}
 8003582:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8003586:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800358a:	2100      	movs	r1, #0
 800358c:	f7ff bf72 	b.w	8003474 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
      break;

    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8003590:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003594:	2101      	movs	r1, #1
 8003596:	f7ff ff79 	bl	800348c <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 800359a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800359e:	2100      	movs	r1, #0
      break;

    default:
      break;
  }
}
 80035a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 80035a4:	f7ff bf72 	b.w	800348c <RCC_APB1PeriphResetCmd>
 80035a8:	bd08      	pop	{r3, pc}
 80035aa:	bf00      	nop
 80035ac:	40003c00 	andmi	r3, r0, r0, lsl #24

080035b0 <SPI_Init>:
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80035b0:	8803      	ldrh	r3, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80035b2:	884a      	ldrh	r2, [r1, #2]
*                    SPI peripheral.
* Output         : None
* Return         : None
******************************************************************************/
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80035b4:	b510      	push	{r4, lr}

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 80035b6:	f403 5441 	and.w	r4, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80035ba:	880b      	ldrh	r3, [r1, #0]
 80035bc:	4313      	orrs	r3, r2
 80035be:	888a      	ldrh	r2, [r1, #4]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	88ca      	ldrh	r2, [r1, #6]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	890a      	ldrh	r2, [r1, #8]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	894a      	ldrh	r2, [r1, #10]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	898a      	ldrh	r2, [r1, #12]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	89ca      	ldrh	r2, [r1, #14]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	4323      	orrs	r3, r4
 80035d8:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80035da:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 80035dc:	8b83      	ldrh	r3, [r0, #28]
 80035de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035e2:	041b      	lsls	r3, r3, #16
 80035e4:	0c1b      	lsrs	r3, r3, #16
 80035e6:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80035e8:	8a0b      	ldrh	r3, [r1, #16]
 80035ea:	8203      	strh	r3, [r0, #16]
 80035ec:	bd10      	pop	{r4, pc}

080035ee <I2S_Init>:
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80035ee:	8b83      	ldrh	r3, [r0, #28]
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80035f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80035f2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80035f6:	f023 030f 	bic.w	r3, r3, #15
 80035fa:	041b      	lsls	r3, r3, #16
 80035fc:	0c1b      	lsrs	r3, r3, #16
 80035fe:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8003600:	2302      	movs	r3, #2
 8003602:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8003604:	890b      	ldrh	r3, [r1, #8]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8003606:	8b86      	ldrh	r6, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8003608:	2b02      	cmp	r3, #2
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 800360a:	b087      	sub	sp, #28
 800360c:	4605      	mov	r5, r0
 800360e:	460c      	mov	r4, r1
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8003610:	b2b6      	uxth	r6, r6
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8003612:	d022      	beq.n	800365a <I2S_Init+0x6c>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8003614:	888b      	ldrh	r3, [r1, #4]
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 8003616:	a801      	add	r0, sp, #4
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8003618:	2b00      	cmp	r3, #0
      packetlength = 1;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 800361a:	bf14      	ite	ne
 800361c:	2702      	movne	r7, #2
 800361e:	2701      	moveq	r7, #1
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 8003620:	f7ff fec2 	bl	80033a8 <RCC_GetClocksFreq>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8003624:	88e3      	ldrh	r3, [r4, #6]
 8003626:	8921      	ldrh	r1, [r4, #8]
 8003628:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800362c:	9b01      	ldr	r3, [sp, #4]
 800362e:	f04f 020a 	mov.w	r2, #10
    {
      /* MCLK output is enabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8003632:	fb02 f203 	mul.w	r2, r2, r3
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8003636:	bf1a      	itte	ne
 8003638:	017b      	lslne	r3, r7, #5
 800363a:	434b      	mulne	r3, r1
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 800363c:	020b      	lsleq	r3, r1, #8
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 800363e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003642:	3305      	adds	r3, #5
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 8003644:	220a      	movs	r2, #10
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8003646:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 8003648:	fbb3 f3f2 	udiv	r3, r3, r2
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 800364c:	f003 0201 	and.w	r2, r3, #1
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
 8003650:	0212      	lsls	r2, r2, #8
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 8003652:	f3c3 034f 	ubfx	r3, r3, #1, #16
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
 8003656:	b292      	uxth	r2, r2
 8003658:	e000      	b.n	800365c <I2S_Init+0x6e>
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
  {
    i2sodd = (u16)0;
 800365a:	2200      	movs	r2, #0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 800365c:	1e99      	subs	r1, r3, #2
 800365e:	b289      	uxth	r1, r1
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 8003660:	29fe      	cmp	r1, #254	; 0xfe
 8003662:	bf24      	itt	cs
 8003664:	2200      	movcs	r2, #0
 8003666:	2302      	movcs	r3, #2
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (u16)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8003668:	4313      	orrs	r3, r2
 800366a:	88e2      	ldrh	r2, [r4, #6]
 800366c:	4313      	orrs	r3, r2
 800366e:	b29b      	uxth	r3, r3
 8003670:	842b      	strh	r3, [r5, #32]
 8003672:	8823      	ldrh	r3, [r4, #0]
 8003674:	88a2      	ldrh	r2, [r4, #4]
 8003676:	431e      	orrs	r6, r3
 8003678:	8863      	ldrh	r3, [r4, #2]
 800367a:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
 800367e:	4333      	orrs	r3, r6
 8003680:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (u16)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 8003682:	8962      	ldrh	r2, [r4, #10]
 8003684:	4313      	orrs	r3, r2
 8003686:	b29b      	uxth	r3, r3
                  I2S_InitStruct->I2S_Standard | I2S_InitStruct->I2S_DataFormat | \
                  I2S_InitStruct->I2S_CPOL);
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;                                    
 8003688:	83ab      	strh	r3, [r5, #28]
}
 800368a:	b007      	add	sp, #28
 800368c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800368e <SPI_StructInit>:
*******************************************************************************/
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800368e:	2300      	movs	r3, #0
 8003690:	8003      	strh	r3, [r0, #0]

  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8003692:	8043      	strh	r3, [r0, #2]

  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8003694:	8083      	strh	r3, [r0, #4]

  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8003696:	80c3      	strh	r3, [r0, #6]

  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8003698:	8103      	strh	r3, [r0, #8]

  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 800369a:	8143      	strh	r3, [r0, #10]

  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 800369c:	8183      	strh	r3, [r0, #12]

  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 800369e:	81c3      	strh	r3, [r0, #14]

  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 80036a0:	2307      	movs	r3, #7
 80036a2:	8203      	strh	r3, [r0, #16]
 80036a4:	4770      	bx	lr

080036a6 <I2S_StructInit>:
*******************************************************************************/
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 80036a6:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 80036a8:	2202      	movs	r2, #2
*******************************************************************************/
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 80036aa:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 80036ac:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 80036ae:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 80036b0:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 80036b2:	8102      	strh	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 80036b4:	8143      	strh	r3, [r0, #10]
 80036b6:	4770      	bx	lr

080036b8 <SPI_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80036b8:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80036ba:	b119      	cbz	r1, 80036c4 <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80036bc:	b29b      	uxth	r3, r3
 80036be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036c2:	e003      	b.n	80036cc <SPI_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 80036c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036c8:	041b      	lsls	r3, r3, #16
 80036ca:	0c1b      	lsrs	r3, r3, #16
 80036cc:	8003      	strh	r3, [r0, #0]
 80036ce:	4770      	bx	lr

080036d0 <I2S_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 80036d0:	8b83      	ldrh	r3, [r0, #28]
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80036d2:	b119      	cbz	r1, 80036dc <I2S_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036da:	e003      	b.n	80036e4 <I2S_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 80036dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036e0:	041b      	lsls	r3, r3, #16
 80036e2:	0c1b      	lsrs	r3, r3, #16
 80036e4:	8383      	strh	r3, [r0, #28]
 80036e6:	4770      	bx	lr

080036e8 <SPI_I2S_ITConfig>:
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)1 << itpos);
 80036e8:	0909      	lsrs	r1, r1, #4
 80036ea:	2301      	movs	r3, #1
 80036ec:	408b      	lsls	r3, r1
 80036ee:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 80036f0:	b11a      	cbz	r2, 80036fa <SPI_I2S_ITConfig+0x12>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 80036f2:	8882      	ldrh	r2, [r0, #4]
 80036f4:	b292      	uxth	r2, r2
 80036f6:	4313      	orrs	r3, r2
 80036f8:	e003      	b.n	8003702 <SPI_I2S_ITConfig+0x1a>
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (u16)~itmask;
 80036fa:	8882      	ldrh	r2, [r0, #4]
 80036fc:	b292      	uxth	r2, r2
 80036fe:	ea22 0303 	bic.w	r3, r2, r3
 8003702:	8083      	strh	r3, [r0, #4]
 8003704:	4770      	bx	lr

08003706 <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8003706:	8883      	ldrh	r3, [r0, #4]
 8003708:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 800370a:	b10a      	cbz	r2, 8003710 <SPI_I2S_DMACmd+0xa>
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 800370c:	4319      	orrs	r1, r3
 800370e:	e001      	b.n	8003714 <SPI_I2S_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (u16)~SPI_I2S_DMAReq;
 8003710:	ea23 0101 	bic.w	r1, r3, r1
 8003714:	8081      	strh	r1, [r0, #4]
 8003716:	4770      	bx	lr

08003718 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8003718:	8181      	strh	r1, [r0, #12]
 800371a:	4770      	bx	lr

0800371c <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 800371c:	8980      	ldrh	r0, [r0, #12]
}
 800371e:	b280      	uxth	r0, r0
 8003720:	4770      	bx	lr

08003722 <SPI_NSSInternalSoftwareConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8003722:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8003726:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8003728:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 800372a:	bf0b      	itete	eq
 800372c:	f423 7380 	biceq.w	r3, r3, #256	; 0x100
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8003730:	b29b      	uxthne	r3, r3
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8003732:	041b      	lsleq	r3, r3, #16
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8003734:	f443 7380 	orrne.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8003738:	bf08      	it	eq
 800373a:	0c1b      	lsreq	r3, r3, #16
 800373c:	8003      	strh	r3, [r0, #0]
 800373e:	4770      	bx	lr

08003740 <SPI_SSOutputCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8003740:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003742:	b119      	cbz	r1, 800374c <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8003744:	b29b      	uxth	r3, r3
 8003746:	f043 0304 	orr.w	r3, r3, #4
 800374a:	e003      	b.n	8003754 <SPI_SSOutputCmd+0x14>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 800374c:	f023 0304 	bic.w	r3, r3, #4
 8003750:	041b      	lsls	r3, r3, #16
 8003752:	0c1b      	lsrs	r3, r3, #16
 8003754:	8083      	strh	r3, [r0, #4]
 8003756:	4770      	bx	lr

08003758 <SPI_DataSizeConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));

  /* Clear DFF bit */
  SPIx->CR1 &= (u16)~SPI_DataSize_16b;
 8003758:	8803      	ldrh	r3, [r0, #0]
 800375a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800375e:	041b      	lsls	r3, r3, #16
 8003760:	0c1b      	lsrs	r3, r3, #16
 8003762:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8003764:	8803      	ldrh	r3, [r0, #0]
 8003766:	b29b      	uxth	r3, r3
 8003768:	4319      	orrs	r1, r3
 800376a:	8001      	strh	r1, [r0, #0]
 800376c:	4770      	bx	lr

0800376e <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 800376e:	8803      	ldrh	r3, [r0, #0]
 8003770:	b29b      	uxth	r3, r3
 8003772:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003776:	8003      	strh	r3, [r0, #0]
 8003778:	4770      	bx	lr

0800377a <SPI_CalculateCRC>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 800377a:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800377c:	b119      	cbz	r1, 8003786 <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 800377e:	b29b      	uxth	r3, r3
 8003780:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003784:	e003      	b.n	800378e <SPI_CalculateCRC+0x14>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8003786:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800378a:	041b      	lsls	r3, r3, #16
 800378c:	0c1b      	lsrs	r3, r3, #16
 800378e:	8003      	strh	r3, [r0, #0]
 8003790:	4770      	bx	lr

08003792 <SPI_GetCRC>:

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 8003792:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8003794:	bf14      	ite	ne
 8003796:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8003798:	8a80      	ldrheq	r0, [r0, #20]
 800379a:	b280      	uxth	r0, r0
  }

  /* Return the selected CRC register */
  return crcreg;
}
 800379c:	4770      	bx	lr

0800379e <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 800379e:	8a00      	ldrh	r0, [r0, #16]
}
 80037a0:	b280      	uxth	r0, r0
 80037a2:	4770      	bx	lr

080037a4 <SPI_BiDirectionalLineConfig>:
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 80037a4:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
 80037a6:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 80037aa:	bf15      	itete	ne
 80037ac:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 80037b0:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 80037b2:	041b      	lslne	r3, r3, #16
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 80037b4:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 80037b8:	bf18      	it	ne
 80037ba:	0c1b      	lsrne	r3, r3, #16
 80037bc:	8003      	strh	r3, [r0, #0]
 80037be:	4770      	bx	lr

080037c0 <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (u16)RESET)
 80037c0:	8903      	ldrh	r3, [r0, #8]
 80037c2:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 80037c4:	bf14      	ite	ne
 80037c6:	2001      	movne	r0, #1
 80037c8:	2000      	moveq	r0, #0
 80037ca:	4770      	bx	lr

080037cc <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (u16)~SPI_I2S_FLAG;
 80037cc:	43c9      	mvns	r1, r1
 80037ce:	b289      	uxth	r1, r1
 80037d0:	8101      	strh	r1, [r0, #8]
 80037d2:	4770      	bx	lr

080037d4 <SPI_I2S_GetITStatus>:
*                       - I2S_IT_UDR: Underrun Error interrupt.
* Output         : None
* Return         : The new state of SPI_I2S_IT (SET or RESET).
*******************************************************************************/
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, u8 SPI_I2S_IT)
{
 80037d4:	b510      	push	{r4, lr}
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80037d6:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80037d8:	8903      	ldrh	r3, [r0, #8]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 80037da:	2201      	movs	r2, #1
 80037dc:	f001 000f 	and.w	r0, r1, #15
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80037e0:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 80037e2:	fa02 f000 	lsl.w	r0, r2, r0
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80037e6:	4018      	ands	r0, r3
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80037e8:	b2a4      	uxth	r4, r4

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80037ea:	d005      	beq.n	80037f8 <SPI_I2S_GetITStatus+0x24>
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));

  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
 80037ec:	0909      	lsrs	r1, r1, #4
 80037ee:	408a      	lsls	r2, r1
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80037f0:	4214      	tst	r4, r2
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 80037f2:	bf14      	ite	ne
 80037f4:	2001      	movne	r0, #1
 80037f6:	2000      	moveq	r0, #0
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 80037f8:	bd10      	pop	{r4, pc}

080037fa <SPI_I2S_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* Get the SPI IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 80037fa:	f001 010f 	and.w	r1, r1, #15
 80037fe:	2301      	movs	r3, #1
 8003800:	408b      	lsls	r3, r1
  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (u16)~itpos;
 8003802:	43db      	mvns	r3, r3
 8003804:	b29b      	uxth	r3, r3
 8003806:	8103      	strh	r3, [r0, #8]
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop

0800380c <SysTick_CLKSourceConfig>:
*                         SysTick clock source.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
 800380c:	4b04      	ldr	r3, [pc, #16]	; (8003820 <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 800380e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	bf0c      	ite	eq
 8003814:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8003818:	f022 0204 	bicne.w	r2, r2, #4
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	4770      	bx	lr
 8003820:	e000e010 	and	lr, r0, r0, lsl r0

08003824 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8003824:	4b01      	ldr	r3, [pc, #4]	; (800382c <SysTick_SetReload+0x8>)
 8003826:	6058      	str	r0, [r3, #4]
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	e000e010 	and	lr, r0, r0, lsl r0

08003830 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8003830:	2801      	cmp	r0, #1
 8003832:	4b08      	ldr	r3, [pc, #32]	; (8003854 <SysTick_CounterCmd+0x24>)
 8003834:	d103      	bne.n	800383e <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	f042 0201 	orr.w	r2, r2, #1
 800383c:	e004      	b.n	8003848 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 800383e:	3002      	adds	r0, #2
 8003840:	d104      	bne.n	800384c <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	f022 0201 	bic.w	r2, r2, #1
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 800384c:	2200      	movs	r2, #0
 800384e:	609a      	str	r2, [r3, #8]
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	e000e010 	and	lr, r0, r0, lsl r0

08003858 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 8003858:	4b04      	ldr	r3, [pc, #16]	; (800386c <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800385a:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800385c:	b110      	cbz	r0, 8003864 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800385e:	f042 0202 	orr.w	r2, r2, #2
 8003862:	e001      	b.n	8003868 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8003864:	f022 0202 	bic.w	r2, r2, #2
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	4770      	bx	lr
 800386c:	e000e010 	and	lr, r0, r0, lsl r0

08003870 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8003870:	4b01      	ldr	r3, [pc, #4]	; (8003878 <SysTick_GetCounter+0x8>)
 8003872:	6898      	ldr	r0, [r3, #8]
}
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	e000e010 	and	lr, r0, r0, lsl r0

0800387c <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 800387c:	08c3      	lsrs	r3, r0, #3
 800387e:	2b02      	cmp	r3, #2
 8003880:	4b04      	ldr	r3, [pc, #16]	; (8003894 <SysTick_GetFlagStatus+0x18>)
  {
    statusreg = SysTick->CTRL;
 8003882:	bf0c      	ite	eq
 8003884:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 8003886:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 8003888:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800388c:	f000 0001 	and.w	r0, r0, #1
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	e000e010 	and	lr, r0, r0, lsl r0

08003898 <TI1_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 8003898:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800389a:	8c04      	ldrh	r4, [r0, #32]
 800389c:	f024 0401 	bic.w	r4, r4, #1
 80038a0:	0424      	lsls	r4, r4, #16
 80038a2:	0c24      	lsrs	r4, r4, #16
 80038a4:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80038a6:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80038a8:	8c05      	ldrh	r5, [r0, #32]
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;

  tmpccmr1 = TIMx->CCMR1;
 80038aa:	b2a4      	uxth	r4, r4
  tmpccer = TIMx->CCER;
 80038ac:	b2ad      	uxth	r5, r5

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80038ae:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 80038b2:	4322      	orrs	r2, r4
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80038b4:	f025 0502 	bic.w	r5, r5, #2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80038b8:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 80038bc:	f045 0501 	orr.w	r5, r5, #1
 80038c0:	b29a      	uxth	r2, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80038c2:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038c4:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80038c6:	8401      	strh	r1, [r0, #32]
 80038c8:	bd30      	pop	{r4, r5, pc}

080038ca <TI2_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 80038ca:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80038cc:	8c04      	ldrh	r4, [r0, #32]
 80038ce:	f024 0410 	bic.w	r4, r4, #16
 80038d2:	0424      	lsls	r4, r4, #16
 80038d4:	0c24      	lsrs	r4, r4, #16
 80038d6:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80038d8:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 80038da:	8c04      	ldrh	r4, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80038dc:	f425 7540 	bic.w	r5, r5, #768	; 0x300

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;

  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80038e0:	b2a4      	uxth	r4, r4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80038e2:	052d      	lsls	r5, r5, #20
 80038e4:	0d2d      	lsrs	r5, r5, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80038e6:	f024 0420 	bic.w	r4, r4, #32
 80038ea:	f044 0410 	orr.w	r4, r4, #16
 80038ee:	ea45 2202 	orr.w	r2, r5, r2, lsl #8
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80038f2:	ea42 3303 	orr.w	r3, r2, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80038f6:	ea44 1101 	orr.w	r1, r4, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80038fa:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80038fc:	b28c      	uxth	r4, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038fe:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003900:	8404      	strh	r4, [r0, #32]
 8003902:	bd30      	pop	{r4, r5, pc}

08003904 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8003904:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8003906:	4b2e      	ldr	r3, [pc, #184]	; (80039c0 <TIM_DeInit+0xbc>)
 8003908:	4298      	cmp	r0, r3
 800390a:	d03a      	beq.n	8003982 <TIM_DeInit+0x7e>
 800390c:	d810      	bhi.n	8003930 <TIM_DeInit+0x2c>
 800390e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8003912:	4298      	cmp	r0, r3
 8003914:	d025      	beq.n	8003962 <TIM_DeInit+0x5e>
 8003916:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800391a:	4298      	cmp	r0, r3
 800391c:	d02b      	beq.n	8003976 <TIM_DeInit+0x72>
 800391e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003922:	d14c      	bne.n	80039be <TIM_DeInit+0xba>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8003924:	2001      	movs	r0, #1
 8003926:	4601      	mov	r1, r0
 8003928:	f7ff fdb0 	bl	800348c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 800392c:	2001      	movs	r0, #1
 800392e:	e01d      	b.n	800396c <TIM_DeInit+0x68>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8003930:	4b24      	ldr	r3, [pc, #144]	; (80039c4 <TIM_DeInit+0xc0>)
 8003932:	4298      	cmp	r0, r3
 8003934:	d031      	beq.n	800399a <TIM_DeInit+0x96>
 8003936:	d804      	bhi.n	8003942 <TIM_DeInit+0x3e>
 8003938:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800393c:	4298      	cmp	r0, r3
 800393e:	d026      	beq.n	800398e <TIM_DeInit+0x8a>
 8003940:	bd08      	pop	{r3, pc}
 8003942:	4b21      	ldr	r3, [pc, #132]	; (80039c8 <TIM_DeInit+0xc4>)
 8003944:	4298      	cmp	r0, r3
 8003946:	d004      	beq.n	8003952 <TIM_DeInit+0x4e>
 8003948:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800394c:	4298      	cmp	r0, r3
 800394e:	d02a      	beq.n	80039a6 <TIM_DeInit+0xa2>
 8003950:	bd08      	pop	{r3, pc}
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8003952:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003956:	2101      	movs	r1, #1
 8003958:	f7ff fd8c 	bl	8003474 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800395c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003960:	e028      	b.n	80039b4 <TIM_DeInit+0xb0>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8003962:	2002      	movs	r0, #2
 8003964:	2101      	movs	r1, #1
 8003966:	f7ff fd91 	bl	800348c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800396a:	2002      	movs	r0, #2
 800396c:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 800396e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8003972:	f7ff bd8b 	b.w	800348c <RCC_APB1PeriphResetCmd>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8003976:	2004      	movs	r0, #4
 8003978:	2101      	movs	r1, #1
 800397a:	f7ff fd87 	bl	800348c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800397e:	2004      	movs	r0, #4
 8003980:	e7f4      	b.n	800396c <TIM_DeInit+0x68>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8003982:	2008      	movs	r0, #8
 8003984:	2101      	movs	r1, #1
 8003986:	f7ff fd81 	bl	800348c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800398a:	2008      	movs	r0, #8
 800398c:	e7ee      	b.n	800396c <TIM_DeInit+0x68>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800398e:	2010      	movs	r0, #16
 8003990:	2101      	movs	r1, #1
 8003992:	f7ff fd7b 	bl	800348c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8003996:	2010      	movs	r0, #16
 8003998:	e7e8      	b.n	800396c <TIM_DeInit+0x68>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800399a:	2020      	movs	r0, #32
 800399c:	2101      	movs	r1, #1
 800399e:	f7ff fd75 	bl	800348c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 80039a2:	2020      	movs	r0, #32
 80039a4:	e7e2      	b.n	800396c <TIM_DeInit+0x68>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 80039a6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80039aa:	2101      	movs	r1, #1
 80039ac:	f7ff fd62 	bl	8003474 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80039b0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80039b4:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 80039b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80039ba:	f7ff bd5b 	b.w	8003474 <RCC_APB2PeriphResetCmd>
 80039be:	bd08      	pop	{r3, pc}
 80039c0:	40000c00 	andmi	r0, r0, r0, lsl #24
 80039c4:	40001400 	andmi	r1, r0, r0, lsl #8
 80039c8:	40012c00 	andmi	r2, r1, r0, lsl #24

080039cc <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80039cc:	8803      	ldrh	r3, [r0, #0]
 80039ce:	88ca      	ldrh	r2, [r1, #6]
 80039d0:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80039d4:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80039d6:	8803      	ldrh	r3, [r0, #0]
 80039d8:	b29b      	uxth	r3, r3
 80039da:	4313      	orrs	r3, r2
 80039dc:	884a      	ldrh	r2, [r1, #2]
 80039de:	4313      	orrs	r3, r2
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80039e4:	888b      	ldrh	r3, [r1, #4]
 80039e6:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80039e8:	880b      	ldrh	r3, [r1, #0]
 80039ea:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80039ec:	2301      	movs	r3, #1
 80039ee:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80039f0:	4b04      	ldr	r3, [pc, #16]	; (8003a04 <TIM_TimeBaseInit+0x38>)
 80039f2:	4298      	cmp	r0, r3
 80039f4:	d003      	beq.n	80039fe <TIM_TimeBaseInit+0x32>
 80039f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039fa:	4298      	cmp	r0, r3
 80039fc:	d101      	bne.n	8003a02 <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80039fe:	7a0b      	ldrb	r3, [r1, #8]
 8003a00:	8603      	strh	r3, [r0, #48]	; 0x30
 8003a02:	4770      	bx	lr
 8003a04:	40012c00 	andmi	r2, r1, r0, lsl #24

08003a08 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8003a08:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003a0a:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8003a0c:	f023 0301 	bic.w	r3, r3, #1
 8003a10:	041b      	lsls	r3, r3, #16
 8003a12:	0c1b      	lsrs	r3, r3, #16
 8003a14:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a16:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a18:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a1a:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003a1c:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8003a1e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a22:	0412      	lsls	r2, r2, #16
 8003a24:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8003a26:	f023 0502 	bic.w	r5, r3, #2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003a2a:	4316      	orrs	r6, r2
 8003a2c:	884b      	ldrh	r3, [r1, #2]
 8003a2e:	890a      	ldrh	r2, [r1, #8]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8003a30:	042d      	lsls	r5, r5, #16
 8003a32:	4313      	orrs	r3, r2
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8003a34:	88ca      	ldrh	r2, [r1, #6]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8003a36:	0c2d      	lsrs	r5, r5, #16
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8003a38:	8682      	strh	r2, [r0, #52]	; 0x34
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003a3a:	4a0f      	ldr	r2, [pc, #60]	; (8003a78 <TIM_OC1Init+0x70>)

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003a3c:	432b      	orrs	r3, r5
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003a3e:	4290      	cmp	r0, r2
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a40:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003a42:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003a44:	d003      	beq.n	8003a4e <TIM_OC1Init+0x46>
 8003a46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a4a:	4290      	cmp	r0, r2
 8003a4c:	d10f      	bne.n	8003a6e <TIM_OC1Init+0x66>
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8003a4e:	f647 45ff 	movw	r5, #31999	; 0x7cff
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003a52:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8003a54:	f023 0308 	bic.w	r3, r3, #8

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003a58:	4313      	orrs	r3, r2

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8003a5a:	888a      	ldrh	r2, [r1, #4]

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8003a5c:	f023 0304 	bic.w	r3, r3, #4
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8003a60:	4025      	ands	r5, r4

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8003a62:	4313      	orrs	r3, r2
 8003a64:	89cc      	ldrh	r4, [r1, #14]
 8003a66:	898a      	ldrh	r2, [r1, #12]
 8003a68:	4314      	orrs	r4, r2

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8003a6a:	432c      	orrs	r4, r5
 8003a6c:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a6e:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a70:	8306      	strh	r6, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a72:	8403      	strh	r3, [r0, #32]
 8003a74:	bd70      	pop	{r4, r5, r6, pc}
 8003a76:	bf00      	nop
 8003a78:	40012c00 	andmi	r2, r1, r0, lsl #24

08003a7c <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8003a7c:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003a7e:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8003a80:	f023 0310 	bic.w	r3, r3, #16
 8003a84:	041b      	lsls	r3, r3, #16
 8003a86:	0c1b      	lsrs	r3, r3, #16
 8003a88:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8003a8a:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a8c:	8885      	ldrh	r5, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a8e:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003a90:	880c      	ldrh	r4, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8003a92:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003a96:	0412      	lsls	r2, r2, #16
 8003a98:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003a9a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8003a9e:	f023 0320 	bic.w	r3, r3, #32
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003aa2:	b294      	uxth	r4, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8003aa4:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8003aa6:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8003aa8:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8003aaa:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8003aae:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ab0:	b2ad      	uxth	r5, r5

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8003ab2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8003ab6:	88ca      	ldrh	r2, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8003ab8:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8003aba:	8702      	strh	r2, [r0, #56]	; 0x38
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003abc:	4a10      	ldr	r2, [pc, #64]	; (8003b00 <TIM_OC2Init+0x84>)
 8003abe:	4290      	cmp	r0, r2
 8003ac0:	d003      	beq.n	8003aca <TIM_OC2Init+0x4e>
 8003ac2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ac6:	4290      	cmp	r0, r2
 8003ac8:	d116      	bne.n	8003af8 <TIM_OC2Init+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8003aca:	f023 0380 	bic.w	r3, r3, #128	; 0x80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8003ace:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8003ad0:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8003ad2:	ea43 1202 	orr.w	r2, r3, r2, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8003ad6:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8003ada:	4013      	ands	r3, r2
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8003adc:	888a      	ldrh	r2, [r1, #4]
 8003ade:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8003ae2:	f247 32ff 	movw	r2, #29695	; 0x73ff
 8003ae6:	402a      	ands	r2, r5

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8003ae8:	898d      	ldrh	r5, [r1, #12]

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8003aea:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8003aec:	ea42 0285 	orr.w	r2, r2, r5, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8003af0:	89cd      	ldrh	r5, [r1, #14]
 8003af2:	ea42 0585 	orr.w	r5, r2, r5, lsl #2
 8003af6:	b2ad      	uxth	r5, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003af8:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003afa:	8304      	strh	r4, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003afc:	8403      	strh	r3, [r0, #32]
 8003afe:	bd30      	pop	{r4, r5, pc}
 8003b00:	40012c00 	andmi	r2, r1, r0, lsl #24

08003b04 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8003b04:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003b06:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8003b08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b0c:	041b      	lsls	r3, r3, #16
 8003b0e:	0c1b      	lsrs	r3, r3, #16
 8003b10:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b12:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b14:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b16:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003b18:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8003b1a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b1e:	0412      	lsls	r2, r2, #16
 8003b20:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8003b22:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003b26:	4316      	orrs	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8003b28:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8003b2a:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8003b2c:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8003b2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003b32:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b34:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003b36:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8003b3a:	88ca      	ldrh	r2, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003b3c:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8003b3e:	8782      	strh	r2, [r0, #60]	; 0x3c
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003b40:	4a10      	ldr	r2, [pc, #64]	; (8003b84 <TIM_OC3Init+0x80>)
 8003b42:	4290      	cmp	r0, r2
 8003b44:	d003      	beq.n	8003b4e <TIM_OC3Init+0x4a>
 8003b46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b4a:	4290      	cmp	r0, r2
 8003b4c:	d116      	bne.n	8003b7c <TIM_OC3Init+0x78>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8003b4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003b52:	894a      	ldrh	r2, [r1, #10]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8003b54:	f644 75ff 	movw	r5, #20479	; 0x4fff
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8003b58:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003b5a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8003b5e:	f64f 33ff 	movw	r3, #64511	; 0xfbff
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8003b62:	4025      	ands	r5, r4

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8003b64:	898c      	ldrh	r4, [r1, #12]

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8003b66:	4013      	ands	r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8003b68:	ea45 1504 	orr.w	r5, r5, r4, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003b6c:	888a      	ldrh	r2, [r1, #4]

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003b6e:	89cc      	ldrh	r4, [r1, #14]

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003b70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003b74:	ea45 1404 	orr.w	r4, r5, r4, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003b78:	b29b      	uxth	r3, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003b7a:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b7c:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b7e:	8386      	strh	r6, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b80:	8403      	strh	r3, [r0, #32]
 8003b82:	bd70      	pop	{r4, r5, r6, pc}
 8003b84:	40012c00 	andmi	r2, r1, r0, lsl #24

08003b88 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8003b88:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003b8a:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8003b8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b90:	041b      	lsls	r3, r3, #16
 8003b92:	0c1b      	lsrs	r3, r3, #16
 8003b94:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b96:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b98:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b9a:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003b9c:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8003b9e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003ba2:	0412      	lsls	r2, r2, #16
 8003ba4:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8003ba6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003baa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8003bae:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8003bb0:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8003bb2:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8003bb4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003bb8:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bba:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003bbc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8003bc0:	88cd      	ldrh	r5, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003bc2:	b292      	uxth	r2, r2
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8003bc4:	f8a0 5040 	strh.w	r5, [r0, #64]	; 0x40
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003bc8:	4d08      	ldr	r5, [pc, #32]	; (8003bec <TIM_OC4Init+0x64>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003bca:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003bcc:	42a8      	cmp	r0, r5
 8003bce:	d003      	beq.n	8003bd8 <TIM_OC4Init+0x50>
 8003bd0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003bd4:	42a8      	cmp	r0, r5
 8003bd6:	d105      	bne.n	8003be4 <TIM_OC4Init+0x5c>

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8003bd8:	8989      	ldrh	r1, [r1, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8003bda:	f3c4 040d 	ubfx	r4, r4, #0, #14

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8003bde:	ea44 1481 	orr.w	r4, r4, r1, lsl #6
 8003be2:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003be4:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8003be6:	8382      	strh	r2, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003be8:	8403      	strh	r3, [r0, #32]
 8003bea:	bd30      	pop	{r4, r5, pc}
 8003bec:	40012c00 	andmi	r2, r1, r0, lsl #24

08003bf0 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003bf0:	884a      	ldrh	r2, [r1, #2]
 8003bf2:	880b      	ldrh	r3, [r1, #0]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	888a      	ldrh	r2, [r1, #4]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	88ca      	ldrh	r2, [r1, #6]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	890a      	ldrh	r2, [r1, #8]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	894a      	ldrh	r2, [r1, #10]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	898a      	ldrh	r2, [r1, #12]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8003c10:	4770      	bx	lr

08003c12 <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8003c12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c16:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8003c1c:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8003c1e:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8003c20:	7203      	strb	r3, [r0, #8]
 8003c22:	4770      	bx	lr

08003c24 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8003c24:	2300      	movs	r3, #0
 8003c26:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8003c28:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8003c2a:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8003c2c:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8003c2e:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8003c30:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8003c32:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8003c34:	81c3      	strh	r3, [r0, #14]
 8003c36:	4770      	bx	lr

08003c38 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003c38:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003c3a:	2201      	movs	r2, #1
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003c3c:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8003c3e:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003c40:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8003c42:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8003c44:	8103      	strh	r3, [r0, #8]
 8003c46:	4770      	bx	lr

08003c48 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8003c4c:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8003c4e:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8003c50:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8003c52:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8003c54:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8003c56:	8183      	strh	r3, [r0, #12]
 8003c58:	4770      	bx	lr

08003c5a <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8003c5a:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003c5c:	b119      	cbz	r1, 8003c66 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	f043 0301 	orr.w	r3, r3, #1
 8003c64:	e003      	b.n	8003c6e <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8003c66:	f023 0301 	bic.w	r3, r3, #1
 8003c6a:	059b      	lsls	r3, r3, #22
 8003c6c:	0d9b      	lsrs	r3, r3, #22
 8003c6e:	8003      	strh	r3, [r0, #0]
 8003c70:	4770      	bx	lr

08003c72 <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8003c72:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003c76:	b129      	cbz	r1, 8003c84 <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8003c78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	e001      	b.n	8003c88 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8003c84:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003c88:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8003c8c:	4770      	bx	lr

08003c8e <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8003c8e:	8983      	ldrh	r3, [r0, #12]
 8003c90:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003c92:	b10a      	cbz	r2, 8003c98 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8003c94:	4319      	orrs	r1, r3
 8003c96:	e001      	b.n	8003c9c <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8003c98:	ea23 0101 	bic.w	r1, r3, r1
 8003c9c:	8181      	strh	r1, [r0, #12]
 8003c9e:	4770      	bx	lr

08003ca0 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8003ca0:	8281      	strh	r1, [r0, #20]
 8003ca2:	4770      	bx	lr

08003ca4 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 8003caa:	4770      	bx	lr

08003cac <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8003cac:	8983      	ldrh	r3, [r0, #12]
 8003cae:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003cb0:	b10a      	cbz	r2, 8003cb6 <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8003cb2:	4319      	orrs	r1, r3
 8003cb4:	e001      	b.n	8003cba <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8003cb6:	ea23 0101 	bic.w	r1, r3, r1
 8003cba:	8181      	strh	r1, [r0, #12]
 8003cbc:	4770      	bx	lr

08003cbe <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8003cbe:	8903      	ldrh	r3, [r0, #8]
 8003cc0:	f023 0307 	bic.w	r3, r3, #7
 8003cc4:	041b      	lsls	r3, r3, #16
 8003cc6:	0c1b      	lsrs	r3, r3, #16
 8003cc8:	8103      	strh	r3, [r0, #8]
 8003cca:	4770      	bx	lr

08003ccc <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ccc:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8003cce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cd2:	041b      	lsls	r3, r3, #16
 8003cd4:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003cd6:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cd8:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003cda:	8903      	ldrh	r3, [r0, #8]
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	f043 0307 	orr.w	r3, r3, #7
 8003ce2:	8103      	strh	r3, [r0, #8]
 8003ce4:	4770      	bx	lr

08003ce6 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8003ce6:	b538      	push	{r3, r4, r5, lr}
 8003ce8:	460d      	mov	r5, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8003cea:	2d60      	cmp	r5, #96	; 0x60
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8003cec:	4611      	mov	r1, r2
 8003cee:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003cf0:	f04f 0201 	mov.w	r2, #1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8003cf4:	d102      	bne.n	8003cfc <TIM_TIxExternalClockConfig+0x16>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003cf6:	f7ff fde8 	bl	80038ca <TI2_Config>
 8003cfa:	e001      	b.n	8003d00 <TIM_TIxExternalClockConfig+0x1a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003cfc:	f7ff fdcc 	bl	8003898 <TI1_Config>
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d00:	8921      	ldrh	r1, [r4, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8003d02:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8003d06:	0409      	lsls	r1, r1, #16
 8003d08:	0c09      	lsrs	r1, r1, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003d0a:	4329      	orrs	r1, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d0c:	8121      	strh	r1, [r4, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003d0e:	8923      	ldrh	r3, [r4, #8]
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	f043 0307 	orr.w	r3, r3, #7
 8003d16:	8123      	strh	r3, [r4, #8]
 8003d18:	bd38      	pop	{r3, r4, r5, pc}

08003d1a <TIM_ETRConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRConfig(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                   u16 ExtTRGFilter)
{
 8003d1a:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8003d1c:	8904      	ldrh	r4, [r0, #8]
 8003d1e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8003d22:	b2e4      	uxtb	r4, r4
 8003d24:	4323      	orrs	r3, r4
 8003d26:	b29b      	uxth	r3, r3

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8003d28:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d2a:	8101      	strh	r1, [r0, #8]
 8003d2c:	bd10      	pop	{r4, pc}

08003d2e <TIM_ETRClockMode1Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                             u16 ExtTRGFilter)
{
 8003d2e:	b510      	push	{r4, lr}
 8003d30:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003d32:	f7ff fff2 	bl	8003d1a <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d36:	8923      	ldrh	r3, [r4, #8]
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
 8003d38:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d3c:	041b      	lsls	r3, r3, #16
 8003d3e:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_TS_ETRF;
 8003d40:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d44:	8123      	strh	r3, [r4, #8]
 8003d46:	bd10      	pop	{r4, pc}

08003d48 <TIM_ETRClockMode2Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, 
                             u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)
{
 8003d48:	b510      	push	{r4, lr}
 8003d4a:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003d4c:	f7ff ffe5 	bl	8003d1a <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8003d50:	8923      	ldrh	r3, [r4, #8]
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d58:	8123      	strh	r3, [r4, #8]
 8003d5a:	bd10      	pop	{r4, pc}

08003d5c <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8003d5c:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8003d5e:	8282      	strh	r2, [r0, #20]
 8003d60:	4770      	bx	lr

08003d62 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8003d62:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8003d64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d68:	059b      	lsls	r3, r3, #22
 8003d6a:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8003d6c:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8003d6e:	8001      	strh	r1, [r0, #0]
 8003d70:	4770      	bx	lr

08003d72 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d72:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8003d74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d78:	041b      	lsls	r3, r3, #16
 8003d7a:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003d7c:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d7e:	8101      	strh	r1, [r0, #8]
 8003d80:	4770      	bx	lr

08003d82 <TIM_EncoderInterfaceConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 8003d82:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d84:	8906      	ldrh	r6, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003d86:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d88:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003d8a:	f424 7440 	bic.w	r4, r4, #768	; 0x300

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d8e:	b2ad      	uxth	r5, r5
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003d90:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8003d94:	f025 0522 	bic.w	r5, r5, #34	; 0x22

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8003d98:	f026 0607 	bic.w	r6, r6, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003d9c:	0424      	lsls	r4, r4, #16
 8003d9e:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8003da0:	0436      	lsls	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003da2:	0c24      	lsrs	r4, r4, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8003da4:	0c36      	lsrs	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8003da6:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8003daa:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8003dae:	4331      	orrs	r1, r6

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8003db0:	f044 0401 	orr.w	r4, r4, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8003db4:	b29d      	uxth	r5, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003db6:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003db8:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dba:	8405      	strh	r5, [r0, #32]
 8003dbc:	bd70      	pop	{r4, r5, r6, pc}

08003dbe <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8003dbe:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8003dc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dc4:	041b      	lsls	r3, r3, #16
 8003dc6:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8003dc8:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003dca:	8301      	strh	r1, [r0, #24]
 8003dcc:	4770      	bx	lr

08003dce <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8003dce:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8003dd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dd4:	041b      	lsls	r3, r3, #16
 8003dd6:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8003dd8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003ddc:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003dde:	8301      	strh	r1, [r0, #24]
 8003de0:	4770      	bx	lr

08003de2 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8003de2:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8003de4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de8:	041b      	lsls	r3, r3, #16
 8003dea:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8003dec:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003dee:	8381      	strh	r1, [r0, #28]
 8003df0:	4770      	bx	lr

08003df2 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8003df2:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8003df4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003df8:	041b      	lsls	r3, r3, #16
 8003dfa:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8003dfc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003e00:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003e02:	8381      	strh	r1, [r0, #28]
 8003e04:	4770      	bx	lr

08003e06 <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8003e06:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e08:	b119      	cbz	r1, 8003e12 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e10:	e003      	b.n	8003e1a <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8003e12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e16:	059b      	lsls	r3, r3, #22
 8003e18:	0d9b      	lsrs	r3, r3, #22
 8003e1a:	8003      	strh	r3, [r0, #0]
 8003e1c:	4770      	bx	lr

08003e1e <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8003e1e:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e20:	b119      	cbz	r1, 8003e2a <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	f043 0304 	orr.w	r3, r3, #4
 8003e28:	e003      	b.n	8003e32 <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8003e2a:	f023 0304 	bic.w	r3, r3, #4
 8003e2e:	041b      	lsls	r3, r3, #16
 8003e30:	0c1b      	lsrs	r3, r3, #16
 8003e32:	8083      	strh	r3, [r0, #4]
 8003e34:	4770      	bx	lr

08003e36 <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8003e36:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e38:	b119      	cbz	r1, 8003e42 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	f043 0308 	orr.w	r3, r3, #8
 8003e40:	e003      	b.n	8003e4a <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8003e42:	f023 0308 	bic.w	r3, r3, #8
 8003e46:	041b      	lsls	r3, r3, #16
 8003e48:	0c1b      	lsrs	r3, r3, #16
 8003e4a:	8083      	strh	r3, [r0, #4]
 8003e4c:	4770      	bx	lr

08003e4e <TIM_CCPreloadControl>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8003e4e:	8883      	ldrh	r3, [r0, #4]
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e50:	b119      	cbz	r1, 8003e5a <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	f043 0301 	orr.w	r3, r3, #1
 8003e58:	e003      	b.n	8003e62 <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8003e5a:	f023 0301 	bic.w	r3, r3, #1
 8003e5e:	041b      	lsls	r3, r3, #16
 8003e60:	0c1b      	lsrs	r3, r3, #16
 8003e62:	8083      	strh	r3, [r0, #4]
 8003e64:	4770      	bx	lr

08003e66 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8003e66:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8003e68:	f023 0308 	bic.w	r3, r3, #8
 8003e6c:	041b      	lsls	r3, r3, #16
 8003e6e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003e70:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003e72:	8301      	strh	r1, [r0, #24]
 8003e74:	4770      	bx	lr

08003e76 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8003e76:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8003e78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e7c:	041b      	lsls	r3, r3, #16
 8003e7e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8003e80:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003e84:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003e86:	8301      	strh	r1, [r0, #24]
 8003e88:	4770      	bx	lr

08003e8a <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8003e8a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8003e8c:	f023 0308 	bic.w	r3, r3, #8
 8003e90:	041b      	lsls	r3, r3, #16
 8003e92:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8003e94:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003e96:	8381      	strh	r1, [r0, #28]
 8003e98:	4770      	bx	lr

08003e9a <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8003e9a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8003e9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ea0:	041b      	lsls	r3, r3, #16
 8003ea2:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8003ea4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003ea8:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003eaa:	8381      	strh	r1, [r0, #28]
 8003eac:	4770      	bx	lr

08003eae <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003eae:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8003eb0:	f023 0304 	bic.w	r3, r3, #4
 8003eb4:	041b      	lsls	r3, r3, #16
 8003eb6:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8003eb8:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003eba:	8301      	strh	r1, [r0, #24]
 8003ebc:	4770      	bx	lr

08003ebe <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003ebe:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8003ec0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ec4:	041b      	lsls	r3, r3, #16
 8003ec6:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8003ec8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003ecc:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003ece:	8301      	strh	r1, [r0, #24]
 8003ed0:	4770      	bx	lr

08003ed2 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8003ed2:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8003ed4:	f023 0304 	bic.w	r3, r3, #4
 8003ed8:	041b      	lsls	r3, r3, #16
 8003eda:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8003edc:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8003ede:	8381      	strh	r1, [r0, #28]
 8003ee0:	4770      	bx	lr

08003ee2 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8003ee2:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8003ee4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ee8:	041b      	lsls	r3, r3, #16
 8003eea:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8003eec:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003ef0:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8003ef2:	8381      	strh	r1, [r0, #28]
 8003ef4:	4770      	bx	lr

08003ef6 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8003ef6:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8003ef8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003efc:	041b      	lsls	r3, r3, #16
 8003efe:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8003f00:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003f02:	8301      	strh	r1, [r0, #24]
 8003f04:	4770      	bx	lr

08003f06 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8003f06:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8003f08:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8003f0c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003f10:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003f12:	8301      	strh	r1, [r0, #24]
 8003f14:	4770      	bx	lr

08003f16 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8003f16:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8003f18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f1c:	041b      	lsls	r3, r3, #16
 8003f1e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8003f20:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003f22:	8381      	strh	r1, [r0, #28]
 8003f24:	4770      	bx	lr

08003f26 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8003f26:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8003f28:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8003f2c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003f30:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003f32:	8381      	strh	r1, [r0, #28]
 8003f34:	4770      	bx	lr

08003f36 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003f36:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8003f38:	f023 0302 	bic.w	r3, r3, #2
 8003f3c:	041b      	lsls	r3, r3, #16
 8003f3e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8003f40:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f42:	8401      	strh	r1, [r0, #32]
 8003f44:	4770      	bx	lr

08003f46 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8003f46:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8003f48:	f023 0308 	bic.w	r3, r3, #8
 8003f4c:	041b      	lsls	r3, r3, #16
 8003f4e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8003f50:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f52:	8401      	strh	r1, [r0, #32]
 8003f54:	4770      	bx	lr

08003f56 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003f56:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8003f58:	f023 0320 	bic.w	r3, r3, #32
 8003f5c:	041b      	lsls	r3, r3, #16
 8003f5e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8003f60:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8003f64:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f66:	8401      	strh	r1, [r0, #32]
 8003f68:	4770      	bx	lr

08003f6a <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8003f6a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8003f6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f70:	041b      	lsls	r3, r3, #16
 8003f72:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8003f74:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8003f78:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f7a:	8401      	strh	r1, [r0, #32]
 8003f7c:	4770      	bx	lr

08003f7e <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003f7e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8003f80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f84:	041b      	lsls	r3, r3, #16
 8003f86:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8003f88:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003f8c:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f8e:	8401      	strh	r1, [r0, #32]
 8003f90:	4770      	bx	lr

08003f92 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8003f92:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8003f94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f98:	041b      	lsls	r3, r3, #16
 8003f9a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8003f9c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003fa0:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003fa2:	8401      	strh	r1, [r0, #32]
 8003fa4:	4770      	bx	lr

08003fa6 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003fa6:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8003fa8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003fac:	041b      	lsls	r3, r3, #16
 8003fae:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8003fb0:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8003fb4:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003fb6:	8401      	strh	r1, [r0, #32]
 8003fb8:	4770      	bx	lr

08003fba <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8003fba:	8c03      	ldrh	r3, [r0, #32]
*                   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCx)
{
 8003fbc:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8003fbe:	b29c      	uxth	r4, r3
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	408b      	lsls	r3, r1
 8003fc4:	ea24 0303 	bic.w	r3, r4, r3
 8003fc8:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8003fca:	8c03      	ldrh	r3, [r0, #32]
 8003fcc:	408a      	lsls	r2, r1
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	8403      	strh	r3, [r0, #32]
 8003fd4:	bd10      	pop	{r4, pc}

08003fd6 <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8003fd6:	8c03      	ldrh	r3, [r0, #32]
*                   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxNCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCxN)
{
 8003fd8:	b510      	push	{r4, lr}
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8003fda:	b29c      	uxth	r4, r3
 8003fdc:	2304      	movs	r3, #4
 8003fde:	408b      	lsls	r3, r1
 8003fe0:	ea24 0303 	bic.w	r3, r4, r3
 8003fe4:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8003fe6:	8c03      	ldrh	r3, [r0, #32]
 8003fe8:	408a      	lsls	r2, r1
 8003fea:	4313      	orrs	r3, r2
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	8403      	strh	r3, [r0, #32]
 8003ff0:	bd10      	pop	{r4, pc}

08003ff2 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8003ff2:	8c03      	ldrh	r3, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8003ff4:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8003ff6:	b29c      	uxth	r4, r3
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	408b      	lsls	r3, r1
 8003ffc:	ea24 0303 	bic.w	r3, r4, r3
 8004000:	8403      	strh	r3, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8004002:	f021 0308 	bic.w	r3, r1, #8
 8004006:	3018      	adds	r0, #24
 8004008:	b93b      	cbnz	r3, 800401a <TIM_SelectOCxM+0x28>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 800400a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800400e:	0849      	lsrs	r1, r1, #1
 8004010:	5844      	ldr	r4, [r0, r1]
 8004012:	4023      	ands	r3, r4
 8004014:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8004016:	5843      	ldr	r3, [r0, r1]
 8004018:	e00a      	b.n	8004030 <TIM_SelectOCxM+0x3e>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 800401a:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800401e:	3904      	subs	r1, #4
 8004020:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8004024:	5844      	ldr	r4, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8004026:	0212      	lsls	r2, r2, #8

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8004028:	4023      	ands	r3, r4
 800402a:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 800402c:	5843      	ldr	r3, [r0, r1]
 800402e:	b292      	uxth	r2, r2
 8004030:	431a      	orrs	r2, r3
 8004032:	5042      	str	r2, [r0, r1]
 8004034:	bd10      	pop	{r4, pc}

08004036 <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8004036:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004038:	b119      	cbz	r1, 8004042 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 800403a:	b29b      	uxth	r3, r3
 800403c:	f043 0302 	orr.w	r3, r3, #2
 8004040:	e003      	b.n	800404a <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8004042:	f023 0302 	bic.w	r3, r3, #2
 8004046:	059b      	lsls	r3, r3, #22
 8004048:	0d9b      	lsrs	r3, r3, #22
 800404a:	8003      	strh	r3, [r0, #0]
 800404c:	4770      	bx	lr

0800404e <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 800404e:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8004050:	b119      	cbz	r1, 800405a <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8004052:	b29b      	uxth	r3, r3
 8004054:	f043 0304 	orr.w	r3, r3, #4
 8004058:	e003      	b.n	8004062 <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 800405a:	f023 0304 	bic.w	r3, r3, #4
 800405e:	059b      	lsls	r3, r3, #22
 8004060:	0d9b      	lsrs	r3, r3, #22
 8004062:	8003      	strh	r3, [r0, #0]
 8004064:	4770      	bx	lr

08004066 <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8004066:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004068:	b119      	cbz	r1, 8004072 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 800406a:	b29b      	uxth	r3, r3
 800406c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004070:	e003      	b.n	800407a <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8004072:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004076:	041b      	lsls	r3, r3, #16
 8004078:	0c1b      	lsrs	r3, r3, #16
 800407a:	8083      	strh	r3, [r0, #4]
 800407c:	4770      	bx	lr

0800407e <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 800407e:	8803      	ldrh	r3, [r0, #0]
 8004080:	f023 0308 	bic.w	r3, r3, #8
 8004084:	059b      	lsls	r3, r3, #22
 8004086:	0d9b      	lsrs	r3, r3, #22
 8004088:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 800408a:	8803      	ldrh	r3, [r0, #0]
 800408c:	b29b      	uxth	r3, r3
 800408e:	4319      	orrs	r1, r3
 8004090:	8001      	strh	r1, [r0, #0]
 8004092:	4770      	bx	lr

08004094 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8004094:	8883      	ldrh	r3, [r0, #4]
 8004096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800409a:	041b      	lsls	r3, r3, #16
 800409c:	0c1b      	lsrs	r3, r3, #16
 800409e:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 80040a0:	8883      	ldrh	r3, [r0, #4]
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	4319      	orrs	r1, r3
 80040a6:	8081      	strh	r1, [r0, #4]
 80040a8:	4770      	bx	lr

080040aa <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 80040aa:	8903      	ldrh	r3, [r0, #8]
 80040ac:	f023 0307 	bic.w	r3, r3, #7
 80040b0:	041b      	lsls	r3, r3, #16
 80040b2:	0c1b      	lsrs	r3, r3, #16
 80040b4:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80040b6:	8903      	ldrh	r3, [r0, #8]
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	4319      	orrs	r1, r3
 80040bc:	8101      	strh	r1, [r0, #8]
 80040be:	4770      	bx	lr

080040c0 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 80040c0:	8903      	ldrh	r3, [r0, #8]
 80040c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040c6:	041b      	lsls	r3, r3, #16
 80040c8:	0c1b      	lsrs	r3, r3, #16
 80040ca:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80040cc:	8903      	ldrh	r3, [r0, #8]
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	4319      	orrs	r1, r3
 80040d2:	8101      	strh	r1, [r0, #8]
 80040d4:	4770      	bx	lr

080040d6 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80040d6:	8481      	strh	r1, [r0, #36]	; 0x24
 80040d8:	4770      	bx	lr

080040da <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 80040da:	8581      	strh	r1, [r0, #44]	; 0x2c
 80040dc:	4770      	bx	lr

080040de <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 80040de:	8681      	strh	r1, [r0, #52]	; 0x34
 80040e0:	4770      	bx	lr

080040e2 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80040e2:	8701      	strh	r1, [r0, #56]	; 0x38
 80040e4:	4770      	bx	lr

080040e6 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80040e6:	8781      	strh	r1, [r0, #60]	; 0x3c
 80040e8:	4770      	bx	lr

080040ea <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80040ea:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 80040ee:	4770      	bx	lr

080040f0 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80040f0:	8b03      	ldrh	r3, [r0, #24]
 80040f2:	f023 030c 	bic.w	r3, r3, #12
 80040f6:	041b      	lsls	r3, r3, #16
 80040f8:	0c1b      	lsrs	r3, r3, #16
 80040fa:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80040fc:	8b03      	ldrh	r3, [r0, #24]
 80040fe:	b29b      	uxth	r3, r3
 8004100:	4319      	orrs	r1, r3
 8004102:	8301      	strh	r1, [r0, #24]
 8004104:	4770      	bx	lr

08004106 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004106:	8b03      	ldrh	r3, [r0, #24]
 8004108:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800410c:	041b      	lsls	r3, r3, #16
 800410e:	0c1b      	lsrs	r3, r3, #16
 8004110:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8004112:	8b03      	ldrh	r3, [r0, #24]
 8004114:	b29b      	uxth	r3, r3
 8004116:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800411a:	b289      	uxth	r1, r1
 800411c:	8301      	strh	r1, [r0, #24]
 800411e:	4770      	bx	lr

08004120 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004122:	460c      	mov	r4, r1

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8004124:	8849      	ldrh	r1, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8004126:	88a2      	ldrh	r2, [r4, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8004128:	2900      	cmp	r1, #0
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800412a:	f8b4 e000 	ldrh.w	lr, [r4]
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 800412e:	bf0c      	ite	eq
 8004130:	2702      	moveq	r7, #2
 8004132:	2700      	movne	r7, #0
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8004134:	2a01      	cmp	r2, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004136:	4605      	mov	r5, r0
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8004138:	bf0c      	ite	eq
 800413a:	2602      	moveq	r6, #2
 800413c:	2601      	movne	r6, #1
 800413e:	8923      	ldrh	r3, [r4, #8]
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004140:	f1be 0f00 	cmp.w	lr, #0
 8004144:	d111      	bne.n	800416a <TIM_PWMIConfig+0x4a>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8004146:	f7ff fba7 	bl	8003898 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800414a:	4628      	mov	r0, r5
 800414c:	88e1      	ldrh	r1, [r4, #6]
 800414e:	f7ff ffcf 	bl	80040f0 <TIM_SetIC1Prescaler>

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8004152:	4628      	mov	r0, r5
 8004154:	4639      	mov	r1, r7
 8004156:	4632      	mov	r2, r6
 8004158:	8923      	ldrh	r3, [r4, #8]
 800415a:	f7ff fbb6 	bl	80038ca <TI2_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800415e:	4628      	mov	r0, r5
 8004160:	88e1      	ldrh	r1, [r4, #6]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004162:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004166:	f7ff bfce 	b.w	8004106 <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800416a:	f7ff fbae 	bl	80038ca <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800416e:	4628      	mov	r0, r5
 8004170:	88e1      	ldrh	r1, [r4, #6]
 8004172:	f7ff ffc8 	bl	8004106 <TIM_SetIC2Prescaler>

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8004176:	4628      	mov	r0, r5
 8004178:	4639      	mov	r1, r7
 800417a:	4632      	mov	r2, r6
 800417c:	8923      	ldrh	r3, [r4, #8]
 800417e:	f7ff fb8b 	bl	8003898 <TI1_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004182:	4628      	mov	r0, r5
 8004184:	88e1      	ldrh	r1, [r4, #6]
  }
}
 8004186:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800418a:	f7ff bfb1 	b.w	80040f0 <TIM_SetIC1Prescaler>

0800418e <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 800418e:	8b83      	ldrh	r3, [r0, #28]
 8004190:	f023 030c 	bic.w	r3, r3, #12
 8004194:	041b      	lsls	r3, r3, #16
 8004196:	0c1b      	lsrs	r3, r3, #16
 8004198:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 800419a:	8b83      	ldrh	r3, [r0, #28]
 800419c:	b29b      	uxth	r3, r3
 800419e:	4319      	orrs	r1, r3
 80041a0:	8381      	strh	r1, [r0, #28]
 80041a2:	4770      	bx	lr

080041a4 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80041a4:	8b83      	ldrh	r3, [r0, #28]
 80041a6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80041aa:	041b      	lsls	r3, r3, #16
 80041ac:	0c1b      	lsrs	r3, r3, #16
 80041ae:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 80041b0:	8b83      	ldrh	r3, [r0, #28]
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80041b8:	b289      	uxth	r1, r1
 80041ba:	8381      	strh	r1, [r0, #28]
 80041bc:	4770      	bx	lr

080041be <TIM_ICInit>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80041be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041c0:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80041c2:	880e      	ldrh	r6, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80041c4:	4604      	mov	r4, r0
 80041c6:	8849      	ldrh	r1, [r1, #2]
 80041c8:	88aa      	ldrh	r2, [r5, #4]
 80041ca:	892b      	ldrh	r3, [r5, #8]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80041cc:	b93e      	cbnz	r6, 80041de <TIM_ICInit+0x20>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80041ce:	f7ff fb63 	bl	8003898 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80041d2:	4620      	mov	r0, r4
 80041d4:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80041d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80041da:	f7ff bf89 	b.w	80040f0 <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80041de:	2e04      	cmp	r6, #4
 80041e0:	d107      	bne.n	80041f2 <TIM_ICInit+0x34>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80041e2:	f7ff fb72 	bl	80038ca <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80041e6:	4620      	mov	r0, r4
 80041e8:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80041ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80041ee:	f7ff bf8a 	b.w	8004106 <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80041f2:	2e08      	cmp	r6, #8
 80041f4:	f8b5 e006 	ldrh.w	lr, [r5, #6]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80041f8:	8c05      	ldrh	r5, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80041fa:	d11c      	bne.n	8004236 <TIM_ICInit+0x78>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80041fc:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8004200:	042d      	lsls	r5, r5, #16
 8004202:	0c2d      	lsrs	r5, r5, #16
 8004204:	8405      	strh	r5, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 8004206:	8b87      	ldrh	r7, [r0, #28]
  tmpccer = TIMx->CCER;
 8004208:	8c06      	ldrh	r6, [r0, #32]
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;

  tmpccmr2 = TIMx->CCMR2;
 800420a:	b2bf      	uxth	r7, r7
  tmpccer = TIMx->CCER;
 800420c:	b2b6      	uxth	r6, r6
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 800420e:	f027 07f3 	bic.w	r7, r7, #243	; 0xf3
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 8004212:	f426 7600 	bic.w	r6, r6, #512	; 0x200
 8004216:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  tmpccer |= tmp | CCER_CC3E_Set;
 800421a:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 800421e:	b29f      	uxth	r7, r3
 8004220:	b2b6      	uxth	r6, r6
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004222:	433a      	orrs	r2, r7

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004224:	f446 7680 	orr.w	r6, r6, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004228:	8382      	strh	r2, [r0, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800422a:	4671      	mov	r1, lr
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer;
 800422c:	8406      	strh	r6, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800422e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004232:	f7ff bfac 	b.w	800418e <TIM_SetIC3Prescaler>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004236:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 800423a:	042d      	lsls	r5, r5, #16
 800423c:	0c2d      	lsrs	r5, r5, #16
 800423e:	8405      	strh	r5, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 8004240:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 8004242:	8c07      	ldrh	r7, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004244:	f426 7540 	bic.w	r5, r6, #768	; 0x300
 8004248:	052d      	lsls	r5, r5, #20

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;

  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 800424a:	b2bf      	uxth	r7, r7
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800424c:	0d2d      	lsrs	r5, r5, #20
 800424e:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8004252:	f427 5200 	bic.w	r2, r7, #8192	; 0x2000
  tmpccer |= tmp | CCER_CC4E_Set;
 8004256:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 800425a:	ea45 3303 	orr.w	r3, r5, r3, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800425e:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004260:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004262:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004266:	8383      	strh	r3, [r0, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004268:	4671      	mov	r1, lr
  }
}
 800426a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer ;
 800426e:	8402      	strh	r2, [r0, #32]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004270:	f7ff bf98 	b.w	80041a4 <TIM_SetIC4Prescaler>

08004274 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8004274:	8803      	ldrh	r3, [r0, #0]
 8004276:	b2db      	uxtb	r3, r3
 8004278:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 800427a:	8803      	ldrh	r3, [r0, #0]
 800427c:	b29b      	uxth	r3, r3
 800427e:	4319      	orrs	r1, r3
 8004280:	8001      	strh	r1, [r0, #0]
 8004282:	4770      	bx	lr

08004284 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8004284:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 8004286:	b280      	uxth	r0, r0
 8004288:	4770      	bx	lr

0800428a <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 800428a:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 800428c:	b280      	uxth	r0, r0
 800428e:	4770      	bx	lr

08004290 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8004290:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 8004292:	b280      	uxth	r0, r0
 8004294:	4770      	bx	lr

08004296 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8004296:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 800429a:	b280      	uxth	r0, r0
 800429c:	4770      	bx	lr

0800429e <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 800429e:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 80042a0:	b280      	uxth	r0, r0
 80042a2:	4770      	bx	lr

080042a4 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 80042a4:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 80042a6:	b280      	uxth	r0, r0
 80042a8:	4770      	bx	lr

080042aa <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 80042aa:	8a03      	ldrh	r3, [r0, #16]
 80042ac:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80042ae:	bf14      	ite	ne
 80042b0:	2001      	movne	r0, #1
 80042b2:	2000      	moveq	r0, #0
 80042b4:	4770      	bx	lr

080042b6 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 80042b6:	43c9      	mvns	r1, r1
 80042b8:	b289      	uxth	r1, r1
 80042ba:	8201      	strh	r1, [r0, #16]
 80042bc:	4770      	bx	lr

080042be <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80042be:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80042c0:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 80042c2:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 80042c6:	b292      	uxth	r2, r2

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 80042c8:	d003      	beq.n	80042d2 <TIM_GetITStatus+0x14>
 80042ca:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 80042cc:	bf14      	ite	ne
 80042ce:	2001      	movne	r0, #1
 80042d0:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80042d2:	4770      	bx	lr

080042d4 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 80042d4:	43c9      	mvns	r1, r1
 80042d6:	b289      	uxth	r1, r1
 80042d8:	8201      	strh	r1, [r0, #16]
 80042da:	4770      	bx	lr

080042dc <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 80042dc:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 80042de:	4b22      	ldr	r3, [pc, #136]	; (8004368 <USART_DeInit+0x8c>)
 80042e0:	4298      	cmp	r0, r3
 80042e2:	d02c      	beq.n	800433e <USART_DeInit+0x62>
 80042e4:	d808      	bhi.n	80042f8 <USART_DeInit+0x1c>
 80042e6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80042ea:	4298      	cmp	r0, r3
 80042ec:	d017      	beq.n	800431e <USART_DeInit+0x42>
 80042ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80042f2:	4298      	cmp	r0, r3
 80042f4:	d01b      	beq.n	800432e <USART_DeInit+0x52>
 80042f6:	bd08      	pop	{r3, pc}
 80042f8:	4b1c      	ldr	r3, [pc, #112]	; (800436c <USART_DeInit+0x90>)
 80042fa:	4298      	cmp	r0, r3
 80042fc:	d027      	beq.n	800434e <USART_DeInit+0x72>
 80042fe:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8004302:	4298      	cmp	r0, r3
 8004304:	d12f      	bne.n	8004366 <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8004306:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800430a:	2101      	movs	r1, #1
 800430c:	f7ff f8b2 	bl	8003474 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8004310:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8004314:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004318:	2100      	movs	r1, #0
 800431a:	f7ff b8ab 	b.w	8003474 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800431e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004322:	2101      	movs	r1, #1
 8004324:	f7ff f8b2 	bl	800348c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8004328:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800432c:	e016      	b.n	800435c <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 800432e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004332:	2101      	movs	r1, #1
 8004334:	f7ff f8aa 	bl	800348c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8004338:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800433c:	e00e      	b.n	800435c <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800433e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004342:	2101      	movs	r1, #1
 8004344:	f7ff f8a2 	bl	800348c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8004348:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800434c:	e006      	b.n	800435c <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 800434e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004352:	2101      	movs	r1, #1
 8004354:	f7ff f89a 	bl	800348c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8004358:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800435c:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 800435e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8004362:	f7ff b893 	b.w	800348c <RCC_APB1PeriphResetCmd>
 8004366:	bd08      	pop	{r3, pc}
 8004368:	40004c00 	andmi	r4, r0, r0, lsl #24
 800436c:	40005000 	andmi	r5, r0, r0

08004370 <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8004370:	b530      	push	{r4, r5, lr}
 8004372:	460d      	mov	r5, r1
 8004374:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8004376:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8004378:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800437a:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800437c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8004380:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8004382:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8004384:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004386:	8909      	ldrh	r1, [r1, #8]
 8004388:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800438a:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800438c:	430b      	orrs	r3, r1
 800438e:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004390:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004394:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004396:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800439a:	4313      	orrs	r3, r2
 800439c:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800439e:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80043a0:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80043a2:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80043a4:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80043a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80043aa:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80043ac:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80043ae:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80043b0:	a801      	add	r0, sp, #4
 80043b2:	f7fe fff9 	bl	80033a8 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80043b6:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80043b8:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80043ba:	490e      	ldr	r1, [pc, #56]	; (80043f4 <USART_Init+0x84>)
 80043bc:	428c      	cmp	r4, r1
 80043be:	bf18      	it	ne
 80043c0:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80043c2:	2319      	movs	r3, #25
 80043c4:	4353      	muls	r3, r2
 80043c6:	682a      	ldr	r2, [r5, #0]
 80043c8:	0092      	lsls	r2, r2, #2
 80043ca:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 80043ce:	2364      	movs	r3, #100	; 0x64
 80043d0:	fbb2 f0f3 	udiv	r0, r2, r3
 80043d4:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 80043d6:	0901      	lsrs	r1, r0, #4
 80043d8:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80043dc:	0112      	lsls	r2, r2, #4
 80043de:	3232      	adds	r2, #50	; 0x32
 80043e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	8123      	strh	r3, [r4, #8]
}
 80043ee:	b007      	add	sp, #28
 80043f0:	bd30      	pop	{r4, r5, pc}
 80043f2:	bf00      	nop
 80043f4:	40013800 	andmi	r3, r1, r0, lsl #16

080043f8 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80043f8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80043fc:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80043fe:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8004400:	2300      	movs	r3, #0
 8004402:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8004404:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8004406:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8004408:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800440a:	8183      	strh	r3, [r0, #12]
 800440c:	4770      	bx	lr

0800440e <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800440e:	880b      	ldrh	r3, [r1, #0]
*                    the specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8004410:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8004412:	884c      	ldrh	r4, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8004414:	8a02      	ldrh	r2, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8004416:	4323      	orrs	r3, r4
 8004418:	888c      	ldrh	r4, [r1, #4]
 800441a:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800441c:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800441e:	4323      	orrs	r3, r4
 8004420:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8004422:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8004426:	4313      	orrs	r3, r2
 8004428:	b29b      	uxth	r3, r3
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800442a:	8203      	strh	r3, [r0, #16]
 800442c:	bd10      	pop	{r4, pc}

0800442e <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800442e:	2300      	movs	r3, #0
 8004430:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8004432:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8004434:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8004436:	80c3      	strh	r3, [r0, #6]
 8004438:	4770      	bx	lr

0800443a <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800443a:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800443c:	b119      	cbz	r1, 8004446 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800443e:	b29b      	uxth	r3, r3
 8004440:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004444:	e003      	b.n	800444e <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8004446:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800444a:	041b      	lsls	r3, r3, #16
 800444c:	0c1b      	lsrs	r3, r3, #16
 800444e:	8183      	strh	r3, [r0, #12]
 8004450:	4770      	bx	lr

08004452 <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8004452:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8004454:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8004458:	2301      	movs	r3, #1
 800445a:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800445e:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8004460:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8004464:	d101      	bne.n	800446a <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8004466:	300c      	adds	r0, #12
 8004468:	e003      	b.n	8004472 <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800446a:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 800446c:	bf0c      	ite	eq
 800446e:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8004470:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 8004472:	b112      	cbz	r2, 800447a <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 8004474:	6802      	ldr	r2, [r0, #0]
 8004476:	4313      	orrs	r3, r2
 8004478:	e002      	b.n	8004480 <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 800447a:	6802      	ldr	r2, [r0, #0]
 800447c:	ea22 0303 	bic.w	r3, r2, r3
 8004480:	6003      	str	r3, [r0, #0]
 8004482:	bd10      	pop	{r4, pc}

08004484 <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8004484:	8a83      	ldrh	r3, [r0, #20]
 8004486:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8004488:	b10a      	cbz	r2, 800448e <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800448a:	4319      	orrs	r1, r3
 800448c:	e001      	b.n	8004492 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 800448e:	ea23 0101 	bic.w	r1, r3, r1
 8004492:	8281      	strh	r1, [r0, #20]
 8004494:	4770      	bx	lr

08004496 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8004496:	8a03      	ldrh	r3, [r0, #16]
 8004498:	f023 030f 	bic.w	r3, r3, #15
 800449c:	041b      	lsls	r3, r3, #16
 800449e:	0c1b      	lsrs	r3, r3, #16
 80044a0:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 80044a2:	8a03      	ldrh	r3, [r0, #16]
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	4319      	orrs	r1, r3
 80044a8:	8201      	strh	r1, [r0, #16]
 80044aa:	4770      	bx	lr

080044ac <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 80044ac:	8983      	ldrh	r3, [r0, #12]
 80044ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044b2:	041b      	lsls	r3, r3, #16
 80044b4:	0c1b      	lsrs	r3, r3, #16
 80044b6:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 80044b8:	8983      	ldrh	r3, [r0, #12]
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	4319      	orrs	r1, r3
 80044be:	8181      	strh	r1, [r0, #12]
 80044c0:	4770      	bx	lr

080044c2 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80044c2:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80044c4:	b119      	cbz	r1, 80044ce <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	f043 0302 	orr.w	r3, r3, #2
 80044cc:	e003      	b.n	80044d6 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 80044ce:	f023 0302 	bic.w	r3, r3, #2
 80044d2:	041b      	lsls	r3, r3, #16
 80044d4:	0c1b      	lsrs	r3, r3, #16
 80044d6:	8183      	strh	r3, [r0, #12]
 80044d8:	4770      	bx	lr

080044da <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 80044da:	8a03      	ldrh	r3, [r0, #16]
 80044dc:	f023 0320 	bic.w	r3, r3, #32
 80044e0:	041b      	lsls	r3, r3, #16
 80044e2:	0c1b      	lsrs	r3, r3, #16
 80044e4:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 80044e6:	8a03      	ldrh	r3, [r0, #16]
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	4319      	orrs	r1, r3
 80044ec:	8201      	strh	r1, [r0, #16]
 80044ee:	4770      	bx	lr

080044f0 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80044f0:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80044f2:	b119      	cbz	r1, 80044fc <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044fa:	e003      	b.n	8004504 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 80044fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004500:	041b      	lsls	r3, r3, #16
 8004502:	0c1b      	lsrs	r3, r3, #16
 8004504:	8203      	strh	r3, [r0, #16]
 8004506:	4770      	bx	lr

08004508 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8004508:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800450c:	8081      	strh	r1, [r0, #4]
 800450e:	4770      	bx	lr

08004510 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8004510:	8880      	ldrh	r0, [r0, #4]
}
 8004512:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8004516:	4770      	bx	lr

08004518 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8004518:	8983      	ldrh	r3, [r0, #12]
 800451a:	b29b      	uxth	r3, r3
 800451c:	f043 0301 	orr.w	r3, r3, #1
 8004520:	8183      	strh	r3, [r0, #12]
 8004522:	4770      	bx	lr

08004524 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8004524:	8b03      	ldrh	r3, [r0, #24]
 8004526:	b2db      	uxtb	r3, r3
 8004528:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 800452a:	8b03      	ldrh	r3, [r0, #24]
 800452c:	b29b      	uxth	r3, r3
 800452e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004532:	8301      	strh	r1, [r0, #24]
 8004534:	4770      	bx	lr

08004536 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8004536:	8b03      	ldrh	r3, [r0, #24]
 8004538:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800453c:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 800453e:	8b03      	ldrh	r3, [r0, #24]
 8004540:	b29b      	uxth	r3, r3
 8004542:	4319      	orrs	r1, r3
 8004544:	8301      	strh	r1, [r0, #24]
 8004546:	4770      	bx	lr

08004548 <USART_SmartCardCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8004548:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800454a:	b119      	cbz	r1, 8004554 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 800454c:	b29b      	uxth	r3, r3
 800454e:	f043 0320 	orr.w	r3, r3, #32
 8004552:	e003      	b.n	800455c <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8004554:	f023 0320 	bic.w	r3, r3, #32
 8004558:	041b      	lsls	r3, r3, #16
 800455a:	0c1b      	lsrs	r3, r3, #16
 800455c:	8283      	strh	r3, [r0, #20]
 800455e:	4770      	bx	lr

08004560 <USART_SmartCardNACKCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8004560:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004562:	b119      	cbz	r1, 800456c <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8004564:	b29b      	uxth	r3, r3
 8004566:	f043 0310 	orr.w	r3, r3, #16
 800456a:	e003      	b.n	8004574 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 800456c:	f023 0310 	bic.w	r3, r3, #16
 8004570:	041b      	lsls	r3, r3, #16
 8004572:	0c1b      	lsrs	r3, r3, #16
 8004574:	8283      	strh	r3, [r0, #20]
 8004576:	4770      	bx	lr

08004578 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8004578:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800457a:	b119      	cbz	r1, 8004584 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 800457c:	b29b      	uxth	r3, r3
 800457e:	f043 0308 	orr.w	r3, r3, #8
 8004582:	e003      	b.n	800458c <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8004584:	f023 0308 	bic.w	r3, r3, #8
 8004588:	041b      	lsls	r3, r3, #16
 800458a:	0c1b      	lsrs	r3, r3, #16
 800458c:	8283      	strh	r3, [r0, #20]
 800458e:	4770      	bx	lr

08004590 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8004590:	8a83      	ldrh	r3, [r0, #20]
 8004592:	f023 0304 	bic.w	r3, r3, #4
 8004596:	041b      	lsls	r3, r3, #16
 8004598:	0c1b      	lsrs	r3, r3, #16
 800459a:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 800459c:	8a83      	ldrh	r3, [r0, #20]
 800459e:	b29b      	uxth	r3, r3
 80045a0:	4319      	orrs	r1, r3
 80045a2:	8281      	strh	r1, [r0, #20]
 80045a4:	4770      	bx	lr

080045a6 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80045a6:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80045a8:	b119      	cbz	r1, 80045b2 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	f043 0302 	orr.w	r3, r3, #2
 80045b0:	e003      	b.n	80045ba <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 80045b2:	f023 0302 	bic.w	r3, r3, #2
 80045b6:	041b      	lsls	r3, r3, #16
 80045b8:	0c1b      	lsrs	r3, r3, #16
 80045ba:	8283      	strh	r3, [r0, #20]
 80045bc:	4770      	bx	lr

080045be <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 80045be:	8803      	ldrh	r3, [r0, #0]
 80045c0:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80045c2:	bf14      	ite	ne
 80045c4:	2001      	movne	r0, #1
 80045c6:	2000      	moveq	r0, #0
 80045c8:	4770      	bx	lr

080045ca <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 80045ca:	43c9      	mvns	r1, r1
 80045cc:	b289      	uxth	r1, r1
 80045ce:	8001      	strh	r1, [r0, #0]
 80045d0:	4770      	bx	lr

080045d2 <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80045d2:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 80045d4:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80045d6:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80045da:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80045de:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80045e0:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80045e4:	d101      	bne.n	80045ea <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 80045e6:	8983      	ldrh	r3, [r0, #12]
 80045e8:	e003      	b.n	80045f2 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80045ea:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 80045ec:	bf0c      	ite	eq
 80045ee:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80045f0:	8a83      	ldrhne	r3, [r0, #20]
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 80045f6:	8802      	ldrh	r2, [r0, #0]
 80045f8:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80045fa:	b13b      	cbz	r3, 800460c <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 80045fc:	0a09      	lsrs	r1, r1, #8
 80045fe:	2301      	movs	r3, #1
 8004600:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8004602:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 8004604:	bf14      	ite	ne
 8004606:	2001      	movne	r0, #1
 8004608:	2000      	moveq	r0, #0
 800460a:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 800460c:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 800460e:	bd10      	pop	{r4, pc}

08004610 <USART_ClearITPendingBit>:
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
 8004610:	0a09      	lsrs	r1, r1, #8
 8004612:	2301      	movs	r3, #1
 8004614:	408b      	lsls	r3, r1
  USARTx->SR = (u16)~itmask;
 8004616:	43db      	mvns	r3, r3
 8004618:	b29b      	uxth	r3, r3
 800461a:	8003      	strh	r3, [r0, #0]
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop

08004620 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8004620:	bf30      	wfi
    BX r14
 8004622:	4770      	bx	lr

08004624 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8004624:	bf20      	wfe
    BX r14
 8004626:	4770      	bx	lr

08004628 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8004628:	bf40      	sev
    BX r14
 800462a:	4770      	bx	lr

0800462c <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 800462c:	f3bf 8f6f 	isb	sy
    BX r14
 8004630:	4770      	bx	lr

08004632 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8004632:	f3bf 8f4f 	dsb	sy
    BX r14
 8004636:	4770      	bx	lr

08004638 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8004638:	f3bf 8f5f 	dmb	sy
    BX r14
 800463c:	4770      	bx	lr

0800463e <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 800463e:	df01      	svc	1
    BX r14
 8004640:	4770      	bx	lr

08004642 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8004642:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8004646:	4770      	bx	lr

08004648 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8004648:	f380 8814 	msr	CONTROL, r0
  ISB
 800464c:	f3bf 8f6f 	isb	sy
  BX r14
 8004650:	4770      	bx	lr

08004652 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8004652:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8004656:	4770      	bx	lr

08004658 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8004658:	f380 8809 	msr	PSP, r0
    BX r14
 800465c:	4770      	bx	lr

0800465e <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 800465e:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8004662:	4770      	bx	lr

08004664 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8004664:	f380 8808 	msr	MSP, r0
    BX r14
 8004668:	4770      	bx	lr

0800466a <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800466a:	b672      	cpsid	i
  BX r14
 800466c:	4770      	bx	lr

0800466e <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 800466e:	b662      	cpsie	i
  BX r14
 8004670:	4770      	bx	lr

08004672 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8004672:	b671      	cpsid	f
  BX r14
 8004674:	4770      	bx	lr

08004676 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 8004676:	b661      	cpsie	f
  BX r14
 8004678:	4770      	bx	lr

0800467a <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800467a:	f380 8811 	msr	BASEPRI, r0
  BX r14
 800467e:	4770      	bx	lr

08004680 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8004680:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8004684:	4770      	bx	lr

08004686 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 8004686:	ba40      	rev16	r0, r0
  BX r14
 8004688:	4770      	bx	lr

0800468a <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800468a:	ba00      	rev	r0, r0
  BX r14
 800468c:	4770      	bx	lr
	...

08004690 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8004690:	4668      	mov	r0, sp
 8004692:	f020 0107 	bic.w	r1, r0, #7
 8004696:	468d      	mov	sp, r1
 8004698:	b501      	push	{r0, lr}
 800469a:	4a0c      	ldr	r2, [pc, #48]	; (80046cc <Reset_Handler+0x3c>)
 800469c:	4b0c      	ldr	r3, [pc, #48]	; (80046d0 <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800469e:	490d      	ldr	r1, [pc, #52]	; (80046d4 <Reset_Handler+0x44>)
 80046a0:	428b      	cmp	r3, r1
 80046a2:	d204      	bcs.n	80046ae <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 80046a4:	f852 1f04 	ldr.w	r1, [r2, #4]!
 80046a8:	f843 1b04 	str.w	r1, [r3], #4
 80046ac:	e7f7      	b.n	800469e <Reset_Handler+0xe>
 80046ae:	4b0a      	ldr	r3, [pc, #40]	; (80046d8 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 80046b0:	4a0a      	ldr	r2, [pc, #40]	; (80046dc <Reset_Handler+0x4c>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d203      	bcs.n	80046be <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 80046b6:	2200      	movs	r2, #0
 80046b8:	f843 2b04 	str.w	r2, [r3], #4
 80046bc:	e7f8      	b.n	80046b0 <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 80046be:	f000 f80f 	bl	80046e0 <main>
}
 80046c2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80046c6:	4685      	mov	sp, r0
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	080049f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, lr}
 80046d0:	20000000 	andcs	r0, r0, r0
 80046d4:	200002fc 	strdcs	r0, [r0], -ip
 80046d8:	200002fc 	strdcs	r0, [r0], -ip
 80046dc:	20001410 	andcs	r1, r0, r0, lsl r4

080046e0 <main>:
* Return         : None
*******************************************************************************/


int main(void)
{
 80046e0:	b510      	push	{r4, lr}

	byte bCount;
//	long lTemp;

	System_Configuration();
 80046e2:	f7fc ffcf 	bl	8001684 <System_Configuration>

	dxl_set_power(ON);
 80046e6:	2001      	movs	r0, #1
 80046e8:	f7fd f878 	bl	80017dc <dxl_set_power>
	Zigbee_SetState(ON);
 80046ec:	2001      	movs	r0, #1
 80046ee:	f7fb fea5 	bl	800043c <Zigbee_SetState>

	//LED_SetState(LED_POWER, ON);
	//	LED_RGB_SetState(LED_R|LED_G|LED_B);
	//LED_RGB_SetState(OFF);

	BufferClear(USART_DXL);
 80046f2:	2000      	movs	r0, #0
 80046f4:	f7fd f94c 	bl	8001990 <BufferClear>
	BufferClear(USART_PC);
 80046f8:	2002      	movs	r0, #2
 80046fa:	f7fd f949 	bl	8001990 <BufferClear>
	BufferClear(USART_ZIGBEE);
 80046fe:	2001      	movs	r0, #1
 8004700:	f7fd f946 	bl	8001990 <BufferClear>

	setBuzzerOff();
 8004704:	f7fd fb54 	bl	8001db0 <setBuzzerOff>
 8004708:	2300      	movs	r3, #0
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
	{
		  gbpControlTable[bCount] = ROM_INITIAL_DATA[bCount];
 800470a:	4a12      	ldr	r2, [pc, #72]	; (8004754 <main+0x74>)
 800470c:	5c99      	ldrb	r1, [r3, r2]
 800470e:	4a12      	ldr	r2, [pc, #72]	; (8004758 <main+0x78>)
 8004710:	54d1      	strb	r1, [r2, r3]
 8004712:	3301      	adds	r3, #1
		EEPROM_Write( P_OPERATING_MODE, 0);
	}
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
 8004714:	2b18      	cmp	r3, #24
 8004716:	d1f8      	bne.n	800470a <main+0x2a>
	USART_Configuration(USART_DXL,lTemp);
	USART_Configuration(USART_PC,lTemp);
*/


    gbLEDBlinkCounter = 8;
 8004718:	4b10      	ldr	r3, [pc, #64]	; (800475c <main+0x7c>)
 800471a:	2208      	movs	r2, #8
 800471c:	701a      	strb	r2, [r3, #0]



	TorqueOff();
 800471e:	f7fb ff1b 	bl	8000558 <TorqueOff>
 8004722:	2403      	movs	r4, #3

	for (bCount = 0; bCount < 3; bCount++) {
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, ON);
 8004724:	2101      	movs	r1, #1
 8004726:	2007      	movs	r0, #7
 8004728:	f7fc fc48 	bl	8000fbc <LED_SetState>
		mDelay(50);
 800472c:	2032      	movs	r0, #50	; 0x32
 800472e:	f7fd f822 	bl	8001776 <mDelay>
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, OFF);
 8004732:	2007      	movs	r0, #7
 8004734:	2100      	movs	r1, #0
 8004736:	f7fc fc41 	bl	8000fbc <LED_SetState>
 800473a:	3c01      	subs	r4, #1
		mDelay(50);
 800473c:	2032      	movs	r0, #50	; 0x32
 800473e:	f7fd f81a 	bl	8001776 <mDelay>



	TorqueOff();

	for (bCount = 0; bCount < 3; bCount++) {
 8004742:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8004746:	d1ed      	bne.n	8004724 <main+0x44>
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, ON);
		mDelay(50);
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, OFF);
		mDelay(50);
	}
	dxl_set_power(OFF);
 8004748:	4620      	mov	r0, r4
 800474a:	f7fd f847 	bl	80017dc <dxl_set_power>

	  }

*/

	Process();
 800474e:	f7fc f8cb 	bl	80008e8 <Process>

	while(1);
 8004752:	e7fe      	b.n	8004752 <main+0x72>
 8004754:	2000010e 	andcs	r0, r0, lr, lsl #2
 8004758:	20000517 	andcs	r0, r0, r7, lsl r5
 800475c:	20000885 	andcs	r0, r0, r5, lsl #17

08004760 <DoremiTable>:
 8004760:	21882383 	orrcs	r2, r8, r3, lsl #7
 8004764:	1ddd1fa3 	ldclne	15, cr1, [sp, #652]	; 0x28c
 8004768:	1a9b1c34 	bne	66cb840 <__Stack_Size+0x66cb440>
 800476c:	17b3191c 			; <UNDEFINED> instruction: 0x17b3191c
 8004770:	151e165f 	ldrne	r1, [lr, #-1631]	; 0x65f
 8004774:	12d013ee 	sbcsne	r1, r0, #-1207959549	; 0xb8000003
 8004778:	10c411c1 	sbcne	r1, r4, r1, asr #3
 800477c:	0eee0fd1 	mcreq	15, 7, r0, cr14, cr1, {6}
 8004780:	0d4d0e1a 	stcleq	14, cr0, [sp, #-104]	; 0xffffff98
 8004784:	0bd90c8e 	bleq	76479c4 <__Stack_Size+0x76475c4>
 8004788:	0a8f0b2f 	beq	63c744c <__Stack_Size+0x63c704c>
 800478c:	096809f7 	stmdbeq	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, fp}^
 8004790:	086108e0 	stmdaeq	r1!, {r5, r6, r7, fp}^
 8004794:	077707e9 	ldrbeq	r0, [r7, -r9, ror #15]!
 8004798:	06a6070c 	strteq	r0, [r6], ip, lsl #14
 800479c:	05ed0647 	strbeq	r0, [sp, #1607]!	; 0x647
 80047a0:	05470597 	strbeq	r0, [r7, #-1431]	; 0x597
 80047a4:	04b404fb 	ldrteq	r0, [r4], #1275	; 0x4fb
 80047a8:	04300470 	ldrteq	r0, [r0], #-1136	; 0x470
 80047ac:	03bb03f4 			; <UNDEFINED> instruction: 0x03bb03f4
 80047b0:	03520386 	cmpeq	r2, #402653186	; 0x18000002
 80047b4:	02f60323 	rscseq	r0, r6, #-1946157056	; 0x8c000000
 80047b8:	02a302cc 	adceq	r0, r3, #204, 4	; 0xc000000c
 80047bc:	025a027e 	subseq	r0, sl, #-536870905	; 0xe0000007
 80047c0:	02180238 	andseq	r0, r8, #56, 4	; 0x80000003
 80047c4:	01de01fa 	ldrsheq	r0, [lr, #26]

080047c8 <SoundTable>:
 80047c8:	02ee0000 	rsceq	r0, lr, #0
 80047cc:	0fd110c4 	svceq	0x00d110c4
 80047d0:	0e1a0eee 	cdpeq	14, 1, cr0, cr10, cr14, {7}
 80047d4:	0c8e0d4d 	stceq	13, cr0, [lr], {77}	; 0x4d
 80047d8:	0b2f0bd9 	bleq	8bc7744 <_etext+0xbc2d50>
 80047dc:	09f70a8f 	ldmibeq	r7!, {r0, r1, r2, r3, r7, r9, fp}^
 80047e0:	08e00968 	stmiaeq	r0!, {r3, r5, r6, r8, fp}^
 80047e4:	07e90861 	strbeq	r0, [r9, r1, ror #16]!
 80047e8:	070c0777 	smlsdxeq	ip, r7, r7, r0
 80047ec:	064706a6 	strbeq	r0, [r7], -r6, lsr #13
 80047f0:	059705ed 	ldreq	r0, [r7, #1517]	; 0x5ed
 80047f4:	04fb0547 	ldrbteq	r0, [fp], #1351	; 0x547
 80047f8:	047004b4 	ldrbteq	r0, [r0], #-1204	; 0x4b4
 80047fc:	30d40384 	sbcscc	r0, r4, r4, lsl #7
 8004800:	0007186a 	andeq	r1, r7, sl, ror #16

08004802 <Sound31>:
 8004802:	00810007 	addeq	r0, r1, r7
 8004806:	00800114 	addeq	r0, r0, r4, lsl r1
 800480a:	01130081 	tsteq	r3, r1, lsl #1
 800480e:	00810080 	addeq	r0, r1, r0, lsl #1
 8004812:	00800112 	addeq	r0, r0, r2, lsl r1
 8004816:	01110081 	tsteq	r1, r1, lsl #1
 800481a:	00810080 	addeq	r0, r1, r0, lsl #1
 800481e:	00800110 	addeq	r0, r0, r0, lsl r1
	...

08004824 <Sound30>:
 8004824:	009a0008 	addseq	r0, sl, r8
 8004828:	00e80081 	rsceq	r0, r8, r1, lsl #1
 800482c:	02210322 	eoreq	r0, r1, #-2013265920	; 0x88000000
 8004830:	00000100 	andeq	r0, r0, r0, lsl #2

08004834 <Sound25>:
 8004834:	01150010 	tsteq	r5, r0, lsl r0
 8004838:	02720272 	rsbseq	r0, r2, #536870919	; 0x20000007
 800483c:	01000272 	tsteq	r0, r2, ror r2
	...

08004842 <Sound24>:
 8004842:	01990004 	orrseq	r0, r9, r4
 8004846:	01990080 	orrseq	r0, r9, r0, lsl #1
 800484a:	01990080 	orrseq	r0, r9, r0, lsl #1
 800484e:	01990080 	orrseq	r0, r9, r0, lsl #1
 8004852:	00000080 	andeq	r0, r0, r0, lsl #1

08004856 <Sound23>:
 8004856:	00810008 	addeq	r0, r1, r8
 800485a:	04210468 	strteq	r0, [r1], #-1128	; 0x468
 800485e:	00000100 	andeq	r0, r0, r0, lsl #2

08004862 <Sound22>:
 8004862:	009a0001 	addseq	r0, sl, r1
 8004866:	042a046a 	strteq	r0, [sl], #-1130	; 0x46a
 800486a:	04340474 	ldrteq	r0, [r4], #-1140	; 0x474
 800486e:	043e047e 	ldrteq	r0, [lr], #-1150	; 0x47e
 8004872:	04480488 	strbeq	r0, [r8], #-1160	; 0x488
 8004876:	04520492 	ldrbeq	r0, [r2], #-1170	; 0x492
 800487a:	045c049c 	ldrbeq	r0, [ip], #-1180	; 0x49c
 800487e:	046604a6 	strbteq	r0, [r6], #-1190	; 0x4a6
 8004882:	047004b0 	ldrbteq	r0, [r0], #-1200	; 0x4b0
 8004886:	00000100 	andeq	r0, r0, r0, lsl #2

0800488a <Sound21>:
 800488a:	00810004 	addeq	r0, r1, r4
 800488e:	04340474 	ldrteq	r0, [r4], #-1140	; 0x474
 8004892:	04480488 	strbeq	r0, [r8], #-1160	; 0x488
 8004896:	00000100 	andeq	r0, r0, r0, lsl #2

0800489a <Sound20>:
 800489a:	009c0010 	addseq	r0, ip, r0, lsl r0
 800489e:	01000452 	tsteq	r0, r2, asr r4
	...

080048a4 <Sound15>:
 80048a4:	04000009 	streq	r0, [r0], #-9
 80048a8:	0080020e 	addeq	r0, r0, lr, lsl #4
 80048ac:	01820182 	orreq	r0, r2, r2, lsl #3
 80048b0:	04000182 	streq	r0, [r0], #-386	; 0x182
	...

080048b6 <Sound13>:
 80048b6:	00940008 	addseq	r0, r4, r8
 80048ba:	021700a5 	andseq	r0, r7, #165	; 0xa5
 80048be:	00a50214 	adceq	r0, r5, r4, lsl r2
 80048c2:	02140217 	andseq	r0, r4, #1879048193	; 0x70000001
 80048c6:	00000100 	andeq	r0, r0, r0, lsl #2

080048ca <Sound12>:
 80048ca:	009a0010 	addseq	r0, sl, r0, lsl r0
 80048ce:	00ea00aa 	rsceq	r0, sl, sl, lsr #1
 80048d2:	00aa0080 	adceq	r0, sl, r0, lsl #1
 80048d6:	010000ea 	smlatteq	r0, sl, r0, r0
	...

080048dc <Sound11>:
 80048dc:	009a0010 	addseq	r0, sl, r0, lsl r0
 80048e0:	00ea00aa 	rsceq	r0, sl, sl, lsr #1
 80048e4:	00000100 	andeq	r0, r0, r0, lsl #2

080048e8 <Sound10>:
 80048e8:	011a0010 	tsteq	sl, r0, lsl r0
 80048ec:	0100016a 	tsteq	r0, sl, ror #2
	...

080048f2 <Sound8>:
 80048f2:	00810010 	addeq	r0, r1, r0, lsl r0
 80048f6:	009a00e1 	addseq	r0, sl, r1, ror #1
 80048fa:	00a100e1 	adceq	r0, r1, r1, ror #1
 80048fe:	00000100 	andeq	r0, r0, r0, lsl #2

08004902 <Sound7>:
 8004902:	009a0014 	addseq	r0, sl, r4, lsl r0
 8004906:	04210461 	strteq	r0, [r1], #-1121	; 0x461
 800490a:	00000100 	andeq	r0, r0, r0, lsl #2

0800490e <Sound6>:
 800490e:	00900014 	addseq	r0, r0, r4, lsl r0
 8004912:	041e046c 	ldreq	r0, [lr], #-1132	; 0x46c
	...

08004918 <Sound5>:
 8004918:	01170010 	tsteq	r7, r0, lsl r0
 800491c:	02630223 	rsbeq	r0, r3, #805306370	; 0x30000002
 8004920:	02630223 	rsbeq	r0, r3, #805306370	; 0x30000002
 8004924:	00000100 	andeq	r0, r0, r0, lsl #2

08004928 <Sound4>:
 8004928:	01170014 	tsteq	r7, r4, lsl r0
 800492c:	026100b0 	rsbeq	r0, r1, #176	; 0xb0
 8004930:	00000100 	andeq	r0, r0, r0, lsl #2

08004934 <Sound3>:
 8004934:	01090020 	tsteq	r9, r0, lsr #32
 8004938:	021e0421 	andseq	r0, lr, #553648128	; 0x21000000
 800493c:	00000100 	andeq	r0, r0, r0, lsl #2

08004940 <Sound2>:
 8004940:	00970010 	addseq	r0, r7, r0, lsl r0
 8004944:	00f200b2 	ldrhteq	r0, [r2], #2
 8004948:	00b20080 	adcseq	r0, r2, r0, lsl #1
 800494c:	010000f2 	strdeq	r0, [r0, -r2]
	...

08004952 <Sound1>:
 8004952:	01080014 	tsteq	r8, r4, lsl r0
 8004956:	04620124 	strbteq	r0, [r2], #-292	; 0x124
 800495a:	021e041e 	andseq	r0, lr, #503316480	; 0x1e000000
 800495e:	00000100 	andeq	r0, r0, r0, lsl #2

08004962 <Sound0>:
 8004962:	00900014 	addseq	r0, r0, r4, lsl r0
 8004966:	011e01a8 	tsteq	lr, r8, lsr #3
 800496a:	00ac01e8 	adceq	r0, ip, r8, ror #3
 800496e:	010000ec 	smlatteq	r0, ip, r0, r0
	...

08004974 <Music7>:
 8004974:	01100017 	tsteq	r0, r7, lsl r0
 8004978:	00900080 	addseq	r0, r0, r0, lsl #1
 800497c:	01100090 			; <UNDEFINED> instruction: 0x01100090
 8004980:	00970110 	addseq	r0, r7, r0, lsl r1
 8004984:	00970094 	umullseq	r0, r7, r4, r0
 8004988:	04100094 	ldreq	r0, [r0], #-148	; 0x94
 800498c:	00000100 	andeq	r0, r0, r0, lsl #2

08004990 <Music6>:
 8004990:	0108000f 	tsteq	r8, pc
 8004994:	0111010d 	tsteq	r1, sp, lsl #2
 8004998:	00800194 	umulleq	r0, r0, r4, r1	; <UNPREDICTABLE>
 800499c:	04140111 	ldreq	r0, [r4], #-273	; 0x111
 80049a0:	0100011e 	tsteq	r0, lr, lsl r1
 80049a4:	01000114 	tsteq	r0, r4, lsl r1
 80049a8:	00940094 	umullseq	r0, r4, r4, r0
 80049ac:	01000114 	tsteq	r0, r4, lsl r1
 80049b0:	04190114 	ldreq	r0, [r9], #-276	; 0x114
 80049b4:	00000200 	andeq	r0, r0, r0, lsl #4

080049b8 <Music1>:
 80049b8:	01100008 	tsteq	r0, r8
 80049bc:	010d010f 	tsteq	sp, pc, lsl #2
 80049c0:	0109010b 	tsteq	r9, fp, lsl #2
 80049c4:	01060108 	tsteq	r6, r8, lsl #2
 80049c8:	00000404 	andeq	r0, r0, r4, lsl #8

080049cc <Music0>:
 80049cc:	01080008 	tsteq	r8, r8
 80049d0:	010c010a 	tsteq	ip, sl, lsl #2
 80049d4:	010f010d 	tsteq	pc, sp, lsl #2
 80049d8:	01130111 	tsteq	r3, r1, lsl r1
 80049dc:	00000114 	andeq	r0, r0, r4, lsl r1

080049e0 <APBAHBPrescTable>:
 80049e0:	00000000 	andeq	r0, r0, r0
 80049e4:	04030201 	streq	r0, [r3], #-513	; 0x201
 80049e8:	04030201 	streq	r0, [r3], #-513	; 0x201
 80049ec:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

080049f0 <ADCPrescTable>:
 80049f0:	08060402 	stmdaeq	r6, {r1, sl}

Disassembly of section .data:

20000000 <_sdata>:
20000000:	01010002 	tsteq	r1, r2
20000004:	00020101 	andeq	r0, r2, r1, lsl #2
20000008:	01010002 	tsteq	r1, r2
2000000c:	00020101 	andeq	r0, r2, r1, lsl #2
20000010:	01010101 	tsteq	r1, r1, lsl #2
20000014:	00020002 	andeq	r0, r2, r2
20000018:	00020101 	andeq	r0, r2, r1, lsl #2
2000001c:	01010002 	tsteq	r1, r2
20000020:	01010101 	tsteq	r1, r1, lsl #2
20000024:	00020101 	andeq	r0, r2, r1, lsl #2
20000028:	00020002 	andeq	r0, r2, r2
2000002c:	00020002 	andeq	r0, r2, r2
20000030:	02010002 	andeq	r0, r1, #2
20000034:	02000200 	andeq	r0, r0, #0, 4
20000038:	02000200 	andeq	r0, r0, #0, 4
2000003c:	02000200 	andeq	r0, r0, #0, 4
20000040:	02000200 	andeq	r0, r0, #0, 4
20000044:	02000200 	andeq	r0, r0, #0, 4
20000048:	02000200 	andeq	r0, r0, #0, 4
2000004c:	02000200 	andeq	r0, r0, #0, 4
20000050:	02010100 	andeq	r0, r1, #0, 2
20000054:	01000200 	mrseq	r0, R8_usr
20000058:	00010002 	andeq	r0, r1, r2

2000005a <gbpParameterRange>:
2000005a:	00010001 	andeq	r0, r1, r1
2000005e:	fd000001 	stc2	0, cr0, [r0, #-4]
20000062:	fe00fe01 	cdp2	14, 0, cr15, cr0, cr1, {0}
20000066:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000006a:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000006e:	96000001 	strls	r0, [r0], -r1
20000072:	fa32fa32 	blx	20cbe942 <_estack+0xcae942>
20000076:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000007a:	7f000200 	svcvc	0x00000200
2000007e:	ff007f00 			; <UNDEFINED> instruction: 0xff007f00
20000082:	00010001 	andeq	r0, r1, r1
20000086:	00010001 	andeq	r0, r1, r1
2000008a:	07000100 	streq	r0, [r0, -r0, lsl #2]
2000008e:	7f00ff00 	svcvc	0x0000ff00
20000092:	7f00ff00 	svcvc	0x0000ff00
20000096:	00010001 	andeq	r0, r1, r1
2000009a:	00010001 	andeq	r0, r1, r1
2000009e:	00010001 	andeq	r0, r1, r1
200000a2:	00010001 	andeq	r0, r1, r1
200000a6:	00010001 	andeq	r0, r1, r1
200000aa:	00010001 	andeq	r0, r1, r1
200000ae:	00010001 	andeq	r0, r1, r1
200000b2:	00010001 	andeq	r0, r1, r1
200000b6:	00010001 	andeq	r0, r1, r1
200000ba:	00010001 	andeq	r0, r1, r1
200000be:	00010001 	andeq	r0, r1, r1
200000c2:	00010001 	andeq	r0, r1, r1
200000c6:	00010001 	andeq	r0, r1, r1
200000ca:	00010001 	andeq	r0, r1, r1
200000ce:	00010001 	andeq	r0, r1, r1
200000d2:	00010001 	andeq	r0, r1, r1
200000d6:	00010001 	andeq	r0, r1, r1
200000da:	00010001 	andeq	r0, r1, r1
200000de:	00010001 	andeq	r0, r1, r1
200000e2:	00010001 	andeq	r0, r1, r1
200000e6:	00010001 	andeq	r0, r1, r1
200000ea:	00010001 	andeq	r0, r1, r1
200000ee:	00010001 	andeq	r0, r1, r1
200000f2:	00010001 	andeq	r0, r1, r1
200000f6:	00010001 	andeq	r0, r1, r1
200000fa:	ff000001 			; <UNDEFINED> instruction: 0xff000001
200000fe:	ff00ff00 			; <UNDEFINED> instruction: 0xff00ff00
20000102:	0001ff00 	andeq	pc, r1, r0, lsl #30
20000106:	00010001 	andeq	r0, r1, r1
2000010a:	00010001 	andeq	r0, r1, r1

2000010e <ROM_INITIAL_DATA>:
2000010e:	c8137300 	ldmdagt	r3, {r8, r9, ip, sp, lr}
20000112:	00000001 	andeq	r0, r0, r1
20000116:	500003ff 	strdpl	r0, [r0], -pc	; <UNPREDICTABLE>
2000011a:	03ffbe3c 	mvnseq	fp, #60, 28	; 0x3c0
2000011e:	00242402 	eoreq	r2, r4, r2, lsl #8
20000122:	00000000 	andeq	r0, r0, r0
	...

20000128 <CCR4_Val>:
20000128:	0000000c 	andeq	r0, r0, ip

2000012c <Baudrate_DXL>:
2000012c:	000f4240 	andeq	r4, pc, r0, asr #4

20000130 <Baudrate_ZIGBEE>:
20000130:	0000e100 	andeq	lr, r0, r0, lsl #2

20000134 <Baudrate_PC>:
20000134:	000f4240 	andeq	r4, pc, r0, asr #4

20000138 <BaudRate_ADC>:
20000138:	000f4240 	andeq	r4, pc, r0, asr #4

2000013c <CCR3_Val>:
2000013c:	030a3070 	movweq	r3, #41072	; 0xa070

2000013e <CCR2_Val>:
2000013e:	0064030a 	rsbeq	r0, r4, sl, lsl #6

20000140 <CCR1_Val>:
20000140:	01000064 	tsteq	r0, r4, rrx

20000142 <gbVoltageTable>:
20000142:	03020100 	movweq	r0, #8448	; 0x2100
20000146:	07060504 	streq	r0, [r6, -r4, lsl #10]
2000014a:	0b0a0908 	bleq	20282572 <_estack+0x272572>
2000014e:	0f0e0d0c 	svceq	0x000e0d0c
20000152:	13121110 	tstne	r2, #16, 2
20000156:	17161514 			; <UNDEFINED> instruction: 0x17161514
2000015a:	1b1a1918 	blne	206865c2 <_estack+0x6765c2>
2000015e:	1f1e1d1c 	svcne	0x001e1d1c
20000162:	23222120 			; <UNDEFINED> instruction: 0x23222120
20000166:	27262524 	strcs	r2, [r6, -r4, lsr #10]!
2000016a:	2a2a2928 	bcs	20a8a612 <_estack+0xa7a612>
2000016e:	2e2d2c2b 	cdpcs	12, 2, cr2, cr13, cr11, {1}
20000172:	3231302f 	eorscc	r3, r1, #47	; 0x2f
20000176:	36353433 			; <UNDEFINED> instruction: 0x36353433
2000017a:	3a393837 	bcc	20e4e25e <_estack+0xe3e25e>
2000017e:	3e3d3c3b 	mrccc	12, 1, r3, cr13, cr11, {1}
20000182:	4241403f 	submi	r4, r1, #63	; 0x3f
20000186:	46454443 	strbmi	r4, [r5], -r3, asr #8
2000018a:	4a494847 	bmi	212522ae <_estack+0x12422ae>
2000018e:	4e4d4c4b 	cdpmi	12, 4, cr4, cr13, cr11, {2}
20000192:	5251504f 	subspl	r5, r1, #79	; 0x4f
20000196:	56555453 			; <UNDEFINED> instruction: 0x56555453
2000019a:	5a595857 	bpl	216562fe <_estack+0x16462fe>
2000019e:	5e5d5c5b 	mrcpl	12, 2, r5, cr13, cr11, {2}
200001a2:	6261605f 	rsbvs	r6, r1, #95	; 0x5f
200001a6:	66656463 	strbtvs	r6, [r5], -r3, ror #8
200001aa:	6a696867 	bvs	21a5a34e <_estack+0x1a4a34e>
200001ae:	6e6d6c6b 	cdpvs	12, 6, cr6, cr13, cr11, {3}
200001b2:	7271706f 	rsbsvc	r7, r1, #111	; 0x6f
200001b6:	76757473 			; <UNDEFINED> instruction: 0x76757473
200001ba:	7a797877 	bvc	21e5e39e <_estack+0x1e4e39e>
200001be:	7e7d7c7b 	mrcvc	12, 3, r7, cr13, cr11, {3}
200001c2:	81807f7f 	orrhi	r7, r0, pc, ror pc
200001c6:	85848382 	strhi	r8, [r4, #898]	; 0x382
200001ca:	89888786 	stmibhi	r8, {r1, r2, r7, r8, r9, sl, pc}
200001ce:	8d8c8b8a 	vstrhi	d8, [ip, #552]	; 0x228
200001d2:	91908f8e 	orrsls	r8, r0, lr, lsl #31
200001d6:	95949392 	ldrls	r9, [r4, #914]	; 0x392
200001da:	99989796 	ldmibls	r8, {r1, r2, r4, r7, r8, r9, sl, ip, pc}
200001de:	9d9c9b9a 	vldrls	d9, [ip, #616]	; 0x268
200001e2:	a1a09f9e 	strexdge	r9, lr, [r0]
200001e6:	a5a4a3a2 	strge	sl, [r4, #930]!	; 0x3a2
200001ea:	a9a8a7a6 	stmibge	r8!, {r1, r2, r5, r7, r8, r9, sl, sp, pc}
200001ee:	adacabaa 	stcge	11, cr10, [ip, #680]!	; 0x2a8
200001f2:	b1b0afae 	lsrslt	sl, lr, #31
200001f6:	b5b4b3b2 	ldrlt	fp, [r4, #946]!	; 0x3b2
200001fa:	b9b8b7b6 	ldmiblt	r8!, {r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
200001fe:	bdbcbbba 	ldclt	11, cr11, [ip, #744]!	; 0x2e8
20000202:	c1c0bfbe 	strhgt	fp, [r0, #254]	; 0xfe
20000206:	c5c4c3c2 	strbgt	ip, [r4, #962]	; 0x3c2
2000020a:	c9c8c7c6 	stmibgt	r8, {r1, r2, r6, r7, r8, r9, sl, lr, pc}^
2000020e:	cdcccbca 	vstrgt	d28, [ip, #808]	; 0x328
20000212:	d1d0cfce 	bicsle	ip, r0, lr, asr #31
20000216:	d4d3d3d2 	ldrble	sp, [r3], #978	; 0x3d2
2000021a:	d8d7d6d5 	ldmle	r7, {r0, r2, r4, r6, r7, r9, sl, ip, lr, pc}^
2000021e:	dcdbdad9 	vldmiale	fp, {s27-s243}
20000222:	e0dfdedd 	ldrsb	sp, [pc], #237	; <UNPREDICTABLE>
20000226:	e4e3e2e1 	strbt	lr, [r3], #737	; 0x2e1
2000022a:	e8e7e6e5 	stmia	r7!, {r0, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
2000022e:	ecebeae9 	vstmia	fp!, {s29-s261}
20000232:	f0efeeed 			; <UNDEFINED> instruction: 0xf0efeeed
20000236:	f4f3f2f1 			; <UNDEFINED> instruction: 0xf4f3f2f1
2000023a:	f8f7f6f5 			; <UNDEFINED> instruction: 0xf8f7f6f5
2000023e:	fcfbfaf9 	ldc2l	10, cr15, [fp], #996	; 0x3e4
	...

20000244 <ADC_Channel>:
20000244:	0000000a 	andeq	r0, r0, sl
20000248:	0000000b 	andeq	r0, r0, fp
2000024c:	0000000c 	andeq	r0, r0, ip
20000250:	0000000d 	andeq	r0, r0, sp
20000254:	00000000 	andeq	r0, r0, r0
20000258:	00000001 	andeq	r0, r0, r1
2000025c:	00000002 	andeq	r0, r0, r2
20000260:	00000003 	andeq	r0, r0, r3
20000264:	00000004 	andeq	r0, r0, r4
20000268:	00000005 	andeq	r0, r0, r5
2000026c:	00000006 	andeq	r0, r0, r6
20000270:	00000007 	andeq	r0, r0, r7
20000274:	0000000e 	andeq	r0, r0, lr
20000278:	0000000f 	andeq	r0, r0, pc
2000027c:	00000008 	andeq	r0, r0, r8
20000280:	00000009 	andeq	r0, r0, r9

20000284 <g_usartPC>:
20000284:	40004800 	andmi	r4, r0, r0, lsl #16

20000288 <MusicTable>:
20000288:	080049cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, lr}
2000028c:	080049b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, lr}
20000290:	08004990 	stmdaeq	r0, {r4, r7, r8, fp, lr}
20000294:	08004974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, lr}
20000298:	08004962 	stmdaeq	r0, {r1, r5, r6, r8, fp, lr}
2000029c:	08004952 	stmdaeq	r0, {r1, r4, r6, r8, fp, lr}
200002a0:	08004940 	stmdaeq	r0, {r6, r8, fp, lr}
200002a4:	08004934 	stmdaeq	r0, {r2, r4, r5, r8, fp, lr}
200002a8:	08004928 	stmdaeq	r0, {r3, r5, r8, fp, lr}
200002ac:	08004918 	stmdaeq	r0, {r3, r4, r8, fp, lr}
200002b0:	0800490e 	stmdaeq	r0, {r1, r2, r3, r8, fp, lr}
200002b4:	08004902 	stmdaeq	r0, {r1, r8, fp, lr}
200002b8:	080048f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, fp, lr}
200002bc:	080048e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, lr}
200002c0:	080048dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, fp, lr}
200002c4:	080048ca 	stmdaeq	r0, {r1, r3, r6, r7, fp, lr}
200002c8:	080048b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, fp, lr}
200002cc:	080048a4 	stmdaeq	r0, {r2, r5, r7, fp, lr}
200002d0:	0800489a 	stmdaeq	r0, {r1, r3, r4, r7, fp, lr}
200002d4:	0800488a 	stmdaeq	r0, {r1, r3, r7, fp, lr}
200002d8:	08004862 	stmdaeq	r0, {r1, r5, r6, fp, lr}
200002dc:	08004856 	stmdaeq	r0, {r1, r2, r4, r6, fp, lr}
200002e0:	08004842 	stmdaeq	r0, {r1, r6, fp, lr}
200002e4:	08004834 	stmdaeq	r0, {r2, r4, r5, fp, lr}
200002e8:	08004824 	stmdaeq	r0, {r2, r5, fp, lr}
200002ec:	08004802 	stmdaeq	r0, {r1, fp, lr}

200002f0 <Music_TempoContainer>:
200002f0:	ffe80001 			; <UNDEFINED> instruction: 0xffe80001

200002f2 <SPI_TxBuffer>:
200002f2:	eaffffe8 	b	2000029a <MusicTable+0x12>
200002f6:	ffecffff 			; <UNDEFINED> instruction: 0xffecffff
200002fa:	Address 0x00000000200002fa is out of bounds.


Disassembly of section .bss:

200002fc <_sbss>:
	...

200002fe <b1Sec.6274>:
	...

200002ff <Counter>:
	...

20000300 <bLowBatteryCount.5998>:
	...

20000301 <bLedBlinkFlag>:
	...

20000302 <wLED_Timer>:
	...

20000304 <bLED_Counter>:
	...

20000306 <gbRcvFlag>:
	...

20000308 <gwRcvData>:
	...

2000030a <gbRcvPacketNum>:
	...

2000030b <gbRcvPacket>:
2000030b:	00000000 	andeq	r0, r0, r0
2000030f:	00000000 	andeq	r0, r0, r0

20000312 <gwMyZigbeeID>:
	...

20000314 <gbTxD0BufferWritePointer>:
	...

20000315 <gbTxD0BufferReadPointer>:
	...

20000316 <gbpTxD0Buffer>:
	...

20000416 <gbStartAddress>:
	...

20000417 <gbpParameter>:
	...

20000517 <gbpControlTable>:
	...

20000572 <gbParameterLength>:
	...

20000573 <gbInstruction>:
	...

20000574 <gbRxID>:
	...

20000575 <gbInterruptCheckError>:
	...

20000576 <gbTxD1BufferWritePointer>:
	...

20000577 <gbpTxD1Buffer>:
	...

20000677 <gbTxD1Transmitting>:
	...

20000678 <gbDxlPwr>:
	...

20000679 <gbLEDHeadR>:
	...

2000067a <gbLEDHeadG>:
	...

2000067b <gbLEDHeadB>:
	...

2000067c <gbLEDEyeR>:
	...

2000067d <gbLEDEyeG>:
	...

2000067e <gbLEDEyeB>:
	...

2000067f <gbMiliSec>:
	...

20000680 <gbRxBufferReadPointer>:
	...

20000681 <gbRxBufferWritePointer>:
	...

20000682 <gbpRxInterruptBuffer>:
	...

20000782 <gbRxD0BufferReadPointer>:
	...

20000783 <gbRxD0BufferWritePointer>:
	...

20000784 <gbpRxD0Buffer>:
	...

20000884 <gbLEDPwm>:
	...

20000885 <gbLEDBlinkCounter>:
	...

20000886 <gbpRegParameter>:
	...

20000986 <gbRegParameterLength>:
	...

20000987 <gbRegAddress>:
	...

20000988 <gbTxD0Transmitting>:
	...

20000989 <gbTxD1BufferReadPointer>:
	...

2000098a <gbRxD1BufferReadPointer>:
	...

2000098b <gbRxD1BufferWritePointer>:
	...

2000098c <gbpRxD1Buffer>:
	...

20000a8c <gbTxBufferReadPointer>:
	...

20000a8d <gbTxBufferWritePointer>:
	...

20000a8e <gbpTxInterruptBuffer>:
	...

20000b90 <gwTimingDelay>:
20000b90:	00000000 	andeq	r0, r0, r0

20000b94 <tmp.5974>:
20000b94:	00000000 	andeq	r0, r0, r0

20000b98 <tmpdly>:
20000b98:	00000000 	andeq	r0, r0, r0

20000b9c <ADC_Value>:
	...

20000bbc <ADC_Channel_Index>:
	...

20000bbe <gwUSART_ZIGBEE_WritePtr>:
	...

20000bc0 <gwUSART_ZIGBEE_ReadPtr>:
	...

20000bc2 <gwpUSART_ZIGBEE_Buffer>:
	...

200013c2 <gbDXLForwarding>:
	...

200013c4 <gbBuzzerPlayLength>:
	...

200013c5 <gbBuzzerData>:
	...

200013c6 <Music_Play>:
	...

200013c8 <Doremi_Play>:
	...

200013ca <Doremi_Index>:
	...

200013cc <Doremi_TimCount>:
	...

200013ce <Music_MusicIndex>:
	...

200013d0 <Music_ReadIndex>:
	...

200013d2 <Music_TempoCnt>:
	...

200013d4 <Music_CurrentPacket>:
	...

200013d6 <Music_CurrentLen>:
	...

200013d8 <Music_CurrentSound>:
	...

200013da <Music_WaveFlag>:
	...

200013dc <Music_WaveStep>:
	...

200013de <Music_StartDelayFlag>:
	...

200013e0 <Music_WaveBuffer>:
	...

200013e2 <SPI_RxBufferPointer>:
	...

200013e3 <SPI_RxBuffer>:
	...

200013f6 <Gyro_X_raw>:
	...

200013f8 <Gyro_Y_raw>:
	...

200013fa <Gyro_Z_raw>:
	...

200013fc <ACC_X_raw>:
	...

200013fe <ACC_Y_raw>:
	...

20001400 <ACC_Z_raw>:
	...

20001402 <Gyro_X>:
	...

20001404 <Gyro_Y>:
	...

20001406 <Gyro_Z>:
	...

20001408 <ACC_X>:
	...

2000140a <ACC_Y>:
	...

2000140c <ACC_Z>:
	...

2000140e <GYRO_ACC_ENABLE>:
	...

2000140f <SPI_TxBufferPointer>:
	...

Disassembly of section ._usrstack:

20001410 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	39373232 	ldmdbcc	r7!, {r1, r4, r5, r9, ip, sp}
  6c:	005d3737 	subseq	r3, sp, r7, lsr r7

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
  14:	00000136 	andeq	r0, r0, r6, lsr r1
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	0a4b0002 	beq	12c0034 <__Stack_Size+0x12bfc34>
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	080046e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, lr}
  34:	00000080 	andeq	r0, r0, r0, lsl #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	0ca70002 	stceq	0, cr0, [r7], #8
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	0800026c 	stmdaeq	r0, {r2, r3, r5, r6, r9}
  54:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	110c0002 	tstne	ip, r2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	08000310 	stmdaeq	r0, {r4, r8, r9}
  74:	000001dc 	ldrdeq	r0, [r0], -ip
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	170b0002 	strne	r0, [fp, -r2]
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080004ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl}
  94:	0000006a 	andeq	r0, r0, sl, rrx
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	19050002 	stmdbne	r5, {r1}
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08000558 	stmdaeq	r0, {r3, r4, r6, r8, sl}
  b4:	00000a32 	andeq	r0, r0, r2, lsr sl
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	25520002 	ldrbcs	r0, [r2, #-2]
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	08000f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp}
  d4:	00000030 	andeq	r0, r0, r0, lsr r0
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	26e00002 	strbtcs	r0, [r0], r2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	08000fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp}
  f4:	000000fa 	strdeq	r0, [r0], -sl
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	2a290002 	bcs	a40114 <__Stack_Size+0xa3fd14>
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	080010b8 	stmdaeq	r0, {r3, r4, r5, r7, ip}
 114:	00000660 	andeq	r0, r0, r0, ror #12
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	44ea0002 	strbtmi	r0, [sl], #2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
 134:	000001cc 	andeq	r0, r0, ip, asr #3
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	4b590002 	blmi	1640154 <__Stack_Size+0x163fd54>
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	080018e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip}
 154:	000000ac 	andeq	r0, r0, ip, lsr #1
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	4ea10002 	cdpmi	0, 10, cr0, cr1, cr2, {0}
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	08001990 	stmdaeq	r0, {r4, r7, r8, fp, ip}
 174:	0000035c 	andeq	r0, r0, ip, asr r3
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	569f0002 	ldrpl	r0, [pc], r2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	08001cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip}
 194:	000001d8 	ldrdeq	r0, [r0], -r8
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	60870002 	addvs	r0, r7, r2
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	08001ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp, ip}
 1b4:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	6d460002 	stclvs	0, cr0, [r6, #-8]
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	08002378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sp}
 1d4:	00000328 	andeq	r0, r0, r8, lsr #6
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	78a00002 	stmiavc	r0!, {r1}
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	080026a0 	stmdaeq	r0, {r5, r7, r9, sl, sp}
 1f4:	000000c0 	andeq	r0, r0, r0, asr #1
	...
 200:	0000001c 	andeq	r0, r0, ip, lsl r0
 204:	7fa80002 	svcvc	0x00a80002
 208:	00040000 	andeq	r0, r4, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	08002760 	stmdaeq	r0, {r5, r6, r8, r9, sl, sp}
 214:	00000480 	andeq	r0, r0, r0, lsl #9
	...
 220:	0000001c 	andeq	r0, r0, ip, lsl r0
 224:	88630002 	stmdahi	r3!, {r1}^
 228:	00040000 	andeq	r0, r4, r0
 22c:	00000000 	andeq	r0, r0, r0
 230:	08002be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp, sp}
 234:	00000256 	andeq	r0, r0, r6, asr r2
	...
 240:	0000001c 	andeq	r0, r0, ip, lsl r0
 244:	8faa0002 	svchi	0x00aa0002
 248:	00040000 	andeq	r0, r4, r0
 24c:	00000000 	andeq	r0, r0, r0
 250:	08002e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, sp}
 254:	00000314 	andeq	r0, r0, r4, lsl r3
	...
 260:	0000001c 	andeq	r0, r0, ip, lsl r0
 264:	99120002 	ldmdbls	r2, {r1}
 268:	00040000 	andeq	r0, r4, r0
 26c:	00000000 	andeq	r0, r0, r0
 270:	0800314c 	stmdaeq	r0, {r2, r3, r6, r8, ip, sp}
 274:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 280:	0000001c 	andeq	r0, r0, ip, lsl r0
 284:	9bd80002 	blls	ff600294 <SCS_BASE+0x1f5f2294>
 288:	00040000 	andeq	r0, r4, r0
 28c:	00000000 	andeq	r0, r0, r0
 290:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
 294:	0000033c 	andeq	r0, r0, ip, lsr r3
	...
 2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2a4:	a4490002 	strbge	r0, [r9], #-2
 2a8:	00040000 	andeq	r0, r4, r0
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	08003550 	stmdaeq	r0, {r4, r6, r8, sl, ip, sp}
 2b4:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
	...
 2c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2c4:	ada20002 	stcge	0, cr0, [r2, #8]!
 2c8:	00040000 	andeq	r0, r4, r0
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	0800380c 	stmdaeq	r0, {r2, r3, fp, ip, sp}
 2d4:	0000008c 	andeq	r0, r0, ip, lsl #1
	...
 2e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2e4:	afad0002 	svcge	0x00ad0002
 2e8:	00040000 	andeq	r0, r4, r0
 2ec:	00000000 	andeq	r0, r0, r0
 2f0:	08003898 	stmdaeq	r0, {r3, r4, r7, fp, ip, sp}
 2f4:	00000a44 	andeq	r0, r0, r4, asr #20
	...
 300:	0000001c 	andeq	r0, r0, ip, lsl r0
 304:	ceef0002 	cdpgt	0, 14, cr0, cr15, cr2, {0}
 308:	00040000 	andeq	r0, r4, r0
 30c:	00000000 	andeq	r0, r0, r0
 310:	080042dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, lr}
 314:	00000342 	andeq	r0, r0, r2, asr #6
	...
 320:	0000001c 	andeq	r0, r0, ip, lsl r0
 324:	d91b0002 	ldmdble	fp, {r1}
 328:	00040000 	andeq	r0, r4, r0
 32c:	00000000 	andeq	r0, r0, r0
 330:	08004620 	stmdaeq	r0, {r5, r9, sl, lr}
 334:	0000006e 	andeq	r0, r0, lr, rrx
	...
 340:	0000001c 	andeq	r0, r0, ip, lsl r0
 344:	d9d40002 	ldmible	r4, {r1}^
 348:	00040000 	andeq	r0, r4, r0
 34c:	00000000 	andeq	r0, r0, r0
 350:	08004690 	stmdaeq	r0, {r4, r7, r9, sl, lr}
 354:	00000050 	andeq	r0, r0, r0, asr r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000a47 	andeq	r0, r0, r7, asr #20
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000004d4 	ldrdeq	r0, [r0], -r4
      10:	00035a01 	andeq	r5, r3, r1, lsl #20
      14:	00068200 	andeq	r8, r6, r0, lsl #4
      18:	00013400 	andeq	r3, r1, r0, lsl #8
      1c:	00013608 	andeq	r3, r1, r8, lsl #12
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0x200
      28:	000005e3 	andeq	r0, r0, r3, ror #11
      2c:	b4050202 	strlt	r0, [r5], #-514	; 0x202
      30:	02000005 	andeq	r0, r0, #5
      34:	071a0601 	ldreq	r0, [sl, -r1, lsl #12]
      38:	75030000 	strvc	r0, [r3, #-0]
      3c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
      40:	00004527 	andeq	r4, r0, r7, lsr #10
      44:	07040200 	streq	r0, [r4, -r0, lsl #4]
      48:	00000645 	andeq	r0, r0, r5, asr #12
      4c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
      50:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
      54:	02000000 	andeq	r0, r0, #0
      58:	07fc0702 	ldrbeq	r0, [ip, r2, lsl #14]!
      5c:	75030000 	strvc	r0, [r3, #-0]
      60:	29020038 	stmdbcs	r2, {r3, r4, r5}
      64:	00000068 	andeq	r0, r0, r8, rrx
      68:	18080102 	stmdane	r8, {r1, r8}
      6c:	04000007 	streq	r0, [r0], #-7
      70:	000001ae 	andeq	r0, r0, lr, lsr #3
      74:	007a3002 	rsbseq	r3, sl, r2
      78:	57050000 	strpl	r0, [r5, -r0]
      7c:	03000000 	movweq	r0, #0
      80:	00387576 	eorseq	r7, r8, r6, ror r5
      84:	008a3102 	addeq	r3, sl, r2, lsl #2
      88:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
      8c:	06000000 	streq	r0, [r0], -r0
      90:	a4390201 	ldrtge	r0, [r9], #-513	; 0x201
      94:	07000000 	streq	r0, [r0, -r0]
      98:	00000c55 	andeq	r0, r0, r5, asr ip
      9c:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
      a0:	00010054 	andeq	r0, r1, r4, asr r0
      a4:	00326904 	eorseq	r6, r2, r4, lsl #18
      a8:	8f390200 	svchi	0x00390200
      ac:	02000000 	andeq	r0, r0, #0
      b0:	063c0704 	ldrteq	r0, [ip], -r4, lsl #14
      b4:	50090000 	andpl	r0, r9, r0
      b8:	c7020b03 	strgt	r0, [r2, -r3, lsl #22]
      bc:	0a000002 	beq	cc <_Minimum_Stack_Size-0x34>
      c0:	00315243 	eorseq	r5, r1, r3, asr #4
      c4:	6f020d03 	svcvs	0x00020d03
      c8:	00000000 	andeq	r0, r0, r0
      cc:	00056e0b 	andeq	r6, r5, fp, lsl #28
      d0:	020e0300 	andeq	r0, lr, #0, 6
      d4:	0000004c 	andeq	r0, r0, ip, asr #32
      d8:	52430a02 	subpl	r0, r3, #8192	; 0x2000
      dc:	0f030032 	svceq	0x00030032
      e0:	00006f02 	andeq	r6, r0, r2, lsl #30
      e4:	780b0400 	stmdavc	fp, {sl}
      e8:	03000005 	movweq	r0, #5
      ec:	004c0210 	subeq	r0, ip, r0, lsl r2
      f0:	0b060000 	bleq	1800f8 <__Stack_Size+0x17fcf8>
      f4:	00000317 	andeq	r0, r0, r7, lsl r3
      f8:	6f021103 	svcvs	0x00021103
      fc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     100:	0005820b 	andeq	r8, r5, fp, lsl #4
     104:	02120300 	andseq	r0, r2, #0, 6
     108:	0000004c 	andeq	r0, r0, ip, asr #32
     10c:	02b20b0a 	adcseq	r0, r2, #10240	; 0x2800
     110:	13030000 	movwne	r0, #12288	; 0x3000
     114:	00006f02 	andeq	r6, r0, r2, lsl #30
     118:	8c0b0c00 	stchi	12, cr0, [fp], {-0}
     11c:	03000005 	movweq	r0, #5
     120:	004c0214 	subeq	r0, ip, r4, lsl r2
     124:	0a0e0000 	beq	38012c <__Stack_Size+0x37fd2c>
     128:	03005253 	movweq	r5, #595	; 0x253
     12c:	006f0215 	rsbeq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
     130:	0b100000 	bleq	400138 <__Stack_Size+0x3ffd38>
     134:	00000596 	muleq	r0, r6, r5
     138:	4c021603 	stcmi	6, cr1, [r2], {3}
     13c:	12000000 	andne	r0, r0, #0
     140:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     144:	02170300 	andseq	r0, r7, #0, 6
     148:	0000006f 	andeq	r0, r0, pc, rrx
     14c:	05a00b14 	streq	r0, [r0, #2836]!	; 0xb14
     150:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     154:	00004c02 	andeq	r4, r0, r2, lsl #24
     158:	dd0b1600 	stcle	6, cr1, [fp, #-0]
     15c:	03000001 	movweq	r0, #1
     160:	006f0219 	rsbeq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
     164:	0b180000 	bleq	60016c <__Stack_Size+0x5ffd6c>
     168:	000005aa 	andeq	r0, r0, sl, lsr #11
     16c:	4c021a03 	stcmi	10, cr1, [r2], {3}
     170:	1a000000 	bne	178 <_Minimum_Stack_Size+0x78>
     174:	0001e30b 	andeq	lr, r1, fp, lsl #6
     178:	021b0300 	andseq	r0, fp, #0, 6
     17c:	0000006f 	andeq	r0, r0, pc, rrx
     180:	086a0b1c 	stmdaeq	sl!, {r2, r3, r4, r8, r9, fp}^
     184:	1c030000 	stcne	0, cr0, [r3], {-0}
     188:	00004c02 	andeq	r4, r0, r2, lsl #24
     18c:	c60b1e00 	strgt	r1, [fp], -r0, lsl #28
     190:	03000002 	movweq	r0, #2
     194:	006f021d 	rsbeq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
     198:	0b200000 	bleq	8001a0 <__Stack_Size+0x7ffda0>
     19c:	000005be 			; <UNDEFINED> instruction: 0x000005be
     1a0:	4c021e03 	stcmi	14, cr1, [r2], {3}
     1a4:	22000000 	andcs	r0, r0, #0
     1a8:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     1ac:	021f0300 	andseq	r0, pc, #0, 6
     1b0:	0000006f 	andeq	r0, r0, pc, rrx
     1b4:	05c80b24 	strbeq	r0, [r8, #2852]	; 0xb24
     1b8:	20030000 	andcs	r0, r3, r0
     1bc:	00004c02 	andeq	r4, r0, r2, lsl #24
     1c0:	500a2600 	andpl	r2, sl, r0, lsl #12
     1c4:	03004353 	movweq	r4, #851	; 0x353
     1c8:	006f0221 	rsbeq	r0, pc, r1, lsr #4
     1cc:	0b280000 	bleq	a001d4 <__Stack_Size+0x9ffdd4>
     1d0:	0000073f 	andeq	r0, r0, pc, lsr r7
     1d4:	4c022203 	sfmmi	f2, 4, [r2], {3}
     1d8:	2a000000 	bcs	1e0 <_Minimum_Stack_Size+0xe0>
     1dc:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     1e0:	02230300 	eoreq	r0, r3, #0, 6
     1e4:	0000006f 	andeq	r0, r0, pc, rrx
     1e8:	074a0b2c 	strbeq	r0, [sl, -ip, lsr #22]
     1ec:	24030000 	strcs	r0, [r3], #-0
     1f0:	00004c02 	andeq	r4, r0, r2, lsl #24
     1f4:	520a2e00 	andpl	r2, sl, #0, 28
     1f8:	03005243 	movweq	r5, #579	; 0x243
     1fc:	006f0225 	rsbeq	r0, pc, r5, lsr #4
     200:	0b300000 	bleq	c00208 <__Stack_Size+0xbffe08>
     204:	00000755 	andeq	r0, r0, r5, asr r7
     208:	4c022603 	stcmi	6, cr2, [r2], {3}
     20c:	32000000 	andcc	r0, r0, #0
     210:	0001c90b 	andeq	ip, r1, fp, lsl #18
     214:	02270300 	eoreq	r0, r7, #0, 6
     218:	0000006f 	andeq	r0, r0, pc, rrx
     21c:	07600b34 			; <UNDEFINED> instruction: 0x07600b34
     220:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     224:	00004c02 	andeq	r4, r0, r2, lsl #24
     228:	ce0b3600 	cfmadd32gt	mvax0, mvfx3, mvfx11, mvfx0
     22c:	03000001 	movweq	r0, #1
     230:	006f0229 	rsbeq	r0, pc, r9, lsr #4
     234:	0b380000 	bleq	e0023c <__Stack_Size+0xdffe3c>
     238:	0000076b 	andeq	r0, r0, fp, ror #14
     23c:	4c022a03 	stcmi	10, cr2, [r2], {3}
     240:	3a000000 	bcc	248 <_Minimum_Stack_Size+0x148>
     244:	0001d30b 	andeq	sp, r1, fp, lsl #6
     248:	022b0300 	eoreq	r0, fp, #0, 6
     24c:	0000006f 	andeq	r0, r0, pc, rrx
     250:	07760b3c 			; <UNDEFINED> instruction: 0x07760b3c
     254:	2c030000 	stccs	0, cr0, [r3], {-0}
     258:	00004c02 	andeq	r4, r0, r2, lsl #24
     25c:	d80b3e00 	stmdale	fp, {r9, sl, fp, ip, sp}
     260:	03000001 	movweq	r0, #1
     264:	006f022d 	rsbeq	r0, pc, sp, lsr #4
     268:	0b400000 	bleq	1000270 <__Stack_Size+0xfffe70>
     26c:	00000781 	andeq	r0, r0, r1, lsl #15
     270:	4c022e03 	stcmi	14, cr2, [r2], {3}
     274:	42000000 	andmi	r0, r0, #0
     278:	0001880b 	andeq	r8, r1, fp, lsl #16
     27c:	022f0300 	eoreq	r0, pc, #0, 6
     280:	0000006f 	andeq	r0, r0, pc, rrx
     284:	078c0b44 	streq	r0, [ip, r4, asr #22]
     288:	30030000 	andcc	r0, r3, r0
     28c:	00004c02 	andeq	r4, r0, r2, lsl #24
     290:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     294:	03005243 	movweq	r5, #579	; 0x243
     298:	006f0231 	rsbeq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
     29c:	0b480000 	bleq	12002a4 <__Stack_Size+0x11ffea4>
     2a0:	00000797 	muleq	r0, r7, r7
     2a4:	4c023203 	sfmmi	f3, 4, [r2], {3}
     2a8:	4a000000 	bmi	2b0 <_Minimum_Stack_Size+0x1b0>
     2ac:	0005ec0b 	andeq	lr, r5, fp, lsl #24
     2b0:	02330300 	eorseq	r0, r3, #0, 6
     2b4:	0000006f 	andeq	r0, r0, pc, rrx
     2b8:	07a20b4c 	streq	r0, [r2, ip, asr #22]!
     2bc:	34030000 	strcc	r0, [r3], #-0
     2c0:	00004c02 	andeq	r4, r0, r2, lsl #24
     2c4:	0c004e00 	stceq	14, cr4, [r0], {-0}
     2c8:	0000016f 	andeq	r0, r0, pc, ror #2
     2cc:	b6023503 	strlt	r3, [r2], -r3, lsl #10
     2d0:	06000000 	streq	r0, [r0], -r0
     2d4:	e7170401 	ldr	r0, [r7, -r1, lsl #8]
     2d8:	08000002 	stmdaeq	r0, {r1}
     2dc:	0046464f 	subeq	r4, r6, pc, asr #12
     2e0:	4e4f0800 	cdpmi	8, 4, cr0, cr15, cr0, {0}
     2e4:	04000100 	streq	r0, [r0], #-256	; 0x100
     2e8:	000007ad 	andeq	r0, r0, sp, lsr #15
     2ec:	02d31704 	sbcseq	r1, r3, #4, 14	; 0x100000
     2f0:	0a0d0000 	beq	3402f8 <__Stack_Size+0x33fef8>
     2f4:	01000003 	tsteq	r0, r3
     2f8:	00013439 	andeq	r3, r1, r9, lsr r4
     2fc:	00000208 	andeq	r0, r0, r8, lsl #4
     300:	0d9c0100 	ldfeqs	f0, [ip]
     304:	000002cb 	andeq	r0, r0, fp, asr #5
     308:	01364401 	teqeq	r6, r1, lsl #8
     30c:	00020800 	andeq	r0, r2, r0, lsl #16
     310:	9c010000 	stcls	0, cr0, [r1], {-0}
     314:	0008380d 	andeq	r3, r8, sp, lsl #16
     318:	38530100 	ldmdacc	r3, {r8}^
     31c:	02080001 	andeq	r0, r8, #1
     320:	01000000 	mrseq	r0, (UNDEF: 0)
     324:	03350d9c 	teqeq	r5, #156, 26	; 0x2700
     328:	62010000 	andvs	r0, r1, #0
     32c:	0800013a 	stmdaeq	r0, {r1, r3, r4, r5, r8}
     330:	00000002 	andeq	r0, r0, r2
     334:	420d9c01 	andmi	r9, sp, #256	; 0x100
     338:	01000002 	tsteq	r0, r2
     33c:	00013c71 	andeq	r3, r1, r1, ror ip
     340:	00000208 	andeq	r0, r0, r8, lsl #4
     344:	0d9c0100 	ldfeqs	f0, [ip]
     348:	0000046c 	andeq	r0, r0, ip, ror #8
     34c:	013e8001 	teqeq	lr, r1
     350:	00020800 	andeq	r0, r2, r0, lsl #16
     354:	9c010000 	stcls	0, cr0, [r1], {-0}
     358:	00061d0d 	andeq	r1, r6, sp, lsl #26
     35c:	408b0100 	addmi	r0, fp, r0, lsl #2
     360:	02080001 	andeq	r0, r8, #1
     364:	01000000 	mrseq	r0, (UNDEF: 0)
     368:	00360d9c 	mlaseq	r6, ip, sp, r0
     36c:	96010000 	strls	r0, [r1], -r0
     370:	08000142 	stmdaeq	r0, {r1, r6, r8}
     374:	00000002 	andeq	r0, r0, r2
     378:	b70e9c01 	strlt	r9, [lr, -r1, lsl #24]
     37c:	01000002 	tsteq	r0, r2
     380:	000144a1 	andeq	r4, r1, r1, lsr #9
     384:	00000408 	andeq	r0, r0, r8, lsl #8
     388:	999c0100 	ldmibls	ip, {r8}
     38c:	0f000003 	svceq	0x00000003
     390:	08000148 	stmdaeq	r0, {r3, r6, r8}
     394:	0000096a 	andeq	r0, r0, sl, ror #18
     398:	02fa0d00 	rscseq	r0, sl, #0, 26
     39c:	ad010000 	stcge	0, cr0, [r1, #-0]
     3a0:	08000148 	stmdaeq	r0, {r3, r6, r8}
     3a4:	00000002 	andeq	r0, r0, r2
     3a8:	5b0d9c01 	blpl	3673b4 <__Stack_Size+0x366fb4>
     3ac:	01000008 	tsteq	r0, r8
     3b0:	00014ab8 			; <UNDEFINED> instruction: 0x00014ab8
     3b4:	00000208 	andeq	r0, r0, r8, lsl #4
     3b8:	0d9c0100 	ldfeqs	f0, [ip]
     3bc:	000003d4 	ldrdeq	r0, [r0], -r4
     3c0:	014cc301 	cmpeq	ip, r1, lsl #6
     3c4:	00020800 	andeq	r0, r2, r0, lsl #16
     3c8:	9c010000 	stcls	0, cr0, [r1], {-0}
     3cc:	0004790d 	andeq	r7, r4, sp, lsl #18
     3d0:	4ece0100 	polmie	f0, f6, f0
     3d4:	02080001 	andeq	r0, r8, #1
     3d8:	01000000 	mrseq	r0, (UNDEF: 0)
     3dc:	05d20d9c 	ldrbeq	r0, [r2, #3484]	; 0xd9c
     3e0:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
     3e4:	08000150 	stmdaeq	r0, {r4, r6, r8}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	090d9c01 	stmdbeq	sp, {r0, sl, fp, ip, pc}
     3f0:	01000007 	tsteq	r0, r7
     3f4:	000152e4 	andeq	r5, r1, r4, ror #5
     3f8:	00000208 	andeq	r0, r0, r8, lsl #4
     3fc:	0d9c0100 	ldfeqs	f0, [ip]
     400:	000000b4 	strheq	r0, [r0], -r4
     404:	0154ef01 	cmpeq	r4, r1, lsl #30
     408:	00020800 	andeq	r0, r2, r0, lsl #16
     40c:	9c010000 	stcls	0, cr0, [r1], {-0}
     410:	0004310d 	andeq	r3, r4, sp, lsl #2
     414:	56fa0100 	ldrbtpl	r0, [sl], r0, lsl #2
     418:	02080001 	andeq	r0, r8, #1
     41c:	01000000 	mrseq	r0, (UNDEF: 0)
     420:	07b8109c 			; <UNDEFINED> instruction: 0x07b8109c
     424:	05010000 	streq	r0, [r1, #-0]
     428:	00015801 	andeq	r5, r1, r1, lsl #16
     42c:	00000208 	andeq	r0, r0, r8, lsl #4
     430:	109c0100 	addsne	r0, ip, r0, lsl #2
     434:	0000018d 	andeq	r0, r0, sp, lsl #3
     438:	5a011001 	bpl	44444 <__Stack_Size+0x44044>
     43c:	02080001 	andeq	r0, r8, #1
     440:	01000000 	mrseq	r0, (UNDEF: 0)
     444:	03fe109c 	mvnseq	r1, #156	; 0x9c
     448:	1b010000 	blne	40450 <__Stack_Size+0x40050>
     44c:	00015c01 	andeq	r5, r1, r1, lsl #24
     450:	00000208 	andeq	r0, r0, r8, lsl #4
     454:	109c0100 	addsne	r0, ip, r0, lsl #2
     458:	00000726 	andeq	r0, r0, r6, lsr #14
     45c:	5e012801 	cdppl	8, 0, cr2, cr1, cr1, {0}
     460:	02080001 	andeq	r0, r8, #1
     464:	01000000 	mrseq	r0, (UNDEF: 0)
     468:	0133109c 			; <UNDEFINED> instruction: 0x0133109c
     46c:	33010000 	movwcc	r0, #4096	; 0x1000
     470:	00016001 	andeq	r6, r1, r1
     474:	00000208 	andeq	r0, r0, r8, lsl #4
     478:	109c0100 	addsne	r0, ip, r0, lsl #2
     47c:	0000039a 	muleq	r0, sl, r3
     480:	62013e01 	andvs	r3, r1, #1, 28
     484:	02080001 	andeq	r0, r8, #1
     488:	01000000 	mrseq	r0, (UNDEF: 0)
     48c:	06f0109c 	usateq	r1, #16, ip, lsl #1
     490:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
     494:	00016401 	andeq	r6, r1, r1, lsl #8
     498:	00000208 	andeq	r0, r0, r8, lsl #4
     49c:	109c0100 	addsne	r0, ip, r0, lsl #2
     4a0:	0000011a 	andeq	r0, r0, sl, lsl r1
     4a4:	66015401 	strvs	r5, [r1], -r1, lsl #8
     4a8:	02080001 	andeq	r0, r8, #1
     4ac:	01000000 	mrseq	r0, (UNDEF: 0)
     4b0:	0488109c 	streq	r1, [r8], #156	; 0x9c
     4b4:	5f010000 	svcpl	0x00010000
     4b8:	00016801 	andeq	r6, r1, r1, lsl #16
     4bc:	00000208 	andeq	r0, r0, r8, lsl #4
     4c0:	109c0100 	addsne	r0, ip, r0, lsl #2
     4c4:	0000080f 	andeq	r0, r0, pc, lsl #16
     4c8:	6a016a01 	bvs	5acd4 <__Stack_Size+0x5a8d4>
     4cc:	02080001 	andeq	r0, r8, #1
     4d0:	01000000 	mrseq	r0, (UNDEF: 0)
     4d4:	014c119c 			; <UNDEFINED> instruction: 0x014c119c
     4d8:	75010000 	strvc	r0, [r1, #-0]
     4dc:	00016c01 	andeq	r6, r1, r1, lsl #24
     4e0:	00000408 	andeq	r0, r0, r8, lsl #8
     4e4:	f59c0100 			; <UNDEFINED> instruction: 0xf59c0100
     4e8:	0f000004 	svceq	0x00000004
     4ec:	08000170 	stmdaeq	r0, {r4, r5, r6, r8}
     4f0:	00000971 	andeq	r0, r0, r1, ror r9
     4f4:	02171000 	andseq	r1, r7, #0
     4f8:	82010000 	andhi	r0, r1, #0
     4fc:	00017001 	andeq	r7, r1, r1
     500:	00000208 	andeq	r0, r0, r8, lsl #4
     504:	109c0100 	addsne	r0, ip, r0, lsl #2
     508:	00000452 	andeq	r0, r0, r2, asr r4
     50c:	72018e01 	andvc	r8, r1, #1, 28
     510:	02080001 	andeq	r0, r8, #1
     514:	01000000 	mrseq	r0, (UNDEF: 0)
     518:	060a109c 			; <UNDEFINED> instruction: 0x060a109c
     51c:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
     520:	00017401 	andeq	r7, r1, r1, lsl #8
     524:	00000208 	andeq	r0, r0, r8, lsl #4
     528:	109c0100 	addsne	r0, ip, r0, lsl #2
     52c:	00000268 	andeq	r0, r0, r8, ror #4
     530:	7601a401 	strvc	sl, [r1], -r1, lsl #8
     534:	02080001 	andeq	r0, r8, #1
     538:	01000000 	mrseq	r0, (UNDEF: 0)
     53c:	0023109c 	mlaeq	r3, ip, r0, r1
     540:	af010000 	svcge	0x00010000
     544:	00017801 	andeq	r7, r1, r1, lsl #16
     548:	00000208 	andeq	r0, r0, r8, lsl #4
     54c:	109c0100 	addsne	r0, ip, r0, lsl #2
     550:	0000006e 	andeq	r0, r0, lr, rrx
     554:	7a01ba01 	bvc	6ed60 <__Stack_Size+0x6e960>
     558:	02080001 	andeq	r0, r8, #1
     55c:	01000000 	mrseq	r0, (UNDEF: 0)
     560:	07d9109c 	bfieq	r1, ip, #1, #25
     564:	c6010000 	strgt	r0, [r1], -r0
     568:	00017c01 	andeq	r7, r1, r1, lsl #24
     56c:	00000208 	andeq	r0, r0, r8, lsl #4
     570:	109c0100 	addsne	r0, ip, r0, lsl #2
     574:	000003e6 	andeq	r0, r0, r6, ror #7
     578:	7e01d201 	cdpvc	2, 0, cr13, cr1, cr1, {0}
     57c:	02080001 	andeq	r0, r8, #1
     580:	01000000 	mrseq	r0, (UNDEF: 0)
     584:	0387109c 	orreq	r1, r7, #156	; 0x9c
     588:	dd010000 	stcle	0, cr0, [r1, #-0]
     58c:	00018001 	andeq	r8, r1, r1
     590:	00000208 	andeq	r0, r0, r8, lsl #4
     594:	119c0100 	orrsne	r0, ip, r0, lsl #2
     598:	0000084b 	andeq	r0, r0, fp, asr #16
     59c:	8201ea01 	andhi	lr, r1, #4096	; 0x1000
     5a0:	a2080001 	andge	r0, r8, #1
     5a4:	01000000 	mrseq	r0, (UNDEF: 0)
     5a8:	0006b49c 	muleq	r6, ip, r4
     5ac:	06041200 	streq	r1, [r4], -r0, lsl #4
     5b0:	ec010000 	stc	0, cr0, [r1], {-0}
     5b4:	00005e01 	andeq	r5, r0, r1, lsl #28
     5b8:	fe030500 	cdp2	5, 0, cr0, cr3, cr0, {0}
     5bc:	13200002 			; <UNDEFINED> instruction: 0x13200002
     5c0:	080001c0 	stmdaeq	r0, {r6, r7, r8}
     5c4:	00000004 	andeq	r0, r0, r4
     5c8:	000005e8 	andeq	r0, r0, r8, ror #11
     5cc:	0001e914 	andeq	lr, r1, r4, lsl r9
     5d0:	01f80100 	mvnseq	r0, r0, lsl #2
     5d4:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
     5d8:	000005de 	ldrdeq	r0, [r0], -lr
     5dc:	c4160015 	ldrgt	r0, [r6], #-21
     5e0:	78080001 	stmdavc	r8, {r0}
     5e4:	00000009 	andeq	r0, r0, r9
     5e8:	00018e17 	andeq	r8, r1, r7, lsl lr
     5ec:	00098a08 	andeq	r8, r9, r8, lsl #20
     5f0:	00060200 	andeq	r0, r6, r0, lsl #4
     5f4:	51011800 	tstpl	r1, r0, lsl #16
     5f8:	01184001 	tsteq	r8, r1
     5fc:	4a400350 	bmi	1001344 <__Stack_Size+0x1000f44>
     600:	9c170024 	ldcls	0, cr0, [r7], {36}	; 0x24
     604:	ab080001 	blge	200610 <__Stack_Size+0x200210>
     608:	1c000009 	stcne	0, cr0, [r0], {9}
     60c:	18000006 	stmdane	r0, {r1, r2}
     610:	40015101 	andmi	r5, r1, r1, lsl #2
     614:	03500118 	cmpeq	r0, #24, 2
     618:	00244a40 	eoreq	r4, r4, r0, asr #20
     61c:	0001a016 	andeq	sl, r1, r6, lsl r0
     620:	00097108 	andeq	r7, r9, r8, lsl #2
     624:	01aa1700 			; <UNDEFINED> instruction: 0x01aa1700
     628:	09c20800 	stmibeq	r2, {fp}^
     62c:	063f0000 	ldrteq	r0, [pc], -r0
     630:	01180000 	tsteq	r8, r0
     634:	18300151 	ldmdane	r0!, {r0, r4, r6, r8}
     638:	40035001 	andmi	r5, r3, r1
     63c:	1700244a 	strne	r2, [r0, -sl, asr #8]
     640:	080001ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8}
     644:	000009d9 	ldrdeq	r0, [r0], -r9
     648:	00000654 	andeq	r0, r0, r4, asr r6
     64c:	03500118 	cmpeq	r0, #24, 2
     650:	00244a40 	eoreq	r4, r4, r0, asr #20
     654:	0001ce16 	andeq	ip, r1, r6, lsl lr
     658:	0009f008 	andeq	pc, r9, r8
     65c:	01d81600 	bicseq	r1, r8, r0, lsl #12
     660:	09f70800 	ldmibeq	r7!, {fp}^
     664:	dc160000 	ldcle	0, cr0, [r6], {-0}
     668:	fe080001 	cdp2	0, 0, cr0, cr8, cr1, {0}
     66c:	16000009 	strne	r0, [r0], -r9
     670:	080001e0 	stmdaeq	r0, {r5, r6, r7, r8}
     674:	00000a05 	andeq	r0, r0, r5, lsl #20
     678:	0001f417 	andeq	pc, r1, r7, lsl r4	; <UNPREDICTABLE>
     67c:	000a1108 	andeq	r1, sl, r8, lsl #2
     680:	00069100 	andeq	r9, r6, r0, lsl #2
     684:	51011800 	tstpl	r1, r0, lsl #16
     688:	18007502 	stmdane	r0, {r1, r8, sl, ip, sp, lr}
     68c:	40015001 	andmi	r5, r1, r1
     690:	01fc1700 	mvnseq	r1, r0, lsl #14
     694:	0a110800 	beq	44269c <__Stack_Size+0x44229c>
     698:	06aa0000 	strteq	r0, [sl], r0
     69c:	01180000 	tsteq	r8, r0
     6a0:	00750251 	rsbseq	r0, r5, r1, asr r2
     6a4:	01500118 	cmpeq	r0, r8, lsl r1
     6a8:	08160038 	ldmdaeq	r6, {r3, r4, r5}
     6ac:	27080002 	strcs	r0, [r8, -r2]
     6b0:	0000000a 	andeq	r0, r0, sl
     6b4:	69050419 	stmdbvs	r5, {r0, r3, r4, sl}
     6b8:	1000746e 	andne	r7, r0, lr, ror #8
     6bc:	00000207 	andeq	r0, r0, r7, lsl #4
     6c0:	24022901 	strcs	r2, [r2], #-2305	; 0x901
     6c4:	02080002 	andeq	r0, r8, #2
     6c8:	01000000 	mrseq	r0, (UNDEF: 0)
     6cc:	04a1109c 	strteq	r1, [r1], #156	; 0x9c
     6d0:	34010000 	strcc	r0, [r1], #-0
     6d4:	00022602 	andeq	r2, r2, r2, lsl #12
     6d8:	00000208 	andeq	r0, r0, r8, lsl #4
     6dc:	109c0100 	addsne	r0, ip, r0, lsl #2
     6e0:	000000e7 	andeq	r0, r0, r7, ror #1
     6e4:	28023f01 	stmdacs	r2, {r0, r8, r9, sl, fp, ip, sp}
     6e8:	02080002 	andeq	r0, r8, #2
     6ec:	01000000 	mrseq	r0, (UNDEF: 0)
     6f0:	05f1109c 	ldrbeq	r1, [r1, #156]!	; 0x9c
     6f4:	4a010000 	bmi	406fc <__Stack_Size+0x402fc>
     6f8:	00022a02 	andeq	r2, r2, r2, lsl #20
     6fc:	00000208 	andeq	r0, r0, r8, lsl #4
     700:	109c0100 	addsne	r0, ip, r0, lsl #2
     704:	00000000 	andeq	r0, r0, r0
     708:	2c025501 	cfstr32cs	mvfx5, [r2], {1}
     70c:	02080002 	andeq	r0, r8, #2
     710:	01000000 	mrseq	r0, (UNDEF: 0)
     714:	04b1109c 	ldrteq	r1, [r1], #156	; 0x9c
     718:	60010000 	andvs	r0, r1, r0
     71c:	00022e02 	andeq	r2, r2, r2, lsl #28
     720:	00000208 	andeq	r0, r0, r8, lsl #4
     724:	109c0100 	addsne	r0, ip, r0, lsl #2
     728:	00000442 	andeq	r0, r0, r2, asr #8
     72c:	30026b01 	andcc	r6, r2, r1, lsl #22
     730:	02080002 	andeq	r0, r8, #2
     734:	01000000 	mrseq	r0, (UNDEF: 0)
     738:	07c9109c 	bfieq	r1, ip, #1, #9
     73c:	76010000 	strvc	r0, [r1], -r0
     740:	00023202 	andeq	r3, r2, r2, lsl #4
     744:	00000208 	andeq	r0, r0, r8, lsl #4
     748:	119c0100 	orrsne	r0, ip, r0, lsl #2
     74c:	0000055c 	andeq	r0, r0, ip, asr r5
     750:	34028f01 	strcc	r8, [r2], #-3841	; 0xf01
     754:	04080002 	streq	r0, [r8], #-2
     758:	01000000 	mrseq	r0, (UNDEF: 0)
     75c:	00076b9c 	muleq	r7, ip, fp
     760:	02380f00 	eorseq	r0, r8, #0, 30
     764:	0a2e0800 	beq	b8276c <__Stack_Size+0xb8236c>
     768:	11000000 	mrsne	r0, (UNDEF: 0)
     76c:	00000874 	andeq	r0, r0, r4, ror r8
     770:	38029b01 	stmdacc	r2, {r0, r8, r9, fp, ip, pc}
     774:	04080002 	streq	r0, [r8], #-2
     778:	01000000 	mrseq	r0, (UNDEF: 0)
     77c:	00078b9c 	muleq	r7, ip, fp
     780:	023c0f00 	eorseq	r0, ip, #0, 30
     784:	0a350800 	beq	d4278c <__Stack_Size+0xd4238c>
     788:	11000000 	mrsne	r0, (UNDEF: 0)
     78c:	00000256 	andeq	r0, r0, r6, asr r2
     790:	3c02a701 	stccc	7, cr10, [r2], {1}
     794:	04080002 	streq	r0, [r8], #-2
     798:	01000000 	mrseq	r0, (UNDEF: 0)
     79c:	0007ab9c 	muleq	r7, ip, fp
     7a0:	02400f00 	subeq	r0, r0, #0, 30
     7a4:	0a3c0800 	beq	f027ac <__Stack_Size+0xf023ac>
     7a8:	10000000 	andne	r0, r0, r0
     7ac:	00000059 	andeq	r0, r0, r9, asr r0
     7b0:	4002b301 	andmi	fp, r2, r1, lsl #6
     7b4:	02080002 	andeq	r0, r8, #2
     7b8:	01000000 	mrseq	r0, (UNDEF: 0)
     7bc:	008d109c 	umulleq	r1, sp, ip, r0
     7c0:	c7010000 	strgt	r0, [r1, -r0]
     7c4:	00024202 	andeq	r4, r2, r2, lsl #4
     7c8:	00000208 	andeq	r0, r0, r8, lsl #4
     7cc:	109c0100 	addsne	r0, ip, r0, lsl #2
     7d0:	000000fa 	strdeq	r0, [r0], -sl
     7d4:	4402d201 	strmi	sp, [r2], #-513	; 0x201
     7d8:	02080002 	andeq	r0, r8, #2
     7dc:	01000000 	mrseq	r0, (UNDEF: 0)
     7e0:	0628109c 			; <UNDEFINED> instruction: 0x0628109c
     7e4:	dd010000 	stcle	0, cr0, [r1, #-0]
     7e8:	00024602 	andeq	r4, r2, r2, lsl #12
     7ec:	00000208 	andeq	r0, r0, r8, lsl #4
     7f0:	109c0100 	addsne	r0, ip, r0, lsl #2
     7f4:	00000347 	andeq	r0, r0, r7, asr #6
     7f8:	4802e901 	stmdami	r2, {r0, r8, fp, sp, lr, pc}
     7fc:	02080002 	andeq	r0, r8, #2
     800:	01000000 	mrseq	r0, (UNDEF: 0)
     804:	027b109c 	rsbseq	r1, fp, #156	; 0x9c
     808:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
     80c:	00024a02 	andeq	r4, r2, r2, lsl #20
     810:	00000208 	andeq	r0, r0, r8, lsl #4
     814:	109c0100 	addsne	r0, ip, r0, lsl #2
     818:	000000a1 	andeq	r0, r0, r1, lsr #1
     81c:	4c030001 	stcmi	0, cr0, [r3], {1}
     820:	02080002 	andeq	r0, r8, #2
     824:	01000000 	mrseq	r0, (UNDEF: 0)
     828:	02de109c 	sbcseq	r1, lr, #156	; 0x9c
     82c:	0b010000 	bleq	40834 <__Stack_Size+0x40434>
     830:	00024e03 	andeq	r4, r2, r3, lsl #28
     834:	00000208 	andeq	r0, r0, r8, lsl #4
     838:	109c0100 	addsne	r0, ip, r0, lsl #2
     83c:	000003b3 			; <UNDEFINED> instruction: 0x000003b3
     840:	50031601 	andpl	r1, r3, r1, lsl #12
     844:	02080002 	andeq	r0, r8, #2
     848:	01000000 	mrseq	r0, (UNDEF: 0)
     84c:	0377109c 	cmneq	r7, #156	; 0x9c
     850:	21010000 	mrscs	r0, (UNDEF: 1)
     854:	00025203 	andeq	r5, r2, r3, lsl #4
     858:	00000208 	andeq	r0, r0, r8, lsl #4
     85c:	109c0100 	addsne	r0, ip, r0, lsl #2
     860:	00000828 	andeq	r0, r0, r8, lsr #16
     864:	54032c01 	strpl	r2, [r3], #-3073	; 0xc01
     868:	02080002 	andeq	r0, r8, #2
     86c:	01000000 	mrseq	r0, (UNDEF: 0)
     870:	019e109c 			; <UNDEFINED> instruction: 0x019e109c
     874:	37010000 	strcc	r0, [r1, -r0]
     878:	00025603 	andeq	r5, r2, r3, lsl #12
     87c:	00000208 	andeq	r0, r0, r8, lsl #4
     880:	109c0100 	addsne	r0, ip, r0, lsl #2
     884:	0000015e 	andeq	r0, r0, lr, asr r1
     888:	58034201 	stmdapl	r3, {r0, r9, lr}
     88c:	02080002 	andeq	r0, r8, #2
     890:	01000000 	mrseq	r0, (UNDEF: 0)
     894:	03c3119c 	biceq	r1, r3, #156, 2	; 0x27
     898:	4d010000 	stcmi	0, cr0, [r1, #-0]
     89c:	00025a03 	andeq	r5, r2, r3, lsl #20
     8a0:	00000408 	andeq	r0, r0, r8, lsl #8
     8a4:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
     8a8:	0f000008 	svceq	0x00000008
     8ac:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     8b0:	00000a43 	andeq	r0, r0, r3, asr #20
     8b4:	02a21000 	adceq	r1, r2, #0
     8b8:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
     8bc:	00025e03 	andeq	r5, r2, r3, lsl #28
     8c0:	00000208 	andeq	r0, r0, r8, lsl #4
     8c4:	109c0100 	addsne	r0, ip, r0, lsl #2
     8c8:	000001f7 	strdeq	r0, [r0], -r7
     8cc:	60036401 	andvs	r6, r3, r1, lsl #8
     8d0:	02080002 	andeq	r0, r8, #2
     8d4:	01000000 	mrseq	r0, (UNDEF: 0)
     8d8:	031c109c 	tsteq	ip, #156	; 0x9c
     8dc:	6f010000 	svcvs	0x00010000
     8e0:	00026203 	andeq	r6, r2, r3, lsl #4
     8e4:	00000208 	andeq	r0, r0, r8, lsl #4
     8e8:	109c0100 	addsne	r0, ip, r0, lsl #2
     8ec:	00000669 	andeq	r0, r0, r9, ror #12
     8f0:	64037a01 	strvs	r7, [r3], #-2561	; 0xa01
     8f4:	02080002 	andeq	r0, r8, #2
     8f8:	01000000 	mrseq	r0, (UNDEF: 0)
     8fc:	00ce109c 	smulleq	r1, lr, ip, r0
     900:	85010000 	strhi	r0, [r1, #-0]
     904:	00026603 	andeq	r6, r2, r3, lsl #12
     908:	00000208 	andeq	r0, r0, r8, lsl #4
     90c:	109c0100 	addsne	r0, ip, r0, lsl #2
     910:	0000003e 	andeq	r0, r0, lr, lsr r0
     914:	68039101 	stmdavs	r3, {r0, r8, ip, pc}
     918:	02080002 	andeq	r0, r8, #2
     91c:	01000000 	mrseq	r0, (UNDEF: 0)
     920:	005e1a9c 			; <UNDEFINED> instruction: 0x005e1a9c
     924:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
     928:	001b0000 	andseq	r0, fp, r0
     92c:	0004c41c 	andeq	ip, r4, ip, lsl r4
     930:	01120500 	tsteq	r2, r0, lsl #10
     934:	00000938 	andeq	r0, r0, r8, lsr r9
     938:	00092105 	andeq	r2, r9, r5, lsl #2
     93c:	00c51d00 	sbceq	r1, r5, r0, lsl #26
     940:	26010000 	strcs	r0, [r1], -r0
     944:	0000006f 	andeq	r0, r0, pc, rrx
     948:	0009aa1e 	andeq	sl, r9, lr, lsl sl
     94c:	7f2a0100 	svcvc	0x002a0100
     950:	05000000 	streq	r0, [r0, #-0]
     954:	0002ff03 	andeq	pc, r2, r3, lsl #30
     958:	00821e20 	addeq	r1, r2, r0, lsr #28
     95c:	2b010000 	blcs	40964 <__Stack_Size+0x40564>
     960:	0000006f 	andeq	r0, r0, pc, rrx
     964:	02fc0305 	rscseq	r0, ip, #335544320	; 0x14000000
     968:	ee1f2000 	cdp	0, 1, cr2, cr15, cr0, {0}
     96c:	06000002 	streq	r0, [r0], -r2
     970:	09f81f27 	ldmibeq	r8!, {r0, r1, r2, r5, r8, r9, sl, fp, ip}^
     974:	1c070000 	stcne	0, cr0, [r7], {-0}
     978:	0001e914 	andeq	lr, r1, r4, lsl r9
     97c:	01f80100 	mvnseq	r0, r0, lsl #2
     980:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
     984:	0000098a 	andeq	r0, r0, sl, lsl #19
     988:	ec200015 	stc	0, cr0, [r0], #-84	; 0xffffffac
     98c:	08000007 	stmdaeq	r0, {r0, r1, r2}
     990:	00a402fd 	strdeq	r0, [r4], sp	; <UNPREDICTABLE>
     994:	09a50000 	stmibeq	r5!, {}	; <UNPREDICTABLE>
     998:	a5210000 	strge	r0, [r1, #-0]!
     99c:	21000009 	tstcs	r0, r9
     9a0:	0000004c 	andeq	r0, r0, ip, asr #32
     9a4:	c7042200 	strgt	r2, [r4, -r0, lsl #4]
     9a8:	23000002 	movwcs	r0, #2
     9ac:	000001b3 			; <UNDEFINED> instruction: 0x000001b3
     9b0:	c202fe08 	andgt	pc, r2, #8, 28	; 0x80
     9b4:	21000009 	tstcs	r0, r9
     9b8:	000009a5 	andeq	r0, r0, r5, lsr #19
     9bc:	00004c21 	andeq	r4, r0, r1, lsr #24
     9c0:	93230000 			; <UNDEFINED> instruction: 0x93230000
     9c4:	08000002 	stmdaeq	r0, {r1}
     9c8:	09d902ea 	ldmibeq	r9, {r1, r3, r5, r6, r7, r9}^
     9cc:	a5210000 	strge	r0, [r1, #-0]!
     9d0:	21000009 	tstcs	r0, r9
     9d4:	0000004c 	andeq	r0, r0, ip, asr #32
     9d8:	00132300 	andseq	r2, r3, r0, lsl #6
     9dc:	ef080000 	svc	0x00080000
     9e0:	0009f002 	andeq	pc, r9, r2
     9e4:	09a52100 	stmibeq	r5!, {r8, sp}
     9e8:	4c210000 	stcmi	0, cr0, [r1], #-0
     9ec:	00000000 	andeq	r0, r0, r0
     9f0:	0002301f 	andeq	r3, r2, pc, lsl r0
     9f4:	1f190700 	svcne	0x00190700
     9f8:	00000886 	andeq	r0, r0, r6, lsl #17
     9fc:	481f2107 	ldmdami	pc, {r0, r1, r2, r8, sp}	; <UNPREDICTABLE>
     a00:	09000005 	stmdbeq	r0, {r0, r2}
     a04:	010f2414 	tsteq	pc, r4, lsl r4	; <UNPREDICTABLE>
     a08:	e1010000 	mrs	r0, (UNDEF: 1)
     a0c:	00005e01 	andeq	r5, r0, r1, lsl #28
     a10:	017b2500 	cmneq	fp, r0, lsl #10
     a14:	220a0000 	andcs	r0, sl, #0
     a18:	00000a27 	andeq	r0, r0, r7, lsr #20
     a1c:	00005e21 	andeq	r5, r0, r1, lsr #28
     a20:	02e72100 	rsceq	r2, r7, #0, 2
     a24:	1f000000 	svcne	0x00000000
     a28:	00000657 	andeq	r0, r0, r7, asr r6
     a2c:	171f2207 	ldrne	r2, [pc, -r7, lsl #4]
     a30:	0700000a 	streq	r0, [r0, -sl]
     a34:	040f1f14 	streq	r1, [pc], #-3860	; a3c <__Stack_Size+0x63c>
     a38:	17070000 	strne	r0, [r7, -r0]
     a3c:	0009b41f 	andeq	fp, r9, pc, lsl r4
     a40:	1f160700 	svcne	0x00160700
     a44:	00000420 	andeq	r0, r0, r0, lsr #8
     a48:	58001507 	stmdapl	r0, {r0, r1, r2, r8, sl, ip}
     a4c:	04000002 	streq	r0, [r0], #-2
     a50:	00021a00 	andeq	r1, r2, r0, lsl #20
     a54:	d4010400 	strle	r0, [r1], #-1024	; 0x400
     a58:	01000004 	tsteq	r0, r4
     a5c:	00000913 	andeq	r0, r0, r3, lsl r9
     a60:	00000682 	andeq	r0, r0, r2, lsl #13
	...
     a6c:	00000201 	andeq	r0, r0, r1, lsl #4
     a70:	e3050402 	movw	r0, #21506	; 0x5402
     a74:	02000005 	andeq	r0, r0, #5
     a78:	05b40502 	ldreq	r0, [r4, #1282]!	; 0x502
     a7c:	01020000 	mrseq	r0, (UNDEF: 2)
     a80:	00071a06 	andeq	r1, r7, r6, lsl #20
     a84:	33750300 	cmncc	r5, #0, 6
     a88:	27020032 	smladxcs	r2, r2, r0, r0
     a8c:	00000045 	andeq	r0, r0, r5, asr #32
     a90:	45070402 	strmi	r0, [r7, #-1026]	; 0x402
     a94:	02000006 	andeq	r0, r0, #6
     a98:	07fc0702 	ldrbeq	r0, [ip, r2, lsl #14]!
     a9c:	75030000 	strvc	r0, [r3, #-0]
     aa0:	29020038 	stmdbcs	r2, {r3, r4, r5}
     aa4:	0000005d 	andeq	r0, r0, sp, asr r0
     aa8:	18080102 	stmdane	r8, {r1, r8}
     aac:	02000007 	andeq	r0, r0, #7
     ab0:	063c0704 	ldrteq	r0, [ip], -r4, lsl #14
     ab4:	01040000 	mrseq	r0, (UNDEF: 4)
     ab8:	007f1709 	rsbseq	r1, pc, r9, lsl #14
     abc:	4f050000 	svcmi	0x00050000
     ac0:	00004646 	andeq	r4, r0, r6, asr #12
     ac4:	004e4f05 	subeq	r4, lr, r5, lsl #30
     ac8:	ad060001 	stcge	0, cr0, [r6, #-4]
     acc:	09000007 	stmdbeq	r0, {r0, r1, r2}
     ad0:	00006b17 	andeq	r6, r0, r7, lsl fp
     ad4:	08bc0700 	ldmeq	ip!, {r8, r9, sl}
     ad8:	2b010000 	blcs	40ae0 <__Stack_Size+0x406e0>
     adc:	000001a2 	andeq	r0, r0, r2, lsr #3
     ae0:	080046e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, lr}
     ae4:	00000080 	andeq	r0, r0, r0, lsl #1
     ae8:	01a29c01 			; <UNDEFINED> instruction: 0x01a29c01
     aec:	a8080000 	stmdage	r8, {}	; <UNPREDICTABLE>
     af0:	01000008 	tsteq	r0, r8
     af4:	0000532e 	andeq	r5, r0, lr, lsr #6
     af8:	00000000 	andeq	r0, r0, r0
     afc:	46e60900 	strbtmi	r0, [r6], r0, lsl #18
     b00:	01dd0800 	bicseq	r0, sp, r0, lsl #16
     b04:	ec0a0000 	stc	0, cr0, [sl], {-0}
     b08:	e4080046 	str	r0, [r8], #-70	; 0x46
     b0c:	ce000001 	cdpgt	0, 0, cr0, cr0, cr1, {0}
     b10:	0b000000 	bleq	b18 <__Stack_Size+0x718>
     b14:	31015001 	tstcc	r1, r1
     b18:	46f20a00 	ldrbtmi	r0, [r2], r0, lsl #20
     b1c:	01f50800 	mvnseq	r0, r0, lsl #16
     b20:	00e10000 	rsceq	r0, r1, r0
     b24:	010b0000 	mrseq	r0, (UNDEF: 11)
     b28:	00310150 	eorseq	r0, r1, r0, asr r1
     b2c:	0046f80a 	subeq	pc, r6, sl, lsl #16
     b30:	00020608 	andeq	r0, r2, r8, lsl #12
     b34:	0000f400 	andeq	pc, r0, r0, lsl #8
     b38:	50010b00 	andpl	r0, r1, r0, lsl #22
     b3c:	0a003001 	beq	cb48 <__Stack_Size+0xc748>
     b40:	080046fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, lr}
     b44:	00000206 	andeq	r0, r0, r6, lsl #4
     b48:	00000107 	andeq	r0, r0, r7, lsl #2
     b4c:	0150010b 	cmpeq	r0, fp, lsl #2
     b50:	040a0032 	streq	r0, [sl], #-50	; 0x32
     b54:	06080047 	streq	r0, [r8], -r7, asr #32
     b58:	1a000002 	bne	b68 <__Stack_Size+0x768>
     b5c:	0b000001 	bleq	b68 <__Stack_Size+0x768>
     b60:	31015001 	tstcc	r1, r1
     b64:	47080900 	strmi	r0, [r8, -r0, lsl #18]
     b68:	02170800 	andseq	r0, r7, #0, 16
     b6c:	22090000 	andcs	r0, r9, #0
     b70:	1e080047 	cdpne	0, 0, cr0, cr8, cr7, {2}
     b74:	0a000002 	beq	b84 <__Stack_Size+0x784>
     b78:	0800472c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, lr}
     b7c:	0000022c 	andeq	r0, r0, ip, lsr #4
     b80:	00000144 	andeq	r0, r0, r4, asr #2
     b84:	0151010b 	cmpeq	r1, fp, lsl #2
     b88:	50010b31 	andpl	r0, r1, r1, lsr fp
     b8c:	0a003701 	beq	e798 <__Stack_Size+0xe398>
     b90:	08004732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, lr}
     b94:	00000242 	andeq	r0, r0, r2, asr #4
     b98:	00000158 	andeq	r0, r0, r8, asr r1
     b9c:	0250010b 	subseq	r0, r0, #-1073741822	; 0xc0000002
     ba0:	0a003208 	beq	d3c8 <__Stack_Size+0xcfc8>
     ba4:	0800473a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sl, lr}
     ba8:	0000022c 	andeq	r0, r0, ip, lsr #4
     bac:	00000170 	andeq	r0, r0, r0, ror r1
     bb0:	0151010b 	cmpeq	r1, fp, lsl #2
     bb4:	50010b30 	andpl	r0, r1, r0, lsr fp
     bb8:	0a003701 	beq	e7c4 <__Stack_Size+0xe3c4>
     bbc:	08004742 	stmdaeq	r0, {r1, r6, r8, r9, sl, lr}
     bc0:	00000242 	andeq	r0, r0, r2, asr #4
     bc4:	00000184 	andeq	r0, r0, r4, lsl #3
     bc8:	0250010b 	subseq	r0, r0, #-1073741822	; 0xc0000002
     bcc:	0a003208 	beq	d3f4 <__Stack_Size+0xcff4>
     bd0:	0800474e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, lr}
     bd4:	000001e4 	andeq	r0, r0, r4, ror #3
     bd8:	00000198 	muleq	r0, r8, r1
     bdc:	0250010b 	subseq	r0, r0, #-1073741822	; 0xc0000002
     be0:	09000074 	stmdbeq	r0, {r2, r4, r5, r6}
     be4:	08004752 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl, lr}
     be8:	00000253 	andeq	r0, r0, r3, asr r2
     bec:	05040c00 	streq	r0, [r4, #-3072]	; 0xc00
     bf0:	00746e69 	rsbseq	r6, r4, r9, ror #28
     bf4:	0000530d 	andeq	r5, r0, sp, lsl #6
     bf8:	0001b400 	andeq	fp, r1, r0, lsl #8
     bfc:	0f000e00 	svceq	0x00000e00
     c00:	000008c1 	andeq	r0, r0, r1, asr #17
     c04:	a9011103 	stmdbge	r1, {r0, r1, r8, ip}
     c08:	0f000001 	svceq	0x00000001
     c0c:	000004c4 	andeq	r0, r0, r4, asr #9
     c10:	cc011203 	sfmgt	f1, 4, [r1], {3}
     c14:	10000001 	andne	r0, r0, r1
     c18:	000001a9 	andeq	r0, r0, r9, lsr #3
     c1c:	0009010f 	andeq	r0, r9, pc, lsl #2
     c20:	01130300 	tsteq	r3, r0, lsl #6
     c24:	00000053 	andeq	r0, r0, r3, asr r0
     c28:	0008ec11 	andeq	lr, r8, r1, lsl ip
     c2c:	12da0600 	sbcsne	r0, sl, #0, 12
     c30:	0000089a 	muleq	r0, sl, r8
     c34:	01f52904 	mvnseq	r2, r4, lsl #18
     c38:	7f130000 	svcvc	0x00130000
     c3c:	00000000 	andeq	r0, r0, r0
     c40:	0008d212 	andeq	sp, r8, r2, lsl r2
     c44:	06280400 	strteq	r0, [r8], -r0, lsl #8
     c48:	13000002 	movwne	r0, #2
     c4c:	0000007f 	andeq	r0, r0, pc, ror r0
     c50:	09301200 	ldmdbeq	r0!, {r9, ip}
     c54:	1f050000 	svcne	0x00050000
     c58:	00000217 	andeq	r0, r0, r7, lsl r2
     c5c:	00005313 	andeq	r5, r0, r3, lsl r3
     c60:	af110000 	svcge	0x00110000
     c64:	07000008 	streq	r0, [r0, -r8]
     c68:	08e21421 	stmiaeq	r2!, {r0, r5, sl, ip}^
     c6c:	1d030000 	stcne	0, cr0, [r3, #-0]
     c70:	00022c01 	andeq	r2, r2, r1, lsl #24
     c74:	12001500 	andne	r1, r0, #0, 10
     c78:	0000017b 	andeq	r0, r0, fp, ror r1
     c7c:	02422208 	subeq	r2, r2, #8, 4	; 0x80000000
     c80:	53130000 	tstpl	r3, #0
     c84:	13000000 	movwne	r0, #0
     c88:	0000007f 	andeq	r0, r0, pc, ror r0
     c8c:	08931200 	ldmeq	r3, {r9, ip}
     c90:	24040000 	strcs	r0, [r4], #-0
     c94:	00000253 	andeq	r0, r0, r3, asr r2
     c98:	00003a13 	andeq	r3, r0, r3, lsl sl
     c9c:	28160000 	ldmdacs	r6, {}	; <UNPREDICTABLE>
     ca0:	03000009 	movweq	r0, #9
     ca4:	6100011c 	tstvs	r0, ip, lsl r1
     ca8:	04000004 	streq	r0, [r0], #-4
     cac:	00033b00 	andeq	r3, r3, r0, lsl #22
     cb0:	d4010400 	strle	r0, [r1], #-1024	; 0x400
     cb4:	01000004 	tsteq	r0, r4
     cb8:	00000991 	muleq	r0, r1, r9
     cbc:	00000682 	andeq	r0, r0, r2, lsl #13
     cc0:	0800026c 	stmdaeq	r0, {r2, r3, r5, r6, r9}
     cc4:	000000a2 	andeq	r0, r0, r2, lsr #1
     cc8:	00000321 	andeq	r0, r0, r1, lsr #6
     ccc:	e3050402 	movw	r0, #21506	; 0x5402
     cd0:	02000005 	andeq	r0, r0, #5
     cd4:	05b40502 	ldreq	r0, [r4, #1282]!	; 0x502
     cd8:	01020000 	mrseq	r0, (UNDEF: 2)
     cdc:	00071a06 	andeq	r1, r7, r6, lsl #20
     ce0:	33750300 	cmncc	r5, #0, 6
     ce4:	27020032 	smladxcs	r2, r2, r0, r0
     ce8:	00000045 	andeq	r0, r0, r5, asr #32
     cec:	45070402 	strmi	r0, [r7, #-1026]	; 0x402
     cf0:	03000006 	movweq	r0, #6
     cf4:	00363175 	eorseq	r3, r6, r5, ror r1
     cf8:	00572802 	subseq	r2, r7, r2, lsl #16
     cfc:	02020000 	andeq	r0, r2, #0
     d00:	0007fc07 	andeq	pc, r7, r7, lsl #24
     d04:	38750300 	ldmdacc	r5!, {r8, r9}^
     d08:	68290200 	stmdavs	r9!, {r9}
     d0c:	02000000 	andeq	r0, r0, #0
     d10:	07180801 	ldreq	r0, [r8, -r1, lsl #16]
     d14:	ae040000 	cdpge	0, 0, cr0, cr4, cr0, {0}
     d18:	02000001 	andeq	r0, r0, #1
     d1c:	00007a30 	andeq	r7, r0, r0, lsr sl
     d20:	00570500 	subseq	r0, r7, r0, lsl #10
     d24:	76030000 	strvc	r0, [r3], -r0
     d28:	02003875 	andeq	r3, r0, #7667712	; 0x750000
     d2c:	00008a31 	andeq	r8, r0, r1, lsr sl
     d30:	00680500 	rsbeq	r0, r8, r0, lsl #10
     d34:	04020000 	streq	r0, [r2], #-0
     d38:	00063c07 	andeq	r3, r6, r7, lsl #24
     d3c:	031c0600 	tsteq	ip, #0, 12
     d40:	01540238 	cmpeq	r4, r8, lsr r2
     d44:	53070000 	movwpl	r0, #28672	; 0x7000
     d48:	3a030052 	bcc	c0e98 <__Stack_Size+0xc0a98>
     d4c:	00006f02 	andeq	r6, r0, r2, lsl #30
     d50:	6e080000 	cdpvs	0, 0, cr0, cr8, cr0, {0}
     d54:	03000005 	movweq	r0, #5
     d58:	004c023b 	subeq	r0, ip, fp, lsr r2
     d5c:	07020000 	streq	r0, [r2, -r0]
     d60:	03005244 	movweq	r5, #580	; 0x244
     d64:	006f023c 	rsbeq	r0, pc, ip, lsr r2	; <UNPREDICTABLE>
     d68:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
     d6c:	00000578 	andeq	r0, r0, r8, ror r5
     d70:	4c023d03 	stcmi	13, cr3, [r2], {3}
     d74:	06000000 	streq	r0, [r0], -r0
     d78:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
     d7c:	023e0300 	eorseq	r0, lr, #0, 6
     d80:	0000006f 	andeq	r0, r0, pc, rrx
     d84:	05820808 	streq	r0, [r2, #2056]	; 0x808
     d88:	3f030000 	svccc	0x00030000
     d8c:	00004c02 	andeq	r4, r0, r2, lsl #24
     d90:	43070a00 	movwmi	r0, #31232	; 0x7a00
     d94:	03003152 	movweq	r3, #338	; 0x152
     d98:	006f0240 	rsbeq	r0, pc, r0, asr #4
     d9c:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     da0:	0000058c 	andeq	r0, r0, ip, lsl #11
     da4:	4c024103 	stfmis	f4, [r2], {3}
     da8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     dac:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
     db0:	02420300 	subeq	r0, r2, #0, 6
     db4:	0000006f 	andeq	r0, r0, pc, rrx
     db8:	05960810 	ldreq	r0, [r6, #2064]	; 0x810
     dbc:	43030000 	movwmi	r0, #12288	; 0x3000
     dc0:	00004c02 	andeq	r4, r0, r2, lsl #24
     dc4:	43071200 	movwmi	r1, #29184	; 0x7200
     dc8:	03003352 	movweq	r3, #850	; 0x352
     dcc:	006f0244 	rsbeq	r0, pc, r4, asr #4
     dd0:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     dd4:	000005a0 	andeq	r0, r0, r0, lsr #11
     dd8:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
     ddc:	16000000 	strne	r0, [r0], -r0
     de0:	0009f108 	andeq	pc, r9, r8, lsl #2
     de4:	02460300 	subeq	r0, r6, #0, 6
     de8:	0000006f 	andeq	r0, r0, pc, rrx
     dec:	05aa0818 	streq	r0, [sl, #2072]!	; 0x818
     df0:	47030000 	strmi	r0, [r3, -r0]
     df4:	00004c02 	andeq	r4, r0, r2, lsl #24
     df8:	09001a00 	stmdbeq	r0, {r9, fp, ip}
     dfc:	0000095f 	andeq	r0, r0, pc, asr r9
     e00:	96024803 	strls	r4, [r2], -r3, lsl #16
     e04:	0a000000 	beq	e0c <__Stack_Size+0xa0c>
     e08:	00000657 	andeq	r0, r0, r7, asr r6
     e0c:	026c3f01 	rsbeq	r3, ip, #1, 30
     e10:	00580800 	subseq	r0, r8, r0, lsl #16
     e14:	9c010000 	stcls	0, cr0, [r1], {-0}
     e18:	00000225 	andeq	r0, r0, r5, lsr #4
     e1c:	0009cc0b 	andeq	ip, r9, fp, lsl #24
     e20:	5e420100 	dvfpls	f0, f2, f0
     e24:	05000000 	streq	r0, [r0, #-0]
     e28:	00030003 	andeq	r0, r3, r3
     e2c:	00100c20 	andseq	r0, r0, r0, lsr #24
     e30:	021b0000 	andseq	r0, fp, #0
     e34:	dd0d0000 	stcle	0, cr0, [sp, #-0]
     e38:	01000009 	tsteq	r0, r9
     e3c:	0002254f 	andeq	r2, r2, pc, asr #10
     e40:	0001a000 	andeq	sl, r1, r0
     e44:	0d000e00 	stceq	14, cr0, [r0, #-0]
     e48:	00000a25 	andeq	r0, r0, r5, lsr #20
     e4c:	02255001 	eoreq	r5, r5, #1
     e50:	01b10000 			; <UNDEFINED> instruction: 0x01b10000
     e54:	000e0000 	andeq	r0, lr, r0
     e58:	0009500d 	andeq	r5, r9, sp
     e5c:	25530100 	ldrbcs	r0, [r3, #-256]	; 0x100
     e60:	c2000002 	andgt	r0, r0, #2
     e64:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     e68:	02b40f00 	adcseq	r0, r4, #0, 30
     e6c:	00100800 	andseq	r0, r0, r0, lsl #16
     e70:	01ea0000 	mvneq	r0, r0
     e74:	860d0000 	strhi	r0, [sp], -r0
     e78:	01000009 	tsteq	r0, r9
     e7c:	00022556 	andeq	r2, r2, r6, asr r5
     e80:	0001e000 	andeq	lr, r1, r0
     e84:	10000e00 	andne	r0, r0, r0, lsl #28
     e88:	080002b8 	stmdaeq	r0, {r3, r4, r5, r7, r9}
     e8c:	000003d8 	ldrdeq	r0, [r0], -r8
     e90:	02a41100 	adceq	r1, r4, #0, 2
     e94:	03e90800 	mvneq	r0, #0, 16
     e98:	01fe0000 	mvnseq	r0, r0
     e9c:	01120000 	tsteq	r2, r0
     ea0:	ff080250 			; <UNDEFINED> instruction: 0xff080250
     ea4:	02aa1100 	adceq	r1, sl, #0, 2
     ea8:	03fa0800 	mvnseq	r0, #0, 16
     eac:	02110000 	andseq	r0, r1, #0
     eb0:	01120000 	tsteq	r2, r0
     eb4:	00460150 	subeq	r0, r6, r0, asr r1
     eb8:	0002ae13 	andeq	sl, r2, r3, lsl lr
     ebc:	00040b08 	andeq	r0, r4, r8, lsl #22
     ec0:	72130000 	andsvc	r0, r3, #0
     ec4:	1c080002 	stcne	0, cr0, [r8], {2}
     ec8:	00000004 	andeq	r0, r0, r4
     ecc:	69050414 	stmdbvs	r5, {r2, r4, sl}
     ed0:	1500746e 	strne	r7, [r0, #-1134]	; 0x46e
     ed4:	000001e9 	andeq	r0, r0, r9, ror #3
     ed8:	02c45c01 	sbceq	r5, r4, #256	; 0x100
     edc:	00100800 	andseq	r0, r0, r0, lsl #16
     ee0:	9c010000 	stcls	0, cr0, [r1], {-0}
     ee4:	0008860a 	andeq	r8, r8, sl, lsl #12
     ee8:	d4610100 	strbtle	r0, [r1], #-256	; 0x100
     eec:	04080002 	streq	r0, [r8], #-2
     ef0:	01000000 	mrseq	r0, (UNDEF: 0)
     ef4:	00026d9c 	muleq	r2, ip, sp
     ef8:	093c0d00 	ldmdbeq	ip!, {r8, sl, fp}
     efc:	63010000 	movwvs	r0, #4096	; 0x1000
     f00:	00000225 	andeq	r0, r0, r5, lsr #4
     f04:	00000263 	andeq	r0, r0, r3, ror #4
     f08:	d810000e 	ldmdale	r0, {r1, r2, r3}
     f0c:	27080002 	strcs	r0, [r8, -r2]
     f10:	00000004 	andeq	r0, r0, r4
     f14:	000a170a 	andeq	r1, sl, sl, lsl #14
     f18:	d8660100 	stmdale	r6!, {r8}^
     f1c:	04080002 	streq	r0, [r8], #-2
     f20:	01000000 	mrseq	r0, (UNDEF: 0)
     f24:	00028c9c 	muleq	r2, ip, ip
     f28:	02dc1000 	sbcseq	r1, ip, #0
     f2c:	04380800 	ldrteq	r0, [r8], #-2048	; 0x800
     f30:	0a000000 	beq	f38 <__Stack_Size+0xb38>
     f34:	00000420 	andeq	r0, r0, r0, lsr #8
     f38:	02dc6b01 	sbcseq	r6, ip, #1024	; 0x400
     f3c:	000c0800 	andeq	r0, ip, r0, lsl #16
     f40:	9c010000 	stcls	0, cr0, [r1], {-0}
     f44:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
     f48:	0002e216 	andeq	lr, r2, r6, lsl r2
     f4c:	00043f08 	andeq	r3, r4, r8, lsl #30
     f50:	50011200 	andpl	r1, r1, r0, lsl #4
     f54:	50000c05 	andpl	r0, r0, r5, lsl #24
     f58:	00004000 	andeq	r4, r0, r0
     f5c:	0009b40a 	andeq	fp, r9, sl, lsl #8
     f60:	e8740100 	ldmda	r4!, {r8}^
     f64:	0c080002 	stceq	0, cr0, [r8], {2}
     f68:	01000000 	mrseq	r0, (UNDEF: 0)
     f6c:	0002de9c 	muleq	r2, ip, lr
     f70:	02ee1600 	rsceq	r1, lr, #0, 12
     f74:	043f0800 	ldrteq	r0, [pc], #-2048	; f7c <__Stack_Size+0xb7c>
     f78:	01120000 	tsteq	r2, r0
     f7c:	000c0550 	andeq	r0, ip, r0, asr r5
     f80:	00400048 	subeq	r0, r0, r8, asr #32
     f84:	040f0a00 	streq	r0, [pc], #-2560	; f8c <__Stack_Size+0xb8c>
     f88:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
     f8c:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
     f90:	0000000c 	andeq	r0, r0, ip
     f94:	03079c01 	movweq	r9, #31745	; 0x7c01
     f98:	fa160000 	blx	580fa0 <__Stack_Size+0x580ba0>
     f9c:	3f080002 	svccc	0x00080002
     fa0:	12000004 	andne	r0, r0, #4
     fa4:	0c055001 	stceq	0, cr5, [r5], {1}
     fa8:	40004400 	andmi	r4, r0, r0, lsl #8
     fac:	30150000 	andscc	r0, r5, r0
     fb0:	01000002 	tsteq	r0, r2
     fb4:	0003007f 	andeq	r0, r3, pc, ror r0
     fb8:	00000208 	andeq	r0, r0, r8, lsl #4
     fbc:	0a9c0100 	beq	fe7013c4 <SCS_BASE+0x1e6f33c4>
     fc0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fc4:	0302ed01 	movweq	lr, #11521	; 0x2d01
     fc8:	00040800 	andeq	r0, r4, r0, lsl #16
     fcc:	9c010000 	stcls	0, cr0, [r1], {-0}
     fd0:	00000337 	andeq	r0, r0, r7, lsr r3
     fd4:	00030610 	andeq	r0, r3, r0, lsl r6
     fd8:	00045608 	andeq	r5, r4, r8, lsl #12
     fdc:	f80a0000 			; <UNDEFINED> instruction: 0xf80a0000
     fe0:	01000009 	tsteq	r0, r9
     fe4:	000306f2 	strdeq	r0, [r3], -r2
     fe8:	00000408 	andeq	r0, r0, r8, lsl #8
     fec:	569c0100 	ldrpl	r0, [ip], r0, lsl #2
     ff0:	10000003 	andne	r0, r0, r3
     ff4:	0800030a 	stmdaeq	r0, {r1, r3, r8, r9}
     ff8:	0000045d 	andeq	r0, r0, sp, asr r4
     ffc:	09c11500 	stmibeq	r1, {r8, sl, ip}^
    1000:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    1004:	0800030a 	stmdaeq	r0, {r1, r3, r8, r9}
    1008:	00000002 	andeq	r0, r0, r2
    100c:	33159c01 	tstcc	r5, #256	; 0x100
    1010:	0100000a 	tsteq	r0, sl
    1014:	00030cfc 	strdeq	r0, [r3], -ip
    1018:	00000208 	andeq	r0, r0, r8, lsl #4
    101c:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    1020:	00000a00 	andeq	r0, r0, r0, lsl #20
    1024:	84011004 	strhi	r1, [r1], #-4
    1028:	05000003 	streq	r0, [r0, #-3]
    102c:	0000005e 	andeq	r0, r0, lr, asr r0
    1030:	00005e18 	andeq	r5, r0, r8, lsl lr
    1034:	00039400 	andeq	r9, r3, r0, lsl #8
    1038:	17001900 	strne	r1, [r0, -r0, lsl #18]
    103c:	000004c4 	andeq	r0, r0, r4, asr #9
    1040:	a0011204 	andge	r1, r1, r4, lsl #4
    1044:	05000003 	streq	r0, [r0, #-3]
    1048:	00000389 	andeq	r0, r0, r9, lsl #7
    104c:	0009a51a 	andeq	sl, r9, sl, lsl r5
    1050:	7f350100 	svcvc	0x00350100
    1054:	05000000 	streq	r0, [r0, #-0]
    1058:	00030403 	andeq	r0, r3, r3, lsl #8
    105c:	096d1a20 	stmdbeq	sp!, {r5, r9, fp, ip}^
    1060:	36010000 	strcc	r0, [r1], -r0
    1064:	0000006f 	andeq	r0, r0, pc, rrx
    1068:	03020305 	movweq	r0, #8965	; 0x2305
    106c:	781a2000 	ldmdavc	sl, {sp}
    1070:	01000009 	tsteq	r0, r9
    1074:	00007f37 	andeq	r7, r0, r7, lsr pc
    1078:	01030500 	tsteq	r3, r0, lsl #10
    107c:	0d200003 	stceq	0, cr0, [r0, #-12]!
    1080:	00000986 	andeq	r0, r0, r6, lsl #19
    1084:	02255601 	eoreq	r5, r5, #1048576	; 0x100000
    1088:	03e90000 	mvneq	r0, #0
    108c:	000e0000 	andeq	r0, lr, r0
    1090:	0009dd0d 	andeq	sp, r9, sp, lsl #26
    1094:	254f0100 	strbcs	r0, [pc, #-256]	; f9c <__Stack_Size+0xb9c>
    1098:	fa000002 	blx	10a8 <__Stack_Size+0xca8>
    109c:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    10a0:	0a250d00 	beq	9444a8 <__Stack_Size+0x9440a8>
    10a4:	50010000 	andpl	r0, r1, r0
    10a8:	00000225 	andeq	r0, r0, r5, lsr #4
    10ac:	0000040b 	andeq	r0, r0, fp, lsl #8
    10b0:	500d000e 	andpl	r0, sp, lr
    10b4:	01000009 	tsteq	r0, r9
    10b8:	00022553 	andeq	r2, r2, r3, asr r5
    10bc:	00041c00 	andeq	r1, r4, r0, lsl #24
    10c0:	1b000e00 	blne	48c8 <__Stack_Size+0x44c8>
    10c4:	00000a0a 	andeq	r0, r0, sl, lsl #20
    10c8:	005e2b06 	subseq	r2, lr, r6, lsl #22
    10cc:	3c0d0000 	stccc	0, cr0, [sp], {-0}
    10d0:	01000009 	tsteq	r0, r9
    10d4:	00022563 	andeq	r2, r2, r3, ror #10
    10d8:	00043800 	andeq	r3, r4, r0, lsl #16
    10dc:	1c000e00 	stcne	14, cr0, [r0], {-0}
    10e0:	00000a15 	andeq	r0, r0, r5, lsl sl
    10e4:	b21d2205 	andslt	r2, sp, #1342177280	; 0x50000000
    10e8:	05000009 	streq	r0, [r0, #-9]
    10ec:	00045024 	andeq	r5, r4, r4, lsr #32
    10f0:	04501e00 	ldrbeq	r1, [r0], #-3584	; 0xe00
    10f4:	1f000000 	svcne	0x00000000
    10f8:	00015404 	andeq	r5, r1, r4, lsl #8
    10fc:	02ee1c00 	rsceq	r1, lr, #0, 24
    1100:	27060000 	strcs	r0, [r6, -r0]
    1104:	0009f61c 	andeq	pc, r9, ip, lsl r6	; <UNPREDICTABLE>
    1108:	00380700 	eorseq	r0, r8, r0, lsl #14
    110c:	000005fb 	strdeq	r0, [r0], -fp
    1110:	04e20004 	strbteq	r0, [r2], #4
    1114:	01040000 	mrseq	r0, (UNDEF: 4)
    1118:	000004d4 	ldrdeq	r0, [r0], -r4
    111c:	000b5d01 	andeq	r5, fp, r1, lsl #26
    1120:	00068200 	andeq	r8, r6, r0, lsl #4
    1124:	00031000 	andeq	r1, r3, r0
    1128:	0001dc08 	andeq	sp, r1, r8, lsl #24
    112c:	00041b00 	andeq	r1, r4, r0, lsl #22
    1130:	05040200 	streq	r0, [r4, #-512]	; 0x200
    1134:	000005e3 	andeq	r0, r0, r3, ror #11
    1138:	b4050202 	strlt	r0, [r5], #-514	; 0x202
    113c:	02000005 	andeq	r0, r0, #5
    1140:	071a0601 	ldreq	r0, [sl, -r1, lsl #12]
    1144:	75030000 	strvc	r0, [r3, #-0]
    1148:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    114c:	00004527 	andeq	r4, r0, r7, lsr #10
    1150:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1154:	00000645 	andeq	r0, r0, r5, asr #12
    1158:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    115c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1160:	02000000 	andeq	r0, r0, #0
    1164:	07fc0702 	ldrbeq	r0, [ip, r2, lsl #14]!
    1168:	75030000 	strvc	r0, [r3, #-0]
    116c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1170:	00000068 	andeq	r0, r0, r8, rrx
    1174:	18080102 	stmdane	r8, {r1, r8}
    1178:	04000007 	streq	r0, [r0], #-7
    117c:	00000a9c 	muleq	r0, ip, sl
    1180:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    1184:	45050000 	strmi	r0, [r5, #-0]
    1188:	06000000 	streq	r0, [r0], -r0
    118c:	93170301 	tstls	r7, #67108864	; 0x4000000
    1190:	07000000 	streq	r0, [r0, -r0]
    1194:	0046464f 	subeq	r4, r6, pc, asr #12
    1198:	4e4f0700 	cdpmi	7, 4, cr0, cr15, cr0, {0}
    119c:	04000100 	streq	r0, [r0], #-256	; 0x100
    11a0:	000007ad 	andeq	r0, r0, sp, lsr #15
    11a4:	007f1703 	rsbseq	r1, pc, r3, lsl #14
    11a8:	04020000 	streq	r0, [r2], #-0
    11ac:	00063c07 	andeq	r3, r6, r7, lsl #24
    11b0:	041c0800 	ldreq	r0, [ip], #-2048	; 0x800
    11b4:	010a014e 	tsteq	sl, lr, asr #2
    11b8:	43090000 	movwmi	r0, #36864	; 0x9000
    11bc:	04004c52 	streq	r4, [r0], #-3154	; 0xc52
    11c0:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    11c4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    11c8:	00485243 	subeq	r5, r8, r3, asr #4
    11cc:	6f015104 	svcvs	0x00015104
    11d0:	04000000 	streq	r0, [r0], #-0
    11d4:	52444909 	subpl	r4, r4, #147456	; 0x24000
    11d8:	01520400 	cmpeq	r2, r0, lsl #8
    11dc:	0000006f 	andeq	r0, r0, pc, rrx
    11e0:	444f0908 	strbmi	r0, [pc], #-2312	; 11e8 <__Stack_Size+0xde8>
    11e4:	53040052 	movwpl	r0, #16466	; 0x4052
    11e8:	00006f01 	andeq	r6, r0, r1, lsl #30
    11ec:	880a0c00 	stmdahi	sl, {sl, fp}
    11f0:	0400000a 	streq	r0, [r0], #-10
    11f4:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    11f8:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    11fc:	00525242 	subseq	r5, r2, r2, asr #4
    1200:	6f015504 	svcvs	0x00015504
    1204:	14000000 	strne	r0, [r0], #-0
    1208:	000a450a 	andeq	r4, sl, sl, lsl #10
    120c:	01560400 	cmpeq	r6, r0, lsl #8
    1210:	0000006f 	andeq	r0, r0, pc, rrx
    1214:	c00b0018 	andgt	r0, fp, r8, lsl r0
    1218:	0400000a 	streq	r0, [r0], #-10
    121c:	00a50157 	adceq	r0, r5, r7, asr r1
    1220:	d20c0000 	andle	r0, ip, #0
    1224:	01000008 	tsteq	r0, r8
    1228:	012e0185 	smlawbeq	lr, r5, r1, r0
    122c:	cd0d0000 	stcgt	0, cr0, [sp, #-0]
    1230:	0100000a 	tsteq	r0, sl
    1234:	00009385 	andeq	r9, r0, r5, lsl #7
    1238:	650e0000 	strvs	r0, [lr, #-0]
    123c:	0100000a 	tsteq	r0, sl
    1240:	00017110 	andeq	r7, r1, r0, lsl r1
    1244:	00031000 	andeq	r1, r3, r0
    1248:	00002008 	andeq	r2, r0, r8
    124c:	719c0100 	orrsvc	r0, ip, r0, lsl #2
    1250:	0f000001 	svceq	0x00000001
    1254:	00000b89 	andeq	r0, r0, r9, lsl #23
    1258:	01711001 	cmneq	r1, r1
    125c:	00470000 	subeq	r0, r7, r0
    1260:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
    1264:	13080003 	movwne	r0, #32771	; 0x8003
    1268:	11000005 	tstne	r0, r5
    126c:	0c055101 	stfeqs	f5, [r5], {1}
    1270:	000f4240 	andeq	r4, pc, r0, asr #4
    1274:	03500111 	cmpeq	r0, #1073741828	; 0x40000004
    1278:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    127c:	05041200 	streq	r1, [r4, #-512]	; 0x200
    1280:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1284:	000ad313 	andeq	sp, sl, r3, lsl r3
    1288:	301b0100 	andscc	r0, fp, r0, lsl #2
    128c:	04080003 	streq	r0, [r8], #-3
    1290:	01000000 	mrseq	r0, (UNDEF: 0)
    1294:	0001979c 	muleq	r1, ip, r7
    1298:	03341400 	teqeq	r4, #0, 8
    129c:	052d0800 	streq	r0, [sp, #-2048]!	; 0x800
    12a0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    12a4:	00000ba5 	andeq	r0, r0, r5, lsr #23
    12a8:	01712001 	cmneq	r1, r1
    12ac:	03340000 	teqeq	r4, #0
    12b0:	003c0800 	eorseq	r0, ip, r0, lsl #16
    12b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    12b8:	00000210 	andeq	r0, r0, r0, lsl r2
    12bc:	000abb0f 	andeq	fp, sl, pc, lsl #22
    12c0:	71200100 			; <UNDEFINED> instruction: 0x71200100
    12c4:	68000001 	stmdavs	r0, {r0}
    12c8:	15000000 	strne	r0, [r0, #-0]
    12cc:	00000aa1 	andeq	r0, r0, r1, lsr #21
    12d0:	02102201 	andseq	r2, r0, #268435456	; 0x10000000
    12d4:	91020000 	mrsls	r0, (UNDEF: 2)
    12d8:	31751670 	cmncc	r5, r0, ror r6
    12dc:	23010036 	movwcs	r0, #4150	; 0x1036
    12e0:	00000057 	andeq	r0, r0, r7, asr r0
    12e4:	00000068 	andeq	r0, r0, r8, rrx
    12e8:	000ae117 	andeq	lr, sl, r7, lsl r1
    12ec:	68240100 	stmdavs	r4!, {r8}
    12f0:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    12f4:	17000000 	strne	r0, [r0, -r0]
    12f8:	00000b0d 	andeq	r0, r0, sp, lsl #22
    12fc:	00682501 	rsbeq	r2, r8, r1, lsl #10
    1300:	00b60000 	adcseq	r0, r6, r0
    1304:	64100000 	ldrvs	r0, [r0], #-0
    1308:	34080003 	strcc	r0, [r8], #-3
    130c:	11000005 	tstne	r0, r5
    1310:	36015101 	strcc	r5, [r1], -r1, lsl #2
    1314:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    1318:	0000007d 	andeq	r0, r0, sp, ror r0
    131c:	00006818 	andeq	r6, r0, r8, lsl r8
    1320:	00022000 	andeq	r2, r2, r0
    1324:	009e1900 	addseq	r1, lr, r0, lsl #18
    1328:	00050000 	andeq	r0, r5, r0
    132c:	000a580e 	andeq	r5, sl, lr, lsl #16
    1330:	71340100 	teqvc	r4, r0, lsl #2
    1334:	70000001 	andvc	r0, r0, r1
    1338:	bc080003 	stclt	0, cr0, [r8], {3}
    133c:	01000000 	mrseq	r0, (UNDEF: 0)
    1340:	00027b9c 	muleq	r2, ip, fp
    1344:	0b9e1700 	bleq	fe786f4c <SCS_BASE+0x1e778f4c>
    1348:	36010000 	strcc	r0, [r1], -r0
    134c:	00000171 	andeq	r0, r0, r1, ror r1
    1350:	000000e9 	andeq	r0, r0, r9, ror #1
    1354:	000aab17 	andeq	sl, sl, r7, lsl fp
    1358:	68370100 	ldmdavs	r7!, {r8}
    135c:	fc000000 	stc2	0, cr0, [r0], {-0}
    1360:	16000000 	strne	r0, [r0], -r0
    1364:	38010069 	stmdacc	r1, {r0, r3, r5, r6}
    1368:	00000171 	andeq	r0, r0, r1, ror r1
    136c:	0000012a 	andeq	r0, r0, sl, lsr #2
    1370:	01006a16 	tsteq	r0, r6, lsl sl
    1374:	00017138 	andeq	r7, r1, r8, lsr r1
    1378:	00013d00 	andeq	r3, r1, r0, lsl #26
    137c:	038c1a00 	orreq	r1, ip, #0, 20
    1380:	05540800 	ldrbeq	r0, [r4, #-2048]	; 0x800
    1384:	1b000000 	blne	138c <__Stack_Size+0xf8c>
    1388:	00000ab4 			; <UNDEFINED> instruction: 0x00000ab4
    138c:	01717f01 	cmneq	r1, r1, lsl #30
    1390:	042c0000 	strteq	r0, [ip], #-0
    1394:	00100800 	andseq	r0, r0, r0, lsl #16
    1398:	9c010000 	stcls	0, cr0, [r1], {-0}
    139c:	0001161c 	andeq	r1, r1, ip, lsl r6
    13a0:	00043c00 	andeq	r3, r4, r0, lsl #24
    13a4:	00001808 	andeq	r1, r0, r8, lsl #16
    13a8:	e39c0100 	orrs	r0, ip, #0, 2
    13ac:	1d000002 	stcne	0, cr0, [r0, #-8]
    13b0:	00000122 	andeq	r0, r0, r2, lsr #2
    13b4:	0000015b 	andeq	r0, r0, fp, asr r1
    13b8:	0000281e 	andeq	r2, r0, lr, lsl r8
    13bc:	0002d900 	andeq	sp, r2, r0, lsl #18
    13c0:	01221d00 			; <UNDEFINED> instruction: 0x01221d00
    13c4:	017c0000 	cmneq	ip, r0
    13c8:	4a1f0000 	bmi	7c13d0 <__Stack_Size+0x7c0fd0>
    13cc:	6e080004 	cdpvs	0, 0, cr0, cr8, cr4, {0}
    13d0:	11000005 	tstne	r0, r5
    13d4:	0a035101 	beq	d57e0 <__Stack_Size+0xd53e0>
    13d8:	01110100 	tsteq	r1, r0, lsl #2
    13dc:	000c0550 	andeq	r0, ip, r0, asr r5
    13e0:	00400110 	subeq	r0, r0, r0, lsl r1
    13e4:	044e1400 	strbeq	r1, [lr], #-1024	; 0x400
    13e8:	058a0800 	streq	r0, [sl, #2048]	; 0x800
    13ec:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    13f0:	00000b2f 	andeq	r0, r0, pc, lsr #22
    13f4:	004c8d01 	subeq	r8, ip, r1, lsl #26
    13f8:	04540000 	ldrbeq	r0, [r4], #-0
    13fc:	00980800 	addseq	r0, r8, r0, lsl #16
    1400:	9c010000 	stcls	0, cr0, [r1], {-0}
    1404:	000004be 			; <UNDEFINED> instruction: 0x000004be
    1408:	000b4717 	andeq	r4, fp, r7, lsl r7
    140c:	5e8f0100 	rmfple	f0, f7, f0
    1410:	90000000 	andls	r0, r0, r0
    1414:	20000001 	andcs	r0, r0, r1
    1418:	00000893 	muleq	r0, r3, r8
    141c:	01719701 	cmneq	r1, r1, lsl #14
    1420:	031c0000 	tsteq	ip, #0
    1424:	00210000 	eoreq	r0, r1, r0
    1428:	00046222 	andeq	r6, r4, r2, lsr #4
    142c:	00005808 	andeq	r5, r0, r8, lsl #16
    1430:	00044300 	andeq	r4, r4, r0, lsl #6
    1434:	08932000 	ldmeq	r3, {sp}
    1438:	97010000 	strls	r0, [r1, -r0]
    143c:	00000171 	andeq	r0, r0, r1, ror r1
    1440:	0000033a 	andeq	r0, r0, sl, lsr r3
    1444:	16230021 	strtne	r0, [r3], -r1, lsr #32
    1448:	72000001 	andvc	r0, r0, #1
    144c:	0a080004 	beq	201464 <__Stack_Size+0x201064>
    1450:	01000000 	mrseq	r0, (UNDEF: 0)
    1454:	0003849b 	muleq	r3, fp, r4
    1458:	01221d00 			; <UNDEFINED> instruction: 0x01221d00
    145c:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    1460:	72240000 	eorvc	r0, r4, #0
    1464:	0a080004 	beq	20147c <__Stack_Size+0x20107c>
    1468:	1d000000 	stcne	0, cr0, [r0, #-0]
    146c:	00000122 	andeq	r0, r0, r2, lsr #2
    1470:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    1474:	00047c10 	andeq	r7, r4, r0, lsl ip
    1478:	00056e08 	andeq	r6, r5, r8, lsl #28
    147c:	51011100 	mrspl	r1, (UNDEF: 17)
    1480:	01000a03 	tsteq	r0, r3, lsl #20
    1484:	05500111 	ldrbeq	r0, [r0, #-273]	; 0x111
    1488:	0110000c 	tsteq	r0, ip
    148c:	00000040 	andeq	r0, r0, r0, asr #32
    1490:	0004661a 	andeq	r6, r4, sl, lsl r6
    1494:	00011608 	andeq	r1, r1, r8, lsl #12
    1498:	046c2500 	strbteq	r2, [ip], #-1280	; 0x500
    149c:	05a00800 	streq	r0, [r0, #2048]!	; 0x800
    14a0:	03a00000 	moveq	r0, #0
    14a4:	01110000 	tsteq	r1, r0
    14a8:	00320150 	eorseq	r0, r2, r0, asr r1
    14ac:	00047225 	andeq	r7, r4, r5, lsr #4
    14b0:	0005b108 	andeq	fp, r5, r8, lsl #2
    14b4:	0003b300 	andeq	fp, r3, r0, lsl #6
    14b8:	50011100 	andpl	r1, r1, r0, lsl #2
    14bc:	25003101 	strcs	r3, [r0, #-257]	; 0x101
    14c0:	08000482 	stmdaeq	r0, {r1, r7, sl}
    14c4:	000005a0 	andeq	r0, r0, r0, lsr #11
    14c8:	000003c6 	andeq	r0, r0, r6, asr #7
    14cc:	01500111 	cmpeq	r0, r1, lsl r1
    14d0:	8a25003a 	bhi	9415c0 <__Stack_Size+0x9411c0>
    14d4:	c2080004 	andgt	r0, r8, #4
    14d8:	df000005 	svcle	0x00000005
    14dc:	11000003 	tstne	r0, r3
    14e0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    14e4:	50011121 	andpl	r1, r1, r1, lsr #2
    14e8:	25003101 	strcs	r3, [r0, #-257]	; 0x101
    14ec:	08000492 	stmdaeq	r0, {r1, r4, r7, sl}
    14f0:	000005c2 	andeq	r0, r0, r2, asr #11
    14f4:	000003f8 	strdeq	r0, [r0], -r8
    14f8:	02510111 	subseq	r0, r1, #1073741828	; 0x40000004
    14fc:	01112108 	tsteq	r1, r8, lsl #2
    1500:	00310150 	eorseq	r0, r1, r0, asr r1
    1504:	00049a25 	andeq	r9, r4, r5, lsr #20
    1508:	0005a008 	andeq	sl, r5, r8
    150c:	00040d00 	andeq	r0, r4, r0, lsl #26
    1510:	50011100 	andpl	r1, r1, r0, lsl #2
    1514:	01310a03 	teqeq	r1, r3, lsl #20
    1518:	04a02500 	strteq	r2, [r0], #1280	; 0x500
    151c:	05d80800 	ldrbeq	r0, [r8, #2048]	; 0x800
    1520:	04200000 	strteq	r0, [r0], #-0
    1524:	01110000 	tsteq	r1, r0
    1528:	00310150 	eorseq	r0, r1, r0, asr r1
    152c:	0004a825 	andeq	sl, r4, r5, lsr #16
    1530:	0005d808 	andeq	sp, r5, r8, lsl #16
    1534:	00043300 	andeq	r3, r4, r0, lsl #6
    1538:	50011100 	andpl	r1, r1, r0, lsl #2
    153c:	10003101 	andne	r3, r0, r1, lsl #2
    1540:	080004b2 	stmdaeq	r0, {r1, r4, r5, r7, sl}
    1544:	000005ed 	andeq	r0, r0, sp, ror #11
    1548:	01500111 	cmpeq	r0, r1, lsl r1
    154c:	23000031 	movwcs	r0, #49	; 0x31
    1550:	00000116 	andeq	r0, r0, r6, lsl r1
    1554:	080004d4 	stmdaeq	r0, {r2, r4, r6, r7, sl}
    1558:	0000000a 	andeq	r0, r0, sl
    155c:	0487b601 	streq	fp, [r7], #1537	; 0x601
    1560:	22260000 	eorcs	r0, r6, #0
    1564:	01000001 	tsteq	r0, r1
    1568:	0004d424 	andeq	sp, r4, r4, lsr #8
    156c:	00000a08 	andeq	r0, r0, r8, lsl #20
    1570:	01222600 			; <UNDEFINED> instruction: 0x01222600
    1574:	10010000 	andne	r0, r1, r0
    1578:	080004de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl}
    157c:	0000056e 	andeq	r0, r0, lr, ror #10
    1580:	03510111 	cmpeq	r1, #1073741828	; 0x40000004
    1584:	1101000a 	tstne	r1, sl
    1588:	0c055001 	stceq	0, cr5, [r5], {1}
    158c:	40011000 	andmi	r1, r1, r0
    1590:	25000000 	strcs	r0, [r0, #-0]
    1594:	080004c8 	stmdaeq	r0, {r3, r6, r7, sl}
    1598:	000005a0 	andeq	r0, r0, r0, lsr #11
    159c:	0000049b 	muleq	r0, fp, r4
    15a0:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    15a4:	25003208 	strcs	r3, [r0, #-520]	; 0x208
    15a8:	080004ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl}
    15ac:	00000116 	andeq	r0, r0, r6, lsl r1
    15b0:	000004ae 	andeq	r0, r0, lr, lsr #9
    15b4:	01500111 	cmpeq	r0, r1, lsl r1
    15b8:	d4100030 	ldrle	r0, [r0], #-48	; 0x30
    15bc:	a0080004 	andge	r0, r8, r4
    15c0:	11000005 	tstne	r0, r5
    15c4:	32015001 	andcc	r5, r1, #1
    15c8:	7c270000 	stcvc	0, cr0, [r7], #-0
    15cc:	0100000a 	tsteq	r0, sl
    15d0:	0002100a 	andeq	r1, r2, sl
    15d4:	0b030500 	bleq	c29dc <__Stack_Size+0xc25dc>
    15d8:	27200003 	strcs	r0, [r0, -r3]!
    15dc:	00000a8d 	andeq	r0, r0, sp, lsl #21
    15e0:	00680b01 	rsbeq	r0, r8, r1, lsl #22
    15e4:	03050000 	movweq	r0, #20480	; 0x5000
    15e8:	2000030a 	andcs	r0, r0, sl, lsl #6
    15ec:	000af627 	andeq	pc, sl, r7, lsr #12
    15f0:	570c0100 	strpl	r0, [ip, -r0, lsl #2]
    15f4:	05000000 	streq	r0, [r0, #-0]
    15f8:	00030803 	andeq	r0, r3, r3, lsl #16
    15fc:	0b742720 	bleq	1d0b284 <__Stack_Size+0x1d0ae84>
    1600:	0d010000 	stceq	0, cr0, [r1, #-0]
    1604:	00000068 	andeq	r0, r0, r8, rrx
    1608:	03060305 	movweq	r0, #25349	; 0x6305
    160c:	00272000 	eoreq	r2, r7, r0
    1610:	0100000b 	tsteq	r0, fp
    1614:	0000570e 	andeq	r5, r0, lr, lsl #14
    1618:	12030500 	andne	r0, r3, #0, 10
    161c:	28200003 	stmdacs	r0!, {r0, r1}
    1620:	00000ae9 	andeq	r0, r0, r9, ror #21
    1624:	01710905 	cmneq	r1, r5, lsl #18
    1628:	052d0000 	streq	r0, [sp, #-0]!
    162c:	71290000 			; <UNDEFINED> instruction: 0x71290000
    1630:	29000001 	stmdbcs	r0, {r0}
    1634:	00000171 	andeq	r0, r0, r1, ror r1
    1638:	0a4a2a00 	beq	128be40 <__Stack_Size+0x128ba40>
    163c:	0a050000 	beq	141644 <__Stack_Size+0x141244>
    1640:	000b7e28 	andeq	r7, fp, r8, lsr #28
    1644:	710b0500 	tstvc	fp, r0, lsl #10
    1648:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
    164c:	29000005 	stmdbcs	r0, {r0, r2}
    1650:	0000054e 	andeq	r0, r0, lr, asr #10
    1654:	00017129 	andeq	r7, r1, r9, lsr #2
    1658:	042b0000 	strteq	r0, [fp], #-0
    165c:	00000068 	andeq	r0, r0, r8, rrx
    1660:	000b5228 	andeq	r5, fp, r8, lsr #4
    1664:	710c0500 	tstvc	ip, r0, lsl #10
    1668:	6e000001 	cdpvs	0, 0, cr0, cr0, cr1, {0}
    166c:	29000005 	stmdbcs	r0, {r0, r2}
    1670:	0000054e 	andeq	r0, r0, lr, asr #10
    1674:	00017129 	andeq	r7, r1, r9, lsr #2
    1678:	202c0000 	eorcs	r0, ip, r0
    167c:	0600000b 	streq	r0, [r0], -fp
    1680:	000584e2 	andeq	r8, r5, r2, ror #9
    1684:	05842900 	streq	r2, [r4, #2304]	; 0x900
    1688:	4c290000 	stcmi	0, cr0, [r9], #-0
    168c:	00000000 	andeq	r0, r0, r0
    1690:	010a042b 	tsteq	sl, fp, lsr #8
    1694:	3a2c0000 	bcc	b0169c <__Stack_Size+0xb0129c>
    1698:	0600000b 	streq	r0, [r0], -fp
    169c:	0005a0e1 	andeq	sl, r5, r1, ror #1
    16a0:	05842900 	streq	r2, [r4, #2304]	; 0x900
    16a4:	4c290000 	stcmi	0, cr0, [r9], #-0
    16a8:	00000000 	andeq	r0, r0, r0
    16ac:	00089320 	andeq	r9, r8, r0, lsr #6
    16b0:	71970100 	orrsvc	r0, r7, r0, lsl #2
    16b4:	b1000001 	tstlt	r0, r1
    16b8:	21000005 	tstcs	r0, r5
    16bc:	09302c00 	ldmdbeq	r0!, {sl, fp, sp}
    16c0:	1f070000 	svcne	0x00070000
    16c4:	000005c2 	andeq	r0, r0, r2, asr #11
    16c8:	00005e29 	andeq	r5, r0, r9, lsr #28
    16cc:	742c0000 	strtvc	r0, [ip], #-0
    16d0:	0700000a 	streq	r0, [r0, -sl]
    16d4:	0005d81c 	andeq	sp, r5, ip, lsl r8
    16d8:	005e2900 	subseq	r2, lr, r0, lsl #18
    16dc:	5e290000 	cdppl	0, 2, cr0, cr9, cr0, {0}
    16e0:	00000000 	andeq	r0, r0, r0
    16e4:	000b9228 	andeq	r9, fp, r8, lsr #4
    16e8:	5e200700 	cdppl	7, 2, cr0, cr0, cr0, {0}
    16ec:	ed000000 	stc	0, cr0, [r0, #-0]
    16f0:	29000005 	stmdbcs	r0, {r0, r2}
    16f4:	0000005e 	andeq	r0, r0, lr, asr r0
    16f8:	0b162d00 	bleq	58cb00 <__Stack_Size+0x58c700>
    16fc:	1e070000 	cdpne	0, 0, cr0, cr7, cr0, {0}
    1700:	0000005e 	andeq	r0, r0, lr, asr r0
    1704:	00005e29 	andeq	r5, r0, r9, lsr #28
    1708:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    170c:	04000001 	streq	r0, [r0], #-1
    1710:	00075b00 	andeq	r5, r7, r0, lsl #22
    1714:	d4010400 	strle	r0, [r1], #-1024	; 0x400
    1718:	01000004 	tsteq	r0, r4
    171c:	00000be0 	andeq	r0, r0, r0, ror #23
    1720:	00000682 	andeq	r0, r0, r2, lsl #13
    1724:	080004ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl}
    1728:	0000006a 	andeq	r0, r0, sl, rrx
    172c:	00000581 	andeq	r0, r0, r1, lsl #11
    1730:	e3050402 	movw	r0, #21506	; 0x5402
    1734:	02000005 	andeq	r0, r0, #5
    1738:	05b40502 	ldreq	r0, [r4, #1282]!	; 0x502
    173c:	01020000 	mrseq	r0, (UNDEF: 2)
    1740:	00071a06 	andeq	r1, r7, r6, lsl #20
    1744:	33750300 	cmncc	r5, #0, 6
    1748:	27020032 	smladxcs	r2, r2, r0, r0
    174c:	00000045 	andeq	r0, r0, r5, asr #32
    1750:	45070402 	strmi	r0, [r7, #-1026]	; 0x402
    1754:	02000006 	andeq	r0, r0, #6
    1758:	07fc0702 	ldrbeq	r0, [ip, r2, lsl #14]!
    175c:	75030000 	strvc	r0, [r3, #-0]
    1760:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1764:	0000005d 	andeq	r0, r0, sp, asr r0
    1768:	18080102 	stmdane	r8, {r1, r8}
    176c:	02000007 	andeq	r0, r0, #7
    1770:	063c0704 	ldrteq	r0, [ip], -r4, lsl #14
    1774:	e9040000 	stmdb	r4, {}	; <UNPREDICTABLE>
    1778:	0100000a 	tsteq	r0, sl
    177c:	0000b908 	andeq	fp, r0, r8, lsl #18
    1780:	0004ec00 	andeq	lr, r4, r0, lsl #24
    1784:	00001008 	andeq	r1, r0, r8
    1788:	b99c0100 	ldmiblt	ip, {r8}
    178c:	05000000 	streq	r0, [r0, #-0]
    1790:	00000b89 	andeq	r0, r0, r9, lsl #23
    1794:	00b90801 	adcseq	r0, r9, r1, lsl #16
    1798:	01d00000 	bicseq	r0, r0, r0
    179c:	cd050000 	stcgt	0, cr0, [r5, #-0]
    17a0:	0100000b 	tsteq	r0, fp
    17a4:	0000b908 	andeq	fp, r0, r8, lsl #18
    17a8:	0001f100 	andeq	pc, r1, r0, lsl #2
    17ac:	04f80600 	ldrbteq	r0, [r8], #1536	; 0x600
    17b0:	01a70800 			; <UNDEFINED> instruction: 0x01a70800
    17b4:	01070000 	mrseq	r0, (UNDEF: 7)
    17b8:	000a0351 	andeq	r0, sl, r1, asr r3
    17bc:	500107e1 	andpl	r0, r1, r1, ror #15
    17c0:	00003101 	andeq	r3, r0, r1, lsl #2
    17c4:	69050408 	stmdbvs	r5, {r3, sl}
    17c8:	0900746e 	stmdbeq	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    17cc:	00000a4a 	andeq	r0, r0, sl, asr #20
    17d0:	04fc1a01 	ldrbteq	r1, [ip], #2561	; 0xa01
    17d4:	00020800 	andeq	r0, r2, r0, lsl #16
    17d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    17dc:	000b7e04 	andeq	r7, fp, r4, lsl #28
    17e0:	b9200100 	stmdblt	r0!, {r8}
    17e4:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    17e8:	1e080004 	cdpne	0, 0, cr0, cr8, cr4, {0}
    17ec:	01000000 	mrseq	r0, (UNDEF: 0)
    17f0:	0001259c 	muleq	r1, ip, r5
    17f4:	0bb10500 	bleq	fec42bfc <SCS_BASE+0x1ec34bfc>
    17f8:	20010000 	andcs	r0, r1, r0
    17fc:	00000125 	andeq	r0, r0, r5, lsr #2
    1800:	00000212 	andeq	r0, r0, r2, lsl r2
    1804:	000bd605 	andeq	sp, fp, r5, lsl #12
    1808:	b9200100 	stmdblt	r0!, {r8}
    180c:	30000000 	andcc	r0, r0, r0
    1810:	0a000002 	beq	1820 <__Stack_Size+0x1420>
    1814:	22010069 	andcs	r0, r1, #105	; 0x69
    1818:	000000b9 	strheq	r0, [r0], -r9
    181c:	0000024e 	andeq	r0, r0, lr, asr #4
    1820:	00051606 	andeq	r1, r5, r6, lsl #12
    1824:	0001bd08 	andeq	fp, r1, r8, lsl #26
    1828:	50010700 	andpl	r0, r1, r0, lsl #14
    182c:	00003101 	andeq	r3, r0, r1, lsl #2
    1830:	005d040b 	subseq	r0, sp, fp, lsl #8
    1834:	52040000 	andpl	r0, r4, #0
    1838:	0100000b 	tsteq	r0, fp
    183c:	0000b930 	andeq	fp, r0, r0, lsr r9
    1840:	00051c00 	andeq	r1, r5, r0, lsl #24
    1844:	00003a08 	andeq	r3, r0, r8, lsl #20
    1848:	a79c0100 	ldrge	r0, [ip, r0, lsl #2]
    184c:	05000001 	streq	r0, [r0, #-1]
    1850:	00000bb1 			; <UNDEFINED> instruction: 0x00000bb1
    1854:	01253001 			; <UNDEFINED> instruction: 0x01253001
    1858:	02930000 	addseq	r0, r3, #0
    185c:	d6050000 	strle	r0, [r5], -r0
    1860:	0100000b 	tsteq	r0, fp
    1864:	0000b930 	andeq	fp, r0, r0, lsr r9
    1868:	0002b100 	andeq	fp, r2, r0, lsl #2
    186c:	6e630a00 	vmulvs.f32	s1, s6, s0
    1870:	33010074 	movwcc	r0, #4212	; 0x1074
    1874:	000000b9 	strheq	r0, [r0], -r9
    1878:	000002cf 	andeq	r0, r0, pc, asr #5
    187c:	0005280c 	andeq	r2, r5, ip, lsl #16
    1880:	0001d308 	andeq	sp, r1, r8, lsl #6
    1884:	00018400 	andeq	r8, r1, r0, lsl #8
    1888:	50010700 	andpl	r0, r1, r0, lsl #14
    188c:	0c003101 	stfeqs	f3, [r0], {1}
    1890:	08000532 	stmdaeq	r0, {r1, r4, r5, r8, sl}
    1894:	000001d3 	ldrdeq	r0, [r0], -r3
    1898:	00000197 	muleq	r0, r7, r1
    189c:	01500107 	cmpeq	r0, r7, lsl #2
    18a0:	3c060031 	stccc	0, cr0, [r6], {49}	; 0x31
    18a4:	e8080005 	stmda	r8, {r0, r2}
    18a8:	07000001 	streq	r0, [r0, -r1]
    18ac:	31015001 	tstcc	r1, r1
    18b0:	b90d0000 	stmdblt	sp, {}	; <UNPREDICTABLE>
    18b4:	0300000b 	movweq	r0, #11
    18b8:	0001bdd4 	ldrdeq	fp, [r1], -r4
    18bc:	00530e00 	subseq	r0, r3, r0, lsl #28
    18c0:	3a0e0000 	bcc	3818c8 <__Stack_Size+0x3814c8>
    18c4:	00000000 	andeq	r0, r0, r0
    18c8:	000a740d 	andeq	r7, sl, sp, lsl #8
    18cc:	d31c0400 	tstle	ip, #0, 8
    18d0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    18d4:	00000053 	andeq	r0, r0, r3, asr r0
    18d8:	0000530e 	andeq	r5, r0, lr, lsl #6
    18dc:	920f0000 	andls	r0, pc, #0
    18e0:	0400000b 	streq	r0, [r0], #-11
    18e4:	00005320 	andeq	r5, r0, r0, lsr #6
    18e8:	0001e800 	andeq	lr, r1, r0, lsl #16
    18ec:	00530e00 	subseq	r0, r3, r0, lsl #28
    18f0:	10000000 	andne	r0, r0, r0
    18f4:	00000b16 	andeq	r0, r0, r6, lsl fp
    18f8:	00531e04 	subseq	r1, r3, r4, lsl #28
    18fc:	530e0000 	movwpl	r0, #57344	; 0xe000
    1900:	00000000 	andeq	r0, r0, r0
    1904:	000c4900 	andeq	r4, ip, r0, lsl #18
    1908:	53000400 	movwpl	r0, #1024	; 0x400
    190c:	04000008 	streq	r0, [r0], #-8
    1910:	0004d401 	andeq	sp, r4, r1, lsl #8
    1914:	0ff00100 	svceq	0x00f00100
    1918:	06820000 	streq	r0, [r2], r0
    191c:	05580000 	ldrbeq	r0, [r8, #-0]
    1920:	0a320800 	beq	c83928 <__Stack_Size+0xc83528>
    1924:	063c0000 	ldrteq	r0, [ip], -r0
    1928:	04020000 	streq	r0, [r2], #-0
    192c:	0005e305 	andeq	lr, r5, r5, lsl #6
    1930:	05020200 	streq	r0, [r2, #-512]	; 0x200
    1934:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    1938:	1a060102 	bne	181d48 <__Stack_Size+0x181948>
    193c:	03000007 	movweq	r0, #7
    1940:	00323375 	eorseq	r3, r2, r5, ror r3
    1944:	00452702 	subeq	r2, r5, r2, lsl #14
    1948:	04020000 	streq	r0, [r2], #-0
    194c:	00064507 	andeq	r4, r6, r7, lsl #10
    1950:	31750300 	cmncc	r5, r0, lsl #6
    1954:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    1958:	00000057 	andeq	r0, r0, r7, asr r0
    195c:	fc070202 	stc2	2, cr0, [r7], {2}
    1960:	03000007 	movweq	r0, #7
    1964:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    1968:	00006829 	andeq	r6, r0, r9, lsr #16
    196c:	08010200 	stmdaeq	r1, {r9}
    1970:	00000718 	andeq	r0, r0, r8, lsl r7
    1974:	000a9c04 	andeq	r9, sl, r4, lsl #24
    1978:	7a2f0200 	bvc	bc2180 <__Stack_Size+0xbc1d80>
    197c:	05000000 	streq	r0, [r0, #-0]
    1980:	00000045 	andeq	r0, r0, r5, asr #32
    1984:	0001ae04 	andeq	sl, r1, r4, lsl #28
    1988:	8a300200 	bhi	c02190 <__Stack_Size+0xc01d90>
    198c:	05000000 	streq	r0, [r0, #-0]
    1990:	00000057 	andeq	r0, r0, r7, asr r0
    1994:	3b020106 	blcc	81db4 <__Stack_Size+0x819b4>
    1998:	000000a4 	andeq	r0, r0, r4, lsr #1
    199c:	000e2107 	andeq	r2, lr, r7, lsl #2
    19a0:	64070000 	strvs	r0, [r7], #-0
    19a4:	01000020 	tsteq	r0, r0, lsr #32
    19a8:	0c5b0400 	cfldrdeq	mvd0, [fp], {-0}
    19ac:	3b020000 	blcc	819b4 <__Stack_Size+0x815b4>
    19b0:	0000008f 	andeq	r0, r0, pc, lsl #1
    19b4:	17030106 	strne	r0, [r3, -r6, lsl #2]
    19b8:	000000c3 	andeq	r0, r0, r3, asr #1
    19bc:	46464f08 	strbmi	r4, [r6], -r8, lsl #30
    19c0:	4f080000 	svcmi	0x00080000
    19c4:	0001004e 	andeq	r0, r1, lr, asr #32
    19c8:	0007ad04 	andeq	sl, r7, r4, lsl #26
    19cc:	af170300 	svcge	0x00170300
    19d0:	02000000 	andeq	r0, r0, #0
    19d4:	063c0704 	ldrteq	r0, [ip], -r4, lsl #14
    19d8:	1c090000 	stcne	0, cr0, [r9], {-0}
    19dc:	3a014e04 	bcc	551f4 <__Stack_Size+0x54df4>
    19e0:	0a000001 	beq	19ec <__Stack_Size+0x15ec>
    19e4:	004c5243 	subeq	r5, ip, r3, asr #4
    19e8:	6f015004 	svcvs	0x00015004
    19ec:	00000000 	andeq	r0, r0, r0
    19f0:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    19f4:	01510400 	cmpeq	r1, r0, lsl #8
    19f8:	0000006f 	andeq	r0, r0, pc, rrx
    19fc:	44490a04 	strbmi	r0, [r9], #-2564	; 0xa04
    1a00:	52040052 	andpl	r0, r4, #82	; 0x52
    1a04:	00006f01 	andeq	r6, r0, r1, lsl #30
    1a08:	4f0a0800 	svcmi	0x000a0800
    1a0c:	04005244 	streq	r5, [r0], #-580	; 0x244
    1a10:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    1a14:	0b0c0000 	bleq	301a1c <__Stack_Size+0x30161c>
    1a18:	00000a88 	andeq	r0, r0, r8, lsl #21
    1a1c:	6f015404 	svcvs	0x00015404
    1a20:	10000000 	andne	r0, r0, r0
    1a24:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    1a28:	01550400 	cmpeq	r5, r0, lsl #8
    1a2c:	0000006f 	andeq	r0, r0, pc, rrx
    1a30:	0a450b14 	beq	1144688 <__Stack_Size+0x1144288>
    1a34:	56040000 	strpl	r0, [r4], -r0
    1a38:	00006f01 	andeq	r6, r0, r1, lsl #30
    1a3c:	0c001800 	stceq	8, cr1, [r0], {-0}
    1a40:	00000ac0 	andeq	r0, r0, r0, asr #21
    1a44:	d5015704 	strle	r5, [r1, #-1796]	; 0x704
    1a48:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1a4c:	0238041c 	eorseq	r0, r8, #28, 8	; 0x1c000000
    1a50:	00000204 	andeq	r0, r0, r4, lsl #4
    1a54:	0052530a 	subseq	r5, r2, sl, lsl #6
    1a58:	7f023a04 	svcvc	0x00023a04
    1a5c:	00000000 	andeq	r0, r0, r0
    1a60:	00056e0b 	andeq	r6, r5, fp, lsl #28
    1a64:	023b0400 	eorseq	r0, fp, #0, 8
    1a68:	0000004c 	andeq	r0, r0, ip, asr #32
    1a6c:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    1a70:	023c0400 	eorseq	r0, ip, #0, 8
    1a74:	0000007f 	andeq	r0, r0, pc, ror r0
    1a78:	05780b04 	ldrbeq	r0, [r8, #-2820]!	; 0xb04
    1a7c:	3d040000 	stccc	0, cr0, [r4, #-0]
    1a80:	00004c02 	andeq	r4, r0, r2, lsl #24
    1a84:	420a0600 	andmi	r0, sl, #0, 12
    1a88:	04005252 	streq	r5, [r0], #-594	; 0x252
    1a8c:	007f023e 	rsbseq	r0, pc, lr, lsr r2	; <UNPREDICTABLE>
    1a90:	0b080000 	bleq	201a98 <__Stack_Size+0x201698>
    1a94:	00000582 	andeq	r0, r0, r2, lsl #11
    1a98:	4c023f04 	stcmi	15, cr3, [r2], {4}
    1a9c:	0a000000 	beq	1aa4 <__Stack_Size+0x16a4>
    1aa0:	3152430a 	cmpcc	r2, sl, lsl #6
    1aa4:	02400400 	subeq	r0, r0, #0, 8
    1aa8:	0000007f 	andeq	r0, r0, pc, ror r0
    1aac:	058c0b0c 	streq	r0, [ip, #2828]	; 0xb0c
    1ab0:	41040000 	mrsmi	r0, (UNDEF: 4)
    1ab4:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ab8:	430a0e00 	movwmi	r0, #44544	; 0xae00
    1abc:	04003252 	streq	r3, [r0], #-594	; 0x252
    1ac0:	007f0242 	rsbseq	r0, pc, r2, asr #4
    1ac4:	0b100000 	bleq	401acc <__Stack_Size+0x4016cc>
    1ac8:	00000596 	muleq	r0, r6, r5
    1acc:	4c024304 	stcmi	3, cr4, [r2], {4}
    1ad0:	12000000 	andne	r0, r0, #0
    1ad4:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    1ad8:	02440400 	subeq	r0, r4, #0, 8
    1adc:	0000007f 	andeq	r0, r0, pc, ror r0
    1ae0:	05a00b14 	streq	r0, [r0, #2836]!	; 0xb14
    1ae4:	45040000 	strmi	r0, [r4, #-0]
    1ae8:	00004c02 	andeq	r4, r0, r2, lsl #24
    1aec:	f10b1600 			; <UNDEFINED> instruction: 0xf10b1600
    1af0:	04000009 	streq	r0, [r0], #-9
    1af4:	007f0246 	rsbseq	r0, pc, r6, asr #4
    1af8:	0b180000 	bleq	601b00 <__Stack_Size+0x601700>
    1afc:	000005aa 	andeq	r0, r0, sl, lsr #11
    1b00:	4c024704 	stcmi	7, cr4, [r2], {4}
    1b04:	1a000000 	bne	1b0c <__Stack_Size+0x170c>
    1b08:	095f0c00 	ldmdbeq	pc, {sl, fp}^	; <UNPREDICTABLE>
    1b0c:	48040000 	stmdami	r4, {}	; <UNPREDICTABLE>
    1b10:	00014602 	andeq	r4, r1, r2, lsl #12
    1b14:	05010600 	streq	r0, [r1, #-1536]	; 0x600
    1b18:	00022547 	andeq	r2, r2, r7, asr #10
    1b1c:	0c510700 	mrrceq	7, 0, r0, r1, cr0
    1b20:	07000000 	streq	r0, [r0, -r0]
    1b24:	00000f84 	andeq	r0, r0, r4, lsl #31
    1b28:	610d0001 	tstvs	sp, r1
    1b2c:	0100000d 	tsteq	r0, sp
    1b30:	4b01037f 	blmi	42934 <__Stack_Size+0x42534>
    1b34:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    1b38:	00000cc3 	andeq	r0, r0, r3, asr #25
    1b3c:	5e037f01 	cdppl	15, 0, cr7, cr3, cr1, {0}
    1b40:	0f000000 	svceq	0x00000000
    1b44:	00000ed9 	ldrdeq	r0, [r0], -r9
    1b48:	5e038101 	mvfpls	f0, f1
    1b4c:	00000000 	andeq	r0, r0, r0
    1b50:	0008e210 	andeq	lr, r8, r0, lsl r2
    1b54:	015b0100 	cmpeq	fp, r0, lsl #2
    1b58:	08000558 	stmdaeq	r0, {r3, r4, r6, r8, sl}
    1b5c:	000000dc 	ldrdeq	r0, [r0], -ip
    1b60:	02f19c01 	rscseq	r9, r1, #256	; 0x100
    1b64:	e8110000 	ldmda	r1, {}	; <UNPREDICTABLE>
    1b68:	c0080005 	andgt	r0, r8, r5
    1b6c:	7f00000a 	svcvc	0x0000000a
    1b70:	12000002 	andne	r0, r0, #2
    1b74:	0a035101 	beq	d5f80 <__Stack_Size+0xd5b80>
    1b78:	01120200 	tsteq	r2, r0, lsl #4
    1b7c:	000c0550 	andeq	r0, ip, r0, asr r5
    1b80:	00400110 	subeq	r0, r0, r0, lsl r1
    1b84:	0005f211 	andeq	pc, r5, r1, lsl r2	; <UNPREDICTABLE>
    1b88:	000ae008 	andeq	lr, sl, r8
    1b8c:	00029c00 	andeq	r9, r2, r0, lsl #24
    1b90:	51011200 	mrspl	r1, R9_usr
    1b94:	12200802 	eorne	r0, r0, #131072	; 0x20000
    1b98:	0c055001 	stceq	0, cr5, [r5], {1}
    1b9c:	40010c00 	andmi	r0, r1, r0, lsl #24
    1ba0:	05fc1100 	ldrbeq	r1, [ip, #256]!	; 0x100
    1ba4:	0af60800 	beq	ffd83bac <SCS_BASE+0x1fd75bac>
    1ba8:	02ba0000 	adcseq	r0, sl, #0
    1bac:	01120000 	tsteq	r2, r0
    1bb0:	000a0351 	andeq	r0, sl, r1, asr r3
    1bb4:	50011202 	andpl	r1, r1, r2, lsl #4
    1bb8:	10000c05 	andne	r0, r0, r5, lsl #24
    1bbc:	11004001 	tstne	r0, r1
    1bc0:	08000610 	stmdaeq	r0, {r4, r9, sl}
    1bc4:	00000b0c 	andeq	r0, r0, ip, lsl #22
    1bc8:	000002d1 	ldrdeq	r0, [r0], -r1
    1bcc:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    1bd0:	0138000c 	teqeq	r8, ip
    1bd4:	20130040 	andscs	r0, r3, r0, asr #32
    1bd8:	28080006 	stmdacs	r8, {r1, r2}
    1bdc:	1200000b 	andne	r0, r0, #11
    1be0:	31015201 	tstcc	r1, r1, lsl #4
    1be4:	03510112 	cmpeq	r1, #-2147483644	; 0x80000004
    1be8:	1206260a 	andne	r2, r6, #10485760	; 0xa00000
    1bec:	0c055001 	stceq	0, cr5, [r5], {1}
    1bf0:	40013800 	andmi	r3, r1, r0, lsl #16
    1bf4:	51100000 	tstpl	r0, r0
    1bf8:	0100000e 	tsteq	r0, lr
    1bfc:	0634034a 	ldrteq	r0, [r4], -sl, asr #6
    1c00:	00700800 	rsbseq	r0, r0, r0, lsl #16
    1c04:	9c010000 	stcls	0, cr0, [r1], {-0}
    1c08:	0000033a 	andeq	r0, r0, sl, lsr r3
    1c0c:	0008a814 	andeq	sl, r8, r4, lsl r8
    1c10:	034c0100 	movteq	r0, #49408	; 0xc100
    1c14:	0000005e 	andeq	r0, r0, lr, asr r0
    1c18:	00000311 	andeq	r0, r0, r1, lsl r3
    1c1c:	000e6b14 	andeq	r6, lr, r4, lsl fp
    1c20:	034c0100 	movteq	r0, #49408	; 0xc100
    1c24:	0000005e 	andeq	r0, r0, lr, asr r0
    1c28:	00000346 	andeq	r0, r0, r6, asr #6
    1c2c:	00066c15 	andeq	r6, r6, r5, lsl ip
    1c30:	000b4308 	andeq	r4, fp, r8, lsl #6
    1c34:	06921500 	ldreq	r1, [r2], r0, lsl #10
    1c38:	0b430800 	bleq	10c3c40 <__Stack_Size+0x10c3840>
    1c3c:	16000000 	strne	r0, [r0], -r0
    1c40:	00000fa6 	andeq	r0, r0, r6, lsr #31
    1c44:	5e036901 	cdppl	9, 0, cr6, cr3, cr1, {0}
    1c48:	a4000000 	strge	r0, [r0], #-0
    1c4c:	6c080006 	stcvs	0, cr0, [r8], {6}
    1c50:	01000000 	mrseq	r0, (UNDEF: 0)
    1c54:	0003759c 	muleq	r3, ip, r5
    1c58:	08a81400 	stmiaeq	r8!, {sl, ip}
    1c5c:	6b010000 	blvs	41c64 <__Stack_Size+0x41864>
    1c60:	00005e03 	andeq	r5, r0, r3, lsl #28
    1c64:	00039800 	andeq	r9, r3, r0, lsl #16
    1c68:	0e6b1400 	cdpeq	4, 6, cr1, cr11, cr0, {0}
    1c6c:	6b010000 	blvs	41c74 <__Stack_Size+0x41874>
    1c70:	00005e03 	andeq	r5, r0, r3, lsl #28
    1c74:	0003ac00 	andeq	sl, r3, r0, lsl #24
    1c78:	25170000 	ldrcs	r0, [r7, #-0]
    1c7c:	10000002 	andne	r0, r0, r2
    1c80:	c4080007 	strgt	r0, [r8], #-7
    1c84:	01000000 	mrseq	r0, (UNDEF: 0)
    1c88:	0003c69c 	muleq	r3, ip, r6
    1c8c:	02321800 	eorseq	r1, r2, #0, 16
    1c90:	03bf0000 			; <UNDEFINED> instruction: 0x03bf0000
    1c94:	3e190000 	cdpcc	0, 1, cr0, cr9, cr0, {0}
    1c98:	1a000002 	bne	1ca8 <__Stack_Size+0x18a8>
    1c9c:	0800072c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl}
    1ca0:	000000a8 	andeq	r0, r0, r8, lsr #1
    1ca4:	00023218 	andeq	r3, r2, r8, lsl r2
    1ca8:	0003e000 	andeq	lr, r3, r0
    1cac:	072c1a00 	streq	r1, [ip, -r0, lsl #20]!
    1cb0:	00a80800 	adceq	r0, r8, r0, lsl #16
    1cb4:	3e1b0000 	cdpcc	0, 1, cr0, cr11, cr0, {0}
    1cb8:	f3000002 	vhadd.u8	d0, d0, d2
    1cbc:	15000003 	strne	r0, [r0, #-3]
    1cc0:	080007c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl}
    1cc4:	00000b59 	andeq	r0, r0, r9, asr fp
    1cc8:	10000000 	andne	r0, r0, r0
    1ccc:	00000da2 	andeq	r0, r0, r2, lsr #27
    1cd0:	d4039901 	strle	r9, [r3], #-2305	; 0x901
    1cd4:	14080007 	strne	r0, [r8], #-7
    1cd8:	01000001 	tsteq	r0, r1
    1cdc:	0004b69c 	muleq	r4, ip, r6
    1ce0:	08a81400 	stmiaeq	r8!, {sl, ip}
    1ce4:	9b010000 	blls	41cec <__Stack_Size+0x418ec>
    1ce8:	00005e03 	andeq	r5, r0, r3, lsl #28
    1cec:	00040600 	andeq	r0, r4, r0, lsl #12
    1cf0:	0de01c00 	stcleq	12, cr1, [r0]
    1cf4:	9b010000 	blls	41cfc <__Stack_Size+0x418fc>
    1cf8:	00005e03 	andeq	r5, r0, r3, lsl #28
    1cfc:	ca0f0000 	bgt	3c1d04 <__Stack_Size+0x3c1904>
    1d00:	0100000c 	tsteq	r0, ip
    1d04:	004c039c 	umaaleq	r0, ip, ip, r3
    1d08:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    1d0c:	0100000c 	tsteq	r0, ip
    1d10:	003a039d 	mlaseq	sl, sp, r3, r0
    1d14:	04530000 	ldrbeq	r0, [r3], #-0
    1d18:	10110000 	andsne	r0, r1, r0
    1d1c:	60080008 	andvs	r0, r8, r8
    1d20:	2e00000b 	cdpcs	0, 0, cr0, cr0, cr11, {0}
    1d24:	12000004 	andne	r0, r0, #4
    1d28:	74025101 	strvc	r5, [r2], #-257	; 0x101
    1d2c:	50011200 	andpl	r1, r1, r0, lsl #4
    1d30:	11003001 	tstne	r0, r1
    1d34:	08000818 	stmdaeq	r0, {r3, r4, fp}
    1d38:	00000b60 	andeq	r0, r0, r0, ror #22
    1d3c:	00000447 	andeq	r0, r0, r7, asr #8
    1d40:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
    1d44:	01120074 	tsteq	r2, r4, ror r0
    1d48:	00320150 	eorseq	r0, r2, r0, asr r1
    1d4c:	00085215 	andeq	r5, r8, r5, lsl r2
    1d50:	000b7608 	andeq	r7, fp, r8, lsl #12
    1d54:	085c1500 	ldmdaeq	ip, {r8, sl, ip}^
    1d58:	0b920800 	bleq	fe483d60 <SCS_BASE+0x1e475d60>
    1d5c:	68150000 	ldmdavs	r5, {}	; <UNPREDICTABLE>
    1d60:	a3080008 	movwge	r0, #32776	; 0x8008
    1d64:	1100000b 	tstne	r0, fp
    1d68:	0800087c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp}
    1d6c:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    1d70:	00000475 	andeq	r0, r0, r5, ror r4
    1d74:	01510112 	cmpeq	r1, r2, lsl r1
    1d78:	8a110031 	bhi	441e44 <__Stack_Size+0x441a44>
    1d7c:	b0080008 	andlt	r0, r8, r8
    1d80:	8800000b 	stmdahi	r0, {r0, r1, r3}
    1d84:	12000004 	andne	r0, r0, #4
    1d88:	30015101 	andcc	r5, r1, r1, lsl #2
    1d8c:	08b21500 	ldmeq	r2!, {r8, sl, ip}
    1d90:	0bc60800 	bleq	ff183d98 <SCS_BASE+0x1f175d98>
    1d94:	b6150000 	ldrlt	r0, [r5], -r0
    1d98:	d7080008 	strle	r0, [r8, -r8]
    1d9c:	1500000b 	strne	r0, [r0, #-11]
    1da0:	080008c8 	stmdaeq	r0, {r3, r6, r7, fp}
    1da4:	00000be2 	andeq	r0, r0, r2, ror #23
    1da8:	0008cc15 	andeq	ip, r8, r5, lsl ip
    1dac:	000bf308 	andeq	pc, fp, r8, lsl #6
    1db0:	08d81500 	ldmeq	r8, {r8, sl, ip}^
    1db4:	0bfa0800 	bleq	ffe83dbc <SCS_BASE+0x1fe75dbc>
    1db8:	10000000 	andne	r0, r0, r0
    1dbc:	00000928 	andeq	r0, r0, r8, lsr #18
    1dc0:	e8017201 	stmda	r1, {r0, r9, ip, sp, lr}
    1dc4:	a2080008 	andge	r0, r8, #8
    1dc8:	01000006 	tsteq	r0, r6
    1dcc:	00073a9c 	muleq	r7, ip, sl
    1dd0:	08a81400 	stmiaeq	r8!, {sl, ip}
    1dd4:	74010000 	strvc	r0, [r1], #-0
    1dd8:	00005e01 	andeq	r5, r0, r1, lsl #28
    1ddc:	00047600 	andeq	r7, r4, r0, lsl #12
    1de0:	109d1400 	addsne	r1, sp, r0, lsl #8
    1de4:	74010000 	strvc	r0, [r1], #-0
    1de8:	00005e01 	andeq	r5, r0, r1, lsl #28
    1dec:	00057400 	andeq	r7, r5, r0, lsl #8
    1df0:	0ee31400 	cdpeq	4, 14, cr1, cr3, cr0, {0}
    1df4:	74010000 	strvc	r0, [r1], #-0
    1df8:	00005e01 	andeq	r5, r0, r1, lsl #28
    1dfc:	0005d700 	andeq	sp, r5, r0, lsl #14
    1e00:	0e9d1400 	cdpeq	4, 9, cr1, cr13, cr0, {0}
    1e04:	74010000 	strvc	r0, [r1], #-0
    1e08:	00005e01 	andeq	r5, r0, r1, lsl #28
    1e0c:	0005ea00 	andeq	lr, r5, r0, lsl #20
    1e10:	0ed91400 	cdpeq	4, 13, cr1, cr9, cr0, {0}
    1e14:	74010000 	strvc	r0, [r1], #-0
    1e18:	00005e01 	andeq	r5, r0, r1, lsl #28
    1e1c:	00063600 	andeq	r3, r6, r0, lsl #12
    1e20:	0e631400 	cdpeq	4, 6, cr1, cr3, cr0, {0}
    1e24:	74010000 	strvc	r0, [r1], #-0
    1e28:	00005e01 	andeq	r5, r0, r1, lsl #28
    1e2c:	00067a00 	andeq	r7, r6, r0, lsl #20
    1e30:	0f9e1400 	svceq	0x009e1400
    1e34:	74010000 	strvc	r0, [r1], #-0
    1e38:	00005e01 	andeq	r5, r0, r1, lsl #28
    1e3c:	00068d00 	andeq	r8, r6, r0, lsl #26
    1e40:	10a51d00 	adcne	r1, r5, r0, lsl #26
    1e44:	96010000 	strls	r0, [r1], -r0
    1e48:	0f8c1d01 	svceq	0x008c1d01
    1e4c:	97010000 	strls	r0, [r1, -r0]
    1e50:	00401e01 	subeq	r1, r0, r1, lsl #28
    1e54:	05ad0000 	streq	r0, [sp, #0]!
    1e58:	7a140000 	bvc	501e60 <__Stack_Size+0x501a60>
    1e5c:	0100000f 	tsteq	r0, pc
    1e60:	005e0207 	subseq	r0, lr, r7, lsl #4
    1e64:	06ad0000 	strteq	r0, [sp], r0
    1e68:	78140000 	ldmdavc	r4, {}	; <UNPREDICTABLE>
    1e6c:	01000010 	tsteq	r0, r0, lsl r0
    1e70:	005e0207 	subseq	r0, lr, r7, lsl #4
    1e74:	06c00000 	strbeq	r0, [r0], r0
    1e78:	ef140000 	svc	0x00140000
    1e7c:	0100000e 	tsteq	r0, lr
    1e80:	005e0207 	subseq	r0, lr, r7, lsl #4
    1e84:	06d30000 	ldrbeq	r0, [r3], r0
    1e88:	400f0000 	andmi	r0, pc, r0
    1e8c:	0100000e 	tsteq	r0, lr
    1e90:	005e0207 	subseq	r0, lr, r7, lsl #4
    1e94:	e20f0000 	and	r0, pc, #0
    1e98:	0100000c 	tsteq	r0, ip
    1e9c:	005e0207 	subseq	r0, lr, r7, lsl #4
    1ea0:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
    1ea4:	0108000b 	tsteq	r8, fp
    1ea8:	1200000c 	andne	r0, r0, #12
    1eac:	32015001 	andcc	r5, r1, #1
    1eb0:	20200000 	eorcs	r0, r0, r0
    1eb4:	5408000c 	strpl	r0, [r8], #-12
    1eb8:	db000000 	blle	1ec0 <__Stack_Size+0x1ac0>
    1ebc:	14000005 	strne	r0, [r0], #-5
    1ec0:	00000e16 	andeq	r0, r0, r6, lsl lr
    1ec4:	5e025d01 	cdppl	13, 0, cr5, cr2, cr1, {0}
    1ec8:	e6000000 	str	r0, [r0], -r0
    1ecc:	14000006 	strne	r0, [r0], #-6
    1ed0:	00000fc2 	andeq	r0, r0, r2, asr #31
    1ed4:	5e025d01 	cdppl	13, 0, cr5, cr2, cr1, {0}
    1ed8:	11000000 	mrsne	r0, (UNDEF: 0)
    1edc:	00000007 	andeq	r0, r0, r7
    1ee0:	000dca20 	andeq	ip, sp, r0, lsr #20
    1ee4:	0000ae08 	andeq	sl, r0, r8, lsl #28
    1ee8:	00061b00 	andeq	r1, r6, r0, lsl #22
    1eec:	0df01400 	cfldrdeq	mvd1, [r0]
    1ef0:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    1ef4:	00005e02 	andeq	r5, r0, r2, lsl #28
    1ef8:	00073b00 	andeq	r3, r7, r0, lsl #22
    1efc:	0d6e1400 	cfstrdeq	mvd1, [lr, #-0]
    1f00:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    1f04:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f08:	00077c00 	andeq	r7, r7, r0, lsl #24
    1f0c:	0dd21500 	cfldr64eq	mvdx1, [r2]
    1f10:	0c120800 	ldceq	8, cr0, [r2], {-0}
    1f14:	e2150000 	ands	r0, r5, #0
    1f18:	1d08000d 	stcne	0, cr0, [r8, #-52]	; 0xffffffcc
    1f1c:	0000000c 	andeq	r0, r0, ip
    1f20:	00092a15 	andeq	r2, r9, r5, lsl sl
    1f24:	000c2808 	andeq	r2, ip, r8, lsl #16
    1f28:	0a701100 	beq	1c06330 <__Stack_Size+0x1c05f30>
    1f2c:	0c010800 	stceq	8, cr0, [r1], {-0}
    1f30:	06370000 	ldrteq	r0, [r7], -r0
    1f34:	01120000 	tsteq	r2, r0
    1f38:	00320150 	eorseq	r0, r2, r0, asr r1
    1f3c:	000c8215 	andeq	r8, ip, r5, lsl r2
    1f40:	00033a08 	andeq	r3, r3, r8, lsl #20
    1f44:	0c881100 	stfeqs	f1, [r8], {0}
    1f48:	02250800 	eoreq	r0, r5, #0, 16
    1f4c:	06540000 	ldrbeq	r0, [r4], -r0
    1f50:	01120000 	tsteq	r2, r0
    1f54:	00750250 	rsbseq	r0, r5, r0, asr r2
    1f58:	0c921500 	cfldr32eq	mvfx1, [r2], {0}
    1f5c:	02f10800 	rscseq	r0, r1, #0, 16
    1f60:	96150000 	ldrls	r0, [r5], -r0
    1f64:	c608000c 	strgt	r0, [r8], -ip
    1f68:	15000003 	strne	r0, [r0, #-3]
    1f6c:	08000eaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl, fp}
    1f70:	00000b59 	andeq	r0, r0, r9, asr fp
    1f74:	000eb411 	andeq	fp, lr, r1, lsl r4
    1f78:	000ac008 	andeq	ip, sl, r8
    1f7c:	00068d00 	andeq	r8, r6, r0, lsl #26
    1f80:	51011200 	mrspl	r1, R9_usr
    1f84:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    1f88:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    1f8c:	0110000c 	tsteq	r0, ip
    1f90:	be110040 	cdplt	0, 1, cr0, cr1, cr0, {2}
    1f94:	e008000e 	and	r0, r8, lr
    1f98:	aa00000a 	bge	1fc8 <__Stack_Size+0x1bc8>
    1f9c:	12000006 	andne	r0, r0, #6
    1fa0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    1fa4:	50011220 	andpl	r1, r1, r0, lsr #4
    1fa8:	0c000c05 	stceq	12, cr0, [r0], {5}
    1fac:	11004001 	tstne	r0, r1
    1fb0:	08000ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp}
    1fb4:	00000af6 	strdeq	r0, [r0], -r6
    1fb8:	000006c8 	andeq	r0, r0, r8, asr #13
    1fbc:	03510112 	cmpeq	r1, #-2147483644	; 0x80000004
    1fc0:	1202000a 	andne	r0, r2, #10
    1fc4:	0c055001 	stceq	0, cr5, [r5], {1}
    1fc8:	40011000 	andmi	r1, r1, r0
    1fcc:	0edc1100 	cdpeq	1, 13, cr1, cr12, cr0, {0}
    1fd0:	0b0c0800 	bleq	303fd8 <__Stack_Size+0x303bd8>
    1fd4:	06df0000 	ldrbeq	r0, [pc], r0
    1fd8:	01120000 	tsteq	r2, r0
    1fdc:	000c0550 	andeq	r0, ip, r0, asr r5
    1fe0:	00400138 	subeq	r0, r0, r8, lsr r1
    1fe4:	000ee811 	andeq	lr, lr, r1, lsl r8
    1fe8:	000b2808 	andeq	r2, fp, r8, lsl #16
    1fec:	00070200 	andeq	r0, r7, r0, lsl #4
    1ff0:	52011200 	andpl	r1, r1, #0, 4
    1ff4:	01123101 	tsteq	r2, r1, lsl #2
    1ff8:	260a0351 			; <UNDEFINED> instruction: 0x260a0351
    1ffc:	50011206 	andpl	r1, r1, r6, lsl #4
    2000:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    2004:	15004001 	strne	r4, [r0, #-1]
    2008:	08000f3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp}
    200c:	00000b43 	andeq	r0, r0, r3, asr #22
    2010:	000f5415 	andeq	r5, pc, r5, lsl r4	; <UNPREDICTABLE>
    2014:	000c3308 	andeq	r3, ip, r8, lsl #6
    2018:	0f7c1100 	svceq	0x007c1100
    201c:	02250800 	eoreq	r0, r5, #0, 16
    2020:	07270000 	streq	r0, [r7, -r0]!
    2024:	01120000 	tsteq	r2, r0
    2028:	00300150 	eorseq	r0, r0, r0, asr r1
    202c:	000f8015 	andeq	r8, pc, r5, lsl r0	; <UNPREDICTABLE>
    2030:	000c4408 	andeq	r4, ip, r8, lsl #8
    2034:	0f881500 	svceq	0x00881500
    2038:	02250800 	eoreq	r0, r5, #0, 16
    203c:	21000000 	mrscs	r0, (UNDEF: 0)
    2040:	0000005e 	andeq	r0, r0, lr, asr r0
    2044:	0000074a 	andeq	r0, r0, sl, asr #14
    2048:	0000ce22 	andeq	ip, r0, r2, lsr #28
    204c:	2300ff00 	movwcs	pc, #3840	; 0xf00	; <UNPREDICTABLE>
    2050:	00000eaf 	andeq	r0, r0, pc, lsr #29
    2054:	5c012001 	stcpl	0, cr2, [r1], {1}
    2058:	05000007 	streq	r0, [r0, #-7]
    205c:	00068203 	andeq	r8, r6, r3, lsl #4
    2060:	073a0520 	ldreq	r0, [sl, -r0, lsr #10]!
    2064:	3c230000 	stccc	0, cr0, [r3], #-0
    2068:	0100000c 	tsteq	r0, ip
    206c:	07730121 	ldrbeq	r0, [r3, -r1, lsr #2]!
    2070:	03050000 	movweq	r0, #20480	; 0x5000
    2074:	20000a8e 	andcs	r0, r0, lr, lsl #21
    2078:	00073a05 	andeq	r3, r7, r5, lsl #20
    207c:	0e292300 	cdpeq	3, 2, cr2, cr9, cr0, {0}
    2080:	22010000 	andcs	r0, r1, #0
    2084:	00078a01 	andeq	r8, r7, r1, lsl #20
    2088:	81030500 	tsthi	r3, r0, lsl #10
    208c:	05200006 	streq	r0, [r0, #-6]!
    2090:	0000005e 	andeq	r0, r0, lr, asr r0
    2094:	00104a23 	andseq	r4, r0, r3, lsr #20
    2098:	01230100 			; <UNDEFINED> instruction: 0x01230100
    209c:	0000078a 	andeq	r0, r0, sl, lsl #15
    20a0:	06800305 	streq	r0, [r0], r5, lsl #6
    20a4:	f0232000 			; <UNDEFINED> instruction: 0xf0232000
    20a8:	0100000c 	tsteq	r0, ip
    20ac:	078a0124 	streq	r0, [sl, r4, lsr #2]
    20b0:	03050000 	movweq	r0, #20480	; 0x5000
    20b4:	20000a8d 	andcs	r0, r0, sp, lsl #21
    20b8:	000f0423 	andeq	r0, pc, r3, lsr #8
    20bc:	01250100 			; <UNDEFINED> instruction: 0x01250100
    20c0:	0000078a 	andeq	r0, r0, sl, lsl #15
    20c4:	0a8c0305 	beq	fe302ce0 <SCS_BASE+0x1e2f4ce0>
    20c8:	e2232000 	eor	r2, r3, #0
    20cc:	0100000f 	tsteq	r0, pc
    20d0:	07d70127 	ldrbeq	r0, [r7, r7, lsr #2]
    20d4:	03050000 	movweq	r0, #20480	; 0x5000
    20d8:	20000784 	andcs	r0, r0, r4, lsl #15
    20dc:	00073a05 	andeq	r3, r7, r5, lsl #20
    20e0:	0d942300 	ldceq	3, cr2, [r4]
    20e4:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    20e8:	0007ee01 	andeq	lr, r7, r1, lsl #28
    20ec:	16030500 	strne	r0, [r3], -r0, lsl #10
    20f0:	05200003 	streq	r0, [r0, #-3]!
    20f4:	0000073a 	andeq	r0, r0, sl, lsr r7
    20f8:	000c8323 	andeq	r8, ip, r3, lsr #6
    20fc:	01290100 			; <UNDEFINED> instruction: 0x01290100
    2100:	0000078a 	andeq	r0, r0, sl, lsl #15
    2104:	07830305 	streq	r0, [r3, r5, lsl #6]
    2108:	60232000 	eorvs	r2, r3, r0
    210c:	01000010 	tsteq	r0, r0, lsl r0
    2110:	078a012a 	streq	r0, [sl, sl, lsr #2]
    2114:	03050000 	movweq	r0, #20480	; 0x5000
    2118:	20000782 	andcs	r0, r0, r2, lsl #15
    211c:	000c0b23 	andeq	r0, ip, r3, lsr #22
    2120:	012b0100 			; <UNDEFINED> instruction: 0x012b0100
    2124:	0000078a 	andeq	r0, r0, sl, lsl #15
    2128:	03140305 	tsteq	r4, #335544320	; 0x14000000
    212c:	22232000 	eorcs	r2, r3, #0
    2130:	0100000d 	tsteq	r0, sp
    2134:	078a012c 	streq	r0, [sl, ip, lsr #2]
    2138:	03050000 	movweq	r0, #20480	; 0x5000
    213c:	20000315 	andcs	r0, r0, r5, lsl r3
    2140:	000e0823 	andeq	r0, lr, r3, lsr #16
    2144:	012e0100 			; <UNDEFINED> instruction: 0x012e0100
    2148:	0000084d 	andeq	r0, r0, sp, asr #16
    214c:	098c0305 	stmibeq	ip, {r0, r2, r8, r9}
    2150:	3a052000 	bcc	14a158 <__Stack_Size+0x149d58>
    2154:	23000007 	movwcs	r0, #7
    2158:	0000100b 	andeq	r1, r0, fp
    215c:	64012f01 	strvs	r2, [r1], #-3841	; 0xf01
    2160:	05000008 	streq	r0, [r0, #-8]
    2164:	00057703 	andeq	r7, r5, r3, lsl #14
    2168:	073a0520 	ldreq	r0, [sl, -r0, lsr #10]!
    216c:	84230000 	strthi	r0, [r3], #-0
    2170:	01000010 	tsteq	r0, r0, lsl r0
    2174:	078a0130 			; <UNDEFINED> instruction: 0x078a0130
    2178:	03050000 	movweq	r0, #20480	; 0x5000
    217c:	2000098b 	andcs	r0, r0, fp, lsl #19
    2180:	000f6223 	andeq	r6, pc, r3, lsr #4
    2184:	01310100 	teqeq	r1, r0, lsl #2
    2188:	0000078a 	andeq	r0, r0, sl, lsl #15
    218c:	098a0305 	stmibeq	sl, {r0, r2, r8, r9}
    2190:	31232000 			; <UNDEFINED> instruction: 0x31232000
    2194:	01000010 	tsteq	r0, r0, lsl r0
    2198:	078a0132 			; <UNDEFINED> instruction: 0x078a0132
    219c:	03050000 	movweq	r0, #20480	; 0x5000
    21a0:	20000576 	andcs	r0, r0, r6, ror r5
    21a4:	000c2423 	andeq	r2, ip, r3, lsr #8
    21a8:	01330100 	teqeq	r3, r0, lsl #2
    21ac:	0000078a 	andeq	r0, r0, sl, lsl #15
    21b0:	09890305 	stmibeq	r9, {r0, r2, r8, r9}
    21b4:	74232000 	strtvc	r2, [r3], #-0
    21b8:	0100000e 	tsteq	r0, lr
    21bc:	078a0135 			; <UNDEFINED> instruction: 0x078a0135
    21c0:	03050000 	movweq	r0, #20480	; 0x5000
    21c4:	20000988 	andcs	r0, r0, r8, lsl #19
    21c8:	000bf823 	andeq	pc, fp, r3, lsr #16
    21cc:	01360100 	teqeq	r6, r0, lsl #2
    21d0:	0000078a 	andeq	r0, r0, sl, lsl #15
    21d4:	06770305 	ldrbteq	r0, [r7], -r5, lsl #6
    21d8:	00232000 	eoreq	r2, r3, r0
    21dc:	0100000a 	tsteq	r0, sl
    21e0:	078a0139 			; <UNDEFINED> instruction: 0x078a0139
    21e4:	03050000 	movweq	r0, #20480	; 0x5000
    21e8:	2000067f 	andcs	r0, r0, pc, ror r6
    21ec:	00005e21 	andeq	r5, r0, r1, lsr #28
    21f0:	0008f700 	andeq	pc, r8, r0, lsl #14
    21f4:	00ce2200 	sbceq	r2, lr, r0, lsl #4
    21f8:	00170000 	andseq	r0, r7, r0
    21fc:	0008c124 	andeq	ip, r8, r4, lsr #2
    2200:	e7f80100 	ldrb	r0, [r8, r0, lsl #2]!
    2204:	05000008 	streq	r0, [r0, #-8]
    2208:	00010e03 	andeq	r0, r1, r3, lsl #28
    220c:	005e2120 	subseq	r2, lr, r0, lsr #2
    2210:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    2214:	ce220000 	cdpgt	0, 2, cr0, cr2, cr0, {0}
    2218:	5a000000 	bpl	2220 <__Stack_Size+0x1e20>
    221c:	04c42300 	strbeq	r2, [r4], #768	; 0x300
    2220:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    2224:	00092a01 	andeq	r2, r9, r1, lsl #20
    2228:	17030500 	strne	r0, [r3, -r0, lsl #10]
    222c:	05200005 	streq	r0, [r0, #-5]!
    2230:	00000908 	andeq	r0, r0, r8, lsl #18
    2234:	00090123 	andeq	r0, r9, r3, lsr #2
    2238:	014b0100 	mrseq	r0, (UNDEF: 91)
    223c:	0000005e 	andeq	r0, r0, lr, asr r0
    2240:	08850305 	stmeq	r5, {r0, r2, r8, r9}
    2244:	d5232000 	strle	r2, [r3, #-0]!
    2248:	0100000d 	tsteq	r0, sp
    224c:	078a014c 	streq	r0, [sl, ip, asr #2]
    2250:	03050000 	movweq	r0, #20480	; 0x5000
    2254:	20000679 	andcs	r0, r0, r9, ror r6
    2258:	000dca23 	andeq	ip, sp, r3, lsr #20
    225c:	014d0100 	mrseq	r0, (UNDEF: 93)
    2260:	0000078a 	andeq	r0, r0, sl, lsl #15
    2264:	067a0305 	ldrbteq	r0, [sl], -r5, lsl #6
    2268:	bf232000 	svclt	0x00232000
    226c:	0100000d 	tsteq	r0, sp
    2270:	078a014e 	streq	r0, [sl, lr, asr #2]
    2274:	03050000 	movweq	r0, #20480	; 0x5000
    2278:	2000067b 	andcs	r0, r0, fp, ror r6
    227c:	000d4823 	andeq	r4, sp, r3, lsr #16
    2280:	014f0100 	mrseq	r0, (UNDEF: 95)
    2284:	0000078a 	andeq	r0, r0, sl, lsl #15
    2288:	067c0305 	ldrbteq	r0, [ip], -r5, lsl #6
    228c:	18232000 	stmdane	r3!, {sp}
    2290:	0100000d 	tsteq	r0, sp
    2294:	078a0150 			; <UNDEFINED> instruction: 0x078a0150
    2298:	03050000 	movweq	r0, #20480	; 0x5000
    229c:	2000067d 	andcs	r0, r0, sp, ror r6
    22a0:	000d0723 	andeq	r0, sp, r3, lsr #14
    22a4:	01510100 	cmpeq	r1, r0, lsl #2
    22a8:	0000078a 	andeq	r0, r0, sl, lsl #15
    22ac:	067e0305 	ldrbteq	r0, [lr], -r5, lsl #6
    22b0:	b6232000 	strtlt	r2, [r3], -r0
    22b4:	0100000d 	tsteq	r0, sp
    22b8:	078a0152 			; <UNDEFINED> instruction: 0x078a0152
    22bc:	03050000 	movweq	r0, #20480	; 0x5000
    22c0:	20000884 	andcs	r0, r0, r4, lsl #17
    22c4:	00005e21 	andeq	r5, r0, r1, lsr #28
    22c8:	0009d500 	andeq	sp, r9, r0, lsl #10
    22cc:	00ce2200 	sbceq	r2, lr, r0, lsl #4
    22d0:	22590000 	subscs	r0, r9, #0
    22d4:	000000ce 	andeq	r0, r0, lr, asr #1
    22d8:	6b240001 	blvs	9022e4 <__Stack_Size+0x901ee4>
    22dc:	0100000c 	tsteq	r0, ip
    22e0:	0009bf2e 	andeq	fp, r9, lr, lsr #30
    22e4:	5a030500 	bpl	c36ec <__Stack_Size+0xc32ec>
    22e8:	21200000 			; <UNDEFINED> instruction: 0x21200000
    22ec:	0000005e 	andeq	r0, r0, lr, asr r0
    22f0:	000009f6 	strdeq	r0, [r0], -r6
    22f4:	0000ce22 	andeq	ip, r0, r2, lsr #28
    22f8:	24005900 	strcs	r5, [r0], #-2304	; 0x900
    22fc:	00000d79 	andeq	r0, r0, r9, ror sp
    2300:	09e68f01 	stmibeq	r6!, {r0, r8, r9, sl, fp, pc}^
    2304:	03050000 	movweq	r0, #20480	; 0x5000
    2308:	20000000 	andcs	r0, r0, r0
    230c:	000ea823 	andeq	sl, lr, r3, lsr #16
    2310:	013b0100 	teqeq	fp, r0, lsl #2
    2314:	0000005e 	andeq	r0, r0, lr, asr r0
    2318:	05740305 	ldrbeq	r0, [r4, #-773]!	; 0x305
    231c:	d0232000 	eorle	r2, r3, r0
    2320:	0100000c 	tsteq	r0, ip
    2324:	005e013d 	subseq	r0, lr, sp, lsr r1
    2328:	03050000 	movweq	r0, #20480	; 0x5000
    232c:	20000572 	andcs	r0, r0, r2, ror r5
    2330:	000c9c23 	andeq	r9, ip, r3, lsr #24
    2334:	013f0100 	teqeq	pc, r0, lsl #2
    2338:	0000005e 	andeq	r0, r0, lr, asr r0
    233c:	05730305 	ldrbeq	r0, [r3, #-773]!	; 0x305
    2340:	fb232000 	blx	8ca34a <__Stack_Size+0x8c9f4a>
    2344:	0100000d 	tsteq	r0, sp
    2348:	0a4f0141 	beq	13c2854 <__Stack_Size+0x13c2454>
    234c:	03050000 	movweq	r0, #20480	; 0x5000
    2350:	20000417 	andcs	r0, r0, r7, lsl r4
    2354:	00073a05 	andeq	r3, r7, r5, lsl #20
    2358:	0d522300 	ldcleq	3, cr2, [r2, #-0]
    235c:	43010000 	movwmi	r0, #4096	; 0x1000
    2360:	00005e01 	andeq	r5, r0, r1, lsl #28
    2364:	16030500 	strne	r0, [r3], -r0, lsl #10
    2368:	23200004 			; <UNDEFINED> instruction: 0x23200004
    236c:	00000e87 	andeq	r0, r0, r7, lsl #29
    2370:	5e014501 	cfsh32pl	mvfx4, mvfx1, #1
    2374:	05000000 	streq	r0, [r0, #-0]
    2378:	00057503 	andeq	r7, r5, r3, lsl #10
    237c:	0f312320 	svceq	0x00312320
    2380:	46010000 	strmi	r0, [r1], -r0
    2384:	00005e01 	andeq	r5, r0, r1, lsl #28
    2388:	87030500 	strhi	r0, [r3, -r0, lsl #10]
    238c:	23200009 			; <UNDEFINED> instruction: 0x23200009
    2390:	00000ec4 	andeq	r0, r0, r4, asr #29
    2394:	5e014601 	cfmadd32pl	mvax0, mvfx4, mvfx1, mvfx1
    2398:	05000000 	streq	r0, [r0, #-0]
    239c:	00098603 	andeq	r8, r9, r3, lsl #12
    23a0:	0f522320 	svceq	0x00522320
    23a4:	47010000 	strmi	r0, [r1, -r0]
    23a8:	00073a01 	andeq	r3, r7, r1, lsl #20
    23ac:	86030500 	strhi	r0, [r3], -r0, lsl #10
    23b0:	23200008 			; <UNDEFINED> instruction: 0x23200008
    23b4:	00000fca 	andeq	r0, r0, sl, asr #31
    23b8:	5e015901 	cdppl	9, 0, cr5, cr1, cr1, {0}
    23bc:	05000000 	streq	r0, [r0, #-0]
    23c0:	00067803 	andeq	r7, r6, r3, lsl #16
    23c4:	0f1a2520 	svceq	0x001a2520
    23c8:	df050000 	svcle	0x00050000
    23cc:	0000005e 	andeq	r0, r0, lr, asr r0
    23d0:	00000ada 	ldrdeq	r0, [r0], -sl
    23d4:	000ada26 	andeq	sp, sl, r6, lsr #20
    23d8:	004c2600 	subeq	r2, ip, r0, lsl #12
    23dc:	27000000 	strcs	r0, [r0, -r0]
    23e0:	00013a04 	andeq	r3, r1, r4, lsl #20
    23e4:	0b202800 	bleq	80c3ec <__Stack_Size+0x80bfec>
    23e8:	e2050000 	and	r0, r5, #0
    23ec:	00000af6 	strdeq	r0, [r0], -r6
    23f0:	000ada26 	andeq	sp, sl, r6, lsr #20
    23f4:	004c2600 	subeq	r2, ip, r0, lsl #12
    23f8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    23fc:	00000b3a 	andeq	r0, r0, sl, lsr fp
    2400:	0b0ce105 	bleq	33a81c <__Stack_Size+0x33a41c>
    2404:	da260000 	ble	98240c <__Stack_Size+0x98200c>
    2408:	2600000a 	strcs	r0, [r0], -sl
    240c:	0000004c 	andeq	r0, r0, ip, asr #32
    2410:	0d852800 	stceq	8, cr2, [r5]
    2414:	ec060000 	stc	0, cr0, [r6], {-0}
    2418:	00000b22 	andeq	r0, r0, r2, lsr #22
    241c:	000b2226 	andeq	r2, fp, r6, lsr #4
    2420:	004c2600 	subeq	r2, ip, r0, lsl #12
    2424:	27000000 	strcs	r0, [r0, -r0]
    2428:	00020404 	andeq	r0, r2, r4, lsl #8
    242c:	0fd32800 	svceq	0x00d32800
    2430:	e5060000 	str	r0, [r6, #-0]
    2434:	00000b43 	andeq	r0, r0, r3, asr #22
    2438:	000b2226 	andeq	r2, fp, r6, lsr #4
    243c:	004c2600 	subeq	r2, ip, r0, lsl #12
    2440:	a4260000 	strtge	r0, [r6], #-0
    2444:	00000000 	andeq	r0, r0, r0
    2448:	00101928 	andseq	r1, r0, r8, lsr #18
    244c:	59710700 	ldmdbpl	r1!, {r8, r9, sl}^
    2450:	2600000b 	strcs	r0, [r0], -fp
    2454:	0000004c 	andeq	r0, r0, ip, asr #32
    2458:	00004c26 	andeq	r4, r0, r6, lsr #24
    245c:	3a290000 	bcc	a42464 <__Stack_Size+0xa42064>
    2460:	0d00000d 	stceq	0, cr0, [r0, #-52]	; 0xffffffcc
    2464:	0bb9281d 	bleq	fee4c4e0 <SCS_BASE+0x1ee3e4e0>
    2468:	d4080000 	strle	r0, [r8], #-0
    246c:	00000b76 	andeq	r0, r0, r6, ror fp
    2470:	00005e26 	andeq	r5, r0, r6, lsr #28
    2474:	003a2600 	eorseq	r2, sl, r0, lsl #12
    2478:	25000000 	strcs	r0, [r0, #-0]
    247c:	00000ba5 	andeq	r0, r0, r5, lsr #23
    2480:	0b8b0f09 	bleq	fe2c60ac <SCS_BASE+0x1e2b80ac>
    2484:	0b8b0000 	bleq	fe2c248c <SCS_BASE+0x1e2b448c>
    2488:	8b260000 	blhi	982490 <__Stack_Size+0x982090>
    248c:	0000000b 	andeq	r0, r0, fp
    2490:	6905042a 	stmdbvs	r5, {r1, r3, r5, sl}
    2494:	2800746e 	stmdacs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    2498:	0000089a 	muleq	r0, sl, r8
    249c:	0ba3290a 	bleq	fe8cc8cc <SCS_BASE+0x1e8be8cc>
    24a0:	c3260000 			; <UNDEFINED> instruction: 0xc3260000
    24a4:	00000000 	andeq	r0, r0, r0
    24a8:	000f3e2b 	andeq	r3, pc, fp, lsr #28
    24ac:	b0250d00 	eorlt	r0, r5, r0, lsl #26
    24b0:	2c00000b 	stccs	0, cr0, [r0], {11}
    24b4:	017b2800 	cmneq	fp, r0, lsl #16
    24b8:	220b0000 	andcs	r0, fp, #0
    24bc:	00000bc6 	andeq	r0, r0, r6, asr #23
    24c0:	00005e26 	andeq	r5, r0, r6, lsr #28
    24c4:	00c32600 	sbceq	r2, r3, r0, lsl #12
    24c8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    24cc:	000009dd 	ldrdeq	r0, [r0], -sp
    24d0:	0bd71b0c 	bleq	ff5c9108 <SCS_BASE+0x1f5bb108>
    24d4:	5e260000 	cdppl	0, 2, cr0, cr6, cr0, {0}
    24d8:	00000000 	andeq	r0, r0, r0
    24dc:	0009502d 	andeq	r5, r9, sp, lsr #32
    24e0:	5e1f0c00 	cdppl	12, 1, cr0, cr15, cr0, {0}
    24e4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    24e8:	00000a25 	andeq	r0, r0, r5, lsr #20
    24ec:	0bf31d0c 	bleq	ffcc9924 <SCS_BASE+0x1fcbb924>
    24f0:	5e260000 	cdppl	0, 2, cr0, cr6, cr0, {0}
    24f4:	00000000 	andeq	r0, r0, r0
    24f8:	00098629 	andeq	r8, r9, r9, lsr #12
    24fc:	29200c00 	stmdbcs	r0!, {sl, fp}
    2500:	000008af 	andeq	r0, r0, pc, lsr #17
    2504:	1128210c 			; <UNDEFINED> instruction: 0x1128210c
    2508:	0a00000d 	beq	2544 <__Stack_Size+0x2144>
    250c:	000c1225 	andeq	r1, ip, r5, lsr #4
    2510:	003a2600 	eorseq	r2, sl, r0, lsl #12
    2514:	2d000000 	stccs	0, cr0, [r0, #-0]
    2518:	00000a58 	andeq	r0, r0, r8, asr sl
    251c:	0b8b1009 	bleq	fe2c6548 <SCS_BASE+0x1e2b8548>
    2520:	b42d0000 	strtlt	r0, [sp], #-0
    2524:	0900000a 	stmdbeq	r0, {r1, r3}
    2528:	000b8b11 	andeq	r8, fp, r1, lsl fp
    252c:	0b2f2d00 	bleq	bcd934 <__Stack_Size+0xbcd534>
    2530:	12090000 	andne	r0, r9, #0
    2534:	00000057 	andeq	r0, r0, r7, asr r0
    2538:	00089328 	andeq	r9, r8, r8, lsr #6
    253c:	44240a00 	strtmi	r0, [r4], #-2560	; 0xa00
    2540:	2600000c 	strcs	r0, [r0], -ip
    2544:	0000003a 	andeq	r0, r0, sl, lsr r0
    2548:	0caa2e00 	stceq	14, cr2, [sl]
    254c:	100e0000 	andne	r0, lr, r0
    2550:	018a0001 	orreq	r0, sl, r1
    2554:	00040000 	andeq	r0, r4, r0
    2558:	00000abd 			; <UNDEFINED> instruction: 0x00000abd
    255c:	04d40104 	ldrbeq	r0, [r4], #260	; 0x104
    2560:	bc010000 	stclt	0, cr0, [r1], {-0}
    2564:	82000010 	andhi	r0, r0, #16
    2568:	8c000006 	stchi	0, cr0, [r0], {6}
    256c:	3008000f 	andcc	r0, r8, pc
    2570:	11000000 	mrsne	r0, (UNDEF: 0)
    2574:	0200000a 	andeq	r0, r0, #10
    2578:	05e30504 	strbeq	r0, [r3, #1284]!	; 0x504
    257c:	02020000 	andeq	r0, r2, #0
    2580:	0005b405 	andeq	fp, r5, r5, lsl #8
    2584:	06010200 	streq	r0, [r1], -r0, lsl #4
    2588:	0000071a 	andeq	r0, r0, sl, lsl r7
    258c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    2590:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    2594:	02000000 	andeq	r0, r0, #0
    2598:	06450704 	strbeq	r0, [r5], -r4, lsl #14
    259c:	75030000 	strvc	r0, [r3, #-0]
    25a0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    25a4:	00005728 	andeq	r5, r0, r8, lsr #14
    25a8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    25ac:	000007fc 	strdeq	r0, [r0], -ip
    25b0:	00387503 	eorseq	r7, r8, r3, lsl #10
    25b4:	00682902 	rsbeq	r2, r8, r2, lsl #18
    25b8:	01020000 	mrseq	r0, (UNDEF: 2)
    25bc:	00071808 	andeq	r1, r7, r8, lsl #16
    25c0:	0a9c0400 	beq	fe7035c8 <SCS_BASE+0x1e6f55c8>
    25c4:	2f020000 	svccs	0x00020000
    25c8:	0000007a 	andeq	r0, r0, sl, ror r0
    25cc:	00004505 	andeq	r4, r0, r5, lsl #10
    25d0:	02010600 	andeq	r0, r1, #0, 12
    25d4:	00009439 	andeq	r9, r0, r9, lsr r4
    25d8:	0c550700 	mrrceq	7, 0, r0, r5, cr0
    25dc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    25e0:	00544553 	subseq	r4, r4, r3, asr r5
    25e4:	04020001 	streq	r0, [r2], #-1
    25e8:	00063c07 	andeq	r3, r6, r7, lsl #24
    25ec:	031c0900 	tsteq	ip, #0, 18
    25f0:	0100014e 	tsteq	r0, lr, asr #2
    25f4:	430a0000 	movwmi	r0, #40960	; 0xa000
    25f8:	03004c52 	movweq	r4, #3154	; 0xc52
    25fc:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2600:	0a000000 	beq	2608 <__Stack_Size+0x2208>
    2604:	00485243 	subeq	r5, r8, r3, asr #4
    2608:	6f015103 	svcvs	0x00015103
    260c:	04000000 	streq	r0, [r0], #-0
    2610:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    2614:	01520300 	cmpeq	r2, r0, lsl #6
    2618:	0000006f 	andeq	r0, r0, pc, rrx
    261c:	444f0a08 	strbmi	r0, [pc], #-2568	; 2624 <__Stack_Size+0x2224>
    2620:	53030052 	movwpl	r0, #12370	; 0x3052
    2624:	00006f01 	andeq	r6, r0, r1, lsl #30
    2628:	880b0c00 	stmdahi	fp, {sl, fp}
    262c:	0300000a 	movweq	r0, #10
    2630:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    2634:	0a100000 	beq	40263c <__Stack_Size+0x40223c>
    2638:	00525242 	subseq	r5, r2, r2, asr #4
    263c:	6f015503 	svcvs	0x00015503
    2640:	14000000 	strne	r0, [r0], #-0
    2644:	000a450b 	andeq	r4, sl, fp, lsl #10
    2648:	01560300 	cmpeq	r6, r0, lsl #6
    264c:	0000006f 	andeq	r0, r0, pc, rrx
    2650:	c00c0018 	andgt	r0, ip, r8, lsl r0
    2654:	0300000a 	movweq	r0, #10
    2658:	009b0157 	addseq	r0, fp, r7, asr r1
    265c:	0f0d0000 	svceq	0x000d0000
    2660:	01000001 	tsteq	r0, r1
    2664:	00005e21 	andeq	r5, r0, r1, lsr #28
    2668:	000f8c00 	andeq	r8, pc, r0, lsl #24
    266c:	00003008 	andeq	r3, r0, r8
    2670:	6d9c0100 	ldfvss	f0, [ip]
    2674:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2678:	000010b5 	strheq	r1, [r0], -r5
    267c:	005e2301 	subseq	r2, lr, r1, lsl #6
    2680:	07b30000 	ldreq	r0, [r3, r0]!
    2684:	980f0000 	stmdals	pc, {}	; <UNPREDICTABLE>
    2688:	6d08000f 	stcvs	0, cr0, [r8, #-60]	; 0xffffffc4
    268c:	52000001 	andpl	r0, r0, #1
    2690:	10000001 	andne	r0, r0, r1
    2694:	0a035101 	beq	d6aa0 <__Stack_Size+0xd66a0>
    2698:	01101000 	tsteq	r0, r0
    269c:	000c0550 	andeq	r0, ip, r0, asr r5
    26a0:	00400108 	subeq	r0, r0, r8, lsl #2
    26a4:	000faa11 	andeq	sl, pc, r1, lsl sl	; <UNPREDICTABLE>
    26a8:	00016d08 	andeq	r6, r1, r8, lsl #26
    26ac:	51011000 	mrspl	r1, (UNDEF: 1)
    26b0:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    26b4:	05500110 	ldrbeq	r0, [r0, #-272]	; 0x110
    26b8:	0108000c 	tsteq	r8, ip
    26bc:	12000040 	andne	r0, r0, #64	; 0x40
    26c0:	000010d2 	ldrdeq	r1, [r0], -r2
    26c4:	005edd04 	subseq	sp, lr, r4, lsl #26
    26c8:	01870000 	orreq	r0, r7, r0
    26cc:	87130000 	ldrhi	r0, [r3, -r0]
    26d0:	13000001 	movwne	r0, #1
    26d4:	0000004c 	andeq	r0, r0, ip, asr #32
    26d8:	00041400 	andeq	r1, r4, r0, lsl #8
    26dc:	00000001 	andeq	r0, r0, r1
    26e0:	00000345 	andeq	r0, r0, r5, asr #6
    26e4:	0bc80004 	bleq	ff2026fc <SCS_BASE+0x1f1f46fc>
    26e8:	01040000 	mrseq	r0, (UNDEF: 4)
    26ec:	000004d4 	ldrdeq	r0, [r0], -r4
    26f0:	00112001 	andseq	r2, r1, r1
    26f4:	00068200 	andeq	r8, r6, r0, lsl #4
    26f8:	000fbc00 	andeq	fp, pc, r0, lsl #24
    26fc:	0000fa08 	andeq	pc, r0, r8, lsl #20
    2700:	000aaa00 	andeq	sl, sl, r0, lsl #20
    2704:	05040200 	streq	r0, [r4, #-512]	; 0x200
    2708:	000005e3 	andeq	r0, r0, r3, ror #11
    270c:	b4050202 	strlt	r0, [r5], #-514	; 0x202
    2710:	02000005 	andeq	r0, r0, #5
    2714:	071a0601 	ldreq	r0, [sl, -r1, lsl #12]
    2718:	75030000 	strvc	r0, [r3, #-0]
    271c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    2720:	00004527 	andeq	r4, r0, r7, lsr #10
    2724:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2728:	00000645 	andeq	r0, r0, r5, asr #12
    272c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    2730:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    2734:	02000000 	andeq	r0, r0, #0
    2738:	07fc0702 	ldrbeq	r0, [ip, r2, lsl #14]!
    273c:	75030000 	strvc	r0, [r3, #-0]
    2740:	29020038 	stmdbcs	r2, {r3, r4, r5}
    2744:	00000068 	andeq	r0, r0, r8, rrx
    2748:	18080102 	stmdane	r8, {r1, r8}
    274c:	04000007 	streq	r0, [r0], #-7
    2750:	00000a9c 	muleq	r0, ip, sl
    2754:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    2758:	45050000 	strmi	r0, [r5, #-0]
    275c:	06000000 	streq	r0, [r0], -r0
    2760:	94390201 	ldrtls	r0, [r9], #-513	; 0x201
    2764:	07000000 	streq	r0, [r0, -r0]
    2768:	00000c55 	andeq	r0, r0, r5, asr ip
    276c:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    2770:	00010054 	andeq	r0, r1, r4, asr r0
    2774:	3c070402 	cfstrscc	mvf0, [r7], {2}
    2778:	09000006 	stmdbeq	r0, {r1, r2}
    277c:	014e031c 	cmpeq	lr, ip, lsl r3
    2780:	00000100 	andeq	r0, r0, r0, lsl #2
    2784:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    2788:	01500300 	cmpeq	r0, r0, lsl #6
    278c:	0000006f 	andeq	r0, r0, pc, rrx
    2790:	52430a00 	subpl	r0, r3, #0, 20
    2794:	51030048 	tstpl	r3, r8, asr #32
    2798:	00006f01 	andeq	r6, r0, r1, lsl #30
    279c:	490a0400 	stmdbmi	sl, {sl}
    27a0:	03005244 	movweq	r5, #580	; 0x244
    27a4:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    27a8:	0a080000 	beq	2027b0 <__Stack_Size+0x2023b0>
    27ac:	0052444f 	subseq	r4, r2, pc, asr #8
    27b0:	6f015303 	svcvs	0x00015303
    27b4:	0c000000 	stceq	0, cr0, [r0], {-0}
    27b8:	000a880b 	andeq	r8, sl, fp, lsl #16
    27bc:	01540300 	cmpeq	r4, r0, lsl #6
    27c0:	0000006f 	andeq	r0, r0, pc, rrx
    27c4:	52420a10 	subpl	r0, r2, #16, 20	; 0x10000
    27c8:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    27cc:	00006f01 	andeq	r6, r0, r1, lsl #30
    27d0:	450b1400 	strmi	r1, [fp, #-1024]	; 0x400
    27d4:	0300000a 	movweq	r0, #10
    27d8:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    27dc:	00180000 	andseq	r0, r8, r0
    27e0:	000ac00c 	andeq	ip, sl, ip
    27e4:	01570300 	cmpeq	r7, r0, lsl #6
    27e8:	0000009b 	muleq	r0, fp, r0
    27ec:	17040106 	strne	r0, [r4, -r6, lsl #2]
    27f0:	00000120 	andeq	r0, r0, r0, lsr #2
    27f4:	46464f08 	strbmi	r4, [r6], -r8, lsl #30
    27f8:	4f080000 	svcmi	0x00080000
    27fc:	0001004e 	andeq	r0, r1, lr, asr #32
    2800:	0007ad04 	andeq	sl, r7, r4, lsl #26
    2804:	0c170400 	cfldrseq	mvf0, [r7], {-0}
    2808:	0d000001 	stceq	0, cr0, [r0, #-4]
    280c:	0000017b 	andeq	r0, r0, fp, ror r1
    2810:	0fbc1701 	svceq	0x00bc1701
    2814:	00a00800 	adceq	r0, r0, r0, lsl #16
    2818:	9c010000 	stcls	0, cr0, [r1], {-0}
    281c:	00000285 	andeq	r0, r0, r5, lsl #5
    2820:	0010e80e 	andseq	lr, r0, lr, lsl #16
    2824:	5e170100 	mufpls	f0, f7, f0
    2828:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    282c:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    2830:	00001133 	andeq	r1, r0, r3, lsr r1
    2834:	01201701 			; <UNDEFINED> instruction: 0x01201701
    2838:	08220000 	stmdaeq	r2!, {}	; <UNPREDICTABLE>
    283c:	e20f0000 	and	r0, pc, #0
    2840:	0008000f 	andeq	r0, r8, pc
    2844:	7c000003 	stcvc	0, cr0, [r0], {3}
    2848:	10000001 	andne	r0, r0, r1
    284c:	0b035101 	bleq	d6c58 <__Stack_Size+0xd6858>
    2850:	01108000 	tsteq	r0, r0
    2854:	000c0550 	andeq	r0, ip, r0, asr r5
    2858:	00400110 	subeq	r0, r0, r0, lsl r1
    285c:	000fee0f 	andeq	lr, pc, pc, lsl #28
    2860:	00030008 	andeq	r0, r3, r8
    2864:	00019a00 	andeq	r9, r1, r0, lsl #20
    2868:	51011000 	mrspl	r1, (UNDEF: 1)
    286c:	10000a03 	andne	r0, r0, r3, lsl #20
    2870:	05500110 	ldrbeq	r0, [r0, #-272]	; 0x110
    2874:	010c000c 	tsteq	ip, ip
    2878:	f80f0040 			; <UNDEFINED> instruction: 0xf80f0040
    287c:	0008000f 	andeq	r0, r8, pc
    2880:	b7000003 	strlt	r0, [r0, -r3]
    2884:	10000001 	andne	r0, r0, r1
    2888:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    288c:	50011040 	andpl	r1, r1, r0, asr #32
    2890:	10000c05 	andne	r0, r0, r5, lsl #24
    2894:	0f004001 	svceq	0x00004001
    2898:	08001004 	stmdaeq	r0, {r2, ip}
    289c:	00000300 	andeq	r0, r0, r0, lsl #6
    28a0:	000001d5 	ldrdeq	r0, [r0], -r5
    28a4:	03510110 	cmpeq	r1, #16, 2
    28a8:	1020000a 	eorne	r0, r0, sl
    28ac:	0c055001 	stceq	0, cr5, [r5], {1}
    28b0:	40011000 	andmi	r1, r1, r0
    28b4:	10141100 	andsne	r1, r4, r0, lsl #2
    28b8:	03000800 	movweq	r0, #2048	; 0x800
    28bc:	01f30000 	mvnseq	r0, r0
    28c0:	01100000 	tsteq	r0, r0
    28c4:	000a0351 	andeq	r0, sl, r1, asr r3
    28c8:	50011040 	andpl	r1, r1, r0, asr #32
    28cc:	10000c05 	andne	r0, r0, r5, lsl #24
    28d0:	0f004001 	svceq	0x00004001
    28d4:	08001020 	stmdaeq	r0, {r5, ip}
    28d8:	0000031c 	andeq	r0, r0, ip, lsl r3
    28dc:	00000211 	andeq	r0, r0, r1, lsl r2
    28e0:	03510110 	cmpeq	r1, #16, 2
    28e4:	1080000b 	addne	r0, r0, fp
    28e8:	0c055001 	stceq	0, cr5, [r5], {1}
    28ec:	40011000 	andmi	r1, r1, r0
    28f0:	102c0f00 	eorne	r0, ip, r0, lsl #30
    28f4:	031c0800 	tsteq	ip, #0, 16
    28f8:	022f0000 	eoreq	r0, pc, #0
    28fc:	01100000 	tsteq	r0, r0
    2900:	000a0351 	andeq	r0, sl, r1, asr r3
    2904:	50011010 	andpl	r1, r1, r0, lsl r0
    2908:	0c000c05 	stceq	12, cr0, [r0], {5}
    290c:	0f004001 	svceq	0x00004001
    2910:	08001036 	stmdaeq	r0, {r1, r2, r4, r5, ip}
    2914:	0000031c 	andeq	r0, r0, ip, lsl r3
    2918:	0000024c 	andeq	r0, r0, ip, asr #4
    291c:	02510110 	subseq	r0, r1, #16, 2
    2920:	01104008 	tsteq	r0, r8
    2924:	000c0550 	andeq	r0, ip, r0, asr r5
    2928:	00400110 	subeq	r0, r0, r0, lsl r1
    292c:	0010420f 	andseq	r4, r0, pc, lsl #4
    2930:	00031c08 	andeq	r1, r3, r8, lsl #24
    2934:	00026a00 	andeq	r6, r2, r0, lsl #20
    2938:	51011000 	mrspl	r1, (UNDEF: 1)
    293c:	20000a03 	andcs	r0, r0, r3, lsl #20
    2940:	05500110 	ldrbeq	r0, [r0, #-272]	; 0x110
    2944:	0110000c 	tsteq	r0, ip
    2948:	52120040 	andspl	r0, r2, #64	; 0x40
    294c:	1c080010 	stcne	0, cr0, [r8], {16}
    2950:	10000003 	andne	r0, r0, r3
    2954:	0a035101 	beq	d6d60 <__Stack_Size+0xd6960>
    2958:	01104000 	tsteq	r0, r0
    295c:	000c0550 	andeq	r0, ip, r0, asr r5
    2960:	00400110 	subeq	r0, r0, r0, lsl r1
    2964:	11021300 	mrsne	r1, LR_svc
    2968:	2f010000 	svccs	0x00010000
    296c:	00000120 	andeq	r0, r0, r0, lsr #2
    2970:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
    2974:	00000054 	andeq	r0, r0, r4, asr r0
    2978:	02b79c01 	adcseq	r9, r7, #256	; 0x100
    297c:	e80e0000 	stmda	lr, {}	; <UNPREDICTABLE>
    2980:	01000010 	tsteq	r0, r0, lsl r0
    2984:	00005e2f 	andeq	r5, r0, pc, lsr #28
    2988:	00085c00 	andeq	r5, r8, r0, lsl #24
    298c:	109a1400 	addsne	r1, sl, r0, lsl #8
    2990:	03320800 	teqeq	r2, #0, 16
    2994:	0d000000 	stceq	0, cr0, [r0, #-0]
    2998:	000010f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    299c:	10b05e01 	adcsne	r5, r0, r1, lsl #28
    29a0:	00020800 	andeq	r0, r2, r0, lsl #16
    29a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    29a8:	000002da 	ldrdeq	r0, [r0], -sl
    29ac:	42475215 	submi	r5, r7, #1342177281	; 0x50000001
    29b0:	5e5e0100 	rdfple	f0, f6, f0
    29b4:	01000000 	mrseq	r0, (UNDEF: 0)
    29b8:	0f160050 	svceq	0x00160050
    29bc:	01000011 	tsteq	r0, r1, lsl r0
    29c0:	00005e6c 	andeq	r5, r0, ip, ror #28
    29c4:	0010b200 	andseq	fp, r0, r0, lsl #4
    29c8:	00000408 	andeq	r0, r0, r8, lsl #8
    29cc:	009c0100 	addseq	r0, ip, r0, lsl #2
    29d0:	17000003 	strne	r0, [r0, -r3]
    29d4:	00626772 	rsbeq	r6, r2, r2, ror r7
    29d8:	005e6e01 	subseq	r6, lr, r1, lsl #28
    29dc:	00000000 	andeq	r0, r0, r0
    29e0:	000b2018 	andeq	r2, fp, r8, lsl r0
    29e4:	16e20500 	strbtne	r0, [r2], r0, lsl #10
    29e8:	19000003 	stmdbne	r0, {r0, r1}
    29ec:	00000316 	andeq	r0, r0, r6, lsl r3
    29f0:	00004c19 	andeq	r4, r0, r9, lsl ip
    29f4:	041a0000 	ldreq	r0, [sl], #-0
    29f8:	00000100 	andeq	r0, r0, r0, lsl #2
    29fc:	000b3a18 	andeq	r3, fp, r8, lsl sl
    2a00:	32e10500 	rsccc	r0, r1, #0, 10
    2a04:	19000003 	stmdbne	r0, {r0, r1}
    2a08:	00000316 	andeq	r0, r0, r6, lsl r3
    2a0c:	00004c19 	andeq	r4, r0, r9, lsl ip
    2a10:	1a1b0000 	bne	6c2a18 <__Stack_Size+0x6c2618>
    2a14:	0500000f 	streq	r0, [r0, #-15]
    2a18:	00005edf 	ldrdeq	r5, [r0], -pc	; <UNPREDICTABLE>
    2a1c:	03161900 	tsteq	r6, #0, 18
    2a20:	4c190000 	ldcmi	0, cr0, [r9], {-0}
    2a24:	00000000 	andeq	r0, r0, r0
    2a28:	001abd00 	andseq	fp, sl, r0, lsl #26
    2a2c:	54000400 	strpl	r0, [r0], #-1024	; 0x400
    2a30:	0400000d 	streq	r0, [r0], #-13
    2a34:	0004d401 	andeq	sp, r4, r1, lsl #8
    2a38:	13880100 	orrne	r0, r8, #0, 2
    2a3c:	06820000 	streq	r0, [r2], r0
    2a40:	10b80000 	adcsne	r0, r8, r0
    2a44:	06600800 	strbteq	r0, [r0], -r0, lsl #16
    2a48:	0bd00000 	bleq	ff402a50 <SCS_BASE+0x1f3f4a50>
    2a4c:	04020000 	streq	r0, [r2], #-0
    2a50:	0005e305 	andeq	lr, r5, r5, lsl #6
    2a54:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2a58:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    2a5c:	1a060102 	bne	182e6c <__Stack_Size+0x182a6c>
    2a60:	03000007 	movweq	r0, #7
    2a64:	00323375 	eorseq	r3, r2, r5, ror r3
    2a68:	00452702 	subeq	r2, r5, r2, lsl #14
    2a6c:	04020000 	streq	r0, [r2], #-0
    2a70:	00064507 	andeq	r4, r6, r7, lsl #10
    2a74:	31750300 	cmncc	r5, r0, lsl #6
    2a78:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2a7c:	00000057 	andeq	r0, r0, r7, asr r0
    2a80:	fc070202 	stc2	2, cr0, [r7], {2}
    2a84:	03000007 	movweq	r0, #7
    2a88:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2a8c:	00006829 	andeq	r6, r0, r9, lsr #16
    2a90:	08010200 	stmdaeq	r1, {r9}
    2a94:	00000718 	andeq	r0, r0, r8, lsl r7
    2a98:	000a9c04 	andeq	r9, sl, r4, lsl #24
    2a9c:	7a2f0200 	bvc	bc32a4 <__Stack_Size+0xbc2ea4>
    2aa0:	05000000 	streq	r0, [r0, #-0]
    2aa4:	00000045 	andeq	r0, r0, r5, asr #32
    2aa8:	0001ae04 	andeq	sl, r1, r4, lsl #28
    2aac:	8a300200 	bhi	c032b4 <__Stack_Size+0xc02eb4>
    2ab0:	05000000 	streq	r0, [r0, #-0]
    2ab4:	00000057 	andeq	r0, r0, r7, asr r0
    2ab8:	39020106 	stmdbcc	r2, {r1, r2, r8}
    2abc:	000000a4 	andeq	r0, r0, r4, lsr #1
    2ac0:	000c5507 	andeq	r5, ip, r7, lsl #10
    2ac4:	53080000 	movwpl	r0, #32768	; 0x8000
    2ac8:	01005445 	tsteq	r0, r5, asr #8
    2acc:	17ed0400 	strbne	r0, [sp, r0, lsl #8]!
    2ad0:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    2ad4:	0000008f 	andeq	r0, r0, pc, lsl #1
    2ad8:	3b020106 	blcc	82ef8 <__Stack_Size+0x82af8>
    2adc:	000000c4 	andeq	r0, r0, r4, asr #1
    2ae0:	000e2107 	andeq	r2, lr, r7, lsl #2
    2ae4:	64070000 	strvs	r0, [r7], #-0
    2ae8:	01000020 	tsteq	r0, r0, lsr #32
    2aec:	0c5b0400 	cfldrdeq	mvd0, [fp], {-0}
    2af0:	3b020000 	blcc	82af8 <__Stack_Size+0x826f8>
    2af4:	000000af 	andeq	r0, r0, pc, lsr #1
    2af8:	3e020106 	adfccs	f0, f2, f6
    2afc:	000000e4 	andeq	r0, r0, r4, ror #1
    2b00:	00114d07 	andseq	r4, r1, r7, lsl #26
    2b04:	3b070000 	blcc	1c2b0c <__Stack_Size+0x1c270c>
    2b08:	01000015 	tsteq	r0, r5, lsl r0
    2b0c:	123d0400 	eorsne	r0, sp, #0, 8
    2b10:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    2b14:	000000cf 	andeq	r0, r0, pc, asr #1
    2b18:	24035009 	strcs	r5, [r3], #-9
    2b1c:	000001e6 	andeq	r0, r0, r6, ror #3
    2b20:	0052530a 	subseq	r5, r2, sl, lsl #6
    2b24:	006f2603 	rsbeq	r2, pc, r3, lsl #12
    2b28:	0a000000 	beq	2b30 <__Stack_Size+0x2730>
    2b2c:	00315243 	eorseq	r5, r1, r3, asr #4
    2b30:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    2b34:	0a040000 	beq	102b3c <__Stack_Size+0x10273c>
    2b38:	00325243 	eorseq	r5, r2, r3, asr #4
    2b3c:	006f2803 	rsbeq	r2, pc, r3, lsl #16
    2b40:	0b080000 	bleq	202b48 <__Stack_Size+0x202748>
    2b44:	00001790 	muleq	r0, r0, r7
    2b48:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    2b4c:	0b0c0000 	bleq	302b54 <__Stack_Size+0x302754>
    2b50:	00001796 	muleq	r0, r6, r7
    2b54:	006f2a03 	rsbeq	r2, pc, r3, lsl #20
    2b58:	0b100000 	bleq	402b60 <__Stack_Size+0x402760>
    2b5c:	00001a42 	andeq	r1, r0, r2, asr #20
    2b60:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    2b64:	0b140000 	bleq	502b6c <__Stack_Size+0x50276c>
    2b68:	00001a48 	andeq	r1, r0, r8, asr #20
    2b6c:	006f2c03 	rsbeq	r2, pc, r3, lsl #24
    2b70:	0b180000 	bleq	602b78 <__Stack_Size+0x602778>
    2b74:	00001a4e 	andeq	r1, r0, lr, asr #20
    2b78:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    2b7c:	0b1c0000 	bleq	702b84 <__Stack_Size+0x702784>
    2b80:	00001a54 	andeq	r1, r0, r4, asr sl
    2b84:	006f2e03 	rsbeq	r2, pc, r3, lsl #28
    2b88:	0a200000 	beq	802b90 <__Stack_Size+0x802790>
    2b8c:	00525448 	subseq	r5, r2, r8, asr #8
    2b90:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    2b94:	0a240000 	beq	902b9c <__Stack_Size+0x90279c>
    2b98:	0052544c 	subseq	r5, r2, ip, asr #8
    2b9c:	006f3003 	rsbeq	r3, pc, r3
    2ba0:	0b280000 	bleq	a02ba8 <__Stack_Size+0xa027a8>
    2ba4:	00001164 	andeq	r1, r0, r4, ror #2
    2ba8:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    2bac:	0b2c0000 	bleq	b02bb4 <__Stack_Size+0xb027b4>
    2bb0:	00001169 	andeq	r1, r0, r9, ror #2
    2bb4:	006f3203 	rsbeq	r3, pc, r3, lsl #4
    2bb8:	0b300000 	bleq	c02bc0 <__Stack_Size+0xc027c0>
    2bbc:	0000116e 	andeq	r1, r0, lr, ror #2
    2bc0:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    2bc4:	0b340000 	bleq	d02bcc <__Stack_Size+0xd027cc>
    2bc8:	000016e1 	andeq	r1, r0, r1, ror #13
    2bcc:	006f3403 	rsbeq	r3, pc, r3, lsl #8
    2bd0:	0b380000 	bleq	e02bd8 <__Stack_Size+0xe027d8>
    2bd4:	00001823 	andeq	r1, r0, r3, lsr #16
    2bd8:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    2bdc:	0b3c0000 	bleq	f02be4 <__Stack_Size+0xf027e4>
    2be0:	00001828 	andeq	r1, r0, r8, lsr #16
    2be4:	006f3603 	rsbeq	r3, pc, r3, lsl #12
    2be8:	0b400000 	bleq	1002bf0 <__Stack_Size+0x10027f0>
    2bec:	0000182d 	andeq	r1, r0, sp, lsr #16
    2bf0:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    2bf4:	0b440000 	bleq	1102bfc <__Stack_Size+0x11027fc>
    2bf8:	00001832 	andeq	r1, r0, r2, lsr r8
    2bfc:	006f3803 	rsbeq	r3, pc, r3, lsl #16
    2c00:	0a480000 	beq	1202c08 <__Stack_Size+0x1202808>
    2c04:	03005244 	movweq	r5, #580	; 0x244
    2c08:	00006f39 	andeq	r6, r0, r9, lsr pc
    2c0c:	04004c00 	streq	r4, [r0], #-3072	; 0xc00
    2c10:	00001622 	andeq	r1, r0, r2, lsr #12
    2c14:	00ef3a03 	rsceq	r3, pc, r3, lsl #20
    2c18:	04020000 	streq	r0, [r2], #-0
    2c1c:	00063c07 	andeq	r3, r6, r7, lsl #24
    2c20:	031c0c00 	tsteq	ip, #0, 24
    2c24:	025d014e 	subseq	r0, sp, #-2147483629	; 0x80000013
    2c28:	430d0000 	movwmi	r0, #53248	; 0xd000
    2c2c:	03004c52 	movweq	r4, #3154	; 0xc52
    2c30:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2c34:	0d000000 	stceq	0, cr0, [r0, #-0]
    2c38:	00485243 	subeq	r5, r8, r3, asr #4
    2c3c:	6f015103 	svcvs	0x00015103
    2c40:	04000000 	streq	r0, [r0], #-0
    2c44:	5244490d 	subpl	r4, r4, #212992	; 0x34000
    2c48:	01520300 	cmpeq	r2, r0, lsl #6
    2c4c:	0000006f 	andeq	r0, r0, pc, rrx
    2c50:	444f0d08 	strbmi	r0, [pc], #-3336	; 2c58 <__Stack_Size+0x2858>
    2c54:	53030052 	movwpl	r0, #12370	; 0x3052
    2c58:	00006f01 	andeq	r6, r0, r1, lsl #30
    2c5c:	880e0c00 	stmdahi	lr, {sl, fp}
    2c60:	0300000a 	movweq	r0, #10
    2c64:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    2c68:	0d100000 	ldceq	0, cr0, [r0, #-0]
    2c6c:	00525242 	subseq	r5, r2, r2, asr #4
    2c70:	6f015503 	svcvs	0x00015503
    2c74:	14000000 	strne	r0, [r0], #-0
    2c78:	000a450e 	andeq	r4, sl, lr, lsl #10
    2c7c:	01560300 	cmpeq	r6, r0, lsl #6
    2c80:	0000006f 	andeq	r0, r0, pc, rrx
    2c84:	c00f0018 	andgt	r0, pc, r8, lsl r0	; <UNPREDICTABLE>
    2c88:	0300000a 	movweq	r0, #10
    2c8c:	01f80157 	mvnseq	r0, r7, asr r1
    2c90:	240c0000 	strcs	r0, [ip], #-0
    2c94:	5b01eb03 	blpl	7d8a8 <__Stack_Size+0x7d4a8>
    2c98:	0d000003 	stceq	0, cr0, [r0, #-12]
    2c9c:	00315243 	eorseq	r5, r1, r3, asr #4
    2ca0:	7f01ed03 	svcvc	0x0001ed03
    2ca4:	00000000 	andeq	r0, r0, r0
    2ca8:	00056e0e 	andeq	r6, r5, lr, lsl #28
    2cac:	01ee0300 	mvneq	r0, r0, lsl #6
    2cb0:	0000004c 	andeq	r0, r0, ip, asr #32
    2cb4:	52430d02 	subpl	r0, r3, #2, 26	; 0x80
    2cb8:	ef030032 	svc	0x00030032
    2cbc:	00007f01 	andeq	r7, r0, r1, lsl #30
    2cc0:	780e0400 	stmdavc	lr, {sl}
    2cc4:	03000005 	movweq	r0, #5
    2cc8:	004c01f0 	strdeq	r0, [ip], #-16
    2ccc:	0d060000 	stceq	0, cr0, [r6, #-0]
    2cd0:	03005253 	movweq	r5, #595	; 0x253
    2cd4:	007f01f1 	ldrshteq	r0, [pc], #-17
    2cd8:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    2cdc:	00000582 	andeq	r0, r0, r2, lsl #11
    2ce0:	4c01f203 	sfmmi	f7, 1, [r1], {3}
    2ce4:	0a000000 	beq	2cec <__Stack_Size+0x28ec>
    2ce8:	0052440d 	subseq	r4, r2, sp, lsl #8
    2cec:	7f01f303 	svcvc	0x0001f303
    2cf0:	0c000000 	stceq	0, cr0, [r0], {-0}
    2cf4:	00058c0e 	andeq	r8, r5, lr, lsl #24
    2cf8:	01f40300 	mvnseq	r0, r0, lsl #6
    2cfc:	0000004c 	andeq	r0, r0, ip, asr #32
    2d00:	18f30e0e 	ldmne	r3!, {r1, r2, r3, r9, sl, fp}^
    2d04:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    2d08:	00007f01 	andeq	r7, r0, r1, lsl #30
    2d0c:	960e1000 	strls	r1, [lr], -r0
    2d10:	03000005 	movweq	r0, #5
    2d14:	004c01f6 	strdeq	r0, [ip], #-22	; 0xffffffea
    2d18:	0e120000 	cdpeq	0, 1, cr0, cr2, cr0, {0}
    2d1c:	00001249 	andeq	r1, r0, r9, asr #4
    2d20:	7f01f703 	svcvc	0x0001f703
    2d24:	14000000 	strne	r0, [r0], #-0
    2d28:	0005a00e 	andeq	sl, r5, lr
    2d2c:	01f80300 	mvnseq	r0, r0, lsl #6
    2d30:	0000004c 	andeq	r0, r0, ip, asr #32
    2d34:	14b70e16 	ldrtne	r0, [r7], #3606	; 0xe16
    2d38:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    2d3c:	00007f01 	andeq	r7, r0, r1, lsl #30
    2d40:	aa0e1800 	bge	388d48 <__Stack_Size+0x388948>
    2d44:	03000005 	movweq	r0, #5
    2d48:	004c01fa 	strdeq	r0, [ip], #-26	; 0xffffffe6
    2d4c:	0e1a0000 	cdpeq	0, 1, cr0, cr10, cr0, {0}
    2d50:	00001980 	andeq	r1, r0, r0, lsl #19
    2d54:	7f01fb03 	svcvc	0x0001fb03
    2d58:	1c000000 	stcne	0, cr0, [r0], {-0}
    2d5c:	00086a0e 	andeq	r6, r8, lr, lsl #20
    2d60:	01fc0300 	mvnseq	r0, r0, lsl #6
    2d64:	0000004c 	andeq	r0, r0, ip, asr #32
    2d68:	179c0e1e 			; <UNDEFINED> instruction: 0x179c0e1e
    2d6c:	fd030000 	stc2	0, cr0, [r3, #-0]
    2d70:	00007f01 	andeq	r7, r0, r1, lsl #30
    2d74:	be0e2000 	cdplt	0, 0, cr2, cr14, cr0, {0}
    2d78:	03000005 	movweq	r0, #5
    2d7c:	004c01fe 	strdeq	r0, [ip], #-30	; 0xffffffe2
    2d80:	00220000 	eoreq	r0, r2, r0
    2d84:	0019880f 	andseq	r8, r9, pc, lsl #16
    2d88:	01ff0300 	mvnseq	r0, r0, lsl #6
    2d8c:	00000269 	andeq	r0, r0, r9, ror #4
    2d90:	0b03500c 	bleq	d6dc8 <__Stack_Size+0xd69c8>
    2d94:	00057802 	andeq	r7, r5, r2, lsl #16
    2d98:	52430d00 	subpl	r0, r3, #0, 26
    2d9c:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    2da0:	00007f02 	andeq	r7, r0, r2, lsl #30
    2da4:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
    2da8:	03000005 	movweq	r0, #5
    2dac:	004c020e 	subeq	r0, ip, lr, lsl #4
    2db0:	0d020000 	stceq	0, cr0, [r2, #-0]
    2db4:	00325243 	eorseq	r5, r2, r3, asr #4
    2db8:	7f020f03 	svcvc	0x00020f03
    2dbc:	04000000 	streq	r0, [r0], #-0
    2dc0:	0005780e 	andeq	r7, r5, lr, lsl #16
    2dc4:	02100300 	andseq	r0, r0, #0, 6
    2dc8:	0000004c 	andeq	r0, r0, ip, asr #32
    2dcc:	03170e06 	tsteq	r7, #6, 28	; 0x60
    2dd0:	11030000 	mrsne	r0, (UNDEF: 3)
    2dd4:	00007f02 	andeq	r7, r0, r2, lsl #30
    2dd8:	820e0800 	andhi	r0, lr, #0, 16
    2ddc:	03000005 	movweq	r0, #5
    2de0:	004c0212 	subeq	r0, ip, r2, lsl r2
    2de4:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    2de8:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    2dec:	7f021303 	svcvc	0x00021303
    2df0:	0c000000 	stceq	0, cr0, [r0], {-0}
    2df4:	00058c0e 	andeq	r8, r5, lr, lsl #24
    2df8:	02140300 	andseq	r0, r4, #0, 6
    2dfc:	0000004c 	andeq	r0, r0, ip, asr #32
    2e00:	52530d0e 	subspl	r0, r3, #896	; 0x380
    2e04:	02150300 	andseq	r0, r5, #0, 6
    2e08:	0000007f 	andeq	r0, r0, pc, ror r0
    2e0c:	05960e10 	ldreq	r0, [r6, #3600]	; 0xe10
    2e10:	16030000 	strne	r0, [r3], -r0
    2e14:	00004c02 	andeq	r4, r0, r2, lsl #24
    2e18:	450d1200 	strmi	r1, [sp, #-512]	; 0x200
    2e1c:	03005247 	movweq	r5, #583	; 0x247
    2e20:	007f0217 	rsbseq	r0, pc, r7, lsl r2	; <UNPREDICTABLE>
    2e24:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    2e28:	000005a0 	andeq	r0, r0, r0, lsr #11
    2e2c:	4c021803 	stcmi	8, cr1, [r2], {3}
    2e30:	16000000 	strne	r0, [r0], -r0
    2e34:	0001dd0e 	andeq	sp, r1, lr, lsl #26
    2e38:	02190300 	andseq	r0, r9, #0, 6
    2e3c:	0000007f 	andeq	r0, r0, pc, ror r0
    2e40:	05aa0e18 	streq	r0, [sl, #3608]!	; 0xe18
    2e44:	1a030000 	bne	c2e4c <__Stack_Size+0xc2a4c>
    2e48:	00004c02 	andeq	r4, r0, r2, lsl #24
    2e4c:	e30e1a00 	movw	r1, #59904	; 0xea00
    2e50:	03000001 	movweq	r0, #1
    2e54:	007f021b 	rsbseq	r0, pc, fp, lsl r2	; <UNPREDICTABLE>
    2e58:	0e1c0000 	cdpeq	0, 1, cr0, cr12, cr0, {0}
    2e5c:	0000086a 	andeq	r0, r0, sl, ror #16
    2e60:	4c021c03 	stcmi	12, cr1, [r2], {3}
    2e64:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2e68:	0002c60e 	andeq	ip, r2, lr, lsl #12
    2e6c:	021d0300 	andseq	r0, sp, #0, 6
    2e70:	0000007f 	andeq	r0, r0, pc, ror r0
    2e74:	05be0e20 	ldreq	r0, [lr, #3616]!	; 0xe20
    2e78:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    2e7c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2e80:	430d2200 	movwmi	r2, #53760	; 0xd200
    2e84:	0300544e 	movweq	r5, #1102	; 0x44e
    2e88:	007f021f 	rsbseq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
    2e8c:	0e240000 	cdpeq	0, 2, cr0, cr4, cr0, {0}
    2e90:	000005c8 	andeq	r0, r0, r8, asr #11
    2e94:	4c022003 	stcmi	0, cr2, [r2], {3}
    2e98:	26000000 	strcs	r0, [r0], -r0
    2e9c:	4353500d 	cmpmi	r3, #13
    2ea0:	02210300 	eoreq	r0, r1, #0, 6
    2ea4:	0000007f 	andeq	r0, r0, pc, ror r0
    2ea8:	073f0e28 	ldreq	r0, [pc, -r8, lsr #28]!
    2eac:	22030000 	andcs	r0, r3, #0
    2eb0:	00004c02 	andeq	r4, r0, r2, lsl #24
    2eb4:	410d2a00 	tstmi	sp, r0, lsl #20
    2eb8:	03005252 	movweq	r5, #594	; 0x252
    2ebc:	007f0223 	rsbseq	r0, pc, r3, lsr #4
    2ec0:	0e2c0000 	cdpeq	0, 2, cr0, cr12, cr0, {0}
    2ec4:	0000074a 	andeq	r0, r0, sl, asr #14
    2ec8:	4c022403 	cfstrsmi	mvf2, [r2], {3}
    2ecc:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    2ed0:	5243520d 	subpl	r5, r3, #-805306368	; 0xd0000000
    2ed4:	02250300 	eoreq	r0, r5, #0, 6
    2ed8:	0000007f 	andeq	r0, r0, pc, ror r0
    2edc:	07550e30 	smmlareq	r5, r0, lr, r0
    2ee0:	26030000 	strcs	r0, [r3], -r0
    2ee4:	00004c02 	andeq	r4, r0, r2, lsl #24
    2ee8:	c90e3200 	stmdbgt	lr, {r9, ip, sp}
    2eec:	03000001 	movweq	r0, #1
    2ef0:	007f0227 	rsbseq	r0, pc, r7, lsr #4
    2ef4:	0e340000 	cdpeq	0, 3, cr0, cr4, cr0, {0}
    2ef8:	00000760 	andeq	r0, r0, r0, ror #14
    2efc:	4c022803 	stcmi	8, cr2, [r2], {3}
    2f00:	36000000 	strcc	r0, [r0], -r0
    2f04:	0001ce0e 	andeq	ip, r1, lr, lsl #28
    2f08:	02290300 	eoreq	r0, r9, #0, 6
    2f0c:	0000007f 	andeq	r0, r0, pc, ror r0
    2f10:	076b0e38 			; <UNDEFINED> instruction: 0x076b0e38
    2f14:	2a030000 	bcs	c2f1c <__Stack_Size+0xc2b1c>
    2f18:	00004c02 	andeq	r4, r0, r2, lsl #24
    2f1c:	d30e3a00 	movwle	r3, #59904	; 0xea00
    2f20:	03000001 	movweq	r0, #1
    2f24:	007f022b 	rsbseq	r0, pc, fp, lsr #4
    2f28:	0e3c0000 	cdpeq	0, 3, cr0, cr12, cr0, {0}
    2f2c:	00000776 	andeq	r0, r0, r6, ror r7
    2f30:	4c022c03 	stcmi	12, cr2, [r2], {3}
    2f34:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    2f38:	0001d80e 	andeq	sp, r1, lr, lsl #16
    2f3c:	022d0300 	eoreq	r0, sp, #0, 6
    2f40:	0000007f 	andeq	r0, r0, pc, ror r0
    2f44:	07810e40 	streq	r0, [r1, r0, asr #28]
    2f48:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    2f4c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2f50:	880e4200 	stmdahi	lr, {r9, lr}
    2f54:	03000001 	movweq	r0, #1
    2f58:	007f022f 	rsbseq	r0, pc, pc, lsr #4
    2f5c:	0e440000 	cdpeq	0, 4, cr0, cr4, cr0, {0}
    2f60:	0000078c 	andeq	r0, r0, ip, lsl #15
    2f64:	4c023003 	stcmi	0, cr3, [r2], {3}
    2f68:	46000000 	strmi	r0, [r0], -r0
    2f6c:	5243440d 	subpl	r4, r3, #218103808	; 0xd000000
    2f70:	02310300 	eorseq	r0, r1, #0, 6
    2f74:	0000007f 	andeq	r0, r0, pc, ror r0
    2f78:	07970e48 	ldreq	r0, [r7, r8, asr #28]
    2f7c:	32030000 	andcc	r0, r3, #0
    2f80:	00004c02 	andeq	r4, r0, r2, lsl #24
    2f84:	ec0e4a00 	stc	10, cr4, [lr], {-0}
    2f88:	03000005 	movweq	r0, #5
    2f8c:	007f0233 	rsbseq	r0, pc, r3, lsr r2	; <UNPREDICTABLE>
    2f90:	0e4c0000 	cdpeq	0, 4, cr0, cr12, cr0, {0}
    2f94:	000007a2 	andeq	r0, r0, r2, lsr #15
    2f98:	4c023403 	cfstrsmi	mvf3, [r2], {3}
    2f9c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    2fa0:	016f0f00 	cmneq	pc, r0, lsl #30
    2fa4:	35030000 	strcc	r0, [r3, #-0]
    2fa8:	00036702 	andeq	r6, r3, r2, lsl #14
    2fac:	031c0c00 	tsteq	ip, #0, 24
    2fb0:	06420238 			; <UNDEFINED> instruction: 0x06420238
    2fb4:	530d0000 	movwpl	r0, #53248	; 0xd000
    2fb8:	3a030052 	bcc	c3108 <__Stack_Size+0xc2d08>
    2fbc:	00007f02 	andeq	r7, r0, r2, lsl #30
    2fc0:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
    2fc4:	03000005 	movweq	r0, #5
    2fc8:	004c023b 	subeq	r0, ip, fp, lsr r2
    2fcc:	0d020000 	stceq	0, cr0, [r2, #-0]
    2fd0:	03005244 	movweq	r5, #580	; 0x244
    2fd4:	007f023c 	rsbseq	r0, pc, ip, lsr r2	; <UNPREDICTABLE>
    2fd8:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    2fdc:	00000578 	andeq	r0, r0, r8, ror r5
    2fe0:	4c023d03 	stcmi	13, cr3, [r2], {3}
    2fe4:	06000000 	streq	r0, [r0], -r0
    2fe8:	5252420d 	subspl	r4, r2, #-805306368	; 0xd0000000
    2fec:	023e0300 	eorseq	r0, lr, #0, 6
    2ff0:	0000007f 	andeq	r0, r0, pc, ror r0
    2ff4:	05820e08 	streq	r0, [r2, #3592]	; 0xe08
    2ff8:	3f030000 	svccc	0x00030000
    2ffc:	00004c02 	andeq	r4, r0, r2, lsl #24
    3000:	430d0a00 	movwmi	r0, #55808	; 0xda00
    3004:	03003152 	movweq	r3, #338	; 0x152
    3008:	007f0240 	rsbseq	r0, pc, r0, asr #4
    300c:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    3010:	0000058c 	andeq	r0, r0, ip, lsl #11
    3014:	4c024103 	stfmis	f4, [r2], {3}
    3018:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    301c:	3252430d 	subscc	r4, r2, #872415232	; 0x34000000
    3020:	02420300 	subeq	r0, r2, #0, 6
    3024:	0000007f 	andeq	r0, r0, pc, ror r0
    3028:	05960e10 	ldreq	r0, [r6, #3600]	; 0xe10
    302c:	43030000 	movwmi	r0, #12288	; 0x3000
    3030:	00004c02 	andeq	r4, r0, r2, lsl #24
    3034:	430d1200 	movwmi	r1, #53760	; 0xd200
    3038:	03003352 	movweq	r3, #850	; 0x352
    303c:	007f0244 	rsbseq	r0, pc, r4, asr #4
    3040:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    3044:	000005a0 	andeq	r0, r0, r0, lsr #11
    3048:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    304c:	16000000 	strne	r0, [r0], -r0
    3050:	0009f10e 	andeq	pc, r9, lr, lsl #2
    3054:	02460300 	subeq	r0, r6, #0, 6
    3058:	0000007f 	andeq	r0, r0, pc, ror r0
    305c:	05aa0e18 	streq	r0, [sl, #3608]!	; 0xe18
    3060:	47030000 	strmi	r0, [r3, -r0]
    3064:	00004c02 	andeq	r4, r0, r2, lsl #24
    3068:	0f001a00 	svceq	0x00001a00
    306c:	0000095f 	andeq	r0, r0, pc, asr r9
    3070:	84024803 	strhi	r4, [r2], #-2051	; 0x803
    3074:	09000005 	stmdbeq	r0, {r0, r2}
    3078:	9f1a0414 	svcls	0x001a0414
    307c:	0b000006 	bleq	309c <__Stack_Size+0x2c9c>
    3080:	000017a2 	andeq	r1, r0, r2, lsr #15
    3084:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    3088:	0b000000 	bleq	3090 <__Stack_Size+0x2c90>
    308c:	00001412 	andeq	r1, r0, r2, lsl r4
    3090:	00c41d04 	sbceq	r1, r4, r4, lsl #26
    3094:	0b040000 	bleq	10309c <__Stack_Size+0x102c9c>
    3098:	00001543 	andeq	r1, r0, r3, asr #10
    309c:	00c41e04 	sbceq	r1, r4, r4, lsl #28
    30a0:	0b050000 	bleq	1430a8 <__Stack_Size+0x142ca8>
    30a4:	000019d3 	ldrdeq	r1, [r0], -r3
    30a8:	003a1f04 	eorseq	r1, sl, r4, lsl #30
    30ac:	0b080000 	bleq	2030b4 <__Stack_Size+0x202cb4>
    30b0:	00001852 	andeq	r1, r0, r2, asr r8
    30b4:	003a2004 	eorseq	r2, sl, r4
    30b8:	0b0c0000 	bleq	3030c0 <__Stack_Size+0x302cc0>
    30bc:	0000158c 	andeq	r1, r0, ip, lsl #11
    30c0:	005e2104 	subseq	r2, lr, r4, lsl #2
    30c4:	00100000 	andseq	r0, r0, r0
    30c8:	00134004 	andseq	r4, r3, r4
    30cc:	4e220400 	cdpmi	4, 2, cr0, cr2, cr0, {0}
    30d0:	06000006 	streq	r0, [r0], -r6
    30d4:	c5230501 	strgt	r0, [r3, #-1281]!	; 0x501
    30d8:	07000006 	streq	r0, [r0, -r6]
    30dc:	000013ec 	andeq	r1, r0, ip, ror #7
    30e0:	13300701 	teqne	r0, #262144	; 0x40000
    30e4:	07020000 	streq	r0, [r2, -r0]
    30e8:	0000193c 	andeq	r1, r0, ip, lsr r9
    30ec:	f8040003 			; <UNDEFINED> instruction: 0xf8040003
    30f0:	05000017 	streq	r0, [r0, #-23]
    30f4:	0006aa27 	andeq	sl, r6, r7, lsr #20
    30f8:	05010600 	streq	r0, [r1, #-1536]	; 0x600
    30fc:	00070a2e 	andeq	r0, r7, lr, lsr #20
    3100:	18150700 	ldmdane	r5, {r8, r9, sl}
    3104:	07000000 	streq	r0, [r0, -r0]
    3108:	00001a89 	andeq	r1, r0, r9, lsl #21
    310c:	14590704 	ldrbne	r0, [r9], #-1796	; 0x704
    3110:	07280000 	streq	r0, [r8, -r0]!
    3114:	00001467 	andeq	r1, r0, r7, ror #8
    3118:	860700c8 	strhi	r0, [r7], -r8, asr #1
    311c:	14000014 	strne	r0, [r0], #-20
    3120:	00113c07 	andseq	r3, r1, r7, lsl #24
    3124:	6c071000 	stcvs	0, cr1, [r7], {-0}
    3128:	1c000017 	stcne	0, cr0, [r0], {23}
    312c:	00183707 	andseq	r3, r8, r7, lsl #14
    3130:	04001800 	streq	r1, [r0], #-2048	; 0x800
    3134:	00001880 	andeq	r1, r0, r0, lsl #17
    3138:	06d03605 	ldrbeq	r3, [r0], r5, lsl #12
    313c:	04090000 	streq	r0, [r9], #-0
    3140:	07423e05 	strbeq	r3, [r2, -r5, lsl #28]
    3144:	e70b0000 	str	r0, [fp, -r0]
    3148:	05000011 	streq	r0, [r0, #-17]
    314c:	00004c40 	andeq	r4, r0, r0, asr #24
    3150:	470b0000 	strmi	r0, [fp, -r0]
    3154:	05000018 	streq	r0, [r0, #-24]
    3158:	0006c541 	andeq	ip, r6, r1, asr #10
    315c:	ce0b0200 	cdpgt	2, 0, cr0, cr11, cr0, {0}
    3160:	05000011 	streq	r0, [r0, #-17]
    3164:	00070a42 	andeq	r0, r7, r2, asr #20
    3168:	04000300 	streq	r0, [r0], #-768	; 0x300
    316c:	00001902 	andeq	r1, r0, r2, lsl #18
    3170:	07154305 	ldreq	r4, [r5, -r5, lsl #6]
    3174:	04090000 	streq	r0, [r9], #-0
    3178:	07861a06 	streq	r1, [r6, r6, lsl #20]
    317c:	0b0b0000 	bleq	2c3184 <__Stack_Size+0x2c2d84>
    3180:	06000017 			; <UNDEFINED> instruction: 0x06000017
    3184:	00005e1c 	andeq	r5, r0, ip, lsl lr
    3188:	5a0b0000 	bpl	2c3190 <__Stack_Size+0x2c2d90>
    318c:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    3190:	00005e1d 	andeq	r5, r0, sp, lsl lr
    3194:	940b0100 	strls	r0, [fp], #-256	; 0x100
    3198:	06000019 			; <UNDEFINED> instruction: 0x06000019
    319c:	00005e1e 	andeq	r5, r0, lr, lsl lr
    31a0:	970b0200 	strls	r0, [fp, -r0, lsl #4]
    31a4:	06000014 			; <UNDEFINED> instruction: 0x06000014
    31a8:	0000c41f 	andeq	ip, r0, pc, lsl r4
    31ac:	04000300 	streq	r0, [r0], #-768	; 0x300
    31b0:	000013d3 	ldrdeq	r1, [r0], -r3
    31b4:	074d2006 	strbeq	r2, [sp, -r6]
    31b8:	12090000 	andne	r0, r9, #0
    31bc:	08061a07 	stmdaeq	r6, {r0, r1, r2, r9, fp, ip}
    31c0:	a30b0000 	movwge	r0, #45056	; 0xb000
    31c4:	07000013 	smladeq	r0, r3, r0, r0
    31c8:	00004c1c 	andeq	r4, r0, ip, lsl ip
    31cc:	b10b0000 	mrslt	r0, (UNDEF: 11)
    31d0:	07000015 	smladeq	r0, r5, r0, r0
    31d4:	00004c1d 	andeq	r4, r0, sp, lsl ip
    31d8:	7c0b0200 	sfmvc	f0, 4, [fp], {-0}
    31dc:	0700001a 	smladeq	r0, sl, r0, r0
    31e0:	00004c1e 	andeq	r4, r0, lr, lsl ip
    31e4:	c20b0400 	andgt	r0, fp, #0, 8
    31e8:	0700001a 	smladeq	r0, sl, r0, r0
    31ec:	00004c1f 	andeq	r4, r0, pc, lsl ip
    31f0:	5a0b0600 	bpl	2c49f8 <__Stack_Size+0x2c45f8>
    31f4:	07000016 	smladeq	r0, r6, r0, r0
    31f8:	00004c20 	andeq	r4, r0, r0, lsr #24
    31fc:	f00b0800 			; <UNDEFINED> instruction: 0xf00b0800
    3200:	07000011 	smladeq	r0, r1, r0, r0
    3204:	00004c21 	andeq	r4, r0, r1, lsr #24
    3208:	f50b0a00 			; <UNDEFINED> instruction: 0xf50b0a00
    320c:	07000016 	smladeq	r0, r6, r0, r0
    3210:	00004c22 	andeq	r4, r0, r2, lsr #24
    3214:	a40b0c00 	strge	r0, [fp], #-3072	; 0xc00
    3218:	07000012 	smladeq	r0, r2, r0, r0
    321c:	00004c23 	andeq	r4, r0, r3, lsr #24
    3220:	500b0e00 	andpl	r0, fp, r0, lsl #28
    3224:	07000012 	smladeq	r0, r2, r0, r0
    3228:	00004c24 	andeq	r4, r0, r4, lsr #24
    322c:	04001000 	streq	r1, [r0], #-0
    3230:	00001891 	muleq	r0, r1, r8
    3234:	07912507 	ldreq	r2, [r1, r7, lsl #10]
    3238:	0a090000 	beq	243240 <__Stack_Size+0x242e40>
    323c:	08561b08 	ldmdaeq	r6, {r3, r8, r9, fp, ip}^
    3240:	9d0b0000 	stcls	0, cr0, [fp, #-0]
    3244:	08000011 	stmdaeq	r0, {r0, r4}
    3248:	00004c1d 	andeq	r4, r0, sp, lsl ip
    324c:	ba0b0000 	blt	2c3254 <__Stack_Size+0x2c2e54>
    3250:	08000015 	stmdaeq	r0, {r0, r2, r4}
    3254:	00004c1e 	andeq	r4, r0, lr, lsl ip
    3258:	1b0b0200 	blne	2c3a60 <__Stack_Size+0x2c3660>
    325c:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
    3260:	00004c1f 	andeq	r4, r0, pc, lsl ip
    3264:	760b0400 	strvc	r0, [fp], -r0, lsl #8
    3268:	08000013 	stmdaeq	r0, {r0, r1, r4}
    326c:	00004c20 	andeq	r4, r0, r0, lsr #24
    3270:	d20b0600 	andle	r0, fp, #0, 12
    3274:	08000014 	stmdaeq	r0, {r2, r4}
    3278:	00005e21 	andeq	r5, r0, r1, lsr #28
    327c:	04000800 	streq	r0, [r0], #-2048	; 0x800
    3280:	000019f3 	strdeq	r1, [r0], -r3
    3284:	08112208 	ldmdaeq	r1, {r3, r9, sp}
    3288:	10090000 	andne	r0, r9, r0
    328c:	08ca2508 	stmiaeq	sl, {r3, r8, sl, sp}^
    3290:	0a0b0000 	beq	2c3298 <__Stack_Size+0x2c2e98>
    3294:	08000018 	stmdaeq	r0, {r3, r4}
    3298:	00004c27 	andeq	r4, r0, r7, lsr #24
    329c:	b10b0000 	mrslt	r0, (UNDEF: 11)
    32a0:	08000013 	stmdaeq	r0, {r0, r1, r4}
    32a4:	00004c28 	andeq	r4, r0, r8, lsr #24
    32a8:	a10b0200 	mrsge	r0, R11_fiq
    32ac:	08000018 	stmdaeq	r0, {r3, r4}
    32b0:	00004c29 	andeq	r4, r0, r9, lsr #24
    32b4:	5d0b0400 	cfstrspl	mvf0, [fp, #-0]
    32b8:	08000013 	stmdaeq	r0, {r0, r1, r4}
    32bc:	00004c2a 	andeq	r4, r0, sl, lsr #24
    32c0:	d80b0600 	stmdale	fp, {r9, sl}
    32c4:	08000011 	stmdaeq	r0, {r0, r4}
    32c8:	00004c2b 	andeq	r4, r0, fp, lsr #24
    32cc:	fa0b0800 	blx	2c52d4 <__Stack_Size+0x2c4ed4>
    32d0:	08000014 	stmdaeq	r0, {r2, r4}
    32d4:	00004c2c 	andeq	r4, r0, ip, lsr #24
    32d8:	d90b0a00 	stmdble	fp, {r9, fp}
    32dc:	08000012 	stmdaeq	r0, {r1, r4}
    32e0:	00004c2d 	andeq	r4, r0, sp, lsr #24
    32e4:	8b0b0c00 	blhi	2c62ec <__Stack_Size+0x2c5eec>
    32e8:	08000016 	stmdaeq	r0, {r1, r2, r4}
    32ec:	00004c2e 	andeq	r4, r0, lr, lsr #24
    32f0:	04000e00 	streq	r0, [r0], #-3584	; 0xe00
    32f4:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
    32f8:	08612f08 	stmdaeq	r1!, {r3, r8, r9, sl, fp, sp}^
    32fc:	10090000 	andne	r0, r9, r0
    3300:	09261a09 	stmdbeq	r6!, {r0, r3, r9, fp, ip}
    3304:	670b0000 	strvs	r0, [fp, -r0]
    3308:	09000013 	stmdbeq	r0, {r0, r1, r4}
    330c:	00003a1c 	andeq	r3, r0, ip, lsl sl
    3310:	700b0000 	andvc	r0, fp, r0
    3314:	09000012 	stmdbeq	r0, {r1, r4}
    3318:	00004c1d 	andeq	r4, r0, sp, lsl ip
    331c:	950b0400 	strls	r0, [fp, #-1024]	; 0x400
    3320:	09000012 	stmdbeq	r0, {r1, r4}
    3324:	00004c1e 	andeq	r4, r0, lr, lsl ip
    3328:	af0b0600 	svcge	0x000b0600
    332c:	09000019 	stmdbeq	r0, {r0, r3, r4}
    3330:	00004c1f 	andeq	r4, r0, pc, lsl ip
    3334:	ca0b0800 	bgt	2c533c <__Stack_Size+0x2c4f3c>
    3338:	09000015 	stmdbeq	r0, {r0, r2, r4}
    333c:	00004c20 	andeq	r4, r0, r0, lsr #24
    3340:	2e0b0a00 	vmlacs.f32	s0, s22, s0
    3344:	09000016 	stmdbeq	r0, {r1, r2, r4}
    3348:	00004c21 	andeq	r4, r0, r1, lsr #24
    334c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    3350:	000014e8 	andeq	r1, r0, r8, ror #9
    3354:	08d52209 	ldmeq	r5, {r0, r3, r9, sp}^
    3358:	fd100000 	ldc2	0, cr0, [r0, #-0]
    335c:	01000013 	tsteq	r0, r3, lsl r0
    3360:	0010b86d 	andseq	fp, r0, sp, ror #16
    3364:	00008408 	andeq	r8, r0, r8, lsl #8
    3368:	1d9c0100 	ldfnes	f0, [ip]
    336c:	1100000a 	tstne	r0, sl
    3370:	000018dd 	ldrdeq	r1, [r0], -sp
    3374:	08567001 	ldmdaeq	r6, {r0, ip, sp, lr}^
    3378:	91020000 	mrsls	r0, (UNDEF: 2)
    337c:	14be1154 	ldrtne	r1, [lr], #340	; 0x154
    3380:	73010000 	movwvc	r0, #4096	; 0x1000
    3384:	000008ca 	andeq	r0, r0, sl, asr #17
    3388:	12609102 	rsbne	r9, r0, #-2147483648	; 0x80000000
    338c:	080010c4 	stmdaeq	r0, {r2, r6, r7, ip}
    3390:	000015f8 	strdeq	r1, [r0], -r8
    3394:	00000976 	andeq	r0, r0, r6, ror r9
    3398:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    339c:	12005491 	andne	r5, r0, #-1862270976	; 0x91000000
    33a0:	080010ca 	stmdaeq	r0, {r1, r3, r6, r7, ip}
    33a4:	00001610 	andeq	r1, r0, r0, lsl r6
    33a8:	0000098a 	andeq	r0, r0, sl, lsl #19
    33ac:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    33b0:	12006091 	andne	r6, r0, #145	; 0x91
    33b4:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
    33b8:	00001628 	andeq	r1, r0, r8, lsr #12
    33bc:	0000099e 	muleq	r0, lr, r9
    33c0:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    33c4:	12000074 	andne	r0, r0, #116	; 0x74
    33c8:	080010f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip}
    33cc:	00001640 	andeq	r1, r0, r0, asr #12
    33d0:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    33d4:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    33d8:	01135491 			; <UNDEFINED> instruction: 0x01135491
    33dc:	00740250 	rsbseq	r0, r4, r0, asr r2
    33e0:	111c1200 	tstne	ip, r0, lsl #4
    33e4:	16570800 	ldrbne	r0, [r7], -r0, lsl #16
    33e8:	09d20000 	ldmibeq	r2, {}^	; <UNPREDICTABLE>
    33ec:	01130000 	tsteq	r3, r0
    33f0:	60910251 	addsvs	r0, r1, r1, asr r2
    33f4:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    33f8:	12000074 	andne	r0, r0, #116	; 0x74
    33fc:	08001124 	stmdaeq	r0, {r2, r5, r8, ip}
    3400:	0000166e 	andeq	r1, r0, lr, ror #12
    3404:	000009ec 	andeq	r0, r0, ip, ror #19
    3408:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    340c:	01130075 	tsteq	r3, r5, ror r0
    3410:	00740250 	rsbseq	r0, r4, r0, asr r2
    3414:	112c1200 			; <UNDEFINED> instruction: 0x112c1200
    3418:	16850800 	strne	r0, [r5], r0, lsl #16
    341c:	0a060000 	beq	183424 <__Stack_Size+0x183024>
    3420:	01130000 	tsteq	r3, r0
    3424:	00760251 	rsbseq	r0, r6, r1, asr r2
    3428:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    342c:	14000074 	strne	r0, [r0], #-116	; 0x74
    3430:	08001134 	stmdaeq	r0, {r2, r4, r5, r8, ip}
    3434:	0000169c 	muleq	r0, ip, r6
    3438:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    343c:	01130076 	tsteq	r3, r6, ror r0
    3440:	00740250 	rsbseq	r0, r4, r0, asr r2
    3444:	7c100000 	ldcvc	0, cr0, [r0], {-0}
    3448:	01000017 	tsteq	r0, r7, lsl r0
    344c:	00113c91 	mulseq	r1, r1, ip
    3450:	00008c08 	andeq	r8, r0, r8, lsl #24
    3454:	339c0100 	orrscc	r0, ip, #0, 2
    3458:	1100000b 	tstne	r0, fp
    345c:	000018dd 	ldrdeq	r1, [r0], -sp
    3460:	08569301 	ldmdaeq	r6, {r0, r8, r9, ip, pc}^
    3464:	91020000 	mrsls	r0, (UNDEF: 2)
    3468:	14be115c 	ldrtne	r1, [lr], #348	; 0x15c
    346c:	94010000 	strls	r0, [r1], #-0
    3470:	000008ca 	andeq	r0, r0, sl, asr #17
    3474:	12689102 	rsbne	r9, r8, #-2147483648	; 0x80000000
    3478:	08001146 	stmdaeq	r0, {r1, r2, r6, r8, ip}
    347c:	000015f8 	strdeq	r1, [r0], -r8
    3480:	00000a62 	andeq	r0, r0, r2, ror #20
    3484:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3488:	12005c91 	andne	r5, r0, #37120	; 0x9100
    348c:	0800114c 	stmdaeq	r0, {r2, r3, r6, r8, ip}
    3490:	00001610 	andeq	r1, r0, r0, lsl r6
    3494:	00000a76 	andeq	r0, r0, r6, ror sl
    3498:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    349c:	12006891 	andne	r6, r0, #9502720	; 0x910000
    34a0:	08001154 	stmdaeq	r0, {r2, r4, r6, r8, ip}
    34a4:	00001628 	andeq	r1, r0, r8, lsr #12
    34a8:	00000a8b 	andeq	r0, r0, fp, lsl #21
    34ac:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    34b0:	00244a40 	eoreq	r4, r4, r0, asr #20
    34b4:	00117412 	andseq	r7, r1, r2, lsl r4
    34b8:	00164008 	andseq	r4, r6, r8
    34bc:	000aa600 	andeq	sl, sl, r0, lsl #12
    34c0:	51011300 	mrspl	r1, SP_irq
    34c4:	135c9102 	cmpne	ip, #-2147483648	; 0x80000000
    34c8:	40035001 	andmi	r5, r3, r1
    34cc:	1200244a 	andne	r2, r0, #1241513984	; 0x4a000000
    34d0:	08001182 	stmdaeq	r0, {r1, r7, r8, ip}
    34d4:	000016b3 			; <UNDEFINED> instruction: 0x000016b3
    34d8:	00000ac7 	andeq	r0, r0, r7, asr #21
    34dc:	01520113 	cmpeq	r2, r3, lsl r1
    34e0:	51011331 	tstpl	r1, r1, lsr r3
    34e4:	02d20a03 	sbcseq	r0, r2, #12288	; 0x3000
    34e8:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    34ec:	00244a40 	eoreq	r4, r4, r0, asr #20
    34f0:	0011a012 	andseq	sl, r1, r2, lsl r0
    34f4:	00165708 	andseq	r5, r6, r8, lsl #14
    34f8:	000ae200 	andeq	lr, sl, r0, lsl #4
    34fc:	51011300 	mrspl	r1, SP_irq
    3500:	13689102 	cmnne	r8, #-2147483648	; 0x80000000
    3504:	40035001 	andmi	r5, r3, r1
    3508:	1200244a 	andne	r2, r0, #1241513984	; 0x4a000000
    350c:	080011aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, ip}
    3510:	0000166e 	andeq	r1, r0, lr, ror #12
    3514:	00000afd 	strdeq	r0, [r0], -sp
    3518:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    351c:	01130074 	tsteq	r3, r4, ror r0
    3520:	4a400350 	bmi	1004268 <__Stack_Size+0x1003e68>
    3524:	b6120024 	ldrlt	r0, [r2], -r4, lsr #32
    3528:	cf080011 	svcgt	0x00080011
    352c:	1c000016 	stcne	0, cr0, [r0], {22}
    3530:	1300000b 	movwne	r0, #11
    3534:	31015201 	tstcc	r1, r1, lsl #4
    3538:	01510113 	cmpeq	r1, r3, lsl r1
    353c:	50011340 	andpl	r1, r1, r0, asr #6
    3540:	244a4003 	strbcs	r4, [sl], #-3
    3544:	11c01400 	bicne	r1, r0, r0, lsl #8
    3548:	16850800 	strne	r0, [r5], r0, lsl #16
    354c:	01130000 	tsteq	r3, r0
    3550:	13310151 	teqne	r1, #1073741844	; 0x40000014
    3554:	40035001 	andmi	r5, r3, r1
    3558:	0000244a 	andeq	r2, r0, sl, asr #8
    355c:	00166310 	andseq	r6, r6, r0, lsl r3
    3560:	c8d20100 	ldmgt	r2, {r8}^
    3564:	14080011 	strne	r0, [r8], #-17
    3568:	01000000 	mrseq	r0, (UNDEF: 0)
    356c:	000b6d9c 	muleq	fp, ip, sp
    3570:	11d21200 	bicsne	r1, r2, r0, lsl #4
    3574:	16eb0800 	strbtne	r0, [fp], r0, lsl #16
    3578:	0b5d0000 	bleq	1743580 <__Stack_Size+0x1743180>
    357c:	01130000 	tsteq	r3, r0
    3580:	280a0350 	stmdacs	sl, {r4, r6, r8, r9}
    3584:	dc150023 	ldcle	0, cr0, [r5], {35}	; 0x23
    3588:	fc080011 	stc2	0, cr0, [r8], {17}
    358c:	13000016 	movwne	r0, #22
    3590:	31015001 	tstcc	r1, r1
    3594:	79100000 	ldmdbvc	r0, {}	; <UNPREDICTABLE>
    3598:	01000016 	tsteq	r0, r6, lsl r0
    359c:	0011dce5 	andseq	sp, r1, r5, ror #25
    35a0:	00008408 	andeq	r8, r0, r8, lsl #8
    35a4:	c39c0100 	orrsgt	r0, ip, #0, 2
    35a8:	1600000c 	strne	r0, [r0], -ip
    35ac:	00001acb 	andeq	r1, r0, fp, asr #21
    35b0:	00e4e701 	rsceq	lr, r4, r1, lsl #14
    35b4:	08fa0000 	ldmeq	sl!, {}^	; <UNPREDICTABLE>
    35b8:	e2170000 	ands	r0, r7, #0
    35bc:	0d080011 	stceq	0, cr0, [r8, #-68]	; 0xffffffbc
    35c0:	12000017 	andne	r0, r0, #23
    35c4:	080011ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, ip}
    35c8:	00001714 	andeq	r1, r0, r4, lsl r7
    35cc:	00000baf 	andeq	r0, r0, pc, lsr #23
    35d0:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    35d4:	00243c40 	eoreq	r3, r4, r0, asr #24
    35d8:	0011ee17 	andseq	lr, r1, r7, lsl lr
    35dc:	00172508 	andseq	r2, r7, r8, lsl #10
    35e0:	11fe1200 	mvnsne	r1, r0, lsl #4
    35e4:	17300800 	ldrne	r0, [r0, -r0, lsl #16]!
    35e8:	0bd20000 	bleq	ff4835f0 <SCS_BASE+0x1f4755f0>
    35ec:	01130000 	tsteq	r3, r0
    35f0:	13310151 	teqne	r1, #1073741844	; 0x40000014
    35f4:	0a035001 	beq	d7600 <__Stack_Size+0xd7200>
    35f8:	12006e3d 	andne	r6, r0, #976	; 0x3d0
    35fc:	08001206 	stmdaeq	r0, {r1, r2, r9, ip}
    3600:	00001747 	andeq	r1, r0, r7, asr #14
    3604:	00000bee 	andeq	r0, r0, lr, ror #23
    3608:	01510113 	cmpeq	r1, r3, lsl r1
    360c:	50011331 	andpl	r1, r1, r1, lsr r3
    3610:	400f0c05 	andmi	r0, pc, r5, lsl #24
    3614:	18001814 	stmdane	r0, {r2, r4, fp, ip}
    3618:	08001210 	stmdaeq	r0, {r4, r9, ip}
    361c:	0000175e 	andeq	r1, r0, lr, asr r7
    3620:	00000c01 	andeq	r0, r0, r1, lsl #24
    3624:	01500113 	cmpeq	r0, r3, lsl r1
    3628:	16120031 			; <UNDEFINED> instruction: 0x16120031
    362c:	6f080012 	svcvs	0x00080012
    3630:	14000017 	strne	r0, [r0], #-23
    3634:	1300000c 	movwne	r0, #12
    3638:	40015001 	andmi	r5, r1, r1
    363c:	121c1200 	andsne	r1, ip, #0, 4
    3640:	17800800 	strne	r0, [r0, r0, lsl #16]
    3644:	0c270000 	stceq	0, cr0, [r7], #-0
    3648:	01130000 	tsteq	r3, r0
    364c:	00320150 	eorseq	r0, r2, r0, asr r1
    3650:	00122212 	andseq	r2, r2, r2, lsl r2
    3654:	00179108 	andseq	r9, r7, r8, lsl #2
    3658:	000c3a00 	andeq	r3, ip, r0, lsl #20
    365c:	50011300 	andpl	r1, r1, r0, lsl #6
    3660:	12003001 	andne	r3, r0, #1
    3664:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
    3668:	000017a3 	andeq	r1, r0, r3, lsr #15
    366c:	00000c4d 	andeq	r0, r0, sp, asr #24
    3670:	01500113 	cmpeq	r0, r3, lsl r1
    3674:	30120030 	andscc	r0, r2, r0, lsr r0
    3678:	b5080012 	strlt	r0, [r8, #-18]
    367c:	62000017 	andvs	r0, r0, #23
    3680:	1300000c 	movwne	r0, #12
    3684:	0a035001 	beq	d7690 <__Stack_Size+0xd7290>
    3688:	12000400 	andne	r0, r0, #0, 8
    368c:	0800123c 	stmdaeq	r0, {r2, r3, r4, r5, r9, ip}
    3690:	000017c7 	andeq	r1, r0, r7, asr #15
    3694:	00000c7e 	andeq	r0, r0, lr, ror ip
    3698:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    369c:	1324404c 			; <UNDEFINED> instruction: 0x1324404c
    36a0:	40035001 	andmi	r5, r3, r1
    36a4:	1200243c 	andne	r2, r0, #60, 8	; 0x3c000000
    36a8:	08001242 	stmdaeq	r0, {r1, r6, r9, ip}
    36ac:	000017de 	ldrdeq	r1, [r0], -lr
    36b0:	00000c92 	muleq	r0, r2, ip
    36b4:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    36b8:	12000074 	andne	r0, r0, #116	; 0x74
    36bc:	08001248 	stmdaeq	r0, {r3, r6, r9, ip}
    36c0:	000017f0 	strdeq	r1, [r0], -r0
    36c4:	00000ca6 	andeq	r0, r0, r6, lsr #25
    36c8:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    36cc:	12003908 	andne	r3, r0, #8, 18	; 0x20000
    36d0:	08001252 	stmdaeq	r0, {r1, r4, r6, r9, ip}
    36d4:	00001806 	andeq	r1, r0, r6, lsl #16
    36d8:	00000cb9 			; <UNDEFINED> instruction: 0x00000cb9
    36dc:	01500113 	cmpeq	r0, r3, lsl r1
    36e0:	56170032 			; <UNDEFINED> instruction: 0x56170032
    36e4:	18080012 	stmdane	r8, {r1, r4}
    36e8:	00000018 	andeq	r0, r0, r8, lsl r0
    36ec:	000bb919 	andeq	fp, fp, r9, lsl r9
    36f0:	01270100 			; <UNDEFINED> instruction: 0x01270100
    36f4:	08001260 	stmdaeq	r0, {r5, r6, r9, ip}
    36f8:	000000dc 	ldrdeq	r0, [r0], -ip
    36fc:	0e839c01 	cdpeq	12, 8, cr9, cr3, cr1, {0}
    3700:	481a0000 	ldmdami	sl, {}	; <UNPREDICTABLE>
    3704:	0100001c 	tsteq	r0, ip, lsl r0
    3708:	005e0127 	subseq	r0, lr, r7, lsr #2
    370c:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    3710:	cd1a0000 	ldcgt	0, cr0, [sl, #-0]
    3714:	0100000b 	tsteq	r0, fp
    3718:	003a0127 	eorseq	r0, sl, r7, lsr #2
    371c:	09390000 	ldmdbeq	r9!, {}	; <UNPREDICTABLE>
    3720:	0a1b0000 	beq	6c3728 <__Stack_Size+0x6c3328>
    3724:	01000015 	tsteq	r0, r5, lsl r0
    3728:	09260129 	stmdbeq	r6!, {r0, r3, r5, r8}
    372c:	91020000 	mrsls	r0, (UNDEF: 2)
    3730:	126e1260 	rsbne	r1, lr, #96, 4
    3734:	18240800 	stmdane	r4!, {fp}
    3738:	0d1c0000 	ldceq	0, cr0, [ip, #-0]
    373c:	01130000 	tsteq	r3, r0
    3740:	007d0250 	rsbseq	r0, sp, r0, asr r2
    3744:	12941200 	addsne	r1, r4, #0, 4
    3748:	183b0800 	ldmdane	fp!, {fp}
    374c:	0d330000 	ldceq	0, cr0, [r3, #-0]
    3750:	01130000 	tsteq	r3, r0
    3754:	000c0550 	andeq	r0, ip, r0, asr r5
    3758:	00400138 	subeq	r0, r0, r8, lsr r1
    375c:	00129c12 	andseq	r9, r2, r2, lsl ip
    3760:	00185208 	andseq	r5, r8, r8, lsl #4
    3764:	000d5000 	andeq	r5, sp, r0
    3768:	51011300 	mrspl	r1, SP_irq
    376c:	13007d02 	movwne	r7, #3330	; 0xd02
    3770:	0c055001 	stceq	0, cr5, [r5], {1}
    3774:	40013800 	andmi	r3, r1, r0, lsl #16
    3778:	12a81200 	adcne	r1, r8, #0, 4
    377c:	18680800 	stmdane	r8!, {fp}^
    3780:	0d730000 	ldcleq	0, cr0, [r3, #-0]
    3784:	01130000 	tsteq	r3, r0
    3788:	13310152 	teqne	r1, #-2147483628	; 0x80000014
    378c:	0a035101 	beq	d7b98 <__Stack_Size+0xd7798>
    3790:	01130525 	tsteq	r3, r5, lsr #10
    3794:	000c0550 	andeq	r0, ip, r0, asr r5
    3798:	00400138 	subeq	r0, r0, r8, lsr r1
    379c:	0012ba12 	andseq	fp, r2, r2, lsl sl
    37a0:	00183b08 	andseq	r3, r8, r8, lsl #22
    37a4:	000d8a00 	andeq	r8, sp, r0, lsl #20
    37a8:	50011300 	andpl	r1, r1, r0, lsl #6
    37ac:	50000c05 	andpl	r0, r0, r5, lsl #24
    37b0:	12004000 	andne	r4, r0, #0
    37b4:	080012c2 	stmdaeq	r0, {r1, r6, r7, r9, ip}
    37b8:	00001852 	andeq	r1, r0, r2, asr r8
    37bc:	00000da7 	andeq	r0, r0, r7, lsr #27
    37c0:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    37c4:	0113007d 	tsteq	r3, sp, ror r0
    37c8:	000c0550 	andeq	r0, ip, r0, asr r5
    37cc:	00400050 	subeq	r0, r0, r0, asr r0
    37d0:	0012ce12 	andseq	ip, r2, r2, lsl lr
    37d4:	00186808 	andseq	r6, r8, r8, lsl #16
    37d8:	000dcb00 	andeq	ip, sp, r0, lsl #22
    37dc:	52011300 	andpl	r1, r1, #0, 6
    37e0:	13007402 	movwne	r7, #1026	; 0x402
    37e4:	0a035101 	beq	d7bf0 <__Stack_Size+0xd77f0>
    37e8:	01130525 	tsteq	r3, r5, lsr #10
    37ec:	000c0550 	andeq	r0, ip, r0, asr r5
    37f0:	00400050 	subeq	r0, r0, r0, asr r0
    37f4:	0012e212 	andseq	lr, r2, r2, lsl r2
    37f8:	00183b08 	andseq	r3, r8, r8, lsl #22
    37fc:	000de200 	andeq	lr, sp, r0, lsl #4
    3800:	50011300 	andpl	r1, r1, r0, lsl #6
    3804:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    3808:	12004000 	andne	r4, r0, #0
    380c:	080012ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, ip}
    3810:	00001852 	andeq	r1, r0, r2, asr r8
    3814:	00000dff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3818:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    381c:	0113007d 	tsteq	r3, sp, ror r0
    3820:	000c0550 	andeq	r0, ip, r0, asr r5
    3824:	00400048 	subeq	r0, r0, r8, asr #32
    3828:	0012f612 	andseq	pc, r2, r2, lsl r6	; <UNPREDICTABLE>
    382c:	00186808 	andseq	r6, r8, r8, lsl #16
    3830:	000e2200 	andeq	r2, lr, r0, lsl #4
    3834:	52011300 	andpl	r1, r1, #0, 6
    3838:	01133101 	tsteq	r3, r1, lsl #2
    383c:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    3840:	50011305 	andpl	r1, r1, r5, lsl #6
    3844:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    3848:	12004000 	andne	r4, r0, #0
    384c:	08001308 	stmdaeq	r0, {r3, r8, r9, ip}
    3850:	0000183b 	andeq	r1, r0, fp, lsr r8
    3854:	00000e39 	andeq	r0, r0, r9, lsr lr
    3858:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    385c:	0044000c 	subeq	r0, r4, ip
    3860:	10120040 	andsne	r0, r2, r0, asr #32
    3864:	52080013 	andpl	r0, r8, #19
    3868:	56000018 			; <UNDEFINED> instruction: 0x56000018
    386c:	1300000e 	movwne	r0, #14
    3870:	7d025101 	stfvcs	f5, [r2, #-4]
    3874:	50011300 	andpl	r1, r1, r0, lsl #6
    3878:	44000c05 	strmi	r0, [r0], #-3077	; 0xc05
    387c:	12004000 	andne	r4, r0, #0
    3880:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
    3884:	00001868 	andeq	r1, r0, r8, ror #16
    3888:	00000e79 	andeq	r0, r0, r9, ror lr
    388c:	01520113 	cmpeq	r2, r3, lsl r1
    3890:	51011331 	tstpl	r1, r1, lsr r3
    3894:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    3898:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    389c:	0044000c 	subeq	r0, r4, ip
    38a0:	24170040 	ldrcs	r0, [r7], #-64	; 0x40
    38a4:	83080013 	movwhi	r0, #32787	; 0x8013
    38a8:	00000018 	andeq	r0, r0, r8, lsl r0
    38ac:	00122b1c 	andseq	r2, r2, ip, lsl fp
    38b0:	01790100 	cmneq	r9, r0, lsl #2
    38b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    38b8:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
    38bc:	00000024 	andeq	r0, r0, r4, lsr #32
    38c0:	0eae9c01 	cdpeq	12, 10, cr9, cr14, cr1, {0}
    38c4:	481a0000 	ldmdami	sl, {}	; <UNPREDICTABLE>
    38c8:	0100001c 	tsteq	r0, ip, lsl r0
    38cc:	005e0179 	subseq	r0, lr, r9, ror r1
    38d0:	09650000 	stmdbeq	r5!, {}^	; <UNPREDICTABLE>
    38d4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    38d8:	00001648 	andeq	r1, r0, r8, asr #12
    38dc:	60018b01 	andvs	r8, r1, r1, lsl #22
    38e0:	d0080013 	andle	r0, r8, r3, lsl r0
    38e4:	01000000 	mrseq	r0, (UNDEF: 0)
    38e8:	0010e09c 	mulseq	r0, ip, r0
    38ec:	11f81b00 	mvnsne	r1, r0, lsl #22
    38f0:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    38f4:	00069f01 	andeq	r9, r6, r1, lsl #30
    38f8:	5c910200 	lfmpl	f0, 4, [r1], {0}
    38fc:	00136a12 	andseq	r6, r3, r2, lsl sl
    3900:	00189908 	andseq	r9, r8, r8, lsl #18
    3904:	000ee700 	andeq	lr, lr, r0, lsl #14
    3908:	50011300 	andpl	r1, r1, r0, lsl #6
    390c:	005c9102 	subseq	r9, ip, r2, lsl #2
    3910:	00138c12 	andseq	r8, r3, r2, lsl ip
    3914:	0018b108 	andseq	fp, r8, r8, lsl #2
    3918:	000f0400 	andeq	r0, pc, r0, lsl #8
    391c:	51011300 	mrspl	r1, SP_irq
    3920:	135c9102 	cmpne	ip, #-2147483648	; 0x80000000
    3924:	0c055001 	stceq	0, cr5, [r5], {1}
    3928:	40012400 	andmi	r2, r1, r0, lsl #8
    392c:	13941200 	orrsne	r1, r4, #0, 4
    3930:	18b10800 	ldmne	r1!, {fp}
    3934:	0f210000 	svceq	0x00210000
    3938:	01130000 	tsteq	r3, r0
    393c:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    3940:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3944:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    3948:	a0120040 	andsge	r0, r2, r0, asr #32
    394c:	ce080013 	mcrgt	0, 0, r0, cr8, cr3, {0}
    3950:	48000018 	stmdami	r0, {r3, r4}
    3954:	1300000f 	movwne	r0, #15
    3958:	37015301 	strcc	r5, [r1, -r1, lsl #6]
    395c:	02520113 	subseq	r0, r2, #-1073741820	; 0xc0000004
    3960:	01130074 	tsteq	r3, r4, ror r0
    3964:	133a0151 	teqne	sl, #1073741844	; 0x40000014
    3968:	0c055001 	stceq	0, cr5, [r5], {1}
    396c:	40012400 	andmi	r2, r1, r0, lsl #8
    3970:	13ac1200 			; <UNDEFINED> instruction: 0x13ac1200
    3974:	18ef0800 	stmiane	pc!, {fp}^	; <UNPREDICTABLE>
    3978:	0f6c0000 	svceq	0x006c0000
    397c:	01130000 	tsteq	r3, r0
    3980:	00750252 	rsbseq	r0, r5, r2, asr r2
    3984:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    3988:	1302200a 	movwne	r2, #8202	; 0x200a
    398c:	0c055001 	stceq	0, cr5, [r5], {1}
    3990:	40012400 	andmi	r2, r1, r0, lsl #8
    3994:	13b81200 			; <UNDEFINED> instruction: 0x13b81200
    3998:	18ce0800 	stmiane	lr, {fp}^
    399c:	0f930000 	svceq	0x00930000
    39a0:	01130000 	tsteq	r3, r0
    39a4:	13370153 	teqne	r7, #-1073741804	; 0xc0000014
    39a8:	74025201 	strvc	r5, [r2], #-513	; 0x201
    39ac:	51011300 	mrspl	r1, SP_irq
    39b0:	01133401 	tsteq	r3, r1, lsl #8
    39b4:	000c0550 	andeq	r0, ip, r0, asr r5
    39b8:	00400128 	subeq	r0, r0, r8, lsr #2
    39bc:	0013c412 	andseq	ip, r3, r2, lsl r4
    39c0:	0018ef08 	andseq	lr, r8, r8, lsl #30
    39c4:	000fb700 	andeq	fp, pc, r0, lsl #14
    39c8:	52011300 	andpl	r1, r1, #0, 6
    39cc:	13007502 	movwne	r7, #1282	; 0x502
    39d0:	0a035101 	beq	d7ddc <__Stack_Size+0xd79dc>
    39d4:	01130220 	tsteq	r3, r0, lsr #4
    39d8:	000c0550 	andeq	r0, ip, r0, asr r5
    39dc:	00400128 	subeq	r0, r0, r8, lsr #2
    39e0:	0013cc12 	andseq	ip, r3, r2, lsl ip
    39e4:	00190b08 	andseq	r0, r9, r8, lsl #22
    39e8:	000fd400 	andeq	sp, pc, r0, lsl #8
    39ec:	51011300 	mrspl	r1, SP_irq
    39f0:	13007402 	movwne	r7, #1026	; 0x402
    39f4:	0c055001 	stceq	0, cr5, [r5], {1}
    39f8:	40012400 	andmi	r2, r1, r0, lsl #8
    39fc:	13d41200 	bicsne	r1, r4, #0, 4
    3a00:	190b0800 	stmdbne	fp, {fp}
    3a04:	0ff10000 	svceq	0x00f10000
    3a08:	01130000 	tsteq	r3, r0
    3a0c:	00740251 	rsbseq	r0, r4, r1, asr r2
    3a10:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3a14:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    3a18:	da120040 	ble	483b20 <__Stack_Size+0x483720>
    3a1c:	22080013 	andcs	r0, r8, #19
    3a20:	08000019 	stmdaeq	r0, {r0, r3, r4}
    3a24:	13000010 	movwne	r0, #16
    3a28:	0c055001 	stceq	0, cr5, [r5], {1}
    3a2c:	40012400 	andmi	r2, r1, r0, lsl #8
    3a30:	13e01200 	mvnne	r1, #0, 4
    3a34:	19340800 	ldmdbne	r4!, {fp}
    3a38:	101f0000 	andsne	r0, pc, r0
    3a3c:	01130000 	tsteq	r3, r0
    3a40:	000c0550 	andeq	r0, ip, r0, asr r5
    3a44:	00400124 	subeq	r0, r0, r4, lsr #2
    3a48:	0013ea12 	andseq	lr, r3, r2, lsl sl
    3a4c:	00192208 	andseq	r2, r9, r8, lsl #4
    3a50:	00103600 	andseq	r3, r0, r0, lsl #12
    3a54:	50011300 	andpl	r1, r1, r0, lsl #6
    3a58:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    3a5c:	12004001 	andne	r4, r0, #1
    3a60:	080013f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, ip}
    3a64:	00001934 	andeq	r1, r0, r4, lsr r9
    3a68:	0000104d 	andeq	r1, r0, sp, asr #32
    3a6c:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3a70:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    3a74:	fa120040 	blx	483b7c <__Stack_Size+0x48377c>
    3a78:	4a080013 	bmi	203acc <__Stack_Size+0x2036cc>
    3a7c:	64000019 	strvs	r0, [r0], #-25
    3a80:	13000010 	movwne	r0, #16
    3a84:	0c055001 	stceq	0, cr5, [r5], {1}
    3a88:	40012400 	andmi	r2, r1, r0, lsl #8
    3a8c:	14001200 	strne	r1, [r0], #-512	; 0x200
    3a90:	195c0800 	ldmdbne	ip, {fp}^
    3a94:	107b0000 	rsbsne	r0, fp, r0
    3a98:	01130000 	tsteq	r3, r0
    3a9c:	000c0550 	andeq	r0, ip, r0, asr r5
    3aa0:	00400124 	subeq	r0, r0, r4, lsr #2
    3aa4:	00140a12 	andseq	r0, r4, r2, lsl sl
    3aa8:	00194a08 	andseq	r4, r9, r8, lsl #20
    3aac:	00109200 	andseq	r9, r0, r0, lsl #4
    3ab0:	50011300 	andpl	r1, r1, r0, lsl #6
    3ab4:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    3ab8:	12004001 	andne	r4, r0, #1
    3abc:	08001410 	stmdaeq	r0, {r4, sl, ip}
    3ac0:	0000195c 	andeq	r1, r0, ip, asr r9
    3ac4:	000010a9 	andeq	r1, r0, r9, lsr #1
    3ac8:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3acc:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    3ad0:	1c120040 	ldcne	0, cr0, [r2], {64}	; 0x40
    3ad4:	72080014 	andvc	r0, r8, #20
    3ad8:	c6000019 			; <UNDEFINED> instruction: 0xc6000019
    3adc:	13000010 	movwne	r0, #16
    3ae0:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3ae4:	50011300 	andpl	r1, r1, r0, lsl #6
    3ae8:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    3aec:	14004001 	strne	r4, [r0], #-1
    3af0:	08001424 	stmdaeq	r0, {r2, r5, sl, ip}
    3af4:	00001972 	andeq	r1, r0, r2, ror r9
    3af8:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    3afc:	01130074 	tsteq	r3, r4, ror r0
    3b00:	000c0550 	andeq	r0, ip, r0, asr r5
    3b04:	00400128 	subeq	r0, r0, r8, lsr #2
    3b08:	175a1900 	ldrbne	r1, [sl, -r0, lsl #18]
    3b0c:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    3b10:	00143001 	andseq	r3, r4, r1
    3b14:	00007008 	andeq	r7, r0, r8
    3b18:	6c9c0100 	ldfvss	f0, [ip], {0}
    3b1c:	1b000011 	blne	3b68 <__Stack_Size+0x3768>
    3b20:	00001315 	andeq	r1, r0, r5, lsl r3
    3b24:	0601cd01 	streq	ip, [r1], -r1, lsl #26
    3b28:	02000008 	andeq	r0, r0, #8
    3b2c:	40125c91 	mulsmi	r2, r1, ip
    3b30:	89080014 	stmdbhi	r8, {r2, r4}
    3b34:	20000019 	andcs	r0, r0, r9, lsl r0
    3b38:	13000011 	movwne	r0, #17
    3b3c:	0a035101 	beq	d7f48 <__Stack_Size+0xd7b48>
    3b40:	01130800 	tsteq	r3, r0, lsl #16
    3b44:	00740250 	rsbseq	r0, r4, r0, asr r2
    3b48:	144a1200 	strbne	r1, [sl], #-512	; 0x200
    3b4c:	19890800 	stmibne	r9, {fp}
    3b50:	113b0000 	teqne	fp, r0
    3b54:	01130000 	tsteq	r3, r0
    3b58:	000a0351 	andeq	r0, sl, r1, asr r3
    3b5c:	50011304 	andpl	r1, r1, r4, lsl #6
    3b60:	00007402 	andeq	r7, r0, r2, lsl #8
    3b64:	00148a12 	andseq	r8, r4, r2, lsl sl
    3b68:	0019a508 	andseq	sl, r9, r8, lsl #10
    3b6c:	00115500 	andseq	r5, r1, r0, lsl #10
    3b70:	51011300 	mrspl	r1, SP_irq
    3b74:	135c9102 	cmpne	ip, #-2147483648	; 0x80000000
    3b78:	75025001 	strvc	r5, [r2, #-1]
    3b7c:	92140000 	andsls	r0, r4, #0
    3b80:	c8080014 	stmdagt	r8, {r2, r4}
    3b84:	13000019 	movwne	r0, #25
    3b88:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3b8c:	50011300 	andpl	r1, r1, r0, lsl #6
    3b90:	00007502 	andeq	r7, r0, r2, lsl #10
    3b94:	196d1900 	stmdbne	sp!, {r8, fp, ip}^
    3b98:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    3b9c:	0014a001 	andseq	sl, r4, r1
    3ba0:	00016408 	andeq	r6, r1, r8, lsl #8
    3ba4:	589c0100 	ldmpl	ip, {r8}
    3ba8:	1b000013 	blne	3bfc <__Stack_Size+0x37fc>
    3bac:	000016ce 	andeq	r1, r0, lr, asr #13
    3bb0:	4201f901 	andmi	pc, r1, #16384	; 0x4000
    3bb4:	02000007 	andeq	r0, r0, #7
    3bb8:	ae125c91 	mrcge	12, 0, r5, cr2, cr1, {4}
    3bbc:	df080014 	svcle	0x00080014
    3bc0:	a5000019 	strge	r0, [r0, #-25]
    3bc4:	13000011 	movwne	r0, #17
    3bc8:	91025001 	tstls	r2, r1
    3bcc:	cc12005c 	ldcgt	0, cr0, [r2], {92}	; 0x5c
    3bd0:	f6080014 			; <UNDEFINED> instruction: 0xf6080014
    3bd4:	bf000019 	svclt	0x00000019
    3bd8:	13000011 	movwne	r0, #17
    3bdc:	91025101 	tstls	r2, r1, lsl #2
    3be0:	5001135c 	andpl	r1, r1, ip, asr r3
    3be4:	00007602 	andeq	r7, r0, r2, lsl #12
    3be8:	0014e412 	andseq	lr, r4, r2, lsl r4
    3bec:	0019f608 	andseq	pc, r9, r8, lsl #12
    3bf0:	0011df00 	andseq	sp, r1, r0, lsl #30
    3bf4:	51011300 	mrspl	r1, SP_irq
    3bf8:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3bfc:	28082200 	stmdacs	r8, {r9, sp}
    3c00:	5001131c 	andpl	r1, r1, ip, lsl r3
    3c04:	00007602 	andeq	r7, r0, r2, lsl #12
    3c08:	0014fc12 	andseq	pc, r4, r2, lsl ip	; <UNPREDICTABLE>
    3c0c:	0019f608 	andseq	pc, r9, r8, lsl #12
    3c10:	0011ff00 	andseq	pc, r1, r0, lsl #30
    3c14:	51011300 	mrspl	r1, SP_irq
    3c18:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3c1c:	28082200 	stmdacs	r8, {r9, sp}
    3c20:	5001131c 	andpl	r1, r1, ip, lsl r3
    3c24:	00007602 	andeq	r7, r0, r2, lsl #12
    3c28:	00151612 	andseq	r1, r5, r2, lsl r6
    3c2c:	0019f608 	andseq	pc, r9, r8, lsl #12
    3c30:	00121f00 	andseq	r1, r2, r0, lsl #30
    3c34:	51011300 	mrspl	r1, SP_irq
    3c38:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3c3c:	28082200 	stmdacs	r8, {r9, sp}
    3c40:	5001131c 	andpl	r1, r1, ip, lsl r3
    3c44:	00007602 	andeq	r7, r0, r2, lsl #12
    3c48:	00152e12 	andseq	r2, r5, r2, lsl lr
    3c4c:	0019f608 	andseq	pc, r9, r8, lsl #12
    3c50:	00123f00 	andseq	r3, r2, r0, lsl #30
    3c54:	51011300 	mrspl	r1, SP_irq
    3c58:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3c5c:	28082200 	stmdacs	r8, {r9, sp}
    3c60:	5001131c 	andpl	r1, r1, ip, lsl r3
    3c64:	00007602 	andeq	r7, r0, r2, lsl #12
    3c68:	00154c12 	andseq	r4, r5, r2, lsl ip
    3c6c:	0019f608 	andseq	pc, r9, r8, lsl #12
    3c70:	00125f00 	andseq	r5, r2, r0, lsl #30
    3c74:	51011300 	mrspl	r1, SP_irq
    3c78:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3c7c:	28082200 	stmdacs	r8, {r9, sp}
    3c80:	5001131c 	andpl	r1, r1, ip, lsl r3
    3c84:	00007602 	andeq	r7, r0, r2, lsl #12
    3c88:	00156212 	andseq	r6, r5, r2, lsl r2
    3c8c:	0019f608 	andseq	pc, r9, r8, lsl #12
    3c90:	00127f00 	andseq	r7, r2, r0, lsl #30
    3c94:	51011300 	mrspl	r1, SP_irq
    3c98:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3c9c:	28082200 	stmdacs	r8, {r9, sp}
    3ca0:	5001131c 	andpl	r1, r1, ip, lsl r3
    3ca4:	00007602 	andeq	r7, r0, r2, lsl #12
    3ca8:	00157c12 	andseq	r7, r5, r2, lsl ip
    3cac:	0019f608 	andseq	pc, r9, r8, lsl #12
    3cb0:	00129f00 	andseq	r9, r2, r0, lsl #30
    3cb4:	51011300 	mrspl	r1, SP_irq
    3cb8:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3cbc:	28082200 	stmdacs	r8, {r9, sp}
    3cc0:	5001131c 	andpl	r1, r1, ip, lsl r3
    3cc4:	00007602 	andeq	r7, r0, r2, lsl #12
    3cc8:	00158e12 	andseq	r8, r5, r2, lsl lr
    3ccc:	0019f608 	andseq	pc, r9, r8, lsl #12
    3cd0:	0012bf00 	andseq	fp, r2, r0, lsl #30
    3cd4:	51011300 	mrspl	r1, SP_irq
    3cd8:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3cdc:	28082200 	stmdacs	r8, {r9, sp}
    3ce0:	5001131c 	andpl	r1, r1, ip, lsl r3
    3ce4:	00007602 	andeq	r7, r0, r2, lsl #12
    3ce8:	0015ac12 	andseq	sl, r5, r2, lsl ip
    3cec:	0019f608 	andseq	pc, r9, r8, lsl #12
    3cf0:	0012df00 	andseq	sp, r2, r0, lsl #30
    3cf4:	51011300 	mrspl	r1, SP_irq
    3cf8:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3cfc:	28082200 	stmdacs	r8, {r9, sp}
    3d00:	5001131c 	andpl	r1, r1, ip, lsl r3
    3d04:	00007602 	andeq	r7, r0, r2, lsl #12
    3d08:	0015c612 	andseq	ip, r5, r2, lsl r6
    3d0c:	0019f608 	andseq	pc, r9, r8, lsl #12
    3d10:	0012ff00 	andseq	pc, r2, r0, lsl #30
    3d14:	51011300 	mrspl	r1, SP_irq
    3d18:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3d1c:	28082200 	stmdacs	r8, {r9, sp}
    3d20:	5001131c 	andpl	r1, r1, ip, lsl r3
    3d24:	00007602 	andeq	r7, r0, r2, lsl #12
    3d28:	0015da12 	andseq	sp, r5, r2, lsl sl
    3d2c:	0019f608 	andseq	pc, r9, r8, lsl #12
    3d30:	00131f00 	andseq	r1, r3, r0, lsl #30
    3d34:	51011300 	mrspl	r1, SP_irq
    3d38:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3d3c:	28082200 	stmdacs	r8, {r9, sp}
    3d40:	5001131c 	andpl	r1, r1, ip, lsl r3
    3d44:	00007602 	andeq	r7, r0, r2, lsl #12
    3d48:	0015ec12 	andseq	lr, r5, r2, lsl ip
    3d4c:	0019f608 	andseq	pc, r9, r8, lsl #12
    3d50:	00134200 	andseq	r4, r3, r0, lsl #4
    3d54:	51011300 	mrspl	r1, SP_irq
    3d58:	75009108 	strvc	r9, [r0, #-264]	; 0x108
    3d5c:	28082200 	stmdacs	r8, {r9, sp}
    3d60:	5001131c 	andpl	r1, r1, ip, lsl r3
    3d64:	14000c05 	strne	r0, [r0], #-3077	; 0xc05
    3d68:	14004001 	strne	r4, [r0], #-1
    3d6c:	080015f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, ip}
    3d70:	00001a0c 	andeq	r1, r0, ip, lsl #20
    3d74:	01510113 	cmpeq	r1, r3, lsl r1
    3d78:	50011331 	andpl	r1, r1, r1, lsr r3
    3d7c:	00007502 	andeq	r7, r0, r2, lsl #10
    3d80:	195a1900 	ldmdbne	sl, {r8, fp, ip}^
    3d84:	80010000 	andhi	r0, r1, r0
    3d88:	00160402 	andseq	r0, r6, r2, lsl #8
    3d8c:	00008008 	andeq	r8, r0, r8
    3d90:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    3d94:	1b000013 	blne	3de8 <__Stack_Size+0x39e8>
    3d98:	0000155a 	andeq	r1, r0, sl, asr r5
    3d9c:	86028201 	strhi	r8, [r2], -r1, lsl #4
    3da0:	02000007 	andeq	r0, r0, #7
    3da4:	10126c91 	mulsne	r2, r1, ip
    3da8:	22080016 	andcs	r0, r8, #22
    3dac:	9700001a 	smladls	r0, sl, r0, r0
    3db0:	13000013 	movwne	r0, #19
    3db4:	30015101 	andcc	r5, r1, r1, lsl #2
    3db8:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    3dbc:	00244740 	eoreq	r4, r4, r0, asr #14
    3dc0:	00161812 	andseq	r1, r6, r2, lsl r8
    3dc4:	001a3908 	andseq	r3, sl, r8, lsl #18
    3dc8:	0013ac00 	andseq	sl, r3, r0, lsl #24
    3dcc:	50011300 	andpl	r1, r1, r0, lsl #6
    3dd0:	06000a03 	streq	r0, [r0], -r3, lsl #20
    3dd4:	16341200 	ldrtne	r1, [r4], -r0, lsl #4
    3dd8:	1a4a0800 	bne	1285de0 <__Stack_Size+0x12859e0>
    3ddc:	13c00000 	bicne	r0, r0, #0
    3de0:	01130000 	tsteq	r3, r0
    3de4:	6c910250 	lfmvs	f0, 4, [r1], {80}	; 0x50
    3de8:	164e1200 	strbne	r1, [lr], -r0, lsl #4
    3dec:	1a4a0800 	bne	1285df4 <__Stack_Size+0x12859f4>
    3df0:	13d40000 	bicsne	r0, r4, #0
    3df4:	01130000 	tsteq	r3, r0
    3df8:	6c910250 	lfmvs	f0, 4, [r1], {80}	; 0x50
    3dfc:	16681200 	strbtne	r1, [r8], -r0, lsl #4
    3e00:	1a4a0800 	bne	1285e08 <__Stack_Size+0x1285a08>
    3e04:	13e80000 	mvnne	r0, #0
    3e08:	01130000 	tsteq	r3, r0
    3e0c:	6c910250 	lfmvs	f0, 4, [r1], {80}	; 0x50
    3e10:	16801400 	strne	r1, [r0], r0, lsl #8
    3e14:	1a4a0800 	bne	1285e1c <__Stack_Size+0x1285a1c>
    3e18:	01130000 	tsteq	r3, r0
    3e1c:	6c910250 	lfmvs	f0, 4, [r1], {80}	; 0x50
    3e20:	ec100000 	ldc	0, cr0, [r0], {-0}
    3e24:	01000008 	tsteq	r0, r8
    3e28:	0016842b 	andseq	r8, r6, fp, lsr #8
    3e2c:	00009408 	andeq	r9, r0, r8, lsl #8
    3e30:	699c0100 	ldmibvs	ip, {r8}
    3e34:	1d000015 	stcne	0, cr0, [r0, #-84]	; 0xffffffac
    3e38:	000015d5 	ldrdeq	r1, [r0], -r5
    3e3c:	15696401 	strbne	r6, [r9, #-1025]!	; 0x401
    3e40:	141f0000 	ldrne	r0, [pc], #-0	; 3e48 <__Stack_Size+0x3a48>
    3e44:	001e0000 	andseq	r0, lr, r0
    3e48:	0013c11d 	andseq	ip, r3, sp, lsl r1
    3e4c:	69650100 	stmdbvs	r5!, {r8}^
    3e50:	30000015 	andcc	r0, r0, r5, lsl r0
    3e54:	1e000014 	mcrne	0, 0, r0, cr0, cr4, {0}
    3e58:	168c1700 	strne	r1, [ip], r0, lsl #14
    3e5c:	1a620800 	bne	1885e64 <__Stack_Size+0x1885a64>
    3e60:	90170000 	andsls	r0, r7, r0
    3e64:	6d080016 	stcvs	0, cr0, [r8, #-88]	; 0xffffffa8
    3e68:	1700000b 	strne	r0, [r0, -fp]
    3e6c:	08001694 	stmdaeq	r0, {r2, r4, r7, r9, sl, ip}
    3e70:	00001358 	andeq	r1, r0, r8, asr r3
    3e74:	00169817 	andseq	r9, r6, r7, lsl r8
    3e78:	00116c08 	andseq	r6, r1, r8, lsl #24
    3e7c:	169c1700 	ldrne	r1, [ip], r0, lsl #14
    3e80:	1a690800 	bne	1a45e88 <__Stack_Size+0x1a45a88>
    3e84:	a4120000 	ldrge	r0, [r2], #-0
    3e88:	c3080016 	movwgt	r0, #32790	; 0x8016
    3e8c:	7000000c 	andvc	r0, r0, ip
    3e90:	13000014 	movwne	r0, #20
    3e94:	30015001 	andcc	r5, r1, r1
    3e98:	16aa1200 	strtne	r1, [sl], r0, lsl #4
    3e9c:	1a700800 	bne	1c05ea4 <__Stack_Size+0x1c05aa4>
    3ea0:	14830000 	strne	r0, [r3], #0
    3ea4:	01130000 	tsteq	r3, r0
    3ea8:	00300150 	eorseq	r0, r0, r0, asr r1
    3eac:	0016b412 	andseq	fp, r6, r2, lsl r4
    3eb0:	000cc308 	andeq	ip, ip, r8, lsl #6
    3eb4:	00149600 	andseq	r9, r4, r0, lsl #12
    3eb8:	50011300 	andpl	r1, r1, r0, lsl #6
    3ebc:	12003201 	andne	r3, r0, #268435456	; 0x10000000
    3ec0:	080016bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, ip}
    3ec4:	00000cc3 	andeq	r0, r0, r3, asr #25
    3ec8:	000014b2 			; <UNDEFINED> instruction: 0x000014b2
    3ecc:	05510113 	ldrbeq	r0, [r1, #-275]	; 0x113
    3ed0:	0f42400c 	svceq	0x0042400c
    3ed4:	50011300 	andpl	r1, r1, r0, lsl #6
    3ed8:	17003301 	strne	r3, [r0, -r1, lsl #6]
    3edc:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
    3ee0:	00000eae 	andeq	r0, r0, lr, lsr #29
    3ee4:	0016c417 	andseq	ip, r6, r7, lsl r4
    3ee8:	000b3308 	andeq	r3, fp, r8, lsl #6
    3eec:	16c81700 	strbne	r1, [r8], r0, lsl #14
    3ef0:	0a1d0800 	beq	745ef8 <__Stack_Size+0x745af8>
    3ef4:	cc170000 	ldcgt	0, cr0, [r7], {-0}
    3ef8:	e0080016 	and	r0, r8, r6, lsl r0
    3efc:	17000010 	smladne	r0, r0, r0, r0
    3f00:	080016d0 	stmdaeq	r0, {r4, r6, r7, r9, sl, ip}
    3f04:	00000931 	andeq	r0, r0, r1, lsr r9
    3f08:	0016da12 	andseq	sp, r6, r2, lsl sl
    3f0c:	001a8508 	andseq	r8, sl, r8, lsl #10
    3f10:	0014fa00 	andseq	pc, r4, r0, lsl #20
    3f14:	51011300 	mrspl	r1, SP_irq
    3f18:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    3f1c:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3f20:	12000074 	andne	r0, r0, #116	; 0x74
    3f24:	080016e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, ip}
    3f28:	00001989 	andeq	r1, r0, r9, lsl #19
    3f2c:	00001517 	andeq	r1, r0, r7, lsl r5
    3f30:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    3f34:	01132008 	tsteq	r3, r8
    3f38:	000c0550 	andeq	r0, ip, r0, asr r5
    3f3c:	0040010c 	subeq	r0, r0, ip, lsl #2
    3f40:	0016ec12 	andseq	lr, r6, r2, lsl ip
    3f44:	00198908 	andseq	r8, r9, r8, lsl #18
    3f48:	00153200 	andseq	r3, r5, r0, lsl #4
    3f4c:	51011300 	mrspl	r1, SP_irq
    3f50:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    3f54:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3f58:	12000074 	andne	r0, r0, #116	; 0x74
    3f5c:	080016f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, ip}
    3f60:	00001989 	andeq	r1, r0, r9, lsl #19
    3f64:	0000154d 	andeq	r1, r0, sp, asr #10
    3f68:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    3f6c:	1308000a 	movwne	r0, #32778	; 0x800a
    3f70:	74025001 	strvc	r5, [r2], #-1
    3f74:	fa170000 	blx	5c3f7c <__Stack_Size+0x5c3b7c>
    3f78:	9b080016 	blls	203fd8 <__Stack_Size+0x203bd8>
    3f7c:	1700001a 	smladne	r0, sl, r0, r0
    3f80:	080016fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, ip}
    3f84:	00001aa2 	andeq	r1, r0, r2, lsr #21
    3f88:	0017061f 	andseq	r0, r7, pc, lsl r6
    3f8c:	001ab308 	andseq	fp, sl, r8, lsl #6
    3f90:	04200000 	strteq	r0, [r0], #-0
    3f94:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    3f98:	13272100 			; <UNDEFINED> instruction: 0x13272100
    3f9c:	1c010000 	stcne	0, cr0, [r1], {-0}
    3fa0:	0000007f 	andeq	r0, r0, pc, ror r0
    3fa4:	01400305 	cmpeq	r0, r5, lsl #6
    3fa8:	f9212000 			; <UNDEFINED> instruction: 0xf9212000
    3fac:	01000018 	tsteq	r0, r8, lsl r0
    3fb0:	00007f1d 	andeq	r7, r0, sp, lsl pc
    3fb4:	3e030500 	cfsh32cc	mvfx0, mvfx3, #0
    3fb8:	21200001 			; <UNDEFINED> instruction: 0x21200001
    3fbc:	0000160d 	andeq	r1, r0, sp, lsl #12
    3fc0:	007f1e01 	rsbseq	r1, pc, r1, lsl #28
    3fc4:	03050000 	movweq	r0, #20480	; 0x5000
    3fc8:	2000013c 	andcs	r0, r0, ip, lsr r1
    3fcc:	0000c521 	andeq	ip, r0, r1, lsr #10
    3fd0:	7f1f0100 	svcvc	0x001f0100
    3fd4:	05000000 	streq	r0, [r0, #-0]
    3fd8:	00012803 	andeq	r2, r1, r3, lsl #16
    3fdc:	120a2120 	andne	r2, sl, #32, 2
    3fe0:	21010000 	mrscs	r0, (UNDEF: 1)
    3fe4:	0000003a 	andeq	r0, r0, sl, lsr r0
    3fe8:	012c0305 			; <UNDEFINED> instruction: 0x012c0305
    3fec:	c9212000 	stmdbgt	r1!, {sp}
    3ff0:	01000012 	tsteq	r0, r2, lsl r0
    3ff4:	00003a22 	andeq	r3, r0, r2, lsr #20
    3ff8:	30030500 	andcc	r0, r3, r0, lsl #10
    3ffc:	21200001 			; <UNDEFINED> instruction: 0x21200001
    4000:	0000152f 	andeq	r1, r0, pc, lsr #10
    4004:	003a2401 	eorseq	r2, sl, r1, lsl #8
    4008:	03050000 	movweq	r0, #20480	; 0x5000
    400c:	20000134 	andcs	r0, r0, r4, lsr r1
    4010:	00135021 	andseq	r5, r3, r1, lsr #32
    4014:	3a250100 	bcc	94441c <__Stack_Size+0x94401c>
    4018:	05000000 	streq	r0, [r0, #-0]
    401c:	00013803 	andeq	r3, r1, r3, lsl #16
    4020:	18c62220 	stmiane	r6, {r5, r9, sp}^
    4024:	ac080000 	stcge	0, cr0, [r8], {-0}
    4028:	00160a02 	andseq	r0, r6, r2, lsl #20
    402c:	160a2300 	strne	r2, [sl], -r0, lsl #6
    4030:	24000000 	strcs	r0, [r0], #-0
    4034:	00085604 	andeq	r5, r8, r4, lsl #12
    4038:	11ab2200 			; <UNDEFINED> instruction: 0x11ab2200
    403c:	ad080000 	stcge	0, cr0, [r8, #-0]
    4040:	00162202 	andseq	r2, r6, r2, lsl #4
    4044:	16222300 	strtne	r2, [r2], -r0, lsl #6
    4048:	24000000 	strcs	r0, [r0], #-0
    404c:	0008ca04 	andeq	ip, r8, r4, lsl #20
    4050:	19132200 	ldmdbne	r3, {r9, sp}
    4054:	a3080000 	movwge	r0, #32768	; 0x8000
    4058:	00163a02 	andseq	r3, r6, r2, lsl #20
    405c:	163a2300 	ldrtne	r2, [sl], -r0, lsl #6
    4060:	24000000 	strcs	r0, [r0], #-0
    4064:	00057804 	andeq	r7, r5, r4, lsl #16
    4068:	151e2200 	ldrne	r2, [lr, #-512]	; 0x200
    406c:	a4080000 	strge	r0, [r8], #-0
    4070:	00165702 	andseq	r5, r6, r2, lsl #14
    4074:	163a2300 	ldrtne	r2, [sl], -r0, lsl #6
    4078:	0a230000 	beq	8c4080 <__Stack_Size+0x8c3c80>
    407c:	00000016 	andeq	r0, r0, r6, lsl r0
    4080:	00161622 	andseq	r1, r6, r2, lsr #12
    4084:	02a80800 	adceq	r0, r8, #0, 16
    4088:	0000166e 	andeq	r1, r0, lr, ror #12
    408c:	00163a23 	andseq	r3, r6, r3, lsr #20
    4090:	16222300 	strtne	r2, [r2], -r0, lsl #6
    4094:	22000000 	andcs	r0, r0, #0
    4098:	00001188 	andeq	r1, r0, r8, lsl #3
    409c:	8502d008 	strhi	sp, [r2, #-8]
    40a0:	23000016 	movwcs	r0, #22
    40a4:	0000163a 	andeq	r1, r0, sl, lsr r6
    40a8:	00004c23 	andeq	r4, r0, r3, lsr #24
    40ac:	3a220000 	bcc	8840b4 <__Stack_Size+0x883cb4>
    40b0:	0800001a 	stmdaeq	r0, {r1, r3, r4}
    40b4:	169c02b0 			; <UNDEFINED> instruction: 0x169c02b0
    40b8:	3a230000 	bcc	8c40c0 <__Stack_Size+0x8c3cc0>
    40bc:	23000016 	movwcs	r0, #22
    40c0:	000000c4 	andeq	r0, r0, r4, asr #1
    40c4:	186d2200 	stmdane	sp!, {r9, sp}^
    40c8:	b1080000 	mrslt	r0, (UNDEF: 8)
    40cc:	0016b302 	andseq	fp, r6, r2, lsl #6
    40d0:	163a2300 	ldrtne	r2, [sl], -r0, lsl #6
    40d4:	c4230000 	strtgt	r0, [r3], #-0
    40d8:	00000000 	andeq	r0, r0, r0
    40dc:	001a9f22 	andseq	r9, sl, r2, lsr #30
    40e0:	02c00800 	sbceq	r0, r0, #0, 16
    40e4:	000016cf 	andeq	r1, r0, pc, asr #13
    40e8:	00163a23 	andseq	r3, r6, r3, lsr #20
    40ec:	004c2300 	subeq	r2, ip, r0, lsl #6
    40f0:	4c230000 	stcmi	0, cr0, [r3], #-0
    40f4:	00000000 	andeq	r0, r0, r0
    40f8:	00186022 	andseq	r6, r8, r2, lsr #32
    40fc:	02b20800 	adcseq	r0, r2, #0, 16
    4100:	000016eb 	andeq	r1, r0, fp, ror #13
    4104:	00163a23 	andseq	r3, r6, r3, lsr #20
    4108:	004c2300 	subeq	r2, ip, r0, lsl #6
    410c:	c4230000 	strtgt	r0, [r3], #-0
    4110:	00000000 	andeq	r0, r0, r0
    4114:	0012e925 	andseq	lr, r2, r5, lsr #18
    4118:	fc380a00 	ldc2	10, cr0, [r8], #-0
    411c:	23000016 	movwcs	r0, #22
    4120:	0000003a 	andeq	r0, r0, sl, lsr r0
    4124:	17d52500 	ldrbne	r2, [r5, r0, lsl #10]
    4128:	3a0a0000 	bcc	284130 <__Stack_Size+0x283d30>
    412c:	0000170d 	andeq	r1, r0, sp, lsl #14
    4130:	0000c423 	andeq	ip, r0, r3, lsr #8
    4134:	7d260000 	stcvc	0, cr0, [r6, #-0]
    4138:	0b000011 	bleq	4184 <__Stack_Size+0x3d84>
    413c:	16b125fd 			; <UNDEFINED> instruction: 0x16b125fd
    4140:	fe0b0000 	cdp2	0, 0, cr0, cr11, cr0, {0}
    4144:	00001725 	andeq	r1, r0, r5, lsr #14
    4148:	00003a23 	andeq	r3, r0, r3, lsr #20
    414c:	24270000 	strtcs	r0, [r7], #-0
    4150:	0b00001a 	bleq	41c0 <__Stack_Size+0x3dc0>
    4154:	0000e4ff 	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
    4158:	19bc2200 	ldmibne	ip!, {r9, sp}
    415c:	120b0000 	andne	r0, fp, #0
    4160:	00174701 	andseq	r4, r7, r1, lsl #14
    4164:	003a2300 	eorseq	r2, sl, r0, lsl #6
    4168:	c4230000 	strtgt	r0, [r3], #-0
    416c:	00000000 	andeq	r0, r0, r0
    4170:	00157522 	andseq	r7, r5, r2, lsr #10
    4174:	01130b00 	tsteq	r3, r0, lsl #22
    4178:	0000175e 	andeq	r1, r0, lr, asr r7
    417c:	00003a23 	andeq	r3, r0, r3, lsr #20
    4180:	00c42300 	sbceq	r2, r4, r0, lsl #6
    4184:	25000000 	strcs	r0, [r0, #-0]
    4188:	00001445 	andeq	r1, r0, r5, asr #8
    418c:	176f420c 	strbne	r4, [pc, -ip, lsl #4]!
    4190:	c4230000 	strtgt	r0, [r3], #-0
    4194:	00000000 	andeq	r0, r0, r0
    4198:	0012b125 	andseq	fp, r2, r5, lsr #2
    419c:	80b50d00 	adcshi	r0, r5, r0, lsl #26
    41a0:	23000017 	movwcs	r0, #23
    41a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    41a8:	17ab2500 	strne	r2, [fp, r0, lsl #10]!
    41ac:	b30d0000 	movwlt	r0, #53248	; 0xd000
    41b0:	00001791 	muleq	r0, r1, r7
    41b4:	00003a23 	andeq	r3, r0, r3, lsr #20
    41b8:	e6220000 	strt	r0, [r2], -r0
    41bc:	0b000016 	bleq	421c <__Stack_Size+0x3e1c>
    41c0:	17a30106 	strne	r0, [r3, r6, lsl #2]!
    41c4:	3a230000 	bcc	8c41cc <__Stack_Size+0x8c3dcc>
    41c8:	00000000 	andeq	r0, r0, r0
    41cc:	00130522 	andseq	r0, r3, r2, lsr #10
    41d0:	01080b00 	tsteq	r8, r0, lsl #22
    41d4:	000017b5 			; <UNDEFINED> instruction: 0x000017b5
    41d8:	00003a23 	andeq	r3, r0, r3, lsr #20
    41dc:	33220000 			; <UNDEFINED> instruction: 0x33220000
    41e0:	0b000017 	bleq	4244 <__Stack_Size+0x3e44>
    41e4:	17c70107 	strbne	r0, [r7, r7, lsl #2]
    41e8:	3a230000 	bcc	8c41f0 <__Stack_Size+0x8c3df0>
    41ec:	00000000 	andeq	r0, r0, r0
    41f0:	00126222 	andseq	r6, r2, r2, lsr #4
    41f4:	01020b00 	tsteq	r2, r0, lsl #22
    41f8:	000017de 	ldrdeq	r1, [r0], -lr
    41fc:	00003a23 	andeq	r3, r0, r3, lsr #20
    4200:	003a2300 	eorseq	r2, sl, r0, lsl #6
    4204:	22000000 	andcs	r0, r0, #0
    4208:	000019e8 	andeq	r1, r0, r8, ror #19
    420c:	f001030b 			; <UNDEFINED> instruction: 0xf001030b
    4210:	23000017 	movwcs	r0, #23
    4214:	000000c4 	andeq	r0, r0, r4, asr #1
    4218:	17e62800 	strbne	r2, [r6, r0, lsl #16]!
    421c:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    4220:	0000a401 	andeq	sl, r0, r1, lsl #8
    4224:	00180600 	andseq	r0, r8, r0, lsl #12
    4228:	005e2300 	subseq	r2, lr, r0, lsl #6
    422c:	22000000 	andcs	r0, r0, #0
    4230:	00001153 	andeq	r1, r0, r3, asr r1
    4234:	1801040b 	stmdane	r1, {r0, r1, r3, sl}
    4238:	23000018 	movwcs	r0, #24
    423c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4240:	18b22900 	ldmne	r2!, {r8, fp, sp}
    4244:	050b0000 	streq	r0, [fp, #-0]
    4248:	00005e01 	andeq	r5, r0, r1, lsl #28
    424c:	14752500 	ldrbtne	r2, [r5], #-1280	; 0x500
    4250:	e1090000 	mrs	r0, (UNDEF: 9)
    4254:	00001835 	andeq	r1, r0, r5, lsr r8
    4258:	00183523 	andseq	r3, r8, r3, lsr #10
    425c:	04240000 	strteq	r0, [r4], #-0
    4260:	00000926 	andeq	r0, r0, r6, lsr #18
    4264:	00194d25 	andseq	r4, r9, r5, lsr #26
    4268:	4cdf0900 	ldclmi	9, cr0, [pc], {0}
    426c:	23000018 	movwcs	r0, #24
    4270:	0000184c 	andeq	r1, r0, ip, asr #16
    4274:	42042400 	andmi	r2, r4, #0, 8
    4278:	25000006 	strcs	r0, [r0, #-6]
    427c:	00001220 	andeq	r1, r0, r0, lsr #4
    4280:	1868e009 	stmdane	r8!, {r0, r3, sp, lr, pc}^
    4284:	4c230000 	stcmi	0, cr0, [r3], #-0
    4288:	23000018 	movwcs	r0, #24
    428c:	00001835 	andeq	r1, r0, r5, lsr r8
    4290:	0fd32500 	svceq	0x00d32500
    4294:	e5090000 	str	r0, [r9, #-0]
    4298:	00001883 	andeq	r1, r0, r3, lsl #17
    429c:	00184c23 	andseq	r4, r8, r3, lsr #24
    42a0:	004c2300 	subeq	r2, ip, r0, lsl #6
    42a4:	c4230000 	strtgt	r0, [r3], #-0
    42a8:	00000000 	andeq	r0, r0, r0
    42ac:	00117325 	andseq	r7, r1, r5, lsr #6
    42b0:	99e40900 	stmibls	r4!, {r8, fp}^
    42b4:	23000018 	movwcs	r0, #24
    42b8:	0000184c 	andeq	r1, r0, ip, asr #16
    42bc:	0000c423 	andeq	ip, r0, r3, lsr #8
    42c0:	bf220000 	svclt	0x00220000
    42c4:	04000016 	streq	r0, [r0], #-22
    42c8:	18ab0107 	stmiane	fp!, {r0, r1, r2, r8}
    42cc:	ab230000 	blge	8c42d4 <__Stack_Size+0x8c3ed4>
    42d0:	00000018 	andeq	r0, r0, r8, lsl r0
    42d4:	069f0424 	ldreq	r0, [pc], r4, lsr #8
    42d8:	23220000 			; <UNDEFINED> instruction: 0x23220000
    42dc:	04000014 	streq	r0, [r0], #-20
    42e0:	18c80106 	stmiane	r8, {r1, r2, r8}^
    42e4:	c8230000 	stmdagt	r3!, {}	; <UNPREDICTABLE>
    42e8:	23000018 	movwcs	r0, #24
    42ec:	000018ab 	andeq	r1, r0, fp, lsr #17
    42f0:	e6042400 	str	r2, [r4], -r0, lsl #8
    42f4:	22000001 	andcs	r0, r0, #1
    42f8:	00001adc 	ldrdeq	r1, [r0], -ip
    42fc:	ef011304 	svc	0x00011304
    4300:	23000018 	movwcs	r0, #24
    4304:	000018c8 	andeq	r1, r0, r8, asr #17
    4308:	00005e23 	andeq	r5, r0, r3, lsr #28
    430c:	005e2300 	subseq	r2, lr, r0, lsl #6
    4310:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    4314:	00000000 	andeq	r0, r0, r0
    4318:	00172622 	andseq	r2, r7, r2, lsr #12
    431c:	010a0400 	tsteq	sl, r0, lsl #8
    4320:	0000190b 	andeq	r1, r0, fp, lsl #18
    4324:	0018c823 	andseq	ip, r8, r3, lsr #16
    4328:	004c2300 	subeq	r2, ip, r0, lsl #6
    432c:	c4230000 	strtgt	r0, [r3], #-0
    4330:	00000000 	andeq	r0, r0, r0
    4334:	0013e422 	andseq	lr, r3, r2, lsr #8
    4338:	01080400 	tsteq	r8, r0, lsl #8
    433c:	00001922 	andeq	r1, r0, r2, lsr #18
    4340:	0018c823 	andseq	ip, r8, r3, lsr #16
    4344:	00c42300 	sbceq	r2, r4, r0, lsl #6
    4348:	22000000 	andcs	r0, r0, #0
    434c:	000015f8 	strdeq	r1, [r0], -r8
    4350:	34010b04 	strcc	r0, [r1], #-2820	; 0xb04
    4354:	23000019 	movwcs	r0, #25
    4358:	000018c8 	andeq	r1, r0, r8, asr #17
    435c:	191e2800 	ldmdbne	lr, {fp, sp}
    4360:	0c040000 	stceq	0, cr0, [r4], {-0}
    4364:	0000a401 	andeq	sl, r0, r1, lsl #8
    4368:	00194a00 	andseq	r4, r9, r0, lsl #20
    436c:	18c82300 	stmiane	r8, {r8, r9, sp}^
    4370:	22000000 	andcs	r0, r0, #0
    4374:	0000169c 	muleq	r0, ip, r6
    4378:	5c010d04 	stcpl	13, cr0, [r1], {4}
    437c:	23000019 	movwcs	r0, #25
    4380:	000018c8 	andeq	r1, r0, r8, asr #17
    4384:	17bc2800 	ldrne	r2, [ip, r0, lsl #16]!
    4388:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    438c:	0000a401 	andeq	sl, r0, r1, lsl #8
    4390:	00197200 	andseq	r7, r9, r0, lsl #4
    4394:	18c82300 	stmiane	r8, {r8, r9, sp}^
    4398:	22000000 	andcs	r0, r0, #0
    439c:	0000142c 	andeq	r1, r0, ip, lsr #8
    43a0:	89010f04 	stmdbhi	r1, {r2, r8, r9, sl, fp}
    43a4:	23000019 	movwcs	r0, #25
    43a8:	000018c8 	andeq	r1, r0, r8, asr #17
    43ac:	0000c423 	andeq	ip, r0, r3, lsr #8
    43b0:	3a250000 	bcc	9443b8 <__Stack_Size+0x943fb8>
    43b4:	0500000b 	streq	r0, [r0, #-11]
    43b8:	00199fe1 	andseq	r9, r9, r1, ror #31
    43bc:	199f2300 	ldmibne	pc, {r8, r9, sp}	; <UNPREDICTABLE>
    43c0:	4c230000 	stcmi	0, cr0, [r3], #-0
    43c4:	00000000 	andeq	r0, r0, r0
    43c8:	025d0424 	subseq	r0, sp, #36, 8	; 0x24000000
    43cc:	17220000 	strne	r0, [r2, -r0]!
    43d0:	07000012 	smladeq	r0, r2, r0, r0
    43d4:	19bc0108 	ldmibne	ip!, {r3, r8}
    43d8:	bc230000 	stclt	0, cr0, [r3], #-0
    43dc:	23000019 	movwcs	r0, #25
    43e0:	000019c2 	andeq	r1, r0, r2, asr #19
    43e4:	5b042400 	blpl	10d3ec <__Stack_Size+0x10cfec>
    43e8:	24000003 	strcs	r0, [r0], #-3
    43ec:	00080604 	andeq	r0, r8, r4, lsl #12
    43f0:	156d2200 	strbne	r2, [sp, #-512]!	; 0x200
    43f4:	0c070000 	stceq	0, cr0, [r7], {-0}
    43f8:	0019df01 	andseq	sp, r9, r1, lsl #30
    43fc:	19bc2300 	ldmibne	ip!, {r8, r9, sp}
    4400:	c4230000 	strtgt	r0, [r3], #-0
    4404:	00000000 	andeq	r0, r0, r0
    4408:	0015e825 	andseq	lr, r5, r5, lsr #16
    440c:	f0dc0500 			; <UNDEFINED> instruction: 0xf0dc0500
    4410:	23000019 	movwcs	r0, #25
    4414:	000019f0 	strdeq	r1, [r0], -r0
    4418:	42042400 	andmi	r2, r4, #0, 8
    441c:	25000007 	strcs	r0, [r0, #-7]
    4420:	000012fb 	strdeq	r1, [r0], -fp
    4424:	1a0cdb05 	bne	33b040 <__Stack_Size+0x33ac40>
    4428:	9f230000 	svcls	0x00230000
    442c:	23000019 	movwcs	r0, #25
    4430:	000019f0 	strdeq	r1, [r0], -r0
    4434:	12812500 	addne	r2, r1, #0, 10
    4438:	e8050000 	stmda	r5, {}	; <UNPREDICTABLE>
    443c:	00001a22 	andeq	r1, r0, r2, lsr #20
    4440:	00003a23 	andeq	r3, r0, r3, lsr #20
    4444:	00c42300 	sbceq	r2, r4, r0, lsl #6
    4448:	22000000 	andcs	r0, r0, #0
    444c:	0000159d 	muleq	r0, sp, r5
    4450:	39010f06 	stmdbcc	r1, {r1, r2, r8, r9, sl, fp}
    4454:	2300001a 	movwcs	r0, #26
    4458:	0000003a 	andeq	r0, r0, sl, lsr r0
    445c:	00003a23 	andeq	r3, r0, r3, lsr #20
    4460:	0b250000 	bleq	944468 <__Stack_Size+0x944068>
    4464:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    4468:	001a4aff 			; <UNDEFINED> instruction: 0x001a4aff
    446c:	003a2300 	eorseq	r2, sl, r0, lsl #6
    4470:	22000000 	andcs	r0, r0, #0
    4474:	00001743 	andeq	r1, r0, r3, asr #14
    4478:	5c010006 	stcpl	0, cr0, [r1], {6}
    447c:	2300001a 	movwcs	r0, #26
    4480:	00001a5c 	andeq	r1, r0, ip, asr sl
    4484:	86042400 	strhi	r2, [r4], -r0, lsl #8
    4488:	26000007 	strcs	r0, [r0], -r7
    448c:	0000174d 	andeq	r1, r0, sp, asr #14
    4490:	aa26290e 	bge	98e8d0 <__Stack_Size+0x98e4d0>
    4494:	0d000014 	stceq	0, cr0, [r0, #-80]	; 0xffffffb0
    4498:	0a652ab8 	beq	194ef80 <__Stack_Size+0x194eb80>
    449c:	0b0f0000 	bleq	3c44a4 <__Stack_Size+0x3c40a4>
    44a0:	00001569 	andeq	r1, r0, r9, ror #10
    44a4:	00001a85 	andeq	r1, r0, r5, lsl #21
    44a8:	00156923 	andseq	r6, r5, r3, lsr #18
    44ac:	20250000 	eorcs	r0, r5, r0
    44b0:	0500000b 	streq	r0, [r0, #-11]
    44b4:	001a9be2 	andseq	r9, sl, r2, ror #23
    44b8:	199f2300 	ldmibne	pc, {r8, r9, sp}	; <UNPREDICTABLE>
    44bc:	4c230000 	stcmi	0, cr0, [r3], #-0
    44c0:	00000000 	andeq	r0, r0, r0
    44c4:	001ab326 	andseq	fp, sl, r6, lsr #6
    44c8:	1d280e00 	stcne	14, cr0, [r8, #-0]
    44cc:	000015d5 	ldrdeq	r1, [r0], -r5
    44d0:	15696401 	strbne	r6, [r9, #-1025]!	; 0x401
    44d4:	1ab30000 	bne	fecc44dc <SCS_BASE+0x1ecb64dc>
    44d8:	001e0000 	andseq	r0, lr, r0
    44dc:	0013c12b 	andseq	ip, r3, fp, lsr #2
    44e0:	69650100 	stmdbvs	r5!, {r8}^
    44e4:	1e000015 	mcrne	0, 0, r0, cr0, cr5, {0}
    44e8:	066b0000 	strbteq	r0, [fp], -r0
    44ec:	00040000 	andeq	r0, r4, r0
    44f0:	00000fd9 	ldrdeq	r0, [r0], -r9
    44f4:	04d40104 	ldrbeq	r0, [r4], #260	; 0x104
    44f8:	50010000 	andpl	r0, r1, r0
    44fc:	8200001b 	andhi	r0, r0, #27
    4500:	18000006 	stmdane	r0, {r1, r2}
    4504:	cc080017 	stcgt	0, cr0, [r8], {23}
    4508:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
    450c:	0200000e 	andeq	r0, r0, #14
    4510:	05e30504 	strbeq	r0, [r3, #1284]!	; 0x504
    4514:	02020000 	andeq	r0, r2, #0
    4518:	0005b405 	andeq	fp, r5, r5, lsl #8
    451c:	06010200 	streq	r0, [r1], -r0, lsl #4
    4520:	0000071a 	andeq	r0, r0, sl, lsl r7
    4524:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    4528:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    452c:	02000000 	andeq	r0, r0, #0
    4530:	06450704 	strbeq	r0, [r5], -r4, lsl #14
    4534:	75030000 	strvc	r0, [r3, #-0]
    4538:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    453c:	00005728 	andeq	r5, r0, r8, lsr #14
    4540:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4544:	000007fc 	strdeq	r0, [r0], -ip
    4548:	00387503 	eorseq	r7, r8, r3, lsl #10
    454c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    4550:	01020000 	mrseq	r0, (UNDEF: 2)
    4554:	00071808 	andeq	r1, r7, r8, lsl #16
    4558:	0a9c0400 	beq	fe705560 <SCS_BASE+0x1e6f7560>
    455c:	2f020000 	svccs	0x00020000
    4560:	0000007a 	andeq	r0, r0, sl, ror r0
    4564:	00004505 	andeq	r4, r0, r5, lsl #10
    4568:	02010600 	andeq	r0, r1, #0, 12
    456c:	00009439 	andeq	r9, r0, r9, lsr r4
    4570:	0c550700 	mrrceq	7, 0, r0, r5, cr0
    4574:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4578:	00544553 	subseq	r4, r4, r3, asr r5
    457c:	ed040001 	stc	0, cr0, [r4, #-4]
    4580:	02000017 	andeq	r0, r0, #23
    4584:	00007f39 	andeq	r7, r0, r9, lsr pc
    4588:	07040200 	streq	r0, [r4, -r0, lsl #4]
    458c:	0000063c 	andeq	r0, r0, ip, lsr r6
    4590:	4e031c09 	cdpmi	12, 0, cr1, cr3, cr9, {0}
    4594:	00010b01 	andeq	r0, r1, r1, lsl #22
    4598:	52430a00 	subpl	r0, r3, #0, 20
    459c:	5003004c 	andpl	r0, r3, ip, asr #32
    45a0:	00006f01 	andeq	r6, r0, r1, lsl #30
    45a4:	430a0000 	movwmi	r0, #40960	; 0xa000
    45a8:	03004852 	movweq	r4, #2130	; 0x852
    45ac:	006f0151 	rsbeq	r0, pc, r1, asr r1	; <UNPREDICTABLE>
    45b0:	0a040000 	beq	1045b8 <__Stack_Size+0x1041b8>
    45b4:	00524449 	subseq	r4, r2, r9, asr #8
    45b8:	6f015203 	svcvs	0x00015203
    45bc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    45c0:	52444f0a 	subpl	r4, r4, #10, 30	; 0x28
    45c4:	01530300 	cmpeq	r3, r0, lsl #6
    45c8:	0000006f 	andeq	r0, r0, pc, rrx
    45cc:	0a880b0c 	beq	fe207204 <SCS_BASE+0x1e1f9204>
    45d0:	54030000 	strpl	r0, [r3], #-0
    45d4:	00006f01 	andeq	r6, r0, r1, lsl #30
    45d8:	420a1000 	andmi	r1, sl, #0
    45dc:	03005252 	movweq	r5, #594	; 0x252
    45e0:	006f0155 	rsbeq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
    45e4:	0b140000 	bleq	5045ec <__Stack_Size+0x5041ec>
    45e8:	00000a45 	andeq	r0, r0, r5, asr #20
    45ec:	6f015603 	svcvs	0x00015603
    45f0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    45f4:	0ac00c00 	beq	ff0075fc <SCS_BASE+0x1eff95fc>
    45f8:	57030000 	strpl	r0, [r3, -r0]
    45fc:	0000a601 	andeq	sl, r0, r1, lsl #12
    4600:	04010600 	streq	r0, [r1], #-1536	; 0x600
    4604:	00013e1c 	andeq	r3, r1, ip, lsl lr
    4608:	1bdb0700 	blne	ff6c6210 <SCS_BASE+0x1f6b8210>
    460c:	07010000 	streq	r0, [r1, -r0]
    4610:	00001b93 	muleq	r0, r3, fp
    4614:	1b1c0702 	blne	706224 <__Stack_Size+0x705e24>
    4618:	07030000 	streq	r0, [r3, -r0]
    461c:	00001bcc 	andeq	r1, r0, ip, asr #23
    4620:	1be60704 	blne	ff986238 <SCS_BASE+0x1f978238>
    4624:	00050000 	andeq	r0, r5, r0
    4628:	001b7a04 	andseq	r7, fp, r4, lsl #20
    462c:	17220400 	strne	r0, [r2, -r0, lsl #8]!
    4630:	06000001 	streq	r0, [r0], -r1
    4634:	5d170501 	cfldr32pl	mvfx0, [r7, #-4]
    4638:	08000001 	stmdaeq	r0, {r0}
    463c:	0046464f 	subeq	r4, r6, pc, asr #12
    4640:	4e4f0800 	cdpmi	8, 4, cr0, cr15, cr0, {0}
    4644:	04000100 	streq	r0, [r0], #-256	; 0x100
    4648:	000007ad 	andeq	r0, r0, sp, lsr #15
    464c:	01491705 	cmpeq	r9, r5, lsl #14
    4650:	4a0d0000 	bmi	344658 <__Stack_Size+0x344258>
    4654:	0100001b 	tsteq	r0, fp, lsl r0
    4658:	003a0159 	eorseq	r0, sl, r9, asr r1
    465c:	86010000 	strhi	r0, [r1], -r0
    4660:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    4664:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4668:	3a015901 	bcc	5aa74 <__Stack_Size+0x5a674>
    466c:	00000000 	andeq	r0, r0, r0
    4670:	001b870d 	andseq	r8, fp, sp, lsl #14
    4674:	01820100 	orreq	r0, r2, r0, lsl #2
    4678:	0000004c 	andeq	r0, r0, ip, asr #32
    467c:	0001b001 	andeq	fp, r1, r1
    4680:	23780f00 	cmncs	r8, #0, 30
    4684:	82010000 	andhi	r0, r1, #0
    4688:	00003a01 	andeq	r3, r0, r1, lsl #20
    468c:	64411000 	strbvs	r1, [r1], #-0
    4690:	84010072 	strhi	r0, [r1], #-114	; 0x72
    4694:	0001b001 	andeq	fp, r1, r1
    4698:	04110000 	ldreq	r0, [r1], #-0
    469c:	0000004c 	andeq	r0, r0, ip, asr #32
    46a0:	001b6b12 	andseq	r6, fp, r2, lsl fp
    46a4:	012a0100 			; <UNDEFINED> instruction: 0x012a0100
    46a8:	0000005e 	andeq	r0, r0, lr, asr r0
    46ac:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
    46b0:	0000005e 	andeq	r0, r0, lr, asr r0
    46b4:	02629c01 	rsbeq	r9, r2, #256	; 0x100
    46b8:	b5130000 	ldrlt	r0, [r3, #-0]
    46bc:	01000010 	tsteq	r0, r0, lsl r0
    46c0:	005e012b 	subseq	r0, lr, fp, lsr #2
    46c4:	09b80000 	ldmibeq	r8!, {}	; <UNPREDICTABLE>
    46c8:	20140000 	andscs	r0, r4, r0
    46cc:	aa080017 	bge	204730 <__Stack_Size+0x204330>
    46d0:	f4000005 	vst4.8	{d0-d3}, [r0], r5
    46d4:	15000001 	strne	r0, [r0, #-1]
    46d8:	08025001 	stmdaeq	r2, {r0, ip, lr}
    46dc:	2a14007b 	bcs	5048d0 <__Stack_Size+0x5044d0>
    46e0:	aa080017 	bge	204744 <__Stack_Size+0x204344>
    46e4:	08000005 	stmdaeq	r0, {r0, r2}
    46e8:	15000002 	strne	r0, [r0, #-2]
    46ec:	08025001 	stmdaeq	r2, {r0, ip, lr}
    46f0:	3414007a 	ldrcc	r0, [r4], #-122	; 0x7a
    46f4:	aa080017 	bge	204758 <__Stack_Size+0x204358>
    46f8:	1c000005 	stcne	0, cr0, [r0], {5}
    46fc:	15000002 	strne	r0, [r0, #-2]
    4700:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4704:	3e14007c 	mrccc	0, 0, r0, cr4, cr12, {3}
    4708:	aa080017 	bge	20476c <__Stack_Size+0x20436c>
    470c:	30000005 	andcc	r0, r0, r5
    4710:	15000002 	strne	r0, [r0, #-2]
    4714:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4718:	4814007d 	ldmdami	r4, {r0, r2, r3, r4, r5, r6}
    471c:	aa080017 	bge	204780 <__Stack_Size+0x204380>
    4720:	44000005 	strmi	r0, [r0], #-5
    4724:	15000002 	strne	r0, [r0, #-2]
    4728:	08025001 	stmdaeq	r2, {r0, ip, lr}
    472c:	5214007e 	andspl	r0, r4, #126	; 0x7e
    4730:	aa080017 	bge	204794 <__Stack_Size+0x204394>
    4734:	58000005 	stmdapl	r0, {r0, r2}
    4738:	15000002 	strne	r0, [r0, #-2]
    473c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4740:	7216007f 	andsvc	r0, r6, #127	; 0x7f
    4744:	c0080017 	andgt	r0, r8, r7, lsl r0
    4748:	00000005 	andeq	r0, r0, r5
    474c:	00089317 	andeq	r9, r8, r7, lsl r3
    4750:	01480100 	mrseq	r0, (UNDEF: 88)
    4754:	08001776 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, ip}
    4758:	0000002a 	andeq	r0, r0, sl, lsr #32
    475c:	02b99c01 	adcseq	r9, r9, #256	; 0x100
    4760:	2b180000 	blcs	604768 <__Stack_Size+0x604368>
    4764:	0100001c 	tsteq	r0, ip, lsl r0
    4768:	003a0148 	eorseq	r0, sl, r8, asr #2
    476c:	09d70000 	ldmibeq	r7, {}^	; <UNPREDICTABLE>
    4770:	80140000 	andshi	r0, r4, r0
    4774:	c8080017 	stmdagt	r8, {r0, r1, r2, r4}
    4778:	9b000005 	blls	4794 <__Stack_Size+0x4394>
    477c:	15000002 	strne	r0, [r0, #-2]
    4780:	31015001 	tstcc	r1, r1
    4784:	17921400 	ldrne	r1, [r2, r0, lsl #8]
    4788:	05c80800 	strbeq	r0, [r8, #2048]	; 0x800
    478c:	02af0000 	adceq	r0, pc, #0
    4790:	01150000 	tsteq	r5, r0
    4794:	fe090250 	mcr2	2, 0, r0, cr9, cr0, {2}
    4798:	179c1900 	ldrne	r1, [ip, r0, lsl #18]
    479c:	05c80800 	strbeq	r0, [r8, #2048]	; 0x800
    47a0:	1a000000 	bne	47a8 <__Stack_Size+0x43a8>
    47a4:	00000168 	andeq	r0, r0, r8, ror #2
    47a8:	080017a0 	stmdaeq	r0, {r5, r7, r8, r9, sl, ip}
    47ac:	00000002 	andeq	r0, r0, r2
    47b0:	02d49c01 	sbcseq	r9, r4, #256	; 0x100
    47b4:	791b0000 	ldmdbvc	fp, {}	; <UNPREDICTABLE>
    47b8:	01000001 	tsteq	r0, r1
    47bc:	11170050 	tstne	r7, r0, asr r0
    47c0:	0100000d 	tsteq	r0, sp
    47c4:	17a2015e 	sbfxne	r0, lr, #2, #3
    47c8:	00260800 	eoreq	r0, r6, r0, lsl #16
    47cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    47d0:	0000032b 	andeq	r0, r0, fp, lsr #6
    47d4:	001c0f1c 	andseq	r0, ip, ip, lsl pc
    47d8:	015e0100 	cmpeq	lr, r0, lsl #2
    47dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    47e0:	631d5001 	tstvs	sp, #1
    47e4:	0100746e 	tsteq	r0, lr, ror #8
    47e8:	003a015f 	eorseq	r0, sl, pc, asr r1
    47ec:	0a120000 	beq	4847f4 <__Stack_Size+0x4843f4>
    47f0:	6d1d0000 	ldcvs	0, cr0, [sp, #-0]
    47f4:	01007861 	tsteq	r0, r1, ror #16
    47f8:	003a015f 	eorseq	r0, sl, pc, asr r1
    47fc:	0a250000 	beq	944804 <__Stack_Size+0x944404>
    4800:	741e0000 	ldrvc	r0, [lr], #-0
    4804:	0100706d 	tsteq	r0, sp, rrx
    4808:	003a0160 	eorseq	r0, sl, r0, ror #2
    480c:	03050000 	movweq	r0, #20480	; 0x5000
    4810:	20000b94 	mulcs	r0, r4, fp
    4814:	02ee1f00 	rsceq	r1, lr, #0, 30
    4818:	6c010000 	stcvs	0, cr0, [r1], {-0}
    481c:	0017c801 	andseq	ip, r7, r1, lsl #16
    4820:	00001408 	andeq	r1, r0, r8, lsl #8
    4824:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    4828:	0000089a 	muleq	r0, sl, r8
    482c:	dc017501 	cfstr32le	mvfx7, [r1], {1}
    4830:	18080017 	stmdane	r8, {r0, r1, r2, r4}
    4834:	01000000 	mrseq	r0, (UNDEF: 0)
    4838:	00038b9c 	muleq	r3, ip, fp
    483c:	0acd1800 	beq	ff34a844 <SCS_BASE+0x1f33c844>
    4840:	75010000 	strvc	r0, [r1, #-0]
    4844:	00015d01 	andeq	r5, r1, r1, lsl #26
    4848:	000a4400 	andeq	r4, sl, r0, lsl #8
    484c:	17ea2000 	strbne	r2, [sl, r0]!
    4850:	05d90800 	ldrbeq	r0, [r9, #2048]	; 0x800
    4854:	03810000 	orreq	r0, r1, #0
    4858:	01150000 	tsteq	r5, r0
    485c:	000a0351 	andeq	r0, sl, r1, asr r3
    4860:	50011501 	andpl	r1, r1, r1, lsl #10
    4864:	0c000c05 	stceq	12, cr0, [r0], {5}
    4868:	19004001 	stmdbne	r0, {r0, lr}
    486c:	080017ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip}
    4870:	000005f5 	strdeq	r0, [r0], -r5
    4874:	0a0a1200 	beq	28907c <__Stack_Size+0x288c7c>
    4878:	7c010000 	stcvc	0, cr0, [r1], {-0}
    487c:	00005e01 	andeq	r5, r0, r1, lsl #28
    4880:	0017f400 	andseq	pc, r7, r0, lsl #8
    4884:	00001808 	andeq	r1, r0, r8, lsl #16
    4888:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    488c:	21000003 	tstcs	r0, r3
    4890:	080017fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip}
    4894:	0000060b 	andeq	r0, r0, fp, lsl #12
    4898:	01500115 	cmpeq	r0, r5, lsl r1
    489c:	1a000030 	bne	4964 <__Stack_Size+0x4564>
    48a0:	00000186 	andeq	r0, r0, r6, lsl #3
    48a4:	0800180c 	stmdaeq	r0, {r2, r3, fp, ip}
    48a8:	0000000e 	andeq	r0, r0, lr
    48ac:	03db9c01 	bicseq	r9, fp, #256	; 0x100
    48b0:	97220000 	strls	r0, [r2, -r0]!
    48b4:	65000001 	strvs	r0, [r0, #-1]
    48b8:	2300000a 	movwcs	r0, #10
    48bc:	000001a3 	andeq	r0, r0, r3, lsr #3
    48c0:	00000a86 	andeq	r0, r0, r6, lsl #21
    48c4:	1b0f1700 	blne	3ca4cc <__Stack_Size+0x3ca0cc>
    48c8:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    48cc:	00181a01 	andseq	r1, r8, r1, lsl #20
    48d0:	0000a608 	andeq	sl, r0, r8, lsl #12
    48d4:	ee9c0100 	fmle	f0, f4, f0
    48d8:	18000004 	stmdane	r0, {r2}
    48dc:	00002378 	andeq	r2, r0, r8, ror r3
    48e0:	3a018901 	bcc	66cec <__Stack_Size+0x668ec>
    48e4:	b7000000 	strlt	r0, [r0, -r0]
    48e8:	1800000a 	stmdane	r0, {r1, r3}
    48ec:	00000a77 	andeq	r0, r0, r7, ror sl
    48f0:	4c018901 	stcmi	9, cr8, [r1], {1}
    48f4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    48f8:	2400000a 	strcs	r0, [r0], #-10
    48fc:	00001c31 	andeq	r1, r0, r1, lsr ip
    4900:	ee018b01 	vmla.f64	d8, d1, d1
    4904:	03000004 	movweq	r0, #4
    4908:	1d77ef91 	ldclne	15, cr14, [r7, #-580]!	; 0xfffffdbc
    490c:	00726441 	rsbseq	r6, r2, r1, asr #8
    4910:	3a018c01 	bcc	6791c <__Stack_Size+0x6751c>
    4914:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    4918:	1d00000a 	stcne	0, cr0, [r0, #-40]	; 0xffffffd8
    491c:	00746e63 	rsbseq	r6, r4, r3, ror #28
    4920:	4c018d01 	stcmi	13, cr8, [r1], {1}
    4924:	2c000000 	stccs	0, cr0, [r0], {-0}
    4928:	2400000b 	strcs	r0, [r0], #-11
    492c:	00000fe9 	andeq	r0, r0, r9, ror #31
    4930:	f3018e01 	vcge.f32	d8, d1, d1
    4934:	03000004 	movweq	r0, #4
    4938:	2577f091 	ldrbcs	pc, [r7, #-145]!	; 0x91	; <UNPREDICTABLE>
    493c:	00000186 	andeq	r0, r0, r6, lsl #3
    4940:	0800183a 	stmdaeq	r0, {r1, r3, r4, r5, fp, ip}
    4944:	0000000a 	andeq	r0, r0, sl
    4948:	82019601 	andhi	r9, r1, #1048576	; 0x100000
    494c:	22000004 	andcs	r0, r0, #4
    4950:	00000197 	muleq	r0, r7, r1
    4954:	00000b4c 	andeq	r0, r0, ip, asr #22
    4958:	00183a26 	andseq	r3, r8, r6, lsr #20
    495c:	00000a08 	andeq	r0, r0, r8, lsl #20
    4960:	01a32300 			; <UNDEFINED> instruction: 0x01a32300
    4964:	0b6c0000 	bleq	1b0496c <__Stack_Size+0x1b0456c>
    4968:	00000000 	andeq	r0, r0, r0
    496c:	00185c16 	andseq	r5, r8, r6, lsl ip
    4970:	00062008 	andeq	r2, r6, r8
    4974:	18621400 	stmdane	r2!, {sl, ip}^
    4978:	06270800 	strteq	r0, [r7], -r0, lsl #16
    497c:	049f0000 	ldreq	r0, [pc], #0	; 4984 <__Stack_Size+0x4584>
    4980:	01150000 	tsteq	r5, r0
    4984:	35080250 	strcc	r0, [r8, #-592]	; 0x250
    4988:	18761400 	ldmdane	r6!, {sl, ip}^
    498c:	06380800 	ldrteq	r0, [r8], -r0, lsl #16
    4990:	04b90000 	ldrteq	r0, [r9], #0
    4994:	01150000 	tsteq	r5, r0
    4998:	00750251 	rsbseq	r0, r5, r1, asr r2
    499c:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    49a0:	14000074 	strne	r0, [r0], #-116	; 0x74
    49a4:	08001882 	stmdaeq	r0, {r1, r7, fp, ip}
    49a8:	00000652 	andeq	r0, r0, r2, asr r6
    49ac:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    49b0:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    49b4:	07f0000c 	ldrbeq	r0, [r0, ip]!
    49b8:	a0140008 	andsge	r0, r4, r8
    49bc:	38080018 	stmdacc	r8, {r3, r4}
    49c0:	e4000006 	str	r0, [r0], #-6
    49c4:	15000004 	strne	r0, [r0, #-4]
    49c8:	74025001 	strvc	r5, [r2], #-1
    49cc:	b0160000 	andslt	r0, r6, r0
    49d0:	67080018 	smladvs	r8, r8, r0, r0
    49d4:	00000006 	andeq	r0, r0, r6
    49d8:	00013e05 	andeq	r3, r1, r5, lsl #28
    49dc:	004c2700 	subeq	r2, ip, r0, lsl #14
    49e0:	05040000 	streq	r0, [r4, #-0]
    49e4:	9f280000 	svcls	0x00280000
    49e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    49ec:	02170001 	andseq	r0, r7, #1
    49f0:	0100001c 	tsteq	r0, ip, lsl r0
    49f4:	18c001b4 	stmiane	r0, {r2, r4, r5, r7, r8}^
    49f8:	00240800 	eoreq	r0, r4, r0, lsl #16
    49fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    4a00:	00000567 	andeq	r0, r0, r7, ror #10
    4a04:	001c3124 	andseq	r3, ip, r4, lsr #2
    4a08:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
    4a0c:	000004ee 	andeq	r0, r0, lr, ror #9
    4a10:	16779102 	ldrbtne	r9, [r7], -r2, lsl #2
    4a14:	080018c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip}
    4a18:	00000620 	andeq	r0, r0, r0, lsr #12
    4a1c:	0018cc14 	andseq	ip, r8, r4, lsl ip
    4a20:	00062708 	andeq	r2, r6, r8, lsl #14
    4a24:	00054600 	andeq	r4, r5, r0, lsl #12
    4a28:	50011500 	andpl	r1, r1, r0, lsl #10
    4a2c:	00350802 	eorseq	r0, r5, r2, lsl #16
    4a30:	0018d214 	andseq	sp, r8, r4, lsl r2
    4a34:	00065208 	andeq	r5, r6, r8, lsl #4
    4a38:	00055d00 	andeq	r5, r5, r0, lsl #26
    4a3c:	50011500 	andpl	r1, r1, r0, lsl #10
    4a40:	f0000c05 			; <UNDEFINED> instruction: 0xf0000c05
    4a44:	16000807 	strne	r0, [r0], -r7, lsl #16
    4a48:	080018da 	stmdaeq	r0, {r1, r3, r4, r6, r7, fp, ip}
    4a4c:	00000667 	andeq	r0, r0, r7, ror #12
    4a50:	1af52900 	bne	ffd4ee58 <SCS_BASE+0x1fd40e58>
    4a54:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    4a58:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a5c:	0b980305 	bleq	fe605678 <SCS_BASE+0x1e5f7678>
    4a60:	3c292000 	stccc	0, cr2, [r9], #-0
    4a64:	0100001b 	tsteq	r0, fp, lsl r0
    4a68:	00006f19 	andeq	r6, r0, r9, lsl pc
    4a6c:	90030500 	andls	r0, r3, r0, lsl #10
    4a70:	2720000b 	strcs	r0, [r0, -fp]!
    4a74:	0000005e 	andeq	r0, r0, lr, asr r0
    4a78:	00000599 	muleq	r0, r9, r5
    4a7c:	00009f2a 	andeq	r9, r0, sl, lsr #30
    4a80:	2900ff00 	stmdbcs	r0, {r8, r9, sl, fp, ip, sp, lr, pc}
    4a84:	00001bad 	andeq	r1, r0, sp, lsr #23
    4a88:	05891d01 	streq	r1, [r9, #3329]	; 0xd01
    4a8c:	03050000 	movweq	r0, #20480	; 0x5000
    4a90:	20000142 	andcs	r0, r0, r2, asr #2
    4a94:	0017e62b 	andseq	lr, r7, fp, lsr #12
    4a98:	01190600 	tsteq	r9, r0, lsl #12
    4a9c:	00000094 	muleq	r0, r4, r0
    4aa0:	000005c0 	andeq	r0, r0, r0, asr #11
    4aa4:	00005e2c 	andeq	r5, r0, ip, lsr #28
    4aa8:	f42d0000 	vld4.8	{d0-d3}, [sp], r0
    4aac:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    4ab0:	fc2e011a 	stc2	1, cr0, [lr], #-104	; 0xffffff98
    4ab4:	0700001a 	smladeq	r0, sl, r0, r0
    4ab8:	0005d939 	andeq	sp, r5, r9, lsr r9
    4abc:	003a2c00 	eorseq	r2, sl, r0, lsl #24
    4ac0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    4ac4:	00000b3a 	andeq	r0, r0, sl, lsr fp
    4ac8:	05efe108 	strbeq	lr, [pc, #264]!	; 4bd8 <__Stack_Size+0x47d8>
    4acc:	ef2c0000 	svc	0x002c0000
    4ad0:	2c000005 	stccs	0, cr0, [r0], {5}
    4ad4:	0000004c 	andeq	r0, r0, ip, asr #32
    4ad8:	0b041100 	bleq	108ee0 <__Stack_Size+0x108ae0>
    4adc:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    4ae0:	00000b20 	andeq	r0, r0, r0, lsr #22
    4ae4:	060be208 	streq	lr, [fp], -r8, lsl #4
    4ae8:	ef2c0000 	svc	0x002c0000
    4aec:	2c000005 	stccs	0, cr0, [r0], {5}
    4af0:	0000004c 	andeq	r0, r0, ip, asr #32
    4af4:	1c3d2f00 	ldcne	15, cr2, [sp], #-0
    4af8:	37090000 	strcc	r0, [r9, -r0]
    4afc:	0000004c 	andeq	r0, r0, ip, asr #32
    4b00:	00000620 	andeq	r0, r0, r0, lsr #12
    4b04:	00005e2c 	andeq	r5, r0, ip, lsr #28
    4b08:	aa300000 	bge	c04b10 <__Stack_Size+0xc04710>
    4b0c:	04000014 	streq	r0, [r0], #-20
    4b10:	1bbc2eb8 	blne	fef105f8 <SCS_BASE+0x1ef025f8>
    4b14:	c9040000 	stmdbgt	r4, {}	; <UNPREDICTABLE>
    4b18:	00000638 	andeq	r0, r0, r8, lsr r6
    4b1c:	00004c2c 	andeq	r4, r0, ip, lsr #24
    4b20:	152f0000 	strne	r0, [pc, #-0]!	; 4b28 <__Stack_Size+0x4728>
    4b24:	0400001c 	streq	r0, [r0], #-28
    4b28:	00013ebe 			; <UNDEFINED> instruction: 0x00013ebe
    4b2c:	00065200 	andeq	r5, r6, r0, lsl #4
    4b30:	003a2c00 	eorseq	r2, sl, r0, lsl #24
    4b34:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    4b38:	00000000 	andeq	r0, r0, r0
    4b3c:	001b2c2f 	andseq	r2, fp, pc, lsr #24
    4b40:	3eba0400 	cdpcc	4, 11, cr0, cr10, cr0, {0}
    4b44:	67000001 	strvs	r0, [r0, -r1]
    4b48:	2c000006 	stccs	0, cr0, [r0], {6}
    4b4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4b50:	1ba23000 	blne	fe890b58 <SCS_BASE+0x1e882b58>
    4b54:	b9040000 	stmdblt	r4, {}	; <UNPREDICTABLE>
    4b58:	00034400 	andeq	r4, r3, r0, lsl #8
    4b5c:	83000400 	movwhi	r0, #1024	; 0x400
    4b60:	04000012 	streq	r0, [r0], #-18
    4b64:	0004d401 	andeq	sp, r4, r1, lsl #8
    4b68:	1c640100 	stfnee	f0, [r4], #-0
    4b6c:	06820000 	streq	r0, [r2], r0
    4b70:	18e40000 	stmiane	r4!, {}^	; <UNPREDICTABLE>
    4b74:	00ac0800 	adceq	r0, ip, r0, lsl #16
    4b78:	10a20000 	adcne	r0, r2, r0
    4b7c:	04020000 	streq	r0, [r2], #-0
    4b80:	0005e305 	andeq	lr, r5, r5, lsl #6
    4b84:	05020200 	streq	r0, [r2, #-512]	; 0x200
    4b88:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    4b8c:	1a060102 	bne	184f9c <__Stack_Size+0x184b9c>
    4b90:	03000007 	movweq	r0, #7
    4b94:	00323375 	eorseq	r3, r2, r5, ror r3
    4b98:	00452702 	subeq	r2, r5, r2, lsl #14
    4b9c:	04020000 	streq	r0, [r2], #-0
    4ba0:	00064507 	andeq	r4, r6, r7, lsl #10
    4ba4:	31750300 	cmncc	r5, r0, lsl #6
    4ba8:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4bac:	00000057 	andeq	r0, r0, r7, asr r0
    4bb0:	fc070202 	stc2	2, cr0, [r7], {2}
    4bb4:	03000007 	movweq	r0, #7
    4bb8:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4bbc:	00006829 	andeq	r6, r0, r9, lsr #16
    4bc0:	08010200 	stmdaeq	r1, {r9}
    4bc4:	00000718 	andeq	r0, r0, r8, lsl r7
    4bc8:	000a9c04 	andeq	r9, sl, r4, lsl #24
    4bcc:	7a2f0200 	bvc	bc53d4 <__Stack_Size+0xbc4fd4>
    4bd0:	05000000 	streq	r0, [r0, #-0]
    4bd4:	00000045 	andeq	r0, r0, r5, asr #32
    4bd8:	0001ae04 	andeq	sl, r1, r4, lsl #28
    4bdc:	8a300200 	bhi	c053e4 <__Stack_Size+0xc04fe4>
    4be0:	05000000 	streq	r0, [r0, #-0]
    4be4:	00000057 	andeq	r0, r0, r7, asr r0
    4be8:	38757603 	ldmdacc	r5!, {r0, r1, r9, sl, ip, sp, lr}^
    4bec:	9a310200 	bls	c453f4 <__Stack_Size+0xc44ff4>
    4bf0:	05000000 	streq	r0, [r0, #-0]
    4bf4:	00000068 	andeq	r0, r0, r8, rrx
    4bf8:	24035006 	strcs	r5, [r3], #-6
    4bfc:	00000196 	muleq	r0, r6, r1
    4c00:	00525307 	subseq	r5, r2, r7, lsl #6
    4c04:	006f2603 	rsbeq	r2, pc, r3, lsl #12
    4c08:	07000000 	streq	r0, [r0, -r0]
    4c0c:	00315243 	eorseq	r5, r1, r3, asr #4
    4c10:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    4c14:	07040000 	streq	r0, [r4, -r0]
    4c18:	00325243 	eorseq	r5, r2, r3, asr #4
    4c1c:	006f2803 	rsbeq	r2, pc, r3, lsl #16
    4c20:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    4c24:	00001790 	muleq	r0, r0, r7
    4c28:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    4c2c:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    4c30:	00001796 	muleq	r0, r6, r7
    4c34:	006f2a03 	rsbeq	r2, pc, r3, lsl #20
    4c38:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    4c3c:	00001a42 	andeq	r1, r0, r2, asr #20
    4c40:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    4c44:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    4c48:	00001a48 	andeq	r1, r0, r8, asr #20
    4c4c:	006f2c03 	rsbeq	r2, pc, r3, lsl #24
    4c50:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    4c54:	00001a4e 	andeq	r1, r0, lr, asr #20
    4c58:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    4c5c:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
    4c60:	00001a54 	andeq	r1, r0, r4, asr sl
    4c64:	006f2e03 	rsbeq	r2, pc, r3, lsl #28
    4c68:	07200000 	streq	r0, [r0, -r0]!
    4c6c:	00525448 	subseq	r5, r2, r8, asr #8
    4c70:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    4c74:	07240000 	streq	r0, [r4, -r0]!
    4c78:	0052544c 	subseq	r5, r2, ip, asr #8
    4c7c:	006f3003 	rsbeq	r3, pc, r3
    4c80:	08280000 	stmdaeq	r8!, {}	; <UNPREDICTABLE>
    4c84:	00001164 	andeq	r1, r0, r4, ror #2
    4c88:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    4c8c:	082c0000 	stmdaeq	ip!, {}	; <UNPREDICTABLE>
    4c90:	00001169 	andeq	r1, r0, r9, ror #2
    4c94:	006f3203 	rsbeq	r3, pc, r3, lsl #4
    4c98:	08300000 	ldmdaeq	r0!, {}	; <UNPREDICTABLE>
    4c9c:	0000116e 	andeq	r1, r0, lr, ror #2
    4ca0:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    4ca4:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
    4ca8:	000016e1 	andeq	r1, r0, r1, ror #13
    4cac:	006f3403 	rsbeq	r3, pc, r3, lsl #8
    4cb0:	08380000 	ldmdaeq	r8!, {}	; <UNPREDICTABLE>
    4cb4:	00001823 	andeq	r1, r0, r3, lsr #16
    4cb8:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    4cbc:	083c0000 	ldmdaeq	ip!, {}	; <UNPREDICTABLE>
    4cc0:	00001828 	andeq	r1, r0, r8, lsr #16
    4cc4:	006f3603 	rsbeq	r3, pc, r3, lsl #12
    4cc8:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
    4ccc:	0000182d 	andeq	r1, r0, sp, lsr #16
    4cd0:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    4cd4:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
    4cd8:	00001832 	andeq	r1, r0, r2, lsr r8
    4cdc:	006f3803 	rsbeq	r3, pc, r3, lsl #16
    4ce0:	07480000 	strbeq	r0, [r8, -r0]
    4ce4:	03005244 	movweq	r5, #580	; 0x244
    4ce8:	00006f39 	andeq	r6, r0, r9, lsr pc
    4cec:	04004c00 	streq	r4, [r0], #-3072	; 0xc00
    4cf0:	00001622 	andeq	r1, r0, r2, lsr #12
    4cf4:	009f3a03 	addseq	r3, pc, r3, lsl #20
    4cf8:	04020000 	streq	r0, [r2], #-0
    4cfc:	00063c07 	andeq	r3, r6, r7, lsl #24
    4d00:	1c3d0900 	ldcne	9, cr0, [sp], #-0
    4d04:	32010000 	andcc	r0, r1, #0
    4d08:	0000004c 	andeq	r0, r0, ip, asr #32
    4d0c:	0001c401 	andeq	ip, r1, r1, lsl #8
    4d10:	1c440a00 	mcrrne	10, 0, r0, r4, cr0
    4d14:	32010000 	andcc	r0, r1, #0
    4d18:	0000005e 	andeq	r0, r0, lr, asr r0
    4d1c:	01a80b00 			; <UNDEFINED> instruction: 0x01a80b00
    4d20:	18e40000 	stmiane	r4!, {}^	; <UNPREDICTABLE>
    4d24:	00100800 	andseq	r0, r0, r0, lsl #16
    4d28:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d2c:	000001e1 	andeq	r0, r0, r1, ror #3
    4d30:	0001b80c 	andeq	fp, r1, ip, lsl #16
    4d34:	000b9c00 	andeq	r9, fp, r0, lsl #24
    4d38:	f60d0000 			; <UNDEFINED> instruction: 0xf60d0000
    4d3c:	01000009 	tsteq	r0, r9
    4d40:	0018f439 	andseq	pc, r8, r9, lsr r4	; <UNPREDICTABLE>
    4d44:	00009c08 	andeq	r9, r0, r8, lsl #24
    4d48:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
    4d4c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4d50:	0800195e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, fp, ip}
    4d54:	00000032 	andeq	r0, r0, r2, lsr r0
    4d58:	00000228 	andeq	r0, r0, r8, lsr #4
    4d5c:	0008a80f 	andeq	sl, r8, pc, lsl #16
    4d60:	5e430100 	dvfpls	f0, f3, f0
    4d64:	bd000000 	stclt	0, cr0, [r0, #-0]
    4d68:	1000000b 	andne	r0, r0, fp
    4d6c:	000001a8 	andeq	r0, r0, r8, lsr #3
    4d70:	08001968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip}
    4d74:	00000004 	andeq	r0, r0, r4
    4d78:	b8114701 	ldmdalt	r1, {r0, r8, r9, sl, lr}
    4d7c:	00000001 	andeq	r0, r0, r1
    4d80:	19021200 	stmdbne	r2, {r9, ip}
    4d84:	030e0800 	movweq	r0, #59392	; 0xe800
    4d88:	023f0000 	eorseq	r0, pc, #0
    4d8c:	01130000 	tsteq	r3, r0
    4d90:	000c0550 	andeq	r0, ip, r0, asr r5
    4d94:	00400124 	subeq	r0, r0, r4, lsr #2
    4d98:	00191212 	andseq	r1, r9, r2, lsl r2
    4d9c:	00030e08 	andeq	r0, r3, r8, lsl #28
    4da0:	00025600 	andeq	r5, r2, r0, lsl #12
    4da4:	50011300 	andpl	r1, r1, r0, lsl #6
    4da8:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    4dac:	12004001 	andne	r4, r0, #1
    4db0:	08001944 	stmdaeq	r0, {r2, r6, r8, fp, ip}
    4db4:	0000032a 	andeq	r0, r0, sl, lsr #6
    4db8:	00000277 	andeq	r0, r0, r7, ror r2
    4dbc:	01530113 	cmpeq	r3, r3, lsl r1
    4dc0:	52011337 	andpl	r1, r1, #-603979776	; 0xdc000000
    4dc4:	01133101 	tsteq	r3, r1, lsl #2
    4dc8:	000c0550 	andeq	r0, ip, r0, asr r5
    4dcc:	00400124 	subeq	r0, r0, r4, lsr #2
    4dd0:	00195e14 	andseq	r5, r9, r4, lsl lr
    4dd4:	00032a08 	andeq	r2, r3, r8, lsl #20
    4dd8:	53011300 	movwpl	r1, #4864	; 0x1300
    4ddc:	01133701 	tsteq	r3, r1, lsl #14
    4de0:	13310152 	teqne	r1, #-2147483628	; 0x80000014
    4de4:	0c055001 	stceq	0, cr5, [r5], {1}
    4de8:	40012800 	andmi	r2, r1, r0, lsl #16
    4dec:	5e150000 	cdppl	0, 1, cr0, cr5, cr0, {0}
    4df0:	a0000000 	andge	r0, r0, r0
    4df4:	16000002 	strne	r0, [r0], -r2
    4df8:	04c41700 	strbeq	r1, [r4], #1792	; 0x700
    4dfc:	12040000 	andne	r0, r4, #0
    4e00:	0002ac01 	andeq	sl, r2, r1, lsl #24
    4e04:	02950500 	addseq	r0, r5, #0, 10
    4e08:	8d180000 	ldchi	0, cr0, [r8, #-0]
    4e0c:	0100001c 	tsteq	r0, ip, lsl r0
    4e10:	00008f16 	andeq	r8, r0, r6, lsl pc
    4e14:	bc030500 	cfstr32lt	mvfx0, [r3], {-0}
    4e18:	1520000b 	strne	r0, [r0, #-11]!
    4e1c:	0000007f 	andeq	r0, r0, pc, ror r0
    4e20:	000002d2 	ldrdeq	r0, [r0], -r2
    4e24:	0001a119 	andeq	sl, r1, r9, lsl r1
    4e28:	18000f00 	stmdane	r0, {r8, r9, sl, fp}
    4e2c:	00001c77 	andeq	r1, r0, r7, ror ip
    4e30:	02e31701 	rsceq	r1, r3, #262144	; 0x40000
    4e34:	03050000 	movweq	r0, #20480	; 0x5000
    4e38:	20000b9c 	mulcs	r0, ip, fp
    4e3c:	0002c205 	andeq	ip, r2, r5, lsl #4
    4e40:	006f1500 	rsbeq	r1, pc, r0, lsl #10
    4e44:	02f80000 	rscseq	r0, r8, #0
    4e48:	a1190000 	tstge	r9, r0
    4e4c:	0f000001 	svceq	0x00000001
    4e50:	1c811800 	stcne	8, cr1, [r1], {0}
    4e54:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    4e58:	00000309 	andeq	r0, r0, r9, lsl #6
    4e5c:	02440305 	subeq	r0, r4, #335544320	; 0x14000000
    4e60:	e8052000 	stmda	r5, {sp}
    4e64:	1a000002 	bne	4e74 <__Stack_Size+0x4a74>
    4e68:	00001c4d 	andeq	r1, r0, sp, asr #24
    4e6c:	4c011505 	cfstr32mi	mvfx1, [r1], {5}
    4e70:	24000000 	strcs	r0, [r0], #-0
    4e74:	1b000003 	blne	4e88 <__Stack_Size+0x4a88>
    4e78:	00000324 	andeq	r0, r0, r4, lsr #6
    4e7c:	96041c00 	strls	r1, [r4], -r0, lsl #24
    4e80:	1d000001 	stcne	0, cr0, [r0, #-4]
    4e84:	00001adc 	ldrdeq	r1, [r0], -ip
    4e88:	1b011305 	blne	49aa4 <__Stack_Size+0x496a4>
    4e8c:	00000324 	andeq	r0, r0, r4, lsr #6
    4e90:	00005e1b 	andeq	r5, r0, fp, lsl lr
    4e94:	005e1b00 	subseq	r1, lr, r0, lsl #22
    4e98:	5e1b0000 	cdppl	0, 1, cr0, cr11, cr0, {0}
    4e9c:	00000000 	andeq	r0, r0, r0
    4ea0:	0007fa00 	andeq	pc, r7, r0, lsl #20
    4ea4:	0b000400 	bleq	5eac <__Stack_Size+0x5aac>
    4ea8:	04000014 	streq	r0, [r0], #-20
    4eac:	0004d401 	andeq	sp, r4, r1, lsl #8
    4eb0:	1c9f0100 	ldfnes	f0, [pc], {0}
    4eb4:	06820000 	streq	r0, [r2], r0
    4eb8:	19900000 	ldmibne	r0, {}	; <UNPREDICTABLE>
    4ebc:	035c0800 	cmpeq	ip, #0, 16
    4ec0:	11800000 	orrne	r0, r0, r0
    4ec4:	04020000 	streq	r0, [r2], #-0
    4ec8:	0005e305 	andeq	lr, r5, r5, lsl #6
    4ecc:	05020200 	streq	r0, [r2, #-512]	; 0x200
    4ed0:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    4ed4:	1a060102 	bne	1852e4 <__Stack_Size+0x184ee4>
    4ed8:	03000007 	movweq	r0, #7
    4edc:	00323375 	eorseq	r3, r2, r5, ror r3
    4ee0:	00452702 	subeq	r2, r5, r2, lsl #14
    4ee4:	04020000 	streq	r0, [r2], #-0
    4ee8:	00064507 	andeq	r4, r6, r7, lsl #10
    4eec:	31750300 	cmncc	r5, r0, lsl #6
    4ef0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4ef4:	00000057 	andeq	r0, r0, r7, asr r0
    4ef8:	fc070202 	stc2	2, cr0, [r7], {2}
    4efc:	03000007 	movweq	r0, #7
    4f00:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4f04:	00006829 	andeq	r6, r0, r9, lsr #16
    4f08:	08010200 	stmdaeq	r1, {r9}
    4f0c:	00000718 	andeq	r0, r0, r8, lsl r7
    4f10:	000a9c04 	andeq	r9, sl, r4, lsl #24
    4f14:	7a2f0200 	bvc	bc571c <__Stack_Size+0xbc531c>
    4f18:	05000000 	streq	r0, [r0, #-0]
    4f1c:	00000045 	andeq	r0, r0, r5, asr #32
    4f20:	0001ae04 	andeq	sl, r1, r4, lsl #28
    4f24:	8a300200 	bhi	c0572c <__Stack_Size+0xc0532c>
    4f28:	05000000 	streq	r0, [r0, #-0]
    4f2c:	00000057 	andeq	r0, r0, r7, asr r0
    4f30:	39020106 	stmdbcc	r2, {r1, r2, r8}
    4f34:	000000a4 	andeq	r0, r0, r4, lsr #1
    4f38:	000c5507 	andeq	r5, ip, r7, lsl #10
    4f3c:	53080000 	movwpl	r0, #32768	; 0x8000
    4f40:	01005445 	tsteq	r0, r5, asr #8
    4f44:	17ed0400 	strbne	r0, [sp, r0, lsl #8]!
    4f48:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    4f4c:	0000008f 	andeq	r0, r0, pc, lsl #1
    4f50:	00326904 	eorseq	r6, r2, r4, lsl #18
    4f54:	8f390200 	svchi	0x00390200
    4f58:	06000000 	streq	r0, [r0], -r0
    4f5c:	cf3b0201 	svcgt	0x003b0201
    4f60:	07000000 	streq	r0, [r0, -r0]
    4f64:	00000e21 	andeq	r0, r0, r1, lsr #28
    4f68:	20640700 	rsbcs	r0, r4, r0, lsl #14
    4f6c:	00010000 	andeq	r0, r1, r0
    4f70:	000c5b04 	andeq	r5, ip, r4, lsl #22
    4f74:	ba3b0200 	blt	ec577c <__Stack_Size+0xec537c>
    4f78:	02000000 	andeq	r0, r0, #0
    4f7c:	063c0704 	ldrteq	r0, [ip], -r4, lsl #14
    4f80:	1c090000 	stcne	0, cr0, [r9], {-0}
    4f84:	46014e03 	strmi	r4, [r1], -r3, lsl #28
    4f88:	0a000001 	beq	4f94 <__Stack_Size+0x4b94>
    4f8c:	004c5243 	subeq	r5, ip, r3, asr #4
    4f90:	6f015003 	svcvs	0x00015003
    4f94:	00000000 	andeq	r0, r0, r0
    4f98:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    4f9c:	01510300 	cmpeq	r1, r0, lsl #6
    4fa0:	0000006f 	andeq	r0, r0, pc, rrx
    4fa4:	44490a04 	strbmi	r0, [r9], #-2564	; 0xa04
    4fa8:	52030052 	andpl	r0, r3, #82	; 0x52
    4fac:	00006f01 	andeq	r6, r0, r1, lsl #30
    4fb0:	4f0a0800 	svcmi	0x000a0800
    4fb4:	03005244 	movweq	r5, #580	; 0x244
    4fb8:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    4fbc:	0b0c0000 	bleq	304fc4 <__Stack_Size+0x304bc4>
    4fc0:	00000a88 	andeq	r0, r0, r8, lsl #21
    4fc4:	6f015403 	svcvs	0x00015403
    4fc8:	10000000 	andne	r0, r0, r0
    4fcc:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    4fd0:	01550300 	cmpeq	r5, r0, lsl #6
    4fd4:	0000006f 	andeq	r0, r0, pc, rrx
    4fd8:	0a450b14 	beq	1147c30 <__Stack_Size+0x1147830>
    4fdc:	56030000 	strpl	r0, [r3], -r0
    4fe0:	00006f01 	andeq	r6, r0, r1, lsl #30
    4fe4:	0c001800 	stceq	8, cr1, [r0], {-0}
    4fe8:	00000ac0 	andeq	r0, r0, r0, asr #21
    4fec:	e1015703 	tst	r1, r3, lsl #14
    4ff0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    4ff4:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    4ff8:	00000210 	andeq	r0, r0, r0, lsl r2
    4ffc:	0052530a 	subseq	r5, r2, sl, lsl #6
    5000:	7f023a03 	svcvc	0x00023a03
    5004:	00000000 	andeq	r0, r0, r0
    5008:	00056e0b 	andeq	r6, r5, fp, lsl #28
    500c:	023b0300 	eorseq	r0, fp, #0, 6
    5010:	0000004c 	andeq	r0, r0, ip, asr #32
    5014:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    5018:	023c0300 	eorseq	r0, ip, #0, 6
    501c:	0000007f 	andeq	r0, r0, pc, ror r0
    5020:	05780b04 	ldrbeq	r0, [r8, #-2820]!	; 0xb04
    5024:	3d030000 	stccc	0, cr0, [r3, #-0]
    5028:	00004c02 	andeq	r4, r0, r2, lsl #24
    502c:	420a0600 	andmi	r0, sl, #0, 12
    5030:	03005252 	movweq	r5, #594	; 0x252
    5034:	007f023e 	rsbseq	r0, pc, lr, lsr r2	; <UNPREDICTABLE>
    5038:	0b080000 	bleq	205040 <__Stack_Size+0x204c40>
    503c:	00000582 	andeq	r0, r0, r2, lsl #11
    5040:	4c023f03 	stcmi	15, cr3, [r2], {3}
    5044:	0a000000 	beq	504c <__Stack_Size+0x4c4c>
    5048:	3152430a 	cmpcc	r2, sl, lsl #6
    504c:	02400300 	subeq	r0, r0, #0, 6
    5050:	0000007f 	andeq	r0, r0, pc, ror r0
    5054:	058c0b0c 	streq	r0, [ip, #2828]	; 0xb0c
    5058:	41030000 	mrsmi	r0, (UNDEF: 3)
    505c:	00004c02 	andeq	r4, r0, r2, lsl #24
    5060:	430a0e00 	movwmi	r0, #44544	; 0xae00
    5064:	03003252 	movweq	r3, #594	; 0x252
    5068:	007f0242 	rsbseq	r0, pc, r2, asr #4
    506c:	0b100000 	bleq	405074 <__Stack_Size+0x404c74>
    5070:	00000596 	muleq	r0, r6, r5
    5074:	4c024303 	stcmi	3, cr4, [r2], {3}
    5078:	12000000 	andne	r0, r0, #0
    507c:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    5080:	02440300 	subeq	r0, r4, #0, 6
    5084:	0000007f 	andeq	r0, r0, pc, ror r0
    5088:	05a00b14 	streq	r0, [r0, #2836]!	; 0xb14
    508c:	45030000 	strmi	r0, [r3, #-0]
    5090:	00004c02 	andeq	r4, r0, r2, lsl #24
    5094:	f10b1600 			; <UNDEFINED> instruction: 0xf10b1600
    5098:	03000009 	movweq	r0, #9
    509c:	007f0246 	rsbseq	r0, pc, r6, asr #4
    50a0:	0b180000 	bleq	6050a8 <__Stack_Size+0x604ca8>
    50a4:	000005aa 	andeq	r0, r0, sl, lsr #11
    50a8:	4c024703 	stcmi	7, cr4, [r2], {3}
    50ac:	1a000000 	bne	50b4 <__Stack_Size+0x4cb4>
    50b0:	095f0c00 	ldmdbeq	pc, {sl, fp}^	; <UNPREDICTABLE>
    50b4:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    50b8:	00015202 	andeq	r5, r1, r2, lsl #4
    50bc:	04010600 	streq	r0, [r1], #-1536	; 0x600
    50c0:	00023147 	andeq	r3, r2, r7, asr #2
    50c4:	0c510700 	mrrceq	7, 0, r0, r1, cr0
    50c8:	07000000 	streq	r0, [r0, -r0]
    50cc:	00000f84 	andeq	r0, r0, r4, lsl #31
    50d0:	300d0001 	andcc	r0, sp, r1
    50d4:	01000009 	tsteq	r0, r9
    50d8:	0019902f 	andseq	r9, r9, pc, lsr #32
    50dc:	00001408 	andeq	r1, r0, r8, lsl #8
    50e0:	549c0100 	ldrpl	r0, [ip], #256	; 0x100
    50e4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    50e8:	00001c48 	andeq	r1, r0, r8, asr #24
    50ec:	005e2f01 	subseq	r2, lr, r1, lsl #30
    50f0:	50010000 	andpl	r0, r1, r0
    50f4:	0b920f00 	bleq	fe488cfc <SCS_BASE+0x1e47acfc>
    50f8:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    50fc:	0000005e 	andeq	r0, r0, lr, asr r0
    5100:	080019a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, ip}
    5104:	00000020 	andeq	r0, r0, r0, lsr #32
    5108:	027d9c01 	rsbseq	r9, sp, #256	; 0x100
    510c:	48100000 	ldmdami	r0, {}	; <UNPREDICTABLE>
    5110:	0100001c 	tsteq	r0, ip, lsl r0
    5114:	00005e38 	andeq	r5, r0, r8, lsr lr
    5118:	000bdc00 	andeq	sp, fp, r0, lsl #24
    511c:	160f0000 	strne	r0, [pc], -r0
    5120:	0100000b 	tsteq	r0, fp
    5124:	00005e42 	andeq	r5, r0, r2, asr #28
    5128:	0019c400 	andseq	ip, r9, r0, lsl #8
    512c:	00002808 	andeq	r2, r0, r8, lsl #16
    5130:	a69c0100 	ldrge	r0, [ip], r0, lsl #2
    5134:	10000002 	andne	r0, r0, r2
    5138:	00001c48 	andeq	r1, r0, r8, asr #24
    513c:	005e4201 	subseq	r4, lr, r1, lsl #4
    5140:	0c160000 	ldceq	0, cr0, [r6], {-0}
    5144:	0d000000 	stceq	0, cr0, [r0, #-0]
    5148:	00000a74 	andeq	r0, r0, r4, ror sl
    514c:	19ec4e01 	stmibne	ip!, {r0, r9, sl, fp, lr}^
    5150:	00880800 	addeq	r0, r8, r0, lsl #16
    5154:	9c010000 	stcls	0, cr0, [r1], {-0}
    5158:	000003d7 	ldrdeq	r0, [r0], -r7
    515c:	001c4810 	andseq	r4, ip, r0, lsl r8
    5160:	5e4e0100 	dvfple	f0, f6, f0
    5164:	37000000 	strcc	r0, [r0, -r0]
    5168:	1100000c 	tstne	r0, ip
    516c:	00746164 	rsbseq	r6, r4, r4, ror #2
    5170:	005e4e01 	subseq	r4, lr, r1, lsl #28
    5174:	0c8a0000 	stceq	0, cr0, [sl], {0}
    5178:	fa120000 	blx	485180 <__Stack_Size+0x484d80>
    517c:	3b080019 	blcc	2051e8 <__Stack_Size+0x204de8>
    5180:	f6000007 			; <UNDEFINED> instruction: 0xf6000007
    5184:	13000002 	movwne	r0, #2
    5188:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    518c:	50011320 	andpl	r1, r1, r0, lsr #6
    5190:	0c000c05 	stceq	12, cr0, [r0], {5}
    5194:	12004001 	andne	r4, r0, #1
    5198:	08001a04 	stmdaeq	r0, {r2, r9, fp, ip}
    519c:	00000757 	andeq	r0, r0, r7, asr r7
    51a0:	00000314 	andeq	r0, r0, r4, lsl r3
    51a4:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    51a8:	1302000a 	movwne	r0, #8202	; 0x200a
    51ac:	0c055001 	stceq	0, cr5, [r5], {1}
    51b0:	40011000 	andmi	r1, r1, r0
    51b4:	1a0c1200 	bne	3099bc <__Stack_Size+0x3095bc>
    51b8:	076d0800 	strbeq	r0, [sp, -r0, lsl #16]!
    51bc:	03310000 	teqeq	r1, #0
    51c0:	01130000 	tsteq	r3, r0
    51c4:	00750251 	rsbseq	r0, r5, r1, asr r2
    51c8:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    51cc:	0138000c 	teqeq	r8, ip
    51d0:	14120040 	ldrne	r0, [r2], #-64	; 0x40
    51d4:	8308001a 	movwhi	r0, #32794	; 0x801a
    51d8:	4e000007 	cdpmi	0, 0, cr0, cr0, cr7, {0}
    51dc:	13000003 	movwne	r0, #3
    51e0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    51e4:	50011340 	andpl	r1, r1, r0, asr #6
    51e8:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    51ec:	12004001 	andne	r4, r0, #1
    51f0:	08001a22 	stmdaeq	r0, {r1, r5, r9, fp, ip}
    51f4:	0000073b 	andeq	r0, r0, fp, lsr r7
    51f8:	0000036c 	andeq	r0, r0, ip, ror #6
    51fc:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    5200:	1302000a 	movwne	r0, #8202	; 0x200a
    5204:	0c055001 	stceq	0, cr5, [r5], {1}
    5208:	40011000 	andmi	r1, r1, r0
    520c:	1a2e1400 	bne	b8a214 <__Stack_Size+0xb89e14>
    5210:	07570800 	ldrbeq	r0, [r7, -r0, lsl #16]
    5214:	03890000 	orreq	r0, r9, #0
    5218:	01130000 	tsteq	r3, r0
    521c:	20080251 	andcs	r0, r8, r1, asr r2
    5220:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    5224:	010c000c 	tsteq	ip, ip
    5228:	38120040 	ldmdacc	r2, {r6}
    522c:	6d08001a 	stcvs	0, cr0, [r8, #-104]	; 0xffffff98
    5230:	a0000007 	andge	r0, r0, r7
    5234:	13000003 	movwne	r0, #3
    5238:	0c055001 	stceq	0, cr5, [r5], {1}
    523c:	40005000 	andmi	r5, r0, r0
    5240:	1a401200 	bne	1009a48 <__Stack_Size+0x1009648>
    5244:	07830800 	streq	r0, [r3, r0, lsl #16]
    5248:	03bd0000 			; <UNDEFINED> instruction: 0x03bd0000
    524c:	01130000 	tsteq	r3, r0
    5250:	40080251 	andmi	r0, r8, r1, asr r2
    5254:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    5258:	0050000c 	subseq	r0, r0, ip
    525c:	52150040 	andspl	r0, r5, #64	; 0x40
    5260:	6d08001a 	stcvs	0, cr0, [r8, #-104]	; 0xffffff98
    5264:	16000007 	strne	r0, [r0], -r7
    5268:	08001a5a 	stmdaeq	r0, {r1, r3, r4, r6, r9, fp, ip}
    526c:	00000783 	andeq	r0, r0, r3, lsl #15
    5270:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    5274:	00004008 	andeq	r4, r0, r8
    5278:	000d3a0d 	andeq	r3, sp, sp, lsl #20
    527c:	74670100 	strbtvc	r0, [r7], #-256	; 0x100
    5280:	4808001a 	stmdami	r8, {r1, r3, r4}
    5284:	01000000 	mrseq	r0, (UNDEF: 0)
    5288:	00040c9c 	muleq	r4, ip, ip
    528c:	1a981500 	bne	fe60a694 <SCS_BASE+0x1e5fc694>
    5290:	076d0800 	strbeq	r0, [sp, -r0, lsl #16]!
    5294:	a8170000 	ldmdage	r7, {}	; <UNPREDICTABLE>
    5298:	9d08001a 	stcls	0, cr0, [r8, #-104]	; 0xffffff98
    529c:	13000007 	movwne	r0, #7
    52a0:	31015201 	tstcc	r1, r1, lsl #4
    52a4:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    52a8:	0006260a 	andeq	r2, r6, sl, lsl #12
    52ac:	09b20d00 	ldmibeq	r2!, {r8, sl, fp}
    52b0:	84010000 	strhi	r0, [r1], #-0
    52b4:	08001abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip}
    52b8:	00000120 	andeq	r0, r0, r0, lsr #2
    52bc:	05129c01 	ldreq	r9, [r2, #-3073]	; 0xc01
    52c0:	51100000 	tstpl	r0, r0
    52c4:	0100001d 	tsteq	r0, sp, lsl r0
    52c8:	00051284 	andeq	r1, r5, r4, lsl #5
    52cc:	000cdd00 	andeq	sp, ip, r0, lsl #26
    52d0:	1cdb1800 	ldclne	8, cr1, [fp], {0}
    52d4:	86010000 	strhi	r0, [r1], -r0
    52d8:	0000004c 	andeq	r0, r0, ip, asr #32
    52dc:	00000d60 	andeq	r0, r0, r0, ror #26
    52e0:	001ac812 	andseq	ip, sl, r2, lsl r8
    52e4:	0007b808 	andeq	fp, r7, r8, lsl #16
    52e8:	00045a00 	andeq	r5, r4, r0, lsl #20
    52ec:	51011300 	mrspl	r1, SP_irq
    52f0:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    52f4:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    52f8:	12000074 	andne	r0, r0, #116	; 0x74
    52fc:	08001ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, ip}
    5300:	000007d2 	ldrdeq	r0, [r0], -r2
    5304:	0000046e 	andeq	r0, r0, lr, ror #8
    5308:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    530c:	12000074 	andne	r0, r0, #116	; 0x74
    5310:	08001b24 	stmdaeq	r0, {r2, r5, r8, r9, fp, ip}
    5314:	000007e7 	andeq	r0, r0, r7, ror #15
    5318:	0000048c 	andeq	r0, r0, ip, lsl #9
    531c:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    5320:	1302000a 	movwne	r0, #8202	; 0x200a
    5324:	0c055001 	stceq	0, cr5, [r5], {1}
    5328:	40011000 	andmi	r1, r1, r0
    532c:	1b301200 	blne	c09b34 <__Stack_Size+0xc09734>
    5330:	073b0800 	ldreq	r0, [fp, -r0, lsl #16]!
    5334:	04a90000 	strteq	r0, [r9], #0
    5338:	01130000 	tsteq	r3, r0
    533c:	20080251 	andcs	r0, r8, r1, asr r2
    5340:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    5344:	010c000c 	tsteq	ip, ip
    5348:	3a120040 	bcc	485450 <__Stack_Size+0x485050>
    534c:	5708001b 	smladpl	r8, fp, r0, r0
    5350:	c7000007 	strgt	r0, [r0, -r7]
    5354:	13000004 	movwne	r0, #4
    5358:	0a035101 	beq	d9764 <__Stack_Size+0xd9364>
    535c:	01130200 	tsteq	r3, r0, lsl #4
    5360:	000c0550 	andeq	r0, ip, r0, asr r5
    5364:	00400110 	subeq	r0, r0, r0, lsl r1
    5368:	001b4e12 	andseq	r4, fp, r2, lsl lr
    536c:	00076d08 	andeq	r6, r7, r8, lsl #26
    5370:	0004de00 	andeq	sp, r4, r0, lsl #28
    5374:	50011300 	andpl	r1, r1, r0, lsl #6
    5378:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    537c:	12004001 	andne	r4, r0, #1
    5380:	08001b60 	stmdaeq	r0, {r5, r6, r8, r9, fp, ip}
    5384:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    5388:	000004f3 	strdeq	r0, [r0], -r3
    538c:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    5390:	0006260a 	andeq	r2, r6, sl, lsl #12
    5394:	001b8614 	andseq	r8, fp, r4, lsl r6
    5398:	00076d08 	andeq	r6, r7, r8, lsl #26
    539c:	00050800 	andeq	r0, r5, r0, lsl #16
    53a0:	50011300 	andpl	r1, r1, r0, lsl #6
    53a4:	5001f303 	andpl	pc, r1, r3, lsl #6
    53a8:	1b9a1900 	blne	fe68b7b0 <SCS_BASE+0x1e67d7b0>
    53ac:	079d0800 	ldreq	r0, [sp, r0, lsl #16]
    53b0:	1a000000 	bne	53b8 <__Stack_Size+0x4fb8>
    53b4:	00021004 	andeq	r1, r2, r4
    53b8:	0a150d00 	beq	5487c0 <__Stack_Size+0x5483c0>
    53bc:	b7010000 	strlt	r0, [r1, -r0]
    53c0:	08001bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, ip}
    53c4:	00000100 	andeq	r0, r0, r0, lsl #2
    53c8:	05eb9c01 	strbeq	r9, [fp, #3073]!	; 0xc01
    53cc:	db180000 	blle	6053d4 <__Stack_Size+0x604fd4>
    53d0:	0100001c 	tsteq	r0, ip, lsl r0
    53d4:	00004cbb 			; <UNDEFINED> instruction: 0x00004cbb
    53d8:	000d7300 	andeq	r7, sp, r0, lsl #6
    53dc:	1be81200 	blne	ffa09be4 <SCS_BASE+0x1f9fbbe4>
    53e0:	07b80800 	ldreq	r0, [r8, r0, lsl #16]!
    53e4:	055a0000 	ldrbeq	r0, [sl, #-0]
    53e8:	01130000 	tsteq	r3, r0
    53ec:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    53f0:	50011305 	andpl	r1, r1, r5, lsl #6
    53f4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    53f8:	12004001 	andne	r4, r0, #1
    53fc:	08001bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp, ip}
    5400:	000007d2 	ldrdeq	r0, [r0], -r2
    5404:	00000571 	andeq	r0, r0, r1, ror r5
    5408:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    540c:	0138000c 	teqeq	r8, ip
    5410:	3e150040 	cdpcc	0, 1, cr0, cr5, cr0, {2}
    5414:	6d08001c 	stcvs	0, cr0, [r8, #-112]	; 0xffffff90
    5418:	12000007 	andne	r0, r0, #7
    541c:	08001c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, ip}
    5420:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    5424:	0000058f 	andeq	r0, r0, pc, lsl #11
    5428:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    542c:	0006260a 	andeq	r2, r6, sl, lsl #12
    5430:	001c7e14 	andseq	r7, ip, r4, lsl lr
    5434:	00076d08 	andeq	r6, r7, r8, lsl #26
    5438:	0005a600 	andeq	sl, r5, r0, lsl #12
    543c:	50011300 	andpl	r1, r1, r0, lsl #6
    5440:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    5444:	12004001 	andne	r4, r0, #1
    5448:	08001c88 	stmdaeq	r0, {r3, r7, sl, fp, ip}
    544c:	0000073b 	andeq	r0, r0, fp, lsr r7
    5450:	000005c4 	andeq	r0, r0, r4, asr #11
    5454:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    5458:	1302000a 	movwne	r0, #8202	; 0x200a
    545c:	0c055001 	stceq	0, cr5, [r5], {1}
    5460:	40011000 	andmi	r1, r1, r0
    5464:	1c901200 	lfmne	f1, 4, [r0], {0}
    5468:	07570800 	ldrbeq	r0, [r7, -r0, lsl #16]
    546c:	05e10000 	strbeq	r0, [r1, #0]!
    5470:	01130000 	tsteq	r3, r0
    5474:	20080251 	andcs	r0, r8, r1, asr r2
    5478:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    547c:	010c000c 	tsteq	ip, ip
    5480:	a0190040 	andsge	r0, r9, r0, asr #32
    5484:	9d08001c 	stcls	0, cr0, [r8, #-112]	; 0xffffff90
    5488:	00000007 	andeq	r0, r0, r7
    548c:	000f3e1b 	andeq	r3, pc, fp, lsl lr	; <UNPREDICTABLE>
    5490:	01030100 	mrseq	r0, (UNDEF: 19)
    5494:	08001cdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, fp, ip}
    5498:	00000010 	andeq	r0, r0, r0, lsl r0
    549c:	5e1c9c01 	cdppl	12, 1, cr9, cr12, cr1, {0}
    54a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    54a4:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    54a8:	0eaf1e00 	cdpeq	14, 10, cr1, cr15, cr0, {0}
    54ac:	fc050000 	stc2	0, cr0, [r5], {-0}
    54b0:	00000613 	andeq	r0, r0, r3, lsl r6
    54b4:	0005fd05 	andeq	pc, r5, r5, lsl #26
    54b8:	0e291e00 	cdpeq	14, 2, cr1, cr9, cr0, {0}
    54bc:	fe050000 	cdp2	0, 0, cr0, cr5, cr0, {0}
    54c0:	00000623 	andeq	r0, r0, r3, lsr #12
    54c4:	00005e05 	andeq	r5, r0, r5, lsl #28
    54c8:	0fe21f00 	svceq	0x00e21f00
    54cc:	02050000 	andeq	r0, r5, #0
    54d0:	00063401 	andeq	r3, r6, r1, lsl #8
    54d4:	05fd0500 	ldrbeq	r0, [sp, #1280]!	; 0x500
    54d8:	941f0000 	ldrls	r0, [pc], #-0	; 54e0 <__Stack_Size+0x50e0>
    54dc:	0500000d 	streq	r0, [r0, #-13]
    54e0:	06450103 	strbeq	r0, [r5], -r3, lsl #2
    54e4:	fd050000 	stc2	0, cr0, [r5, #-0]
    54e8:	1f000005 	svcne	0x00000005
    54ec:	00000c83 	andeq	r0, r0, r3, lsl #25
    54f0:	23010405 	movwcs	r0, #5125	; 0x1405
    54f4:	1f000006 	svcne	0x00000006
    54f8:	00000c0b 	andeq	r0, r0, fp, lsl #24
    54fc:	23010605 	movwcs	r0, #5637	; 0x1605
    5500:	1f000006 	svcne	0x00000006
    5504:	00000d22 	andeq	r0, r0, r2, lsr #26
    5508:	23010705 	movwcs	r0, #5893	; 0x1705
    550c:	1f000006 	svcne	0x00000006
    5510:	00000e08 	andeq	r0, r0, r8, lsl #28
    5514:	7a010805 	bvc	47530 <__Stack_Size+0x47130>
    5518:	05000006 	streq	r0, [r0, #-6]
    551c:	000005fd 	strdeq	r0, [r0], -sp
    5520:	00100b1f 	andseq	r0, r0, pc, lsl fp
    5524:	01090500 	tsteq	r9, r0, lsl #10
    5528:	0000068b 	andeq	r0, r0, fp, lsl #13
    552c:	0005fd05 	andeq	pc, r5, r5, lsl #26
    5530:	10841f00 	addne	r1, r4, r0, lsl #30
    5534:	0a050000 	beq	14553c <__Stack_Size+0x14513c>
    5538:	00062301 	andeq	r2, r6, r1, lsl #6
    553c:	10311f00 	eorsne	r1, r1, r0, lsl #30
    5540:	0c050000 	stceq	0, cr0, [r5], {-0}
    5544:	00062301 	andeq	r2, r6, r1, lsl #6
    5548:	0c241f00 	stceq	15, cr1, [r4], #-0
    554c:	0d050000 	stceq	0, cr0, [r5, #-0]
    5550:	00062301 	andeq	r2, r6, r1, lsl #6
    5554:	0bf81f00 	bleq	ffe0d15c <SCS_BASE+0x1fdff15c>
    5558:	0f050000 	svceq	0x00050000
    555c:	00062301 	andeq	r2, r6, r1, lsl #6
    5560:	1ccb2000 	stclne	0, cr2, [fp], {0}
    5564:	17010000 	strne	r0, [r1, -r0]
    5568:	00000623 	andeq	r0, r0, r3, lsr #12
    556c:	13c20305 	bicne	r0, r2, #335544320	; 0x14000000
    5570:	4f202000 	svcmi	0x00202000
    5574:	0100001d 	tsteq	r0, sp, lsl r0
    5578:	0005121a 	andeq	r1, r5, sl, lsl r2
    557c:	84030500 	strhi	r0, [r3], #-1280	; 0x500
    5580:	1c200002 	stcne	0, cr0, [r0], #-8
    5584:	0000004c 	andeq	r0, r0, ip, asr #32
    5588:	000006f3 	strdeq	r0, [r0], -r3
    558c:	0000da21 	andeq	sp, r0, r1, lsr #20
    5590:	0003ff00 	andeq	pc, r3, r0, lsl #30
    5594:	001ce820 	andseq	lr, ip, r0, lsr #16
    5598:	04210100 	strteq	r0, [r1], #-256	; 0x100
    559c:	05000007 	streq	r0, [r0, #-7]
    55a0:	000bc203 	andeq	ip, fp, r3, lsl #4
    55a4:	06e20520 	strbteq	r0, [r2], r0, lsr #10
    55a8:	b4200000 	strtlt	r0, [r0], #-0
    55ac:	0100001c 	tsteq	r0, ip, lsl r0
    55b0:	00071a22 	andeq	r1, r7, r2, lsr #20
    55b4:	c0030500 	andgt	r0, r3, r0, lsl #10
    55b8:	0520000b 	streq	r0, [r0, #-11]!
    55bc:	0000004c 	andeq	r0, r0, ip, asr #32
    55c0:	001d1120 	andseq	r1, sp, r0, lsr #2
    55c4:	1a220100 	bne	8859cc <__Stack_Size+0x8855cc>
    55c8:	05000007 	streq	r0, [r0, #-7]
    55cc:	000bbe03 	andeq	fp, fp, r3, lsl #28
    55d0:	0fca1e20 	svceq	0x00ca1e20
    55d4:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    55d8:	0000005e 	andeq	r0, r0, lr, asr r0
    55dc:	000b2022 	andeq	r2, fp, r2, lsr #32
    55e0:	51e20400 	mvnpl	r0, r0, lsl #8
    55e4:	23000007 	movwcs	r0, #7
    55e8:	00000751 	andeq	r0, r0, r1, asr r7
    55ec:	00004c23 	andeq	r4, r0, r3, lsr #24
    55f0:	041a0000 	ldreq	r0, [sl], #-0
    55f4:	00000146 	andeq	r0, r0, r6, asr #2
    55f8:	000b3a22 	andeq	r3, fp, r2, lsr #20
    55fc:	6de10400 	cfstrdvs	mvd0, [r1]
    5600:	23000007 	movwcs	r0, #7
    5604:	00000751 	andeq	r0, r0, r1, asr r7
    5608:	00004c23 	andeq	r4, r0, r3, lsr #24
    560c:	85220000 	strhi	r0, [r2, #-0]!
    5610:	0600000d 	streq	r0, [r0], -sp
    5614:	000783ec 	andeq	r8, r7, ip, ror #7
    5618:	05122300 	ldreq	r2, [r2, #-768]	; 0x300
    561c:	4c230000 	stcmi	0, cr0, [r3], #-0
    5620:	00000000 	andeq	r0, r0, r0
    5624:	001d2924 	andseq	r2, sp, r4, lsr #18
    5628:	a4f60600 	ldrbtge	r0, [r6], #1536	; 0x600
    562c:	9d000000 	stcls	0, cr0, [r0, #-0]
    5630:	23000007 	movwcs	r0, #7
    5634:	00000512 	andeq	r0, r0, r2, lsl r5
    5638:	00004c23 	andeq	r4, r0, r3, lsr #24
    563c:	d3220000 			; <UNDEFINED> instruction: 0xd3220000
    5640:	0600000f 	streq	r0, [r0], -pc
    5644:	0007b8e5 	andeq	fp, r7, r5, ror #17
    5648:	05122300 	ldreq	r2, [r2, #-768]	; 0x300
    564c:	4c230000 	stcmi	0, cr0, [r3], #-0
    5650:	23000000 	movwcs	r0, #0
    5654:	000000cf 	andeq	r0, r0, pc, asr #1
    5658:	1cff2400 	cfldrdne	mvd2, [pc]	; 5660 <__Stack_Size+0x5260>
    565c:	f8060000 			; <UNDEFINED> instruction: 0xf8060000
    5660:	000000af 	andeq	r0, r0, pc, lsr #1
    5664:	000007d2 	ldrdeq	r0, [r0], -r2
    5668:	00051223 	andeq	r1, r5, r3, lsr #4
    566c:	004c2300 	subeq	r2, ip, r0, lsl #6
    5670:	24000000 	strcs	r0, [r0], #-0
    5674:	00001d3d 	andeq	r1, r0, sp, lsr sp
    5678:	004ced06 	subeq	lr, ip, r6, lsl #26
    567c:	07e70000 	strbeq	r0, [r7, r0]!
    5680:	12230000 	eorne	r0, r3, #0
    5684:	00000005 	andeq	r0, r0, r5
    5688:	000f1a25 	andeq	r1, pc, r5, lsr #20
    568c:	5edf0400 	cdppl	4, 13, cr0, cr15, cr0, {0}
    5690:	23000000 	movwcs	r0, #0
    5694:	00000751 	andeq	r0, r0, r1, asr r7
    5698:	00004c23 	andeq	r4, r0, r3, lsr #24
    569c:	e4000000 	str	r0, [r0], #-0
    56a0:	04000009 	streq	r0, [r0], #-9
    56a4:	00161c00 	andseq	r1, r6, r0, lsl #24
    56a8:	d4010400 	strle	r0, [r1], #-1024	; 0x400
    56ac:	01000004 	tsteq	r0, r4
    56b0:	00002013 	andeq	r2, r0, r3, lsl r0
    56b4:	00000682 	andeq	r0, r0, r2, lsl #13
    56b8:	08001cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip}
    56bc:	000001d8 	ldrdeq	r0, [r0], -r8
    56c0:	000012c6 	andeq	r1, r0, r6, asr #5
    56c4:	e3050402 	movw	r0, #21506	; 0x5402
    56c8:	03000005 	movweq	r0, #5
    56cc:	00363173 	eorseq	r3, r6, r3, ror r1
    56d0:	00371802 	eorseq	r1, r7, r2, lsl #16
    56d4:	02020000 	andeq	r0, r2, #0
    56d8:	0005b405 	andeq	fp, r5, r5, lsl #8
    56dc:	06010200 	streq	r0, [r1], -r0, lsl #4
    56e0:	0000071a 	andeq	r0, r0, sl, lsl r7
    56e4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    56e8:	50270200 	eorpl	r0, r7, r0, lsl #4
    56ec:	02000000 	andeq	r0, r0, #0
    56f0:	06450704 	strbeq	r0, [r5], -r4, lsl #14
    56f4:	75030000 	strvc	r0, [r3, #-0]
    56f8:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    56fc:	00006228 	andeq	r6, r0, r8, lsr #4
    5700:	07020200 	streq	r0, [r2, -r0, lsl #4]
    5704:	000007fc 	strdeq	r0, [r0], -ip
    5708:	00387503 	eorseq	r7, r8, r3, lsl #10
    570c:	00732902 	rsbseq	r2, r3, r2, lsl #18
    5710:	01020000 	mrseq	r0, (UNDEF: 2)
    5714:	00071808 	andeq	r1, r7, r8, lsl #16
    5718:	01ae0400 			; <UNDEFINED> instruction: 0x01ae0400
    571c:	30020000 	andcc	r0, r2, r0
    5720:	00000085 	andeq	r0, r0, r5, lsl #1
    5724:	00006205 	andeq	r6, r0, r5, lsl #4
    5728:	00570600 	subseq	r0, r7, r0, lsl #12
    572c:	009a0000 	addseq	r0, sl, r0
    5730:	9a070000 	bls	1c5738 <__Stack_Size+0x1c5338>
    5734:	04000000 	streq	r0, [r0], #-0
    5738:	07040200 	streq	r0, [r4, -r0, lsl #4]
    573c:	0000063c 	andeq	r0, r0, ip, lsr r6
    5740:	0b035008 	bleq	d9768 <__Stack_Size+0xd9368>
    5744:	0002b202 	andeq	fp, r2, r2, lsl #4
    5748:	52430900 	subpl	r0, r3, #0, 18
    574c:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    5750:	00007a02 	andeq	r7, r0, r2, lsl #20
    5754:	6e0a0000 	cdpvs	0, 0, cr0, cr10, cr0, {0}
    5758:	03000005 	movweq	r0, #5
    575c:	0057020e 	subseq	r0, r7, lr, lsl #4
    5760:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    5764:	00325243 	eorseq	r5, r2, r3, asr #4
    5768:	7a020f03 	bvc	8937c <__Stack_Size+0x88f7c>
    576c:	04000000 	streq	r0, [r0], #-0
    5770:	0005780a 	andeq	r7, r5, sl, lsl #16
    5774:	02100300 	andseq	r0, r0, #0, 6
    5778:	00000057 	andeq	r0, r0, r7, asr r0
    577c:	03170a06 	tsteq	r7, #24576	; 0x6000
    5780:	11030000 	mrsne	r0, (UNDEF: 3)
    5784:	00007a02 	andeq	r7, r0, r2, lsl #20
    5788:	820a0800 	andhi	r0, sl, #0, 16
    578c:	03000005 	movweq	r0, #5
    5790:	00570212 	subseq	r0, r7, r2, lsl r2
    5794:	0a0a0000 	beq	28579c <__Stack_Size+0x28539c>
    5798:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    579c:	7a021303 	bvc	8a3b0 <__Stack_Size+0x89fb0>
    57a0:	0c000000 	stceq	0, cr0, [r0], {-0}
    57a4:	00058c0a 	andeq	r8, r5, sl, lsl #24
    57a8:	02140300 	andseq	r0, r4, #0, 6
    57ac:	00000057 	andeq	r0, r0, r7, asr r0
    57b0:	5253090e 	subspl	r0, r3, #229376	; 0x38000
    57b4:	02150300 	andseq	r0, r5, #0, 6
    57b8:	0000007a 	andeq	r0, r0, sl, ror r0
    57bc:	05960a10 	ldreq	r0, [r6, #2576]	; 0xa10
    57c0:	16030000 	strne	r0, [r3], -r0
    57c4:	00005702 	andeq	r5, r0, r2, lsl #14
    57c8:	45091200 	strmi	r1, [r9, #-512]	; 0x200
    57cc:	03005247 	movweq	r5, #583	; 0x247
    57d0:	007a0217 	rsbseq	r0, sl, r7, lsl r2
    57d4:	0a140000 	beq	5057dc <__Stack_Size+0x5053dc>
    57d8:	000005a0 	andeq	r0, r0, r0, lsr #11
    57dc:	57021803 	strpl	r1, [r2, -r3, lsl #16]
    57e0:	16000000 	strne	r0, [r0], -r0
    57e4:	0001dd0a 	andeq	sp, r1, sl, lsl #26
    57e8:	02190300 	andseq	r0, r9, #0, 6
    57ec:	0000007a 	andeq	r0, r0, sl, ror r0
    57f0:	05aa0a18 	streq	r0, [sl, #2584]!	; 0xa18
    57f4:	1a030000 	bne	c57fc <__Stack_Size+0xc53fc>
    57f8:	00005702 	andeq	r5, r0, r2, lsl #14
    57fc:	e30a1a00 	movw	r1, #43520	; 0xaa00
    5800:	03000001 	movweq	r0, #1
    5804:	007a021b 	rsbseq	r0, sl, fp, lsl r2
    5808:	0a1c0000 	beq	705810 <__Stack_Size+0x705410>
    580c:	0000086a 	andeq	r0, r0, sl, ror #16
    5810:	57021c03 	strpl	r1, [r2, -r3, lsl #24]
    5814:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    5818:	0002c60a 	andeq	ip, r2, sl, lsl #12
    581c:	021d0300 	andseq	r0, sp, #0, 6
    5820:	0000007a 	andeq	r0, r0, sl, ror r0
    5824:	05be0a20 	ldreq	r0, [lr, #2592]!	; 0xa20
    5828:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    582c:	00005702 	andeq	r5, r0, r2, lsl #14
    5830:	43092200 	movwmi	r2, #37376	; 0x9200
    5834:	0300544e 	movweq	r5, #1102	; 0x44e
    5838:	007a021f 	rsbseq	r0, sl, pc, lsl r2
    583c:	0a240000 	beq	905844 <__Stack_Size+0x905444>
    5840:	000005c8 	andeq	r0, r0, r8, asr #11
    5844:	57022003 	strpl	r2, [r2, -r3]
    5848:	26000000 	strcs	r0, [r0], -r0
    584c:	43535009 	cmpmi	r3, #9
    5850:	02210300 	eoreq	r0, r1, #0, 6
    5854:	0000007a 	andeq	r0, r0, sl, ror r0
    5858:	073f0a28 	ldreq	r0, [pc, -r8, lsr #20]!
    585c:	22030000 	andcs	r0, r3, #0
    5860:	00005702 	andeq	r5, r0, r2, lsl #14
    5864:	41092a00 	tstmi	r9, r0, lsl #20
    5868:	03005252 	movweq	r5, #594	; 0x252
    586c:	007a0223 	rsbseq	r0, sl, r3, lsr #4
    5870:	0a2c0000 	beq	b05878 <__Stack_Size+0xb05478>
    5874:	0000074a 	andeq	r0, r0, sl, asr #14
    5878:	57022403 	strpl	r2, [r2, -r3, lsl #8]
    587c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    5880:	52435209 	subpl	r5, r3, #-1879048192	; 0x90000000
    5884:	02250300 	eoreq	r0, r5, #0, 6
    5888:	0000007a 	andeq	r0, r0, sl, ror r0
    588c:	07550a30 	smmlareq	r5, r0, sl, r0
    5890:	26030000 	strcs	r0, [r3], -r0
    5894:	00005702 	andeq	r5, r0, r2, lsl #14
    5898:	c90a3200 	stmdbgt	sl, {r9, ip, sp}
    589c:	03000001 	movweq	r0, #1
    58a0:	007a0227 	rsbseq	r0, sl, r7, lsr #4
    58a4:	0a340000 	beq	d058ac <__Stack_Size+0xd054ac>
    58a8:	00000760 	andeq	r0, r0, r0, ror #14
    58ac:	57022803 	strpl	r2, [r2, -r3, lsl #16]
    58b0:	36000000 	strcc	r0, [r0], -r0
    58b4:	0001ce0a 	andeq	ip, r1, sl, lsl #28
    58b8:	02290300 	eoreq	r0, r9, #0, 6
    58bc:	0000007a 	andeq	r0, r0, sl, ror r0
    58c0:	076b0a38 			; <UNDEFINED> instruction: 0x076b0a38
    58c4:	2a030000 	bcs	c58cc <__Stack_Size+0xc54cc>
    58c8:	00005702 	andeq	r5, r0, r2, lsl #14
    58cc:	d30a3a00 	movwle	r3, #43520	; 0xaa00
    58d0:	03000001 	movweq	r0, #1
    58d4:	007a022b 	rsbseq	r0, sl, fp, lsr #4
    58d8:	0a3c0000 	beq	f058e0 <__Stack_Size+0xf054e0>
    58dc:	00000776 	andeq	r0, r0, r6, ror r7
    58e0:	57022c03 	strpl	r2, [r2, -r3, lsl #24]
    58e4:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    58e8:	0001d80a 	andeq	sp, r1, sl, lsl #16
    58ec:	022d0300 	eoreq	r0, sp, #0, 6
    58f0:	0000007a 	andeq	r0, r0, sl, ror r0
    58f4:	07810a40 	streq	r0, [r1, r0, asr #20]
    58f8:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    58fc:	00005702 	andeq	r5, r0, r2, lsl #14
    5900:	880a4200 	stmdahi	sl, {r9, lr}
    5904:	03000001 	movweq	r0, #1
    5908:	007a022f 	rsbseq	r0, sl, pc, lsr #4
    590c:	0a440000 	beq	1105914 <__Stack_Size+0x1105514>
    5910:	0000078c 	andeq	r0, r0, ip, lsl #15
    5914:	57023003 	strpl	r3, [r2, -r3]
    5918:	46000000 	strmi	r0, [r0], -r0
    591c:	52434409 	subpl	r4, r3, #150994944	; 0x9000000
    5920:	02310300 	eorseq	r0, r1, #0, 6
    5924:	0000007a 	andeq	r0, r0, sl, ror r0
    5928:	07970a48 	ldreq	r0, [r7, r8, asr #20]
    592c:	32030000 	andcc	r0, r3, #0
    5930:	00005702 	andeq	r5, r0, r2, lsl #14
    5934:	ec0a4a00 	stc	10, cr4, [sl], {-0}
    5938:	03000005 	movweq	r0, #5
    593c:	007a0233 	rsbseq	r0, sl, r3, lsr r2
    5940:	0a4c0000 	beq	1305948 <__Stack_Size+0x1305548>
    5944:	000007a2 	andeq	r0, r0, r2, lsr #15
    5948:	57023403 	strpl	r3, [r2, -r3, lsl #8]
    594c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    5950:	016f0b00 	cmneq	pc, r0, lsl #22
    5954:	35030000 	strcc	r0, [r3, #-0]
    5958:	0000a102 	andeq	sl, r0, r2, lsl #2
    595c:	01010c00 	tsteq	r1, r0, lsl #24
    5960:	00036f34 	andeq	r6, r3, r4, lsr pc
    5964:	1d670d00 	stclne	13, cr0, [r7, #-0]
    5968:	0d010000 	stceq	0, cr0, [r1, #-0]
    596c:	00001ed1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    5970:	69730e02 	ldmdbvs	r3!, {r1, r9, sl, fp}^
    5974:	0e030030 	mcreq	0, 0, r0, cr3, cr0, {1}
    5978:	00316f64 	eorseq	r6, r1, r4, ror #30
    597c:	1ed60d04 	cdpne	13, 13, cr0, cr6, cr4, {0}
    5980:	0e050000 	cdpeq	0, 0, cr0, cr5, cr0, {0}
    5984:	0031656c 	eorseq	r6, r1, ip, ror #10
    5988:	1de80d06 	stclne	13, cr0, [r8, #24]!
    598c:	0e070000 	cdpeq	0, 0, cr0, cr7, cr0, {0}
    5990:	0031696d 	eorseq	r6, r1, sp, ror #18
    5994:	61660e08 	cmnvs	r6, r8, lsl #28
    5998:	0d090031 	stceq	0, cr0, [r9, #-196]	; 0xffffff3c
    599c:	00001dbf 			; <UNDEFINED> instruction: 0x00001dbf
    59a0:	20280d0a 	eorcs	r0, r8, sl, lsl #26
    59a4:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    59a8:	0000200d 	andeq	r2, r0, sp
    59ac:	616c0e0c 	cmnvs	ip, ip, lsl #28
    59b0:	0d0d0031 	stceq	0, cr0, [sp, #-196]	; 0xffffff3c
    59b4:	00001f2c 	andeq	r1, r0, ip, lsr #30
    59b8:	69730e0e 	ldmdbvs	r3!, {r1, r2, r3, r9, sl, fp}^
    59bc:	0e0f0031 	mcreq	0, 0, r0, cr15, cr1, {1}
    59c0:	00326f64 	eorseq	r6, r2, r4, ror #30
    59c4:	1f310d10 	svcne	0x00310d10
    59c8:	0e110000 	cdpeq	0, 1, cr0, cr1, cr0, {0}
    59cc:	0032656c 	eorseq	r6, r2, ip, ror #10
    59d0:	1e0e0d12 	mcrne	13, 0, r0, cr14, cr2, {0}
    59d4:	0e130000 	cdpeq	0, 1, cr0, cr3, cr0, {0}
    59d8:	0032696d 	eorseq	r6, r2, sp, ror #18
    59dc:	61660e14 	cmnvs	r6, r4, lsl lr
    59e0:	0d150032 	ldceq	0, cr0, [r5, #-200]	; 0xffffff38
    59e4:	00001e09 	andeq	r1, r0, r9, lsl #28
    59e8:	202d0d16 	eorcs	r0, sp, r6, lsl sp
    59ec:	0d170000 	ldceq	0, cr0, [r7, #-0]
    59f0:	00001d6d 	andeq	r1, r0, sp, ror #26
    59f4:	616c0e18 	cmnvs	ip, r8, lsl lr
    59f8:	0d190032 	ldceq	0, cr0, [r9, #-200]	; 0xffffff38
    59fc:	00001d88 	andeq	r1, r0, r8, lsl #27
    5a00:	1f5e0d1a 	svcne	0x005e0d1a
    5a04:	0d1b0000 	ldceq	0, cr0, [fp, #-0]
    5a08:	00001f63 	andeq	r1, r0, r3, ror #30
    5a0c:	c30f001c 	movwgt	r0, #61468	; 0xf01c
    5a10:	0100001f 	tsteq	r0, pc, lsl r0
    5a14:	8901024d 	stmdbhi	r1, {r0, r2, r3, r6, r9}
    5a18:	10000003 	andne	r0, r0, r3
    5a1c:	00001e13 	andeq	r1, r0, r3, lsl lr
    5a20:	69024d01 	stmdbvs	r2, {r0, r8, sl, fp, lr}
    5a24:	00000000 	andeq	r0, r0, r0
    5a28:	0009dd11 	andeq	sp, r9, r1, lsl sp
    5a2c:	01ac0100 			; <UNDEFINED> instruction: 0x01ac0100
    5a30:	08001cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip}
    5a34:	0000000c 	andeq	r0, r0, ip
    5a38:	03ae9c01 			; <UNDEFINED> instruction: 0x03ae9c01
    5a3c:	4b120000 	blmi	485a44 <__Stack_Size+0x485644>
    5a40:	01000035 	tsteq	r0, r5, lsr r0
    5a44:	006901ac 	rsbeq	r0, r9, ip, lsr #3
    5a48:	50010000 	andpl	r0, r1, r0
    5a4c:	1ebd1300 	cdpne	3, 11, cr1, cr13, cr0, {0}
    5a50:	b1010000 	mrslt	r0, (UNDEF: 1)
    5a54:	00006901 	andeq	r6, r0, r1, lsl #18
    5a58:	001cf800 	andseq	pc, ip, r0, lsl #16
    5a5c:	00000c08 	andeq	r0, r0, r8, lsl #24
    5a60:	119c0100 	orrsne	r0, ip, r0, lsl #2
    5a64:	00000a25 	andeq	r0, r0, r5, lsr #20
    5a68:	0401b601 	streq	fp, [r1], #-1537	; 0x601
    5a6c:	0c08001d 	stceq	0, cr0, [r8], {29}
    5a70:	01000000 	mrseq	r0, (UNDEF: 0)
    5a74:	0003e99c 	muleq	r3, ip, r9
    5a78:	0abb1200 	beq	feeca280 <SCS_BASE+0x1eebc280>
    5a7c:	b6010000 	strlt	r0, [r1], -r0
    5a80:	00006901 	andeq	r6, r0, r1, lsl #18
    5a84:	00500100 	subseq	r0, r0, r0, lsl #2
    5a88:	001d5913 	andseq	r5, sp, r3, lsl r9
    5a8c:	01bb0100 			; <UNDEFINED> instruction: 0x01bb0100
    5a90:	00000069 	andeq	r0, r0, r9, rrx
    5a94:	08001d10 	stmdaeq	r0, {r4, r8, sl, fp, ip}
    5a98:	0000000c 	andeq	r0, r0, ip
    5a9c:	50139c01 	andspl	r9, r3, r1, lsl #24
    5aa0:	01000009 	tsteq	r0, r9
    5aa4:	006901c0 	rsbeq	r0, r9, r0, asr #3
    5aa8:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
    5aac:	00180800 	andseq	r0, r8, r0, lsl #16
    5ab0:	9c010000 	stcls	0, cr0, [r1], {-0}
    5ab4:	001e6711 	andseq	r6, lr, r1, lsl r7
    5ab8:	023d0100 	eorseq	r0, sp, #0, 2
    5abc:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
    5ac0:	0000002c 	andeq	r0, r0, ip, lsr #32
    5ac4:	044c9c01 	strbeq	r9, [ip], #-3073	; 0xc01
    5ac8:	aa140000 	bge	505ad0 <__Stack_Size+0x5056d0>
    5acc:	0100001d 	tsteq	r0, sp, lsl r0
    5ad0:	0057023d 	subseq	r0, r7, sp, lsr r2
    5ad4:	0d860000 	stceq	0, cr0, [r6]
    5ad8:	00140000 	andseq	r0, r4, r0
    5adc:	0100001e 	tsteq	r0, lr, lsl r0
    5ae0:	0057023d 	subseq	r0, r7, sp, lsr r2
    5ae4:	0da40000 	stceq	0, cr0, [r4]
    5ae8:	15000000 	strne	r0, [r0, #-0]
    5aec:	0000036f 	andeq	r0, r0, pc, ror #6
    5af0:	08001d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip}
    5af4:	00000018 	andeq	r0, r0, r8, lsl r0
    5af8:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xc01
    5afc:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5b00:	01000003 	tsteq	r0, r3
    5b04:	1d661750 	stclne	7, cr1, [r6, #-320]!	; 0xfffffec0
    5b08:	00120800 	andseq	r0, r2, r0, lsl #16
    5b0c:	7c180000 	ldcvc	0, cr0, [r8], {-0}
    5b10:	d0000003 	andle	r0, r0, r3
    5b14:	0000000d 	andeq	r0, r0, sp
    5b18:	09861100 	stmibeq	r6, {r8, ip}
    5b1c:	c5010000 	strgt	r0, [r1, #-0]
    5b20:	001d7801 	andseq	r7, sp, r1, lsl #16
    5b24:	00001808 	andeq	r1, r0, r8, lsl #16
    5b28:	a39c0100 	orrsge	r0, ip, #0, 2
    5b2c:	19000004 	stmdbne	r0, {r2}
    5b30:	08001d86 	stmdaeq	r0, {r1, r2, r7, r8, sl, fp, ip}
    5b34:	0000036f 	andeq	r0, r0, pc, ror #6
    5b38:	001d8a19 	andseq	r8, sp, r9, lsl sl
    5b3c:	00041508 	andeq	r1, r4, r8, lsl #10
    5b40:	b9110000 	ldmdblt	r1, {}	; <UNPREDICTABLE>
    5b44:	0100001f 	tsteq	r0, pc, lsl r0
    5b48:	1d90025a 	lfmne	f0, 4, [r0, #360]	; 0x168
    5b4c:	00200800 	eoreq	r0, r0, r0, lsl #16
    5b50:	9c010000 	stcls	0, cr0, [r1], {-0}
    5b54:	000004f7 	strdeq	r0, [r0], -r7
    5b58:	001ddf14 	andseq	sp, sp, r4, lsl pc
    5b5c:	025a0100 	subseq	r0, sl, #0, 2
    5b60:	00000057 	andeq	r0, r0, r7, asr r0
    5b64:	00000de3 	andeq	r0, r0, r3, ror #27
    5b68:	001d9e1a 	andseq	r9, sp, sl, lsl lr
    5b6c:	0009b708 	andeq	fp, r9, r8, lsl #14
    5b70:	0004e300 	andeq	lr, r4, r0, lsl #6
    5b74:	51011b00 	tstpl	r1, r0, lsl #22
    5b78:	1b007402 	blne	22b88 <__Stack_Size+0x22788>
    5b7c:	75025001 	strvc	r5, [r2, #-1]
    5b80:	aa1c0000 	bge	705b88 <__Stack_Size+0x705788>
    5b84:	d408001d 	strle	r0, [r8], #-29
    5b88:	1b000009 	blne	5bb4 <__Stack_Size+0x57b4>
    5b8c:	0c055001 	stceq	0, cr5, [r5], {1}
    5b90:	40000800 	andmi	r0, r0, r0, lsl #16
    5b94:	af110000 	svcge	0x00110000
    5b98:	01000008 	tsteq	r0, r8
    5b9c:	1db001d1 	ldfnes	f0, [r0, #836]!	; 0x344
    5ba0:	00100800 	andseq	r0, r0, r0, lsl #16
    5ba4:	9c010000 	stcls	0, cr0, [r1], {-0}
    5ba8:	0000051d 	andeq	r0, r0, sp, lsl r5
    5bac:	001dbc1c 	andseq	fp, sp, ip, lsl ip
    5bb0:	0004a308 	andeq	sl, r4, r8, lsl #6
    5bb4:	50011b00 	andpl	r1, r1, r0, lsl #22
    5bb8:	00003001 	andeq	r3, r0, r1
    5bbc:	00054811 	andeq	r4, r5, r1, lsl r8
    5bc0:	01d70100 	bicseq	r0, r7, r0, lsl #2
    5bc4:	08001dc0 	stmdaeq	r0, {r6, r7, r8, sl, fp, ip}
    5bc8:	00000104 	andeq	r0, r0, r4, lsl #2
    5bcc:	05469c01 	strbeq	r9, [r6, #-3073]	; 0xc01
    5bd0:	7e1d0000 	cdpvc	0, 1, cr0, cr13, cr0, {0}
    5bd4:	a308001e 	movwge	r0, #32798	; 0x801e
    5bd8:	19000004 	stmdbne	r0, {r2}
    5bdc:	08001eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, ip}
    5be0:	000004a3 	andeq	r0, r0, r3, lsr #9
    5be4:	00570600 	subseq	r0, r7, r0, lsl #12
    5be8:	05560000 	ldrbeq	r0, [r6, #-0]
    5bec:	9a070000 	bls	1c5bf4 <__Stack_Size+0x1c57f4>
    5bf0:	33000000 	movwcc	r0, #0
    5bf4:	1fe91e00 	svcne	0x00e91e00
    5bf8:	10010000 	andne	r0, r1, r0
    5bfc:	00000567 	andeq	r0, r0, r7, ror #10
    5c00:	47600305 	strbmi	r0, [r0, -r5, lsl #6]!
    5c04:	461f0800 	ldrmi	r0, [pc], -r0, lsl #16
    5c08:	06000005 	streq	r0, [r0], -r5
    5c0c:	00000057 	andeq	r0, r0, r7, asr r0
    5c10:	0000057c 	andeq	r0, r0, ip, ror r5
    5c14:	00009a07 	andeq	r9, r0, r7, lsl #20
    5c18:	1e001c00 	cdpne	12, 0, cr1, cr0, cr0, {0}
    5c1c:	00001ff5 	strdeq	r1, [r0], -r5
    5c20:	058d2001 	streq	r2, [sp, #1]
    5c24:	03050000 	movweq	r0, #20480	; 0x5000
    5c28:	080047c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, lr}
    5c2c:	00056c1f 	andeq	r6, r5, pc, lsl ip
    5c30:	00570600 	subseq	r0, r7, r0, lsl #12
    5c34:	05a20000 	streq	r0, [r2, #0]!
    5c38:	9a070000 	bls	1c5c40 <__Stack_Size+0x1c5840>
    5c3c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    5c40:	1fcd1e00 	svcne	0x00cd1e00
    5c44:	42010000 	andmi	r0, r1, #0
    5c48:	000005b3 			; <UNDEFINED> instruction: 0x000005b3
    5c4c:	49cc0305 	stmibmi	ip, {r0, r2, r8, r9}^
    5c50:	921f0800 	andsls	r0, pc, #0, 16
    5c54:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    5c58:	00001fd4 	ldrdeq	r1, [r0], -r4
    5c5c:	05c95001 	strbeq	r5, [r9, #1]
    5c60:	03050000 	movweq	r0, #20480	; 0x5000
    5c64:	080049b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, lr}
    5c68:	0005921f 	andeq	r9, r5, pc, lsl r2
    5c6c:	00570600 	subseq	r0, r7, r0, lsl #12
    5c70:	05de0000 	ldrbeq	r0, [lr]
    5c74:	9a070000 	bls	1c5c7c <__Stack_Size+0x1c587c>
    5c78:	13000000 	movwne	r0, #0
    5c7c:	1fdb1e00 	svcne	0x00db1e00
    5c80:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    5c84:	000005ef 	andeq	r0, r0, pc, ror #11
    5c88:	49900305 	ldmibmi	r0, {r0, r2, r8, r9}
    5c8c:	ce1f0800 	cdpgt	8, 1, cr0, cr15, cr0, {0}
    5c90:	06000005 	streq	r0, [r0], -r5
    5c94:	00000057 	andeq	r0, r0, r7, asr r0
    5c98:	00000604 	andeq	r0, r0, r4, lsl #12
    5c9c:	00009a07 	andeq	r9, r0, r7, lsl #20
    5ca0:	1e000d00 	cdpne	13, 0, cr0, cr0, cr0, {0}
    5ca4:	00001fe2 	andeq	r1, r0, r2, ror #31
    5ca8:	06157a01 	ldreq	r7, [r5], -r1, lsl #20
    5cac:	03050000 	movweq	r0, #20480	; 0x5000
    5cb0:	08004974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, lr}
    5cb4:	0005f41f 	andeq	pc, r5, pc, lsl r4	; <UNPREDICTABLE>
    5cb8:	00570600 	subseq	r0, r7, r0, lsl #12
    5cbc:	062a0000 	strteq	r0, [sl], -r0
    5cc0:	9a070000 	bls	1c5cc8 <__Stack_Size+0x1c58c8>
    5cc4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5cc8:	1f7a1e00 	svcne	0x007a1e00
    5ccc:	8b010000 	blhi	45cd4 <__Stack_Size+0x458d4>
    5cd0:	0000063b 	andeq	r0, r0, fp, lsr r6
    5cd4:	49620305 	stmdbmi	r2!, {r0, r2, r8, r9}^
    5cd8:	1a1f0800 	bne	7c7ce0 <__Stack_Size+0x7c78e0>
    5cdc:	06000006 	streq	r0, [r0], -r6
    5ce0:	00000057 	andeq	r0, r0, r7, asr r0
    5ce4:	00000650 	andeq	r0, r0, r0, asr r6
    5ce8:	00009a07 	andeq	r9, r0, r7, lsl #20
    5cec:	1e000700 	cdpne	7, 0, cr0, cr0, cr0, {0}
    5cf0:	00001f81 	andeq	r1, r0, r1, lsl #31
    5cf4:	06619801 	strbteq	r9, [r1], -r1, lsl #16
    5cf8:	03050000 	movweq	r0, #20480	; 0x5000
    5cfc:	08004952 	stmdaeq	r0, {r1, r4, r6, r8, fp, lr}
    5d00:	0006401f 	andeq	r4, r6, pc, lsl r0
    5d04:	1f881e00 	svcne	0x00881e00
    5d08:	a3010000 	movwge	r0, #4096	; 0x1000
    5d0c:	00000677 	andeq	r0, r0, r7, ror r6
    5d10:	49400305 	stmdbmi	r0, {r0, r2, r8, r9}^
    5d14:	1a1f0800 	bne	7c7d1c <__Stack_Size+0x7c791c>
    5d18:	06000006 	streq	r0, [r0], -r6
    5d1c:	00000057 	andeq	r0, r0, r7, asr r0
    5d20:	0000068c 	andeq	r0, r0, ip, lsl #13
    5d24:	00009a07 	andeq	r9, r0, r7, lsl #20
    5d28:	1e000500 	cfsh32ne	mvfx0, mvfx0, #0
    5d2c:	00001f8f 	andeq	r1, r0, pc, lsl #31
    5d30:	069daf01 	ldreq	sl, [sp], r1, lsl #30
    5d34:	03050000 	movweq	r0, #20480	; 0x5000
    5d38:	08004934 	stmdaeq	r0, {r2, r4, r5, r8, fp, lr}
    5d3c:	00067c1f 	andeq	r7, r6, pc, lsl ip
    5d40:	1f961e00 	svcne	0x00961e00
    5d44:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    5d48:	000006b3 			; <UNDEFINED> instruction: 0x000006b3
    5d4c:	49280305 	stmdbmi	r8!, {r0, r2, r8, r9}
    5d50:	7c1f0800 	ldcvc	8, cr0, [pc], {-0}
    5d54:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    5d58:	00001f9d 	muleq	r0, sp, pc	; <UNPREDICTABLE>
    5d5c:	06c9c101 	strbeq	ip, [r9], r1, lsl #2
    5d60:	03050000 	movweq	r0, #20480	; 0x5000
    5d64:	08004918 	stmdaeq	r0, {r3, r4, r8, fp, lr}
    5d68:	0006401f 	andeq	r4, r6, pc, lsl r0
    5d6c:	1fa41e00 	svcne	0x00a41e00
    5d70:	cc010000 	stcgt	0, cr0, [r1], {-0}
    5d74:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5d78:	490e0305 	stmdbmi	lr, {r0, r2, r8, r9}
    5d7c:	8a1f0800 	bhi	7c7d84 <__Stack_Size+0x7c7984>
    5d80:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    5d84:	00001fab 	andeq	r1, r0, fp, lsr #31
    5d88:	06f5d401 	ldrbteq	sp, [r5], r1, lsl #8
    5d8c:	03050000 	movweq	r0, #20480	; 0x5000
    5d90:	08004902 	stmdaeq	r0, {r1, r8, fp, lr}
    5d94:	00067c1f 	andeq	r7, r6, pc, lsl ip
    5d98:	1fb21e00 	svcne	0x00b21e00
    5d9c:	dd010000 	stcle	0, cr0, [r1, #-0]
    5da0:	0000070b 	andeq	r0, r0, fp, lsl #14
    5da4:	48f20305 	ldmmi	r2!, {r0, r2, r8, r9}^
    5da8:	401f0800 	andsmi	r0, pc, r0, lsl #16
    5dac:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    5db0:	00001e95 	muleq	r0, r5, lr
    5db4:	0721e801 	streq	lr, [r1, -r1, lsl #16]!
    5db8:	03050000 	movweq	r0, #20480	; 0x5000
    5dbc:	080048e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, lr}
    5dc0:	00008a1f 	andeq	r8, r0, pc, lsl sl
    5dc4:	1e9d1e00 	cdpne	14, 9, cr1, cr13, cr0, {0}
    5dc8:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    5dcc:	00000737 	andeq	r0, r0, r7, lsr r7
    5dd0:	48dc0305 	ldmmi	ip, {r0, r2, r8, r9}^
    5dd4:	7c1f0800 	ldcvc	8, cr0, [pc], {-0}
    5dd8:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    5ddc:	00001ea5 	andeq	r1, r0, r5, lsr #29
    5de0:	074df901 	strbeq	pc, [sp, -r1, lsl #18]	; <UNPREDICTABLE>
    5de4:	03050000 	movweq	r0, #20480	; 0x5000
    5de8:	080048ca 	stmdaeq	r0, {r1, r3, r6, r7, fp, lr}
    5dec:	00061a1f 	andeq	r1, r6, pc, lsl sl
    5df0:	1ead2000 	cdpne	0, 10, cr2, cr13, cr0, {0}
    5df4:	05010000 	streq	r0, [r1, #-0]
    5df8:	00076401 	andeq	r6, r7, r1, lsl #8
    5dfc:	b6030500 	strlt	r0, [r3], -r0, lsl #10
    5e00:	1f080048 	svcne	0x00080048
    5e04:	00000592 	muleq	r0, r2, r5
    5e08:	001eb520 	andseq	fp, lr, r0, lsr #10
    5e0c:	01120100 	tsteq	r2, r0, lsl #2
    5e10:	0000077b 	andeq	r0, r0, fp, ror r7
    5e14:	48a40305 	stmiami	r4!, {r0, r2, r8, r9}
    5e18:	1a1f0800 	bne	7c7e20 <__Stack_Size+0x7c7a20>
    5e1c:	20000006 	andcs	r0, r0, r6
    5e20:	00001efc 	strdeq	r1, [r0], -ip
    5e24:	92011f01 	andls	r1, r1, #1, 30
    5e28:	05000007 	streq	r0, [r0, #-7]
    5e2c:	00489a03 	subeq	r9, r8, r3, lsl #20
    5e30:	008a1f08 	addeq	r1, sl, r8, lsl #30
    5e34:	04200000 	strteq	r0, [r0], #-0
    5e38:	0100001f 	tsteq	r0, pc, lsl r0
    5e3c:	07a90127 	streq	r0, [r9, r7, lsr #2]!
    5e40:	03050000 	movweq	r0, #20480	; 0x5000
    5e44:	0800488a 	stmdaeq	r0, {r1, r3, r7, fp, lr}
    5e48:	0006401f 	andeq	r4, r6, pc, lsl r0
    5e4c:	1f0c2000 	svcne	0x000c2000
    5e50:	32010000 	andcc	r0, r1, #0
    5e54:	0007c001 	andeq	ip, r7, r1
    5e58:	62030500 	andvs	r0, r3, #0, 10
    5e5c:	1f080048 	svcne	0x00080048
    5e60:	000005ce 	andeq	r0, r0, lr, asr #11
    5e64:	001f1420 	andseq	r1, pc, r0, lsr #8
    5e68:	01490100 	mrseq	r0, (UNDEF: 89)
    5e6c:	000007d7 	ldrdeq	r0, [r0], -r7
    5e70:	48560305 	ldmdami	r6, {r0, r2, r8, r9}^
    5e74:	7c1f0800 	ldcvc	8, cr0, [pc], {-0}
    5e78:	20000006 	andcs	r0, r0, r6
    5e7c:	00001f1c 	andeq	r1, r0, ip, lsl pc
    5e80:	ee015201 	cdp	2, 0, cr5, cr1, cr1, {0}
    5e84:	05000007 	streq	r0, [r0, #-7]
    5e88:	00484203 	subeq	r4, r8, r3, lsl #4
    5e8c:	05921f08 	ldreq	r1, [r2, #3848]	; 0xf08
    5e90:	57060000 	strpl	r0, [r6, -r0]
    5e94:	03000000 	movweq	r0, #0
    5e98:	07000008 	streq	r0, [r0, -r8]
    5e9c:	0000009a 	muleq	r0, sl, r0
    5ea0:	24200006 	strtcs	r0, [r0], #-6
    5ea4:	0100001f 	tsteq	r0, pc, lsl r0
    5ea8:	0815015f 	ldmdaeq	r5, {r0, r1, r2, r3, r4, r6, r8}
    5eac:	03050000 	movweq	r0, #20480	; 0x5000
    5eb0:	08004834 	stmdaeq	r0, {r2, r4, r5, fp, lr}
    5eb4:	0007f31f 	andeq	pc, r7, pc, lsl r3	; <UNPREDICTABLE>
    5eb8:	1f412000 	svcne	0x00412000
    5ebc:	6a010000 	bvs	45ec4 <__Stack_Size+0x45ac4>
    5ec0:	00082c01 	andeq	r2, r8, r1, lsl #24
    5ec4:	24030500 	strcs	r0, [r3], #-1280	; 0x500
    5ec8:	1f080048 	svcne	0x00080048
    5ecc:	00000640 	andeq	r0, r0, r0, asr #12
    5ed0:	00005706 	andeq	r5, r0, r6, lsl #14
    5ed4:	00084100 	andeq	r4, r8, r0, lsl #2
    5ed8:	009a0700 	addseq	r0, sl, r0, lsl #14
    5edc:	00100000 	andseq	r0, r0, r0
    5ee0:	001f4920 	andseq	r4, pc, r0, lsr #18
    5ee4:	01750100 	cmneq	r5, r0, lsl #2
    5ee8:	00000853 	andeq	r0, r0, r3, asr r8
    5eec:	48020305 	stmdami	r2, {r0, r2, r8, r9}
    5ef0:	311f0800 	tstcc	pc, r0, lsl #16
    5ef4:	06000008 	streq	r0, [r0], -r8
    5ef8:	00000868 	andeq	r0, r0, r8, ror #16
    5efc:	00000868 	andeq	r0, r0, r8, ror #16
    5f00:	00009a07 	andeq	r9, r0, r7, lsl #20
    5f04:	21001900 	tstcs	r0, r0, lsl #18
    5f08:	00086e04 	andeq	r6, r8, r4, lsl #28
    5f0c:	00571f00 	subseq	r1, r7, r0, lsl #30
    5f10:	8e200000 	cdphi	0, 2, cr0, cr0, cr0, {0}
    5f14:	0100001d 	tsteq	r0, sp, lsl r0
    5f18:	0858018a 	ldmdaeq	r8, {r1, r3, r7, r8}^
    5f1c:	03050000 	movweq	r0, #20480	; 0x5000
    5f20:	20000288 	andcs	r0, r0, r8, lsl #5
    5f24:	001d9920 	andseq	r9, sp, r0, lsr #18
    5f28:	01930100 	orrseq	r0, r3, r0, lsl #2
    5f2c:	00000057 	andeq	r0, r0, r7, asr r0
    5f30:	13ce0305 	bicne	r0, lr, #335544320	; 0x14000000
    5f34:	73202000 	nopvc	{0}	; <UNPREDICTABLE>
    5f38:	0100001d 	tsteq	r0, sp, lsl r0
    5f3c:	00570195 			; <UNDEFINED> instruction: 0x00570195
    5f40:	03050000 	movweq	r0, #20480	; 0x5000
    5f44:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    5f48:	001e1e20 	andseq	r1, lr, r0, lsr #28
    5f4c:	01960100 	orrseq	r0, r6, r0, lsl #2
    5f50:	00000057 	andeq	r0, r0, r7, asr r0
    5f54:	13d20305 	bicsne	r0, r2, #335544320	; 0x14000000
    5f58:	ec202000 	stc	0, cr2, [r0], #-0
    5f5c:	0100001e 	tsteq	r0, lr, lsl r0
    5f60:	00570197 			; <UNDEFINED> instruction: 0x00570197
    5f64:	03050000 	movweq	r0, #20480	; 0x5000
    5f68:	200013d0 	ldrdcs	r1, [r0], -r0
    5f6c:	001f3620 	andseq	r3, pc, r0, lsr #12
    5f70:	01980100 	orrseq	r0, r8, r0, lsl #2
    5f74:	00000057 	andeq	r0, r0, r7, asr r0
    5f78:	13c60305 	bicne	r0, r6, #335544320	; 0x14000000
    5f7c:	3e202000 	cdpcc	0, 2, cr2, cr0, cr0, {0}
    5f80:	0100001e 	tsteq	r0, lr, lsl r0
    5f84:	00570199 			; <UNDEFINED> instruction: 0x00570199
    5f88:	03050000 	movweq	r0, #20480	; 0x5000
    5f8c:	200013d4 	ldrdcs	r1, [r0], -r4
    5f90:	001e8220 	andseq	r8, lr, r0, lsr #4
    5f94:	019a0100 	orrseq	r0, sl, r0, lsl #2
    5f98:	00000057 	andeq	r0, r0, r7, asr r0
    5f9c:	13d80305 	bicsne	r0, r8, #335544320	; 0x14000000
    5fa0:	db202000 	blle	80dfa8 <__Stack_Size+0x80dba8>
    5fa4:	0100001e 	tsteq	r0, lr, lsl r0
    5fa8:	0057019b 			; <UNDEFINED> instruction: 0x0057019b
    5fac:	03050000 	movweq	r0, #20480	; 0x5000
    5fb0:	200013d6 	ldrdcs	r1, [r0], -r6
    5fb4:	001dc420 	andseq	ip, sp, r0, lsr #8
    5fb8:	019d0100 	orrseq	r0, sp, r0, lsl #2
    5fbc:	00000057 	andeq	r0, r0, r7, asr r0
    5fc0:	13da0305 	bicsne	r0, sl, #335544320	; 0x14000000
    5fc4:	2d202000 	stccs	0, cr2, [r0, #-0]
    5fc8:	0100001e 	tsteq	r0, lr, lsl r0
    5fcc:	0057019e 			; <UNDEFINED> instruction: 0x0057019e
    5fd0:	03050000 	movweq	r0, #20480	; 0x5000
    5fd4:	200013e0 	andcs	r1, r0, r0, ror #7
    5fd8:	001db020 	andseq	fp, sp, r0, lsr #32
    5fdc:	019f0100 	orrseq	r0, pc, r0, lsl #2
    5fe0:	0000002c 	andeq	r0, r0, ip, lsr #32
    5fe4:	13dc0305 	bicsne	r0, ip, #335544320	; 0x14000000
    5fe8:	52202000 	eorpl	r2, r0, #0
    5fec:	0100001e 	tsteq	r0, lr, lsl r0
    5ff0:	005701a1 	subseq	r0, r7, r1, lsr #3
    5ff4:	03050000 	movweq	r0, #20480	; 0x5000
    5ff8:	200013de 	ldrdcs	r1, [r0], -lr
    5ffc:	001dd320 	andseq	sp, sp, r0, lsr #6
    6000:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
    6004:	00000057 	andeq	r0, r0, r7, asr r0
    6008:	13c80305 	bicne	r0, r8, #335544320	; 0x14000000
    600c:	00202000 	eoreq	r2, r0, r0
    6010:	01000020 	tsteq	r0, r0, lsr #32
    6014:	005701a4 	subseq	r0, r7, r4, lsr #3
    6018:	03050000 	movweq	r0, #20480	; 0x5000
    601c:	200013ca 	andcs	r1, r0, sl, asr #7
    6020:	001e7220 	andseq	r7, lr, r0, lsr #4
    6024:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    6028:	00000057 	andeq	r0, r0, r7, asr r0
    602c:	13cc0305 	bicne	r0, ip, #335544320	; 0x14000000
    6030:	ed202000 	stc	0, cr2, [r0, #-0]
    6034:	0100001d 	tsteq	r0, sp, lsl r0
    6038:	006901a7 	rsbeq	r0, r9, r7, lsr #3
    603c:	03050000 	movweq	r0, #20480	; 0x5000
    6040:	200013c4 	andcs	r1, r0, r4, asr #7
    6044:	001f5120 	andseq	r5, pc, r0, lsr #2
    6048:	01a80100 			; <UNDEFINED> instruction: 0x01a80100
    604c:	00000069 	andeq	r0, r0, r9, rrx
    6050:	13c50305 	bicne	r0, r5, #335544320	; 0x14000000
    6054:	68222000 	stmdavs	r2!, {sp}
    6058:	0400001f 	streq	r0, [r0], #-31
    605c:	09ce02eb 	stmibeq	lr, {r0, r1, r3, r5, r6, r7, r9}^
    6060:	ce230000 	cdpgt	0, 2, cr0, cr3, cr0, {0}
    6064:	23000009 	movwcs	r0, #9
    6068:	00000057 	andeq	r0, r0, r7, asr r0
    606c:	b2042100 	andlt	r2, r4, #0, 2
    6070:	24000002 	strcs	r0, [r0], #-2
    6074:	00000013 	andeq	r0, r0, r3, lsl r0
    6078:	2302ef04 	movwcs	lr, #12036	; 0x2f04
    607c:	000009ce 	andeq	r0, r0, lr, asr #19
    6080:	00005723 	andeq	r5, r0, r3, lsr #14
    6084:	bb000000 	bllt	608c <__Stack_Size+0x5c8c>
    6088:	0400000c 	streq	r0, [r0], #-12
    608c:	00180100 	andseq	r0, r8, r0, lsl #2
    6090:	d4010400 	strle	r0, [r1], #-1024	; 0x400
    6094:	01000004 	tsteq	r0, r4
    6098:	00002104 	andeq	r2, r0, r4, lsl #2
    609c:	00000682 	andeq	r0, r0, r2, lsl #13
    60a0:	08001ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp, ip}
    60a4:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    60a8:	000013db 	ldrdeq	r1, [r0], -fp
    60ac:	32337302 	eorscc	r7, r3, #134217728	; 0x8000000
    60b0:	30170200 	andscc	r0, r7, r0, lsl #4
    60b4:	03000000 	movweq	r0, #0
    60b8:	05e30504 	strbeq	r0, [r3, #1284]!	; 0x504
    60bc:	73020000 	movwvc	r0, #8192	; 0x2000
    60c0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    60c4:	00004218 	andeq	r4, r0, r8, lsl r2
    60c8:	05020300 	streq	r0, [r2, #-768]	; 0x300
    60cc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    60d0:	1a060103 	bne	1864e4 <__Stack_Size+0x1860e4>
    60d4:	02000007 	andeq	r0, r0, #7
    60d8:	00323375 	eorseq	r3, r2, r5, ror r3
    60dc:	005b2702 	subseq	r2, fp, r2, lsl #14
    60e0:	04030000 	streq	r0, [r3], #-0
    60e4:	00064507 	andeq	r4, r6, r7, lsl #10
    60e8:	31750200 	cmncc	r5, r0, lsl #4
    60ec:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    60f0:	0000006d 	andeq	r0, r0, sp, rrx
    60f4:	fc070203 	stc2	2, cr0, [r7], {3}
    60f8:	02000007 	andeq	r0, r0, #7
    60fc:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    6100:	00007e29 	andeq	r7, r0, r9, lsr #28
    6104:	08010300 	stmdaeq	r1, {r8, r9}
    6108:	00000718 	andeq	r0, r0, r8, lsl r7
    610c:	000a9c04 	andeq	r9, sl, r4, lsl #24
    6110:	902f0200 	eorls	r0, pc, r0, lsl #4
    6114:	05000000 	streq	r0, [r0, #-0]
    6118:	0000005b 	andeq	r0, r0, fp, asr r0
    611c:	0001ae04 	andeq	sl, r1, r4, lsl #28
    6120:	a0300200 	eorsge	r0, r0, r0, lsl #4
    6124:	05000000 	streq	r0, [r0, #-0]
    6128:	0000006d 	andeq	r0, r0, sp, rrx
    612c:	38757602 	ldmdacc	r5!, {r1, r9, sl, ip, sp, lr}^
    6130:	b0310200 	eorslt	r0, r1, r0, lsl #4
    6134:	05000000 	streq	r0, [r0, #-0]
    6138:	0000007e 	andeq	r0, r0, lr, ror r0
    613c:	37020106 	strcc	r0, [r2, -r6, lsl #2]
    6140:	000000ca 	andeq	r0, r0, sl, asr #1
    6144:	00206b07 	eoreq	r6, r0, r7, lsl #22
    6148:	b5070000 	strlt	r0, [r7, #-0]
    614c:	01000021 	tsteq	r0, r1, lsr #32
    6150:	02010600 	andeq	r0, r1, #0, 12
    6154:	0000df39 	andeq	sp, r0, r9, lsr pc
    6158:	0c550700 	mrrceq	7, 0, r0, r5, cr0
    615c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6160:	00544553 	subseq	r4, r4, r3, asr r5
    6164:	ed040001 	stc	0, cr0, [r4, #-4]
    6168:	02000017 	andeq	r0, r0, #23
    616c:	0000ca39 	andeq	ip, r0, r9, lsr sl
    6170:	07040300 	streq	r0, [r4, -r0, lsl #6]
    6174:	0000063c 	andeq	r0, r0, ip, lsr r6
    6178:	4e031c09 	cdpmi	12, 0, cr1, cr3, cr9, {0}
    617c:	00015601 	andeq	r5, r1, r1, lsl #12
    6180:	52430a00 	subpl	r0, r3, #0, 20
    6184:	5003004c 	andpl	r0, r3, ip, asr #32
    6188:	00008501 	andeq	r8, r0, r1, lsl #10
    618c:	430a0000 	movwmi	r0, #40960	; 0xa000
    6190:	03004852 	movweq	r4, #2130	; 0x852
    6194:	00850151 	addeq	r0, r5, r1, asr r1
    6198:	0a040000 	beq	1061a0 <__Stack_Size+0x105da0>
    619c:	00524449 	subseq	r4, r2, r9, asr #8
    61a0:	85015203 	strhi	r5, [r1, #-515]	; 0x203
    61a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    61a8:	52444f0a 	subpl	r4, r4, #10, 30	; 0x28
    61ac:	01530300 	cmpeq	r3, r0, lsl #6
    61b0:	00000085 	andeq	r0, r0, r5, lsl #1
    61b4:	0a880b0c 	beq	fe208dec <SCS_BASE+0x1e1fadec>
    61b8:	54030000 	strpl	r0, [r3], #-0
    61bc:	00008501 	andeq	r8, r0, r1, lsl #10
    61c0:	420a1000 	andmi	r1, sl, #0
    61c4:	03005252 	movweq	r5, #594	; 0x252
    61c8:	00850155 	addeq	r0, r5, r5, asr r1
    61cc:	0b140000 	bleq	5061d4 <__Stack_Size+0x505dd4>
    61d0:	00000a45 	andeq	r0, r0, r5, asr #20
    61d4:	85015603 	strhi	r5, [r1, #-1539]	; 0x603
    61d8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    61dc:	0ac00c00 	beq	ff0091e4 <SCS_BASE+0x1effb1e4>
    61e0:	57030000 	strpl	r0, [r3, -r0]
    61e4:	0000f101 	andeq	pc, r0, r1, lsl #2
    61e8:	03240900 			; <UNDEFINED> instruction: 0x03240900
    61ec:	025401eb 	subseq	r0, r4, #-1073741766	; 0xc000003a
    61f0:	430a0000 	movwmi	r0, #40960	; 0xa000
    61f4:	03003152 	movweq	r3, #338	; 0x152
    61f8:	009501ed 	addseq	r0, r5, sp, ror #3
    61fc:	0b000000 	bleq	6204 <__Stack_Size+0x5e04>
    6200:	0000056e 	andeq	r0, r0, lr, ror #10
    6204:	6201ee03 	andvs	lr, r1, #3, 28	; 0x30
    6208:	02000000 	andeq	r0, r0, #0
    620c:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    6210:	01ef0300 	mvneq	r0, r0, lsl #6
    6214:	00000095 	muleq	r0, r5, r0
    6218:	05780b04 	ldrbeq	r0, [r8, #-2820]!	; 0xb04
    621c:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
    6220:	00006201 	andeq	r6, r0, r1, lsl #4
    6224:	530a0600 	movwpl	r0, #42496	; 0xa600
    6228:	f1030052 			; <UNDEFINED> instruction: 0xf1030052
    622c:	00009501 	andeq	r9, r0, r1, lsl #10
    6230:	820b0800 	andhi	r0, fp, #0, 16
    6234:	03000005 	movweq	r0, #5
    6238:	006201f2 	strdeq	r0, [r2], #-18	; 0xffffffee	; <UNPREDICTABLE>
    623c:	0a0a0000 	beq	286244 <__Stack_Size+0x285e44>
    6240:	03005244 	movweq	r5, #580	; 0x244
    6244:	009501f3 			; <UNDEFINED> instruction: 0x009501f3
    6248:	0b0c0000 	bleq	306250 <__Stack_Size+0x305e50>
    624c:	0000058c 	andeq	r0, r0, ip, lsl #11
    6250:	6201f403 	andvs	pc, r1, #50331648	; 0x3000000
    6254:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6258:	0018f30b 	andseq	pc, r8, fp, lsl #6
    625c:	01f50300 	mvnseq	r0, r0, lsl #6
    6260:	00000095 	muleq	r0, r5, r0
    6264:	05960b10 	ldreq	r0, [r6, #2832]	; 0xb10
    6268:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    626c:	00006201 	andeq	r6, r0, r1, lsl #4
    6270:	490b1200 	stmdbmi	fp, {r9, ip}
    6274:	03000012 	movweq	r0, #18
    6278:	009501f7 			; <UNDEFINED> instruction: 0x009501f7
    627c:	0b140000 	bleq	506284 <__Stack_Size+0x505e84>
    6280:	000005a0 	andeq	r0, r0, r0, lsr #11
    6284:	6201f803 	andvs	pc, r1, #196608	; 0x30000
    6288:	16000000 	strne	r0, [r0], -r0
    628c:	0014b70b 	andseq	fp, r4, fp, lsl #14
    6290:	01f90300 	mvnseq	r0, r0, lsl #6
    6294:	00000095 	muleq	r0, r5, r0
    6298:	05aa0b18 	streq	r0, [sl, #2840]!	; 0xb18
    629c:	fa030000 	blx	c62a4 <__Stack_Size+0xc5ea4>
    62a0:	00006201 	andeq	r6, r0, r1, lsl #4
    62a4:	800b1a00 	andhi	r1, fp, r0, lsl #20
    62a8:	03000019 	movweq	r0, #25
    62ac:	009501fb 			; <UNDEFINED> instruction: 0x009501fb
    62b0:	0b1c0000 	bleq	7062b8 <__Stack_Size+0x705eb8>
    62b4:	0000086a 	andeq	r0, r0, sl, ror #16
    62b8:	6201fc03 	andvs	pc, r1, #768	; 0x300
    62bc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    62c0:	00179c0b 	andseq	r9, r7, fp, lsl #24
    62c4:	01fd0300 	mvnseq	r0, r0, lsl #6
    62c8:	00000095 	muleq	r0, r5, r0
    62cc:	05be0b20 	ldreq	r0, [lr, #2848]!	; 0xb20
    62d0:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    62d4:	00006201 	andeq	r6, r0, r1, lsl #4
    62d8:	0c002200 	sfmeq	f2, 4, [r0], {-0}
    62dc:	00001988 	andeq	r1, r0, r8, lsl #19
    62e0:	6201ff03 	andvs	pc, r1, #3, 30
    62e4:	0d000001 	stceq	0, cr0, [r0, #-4]
    62e8:	000021ba 			; <UNDEFINED> instruction: 0x000021ba
    62ec:	0e013d01 	cdpeq	13, 0, cr3, cr1, cr1, {0}
    62f0:	000020dc 	ldrdeq	r2, [r0], -ip
    62f4:	1ec43801 	cdpne	8, 12, cr3, cr4, cr1, {0}
    62f8:	00180800 	andseq	r0, r8, r0, lsl #16
    62fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    6300:	0000028d 	andeq	r0, r0, sp, lsl #5
    6304:	7461640f 	strbtvc	r6, [r1], #-1039	; 0x40f
    6308:	62380100 	eorsvs	r0, r8, #0, 2
    630c:	04000000 	streq	r0, [r0], #-0
    6310:	0000000e 	andeq	r0, r0, lr
    6314:	00026010 	andeq	r6, r2, r0, lsl r0
    6318:	001edc00 	andseq	sp, lr, r0, lsl #24
    631c:	00000c08 	andeq	r0, r0, r8, lsl #24
    6320:	0e9c0100 	fmleqe	f0, f4, f0
    6324:	00002088 	andeq	r2, r0, r8, lsl #1
    6328:	1ee84201 	cdpne	2, 14, cr4, cr8, cr1, {0}
    632c:	01200800 			; <UNDEFINED> instruction: 0x01200800
    6330:	9c010000 	stcls	0, cr0, [r1], {-0}
    6334:	000002c1 	andeq	r0, r0, r1, asr #5
    6338:	00207111 	eoreq	r7, r0, r1, lsl r1
    633c:	25440100 	strbcs	r0, [r4, #-256]	; 0x100
    6340:	25000000 	strcs	r0, [r0, #-0]
    6344:	0000000e 	andeq	r0, r0, lr
    6348:	0020c812 	eoreq	ip, r0, r2, lsl r8
    634c:	62b20100 	adcsvs	r0, r2, #0, 2
    6350:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6354:	0c080020 	stceq	0, cr0, [r8], {32}
    6358:	01000000 	mrseq	r0, (UNDEF: 0)
    635c:	2076129c 			; <UNDEFINED> instruction: 0x2076129c
    6360:	b6010000 	strlt	r0, [r1], -r0
    6364:	00000062 	andeq	r0, r0, r2, rrx
    6368:	08002014 	stmdaeq	r0, {r2, r4, sp}
    636c:	0000000c 	andeq	r0, r0, ip
    6370:	7f129c01 	svcvc	0x00129c01
    6374:	01000020 	tsteq	r0, r0, lsr #32
    6378:	000062ba 			; <UNDEFINED> instruction: 0x000062ba
    637c:	00202000 	eoreq	r2, r0, r0
    6380:	00000c08 	andeq	r0, r0, r8, lsl #24
    6384:	129c0100 	addsne	r0, ip, #0, 2
    6388:	00002093 	muleq	r0, r3, r0
    638c:	0062bf01 	rsbeq	fp, r2, r1, lsl #30
    6390:	202c0000 	eorcs	r0, ip, r0
    6394:	000c0800 	andeq	r0, ip, r0, lsl #16
    6398:	9c010000 	stcls	0, cr0, [r1], {-0}
    639c:	00209c12 	eoreq	r9, r0, r2, lsl ip
    63a0:	62c40100 	sbcvs	r0, r4, #0, 2
    63a4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    63a8:	0c080020 	stceq	0, cr0, [r8], {32}
    63ac:	01000000 	mrseq	r0, (UNDEF: 0)
    63b0:	20a5129c 	umlalcs	r1, r5, ip, r2
    63b4:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    63b8:	00000062 	andeq	r0, r0, r2, rrx
    63bc:	08002044 	stmdaeq	r0, {r2, r6, sp}
    63c0:	0000000c 	andeq	r0, r0, ip
    63c4:	4e129c01 	cdpmi	12, 1, cr9, cr2, cr1, {0}
    63c8:	01000020 	tsteq	r0, r0, lsr #32
    63cc:	000037d0 	ldrdeq	r3, [r0], -r0
    63d0:	00205000 	eoreq	r5, r0, r0
    63d4:	00000c08 	andeq	r0, r0, r8, lsl #24
    63d8:	129c0100 	addsne	r0, ip, #0, 2
    63dc:	0000217a 	andeq	r2, r0, sl, ror r1
    63e0:	0037d401 	eorseq	sp, r7, r1, lsl #8
    63e4:	205c0000 	subscs	r0, ip, r0
    63e8:	000c0800 	andeq	r0, ip, r0, lsl #16
    63ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    63f0:	00216d12 	eoreq	r6, r1, r2, lsl sp
    63f4:	37d80100 	ldrbcc	r0, [r8, r0, lsl #2]
    63f8:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    63fc:	0c080020 	stceq	0, cr0, [r8], {32}
    6400:	01000000 	mrseq	r0, (UNDEF: 0)
    6404:	21a8129c 			; <UNDEFINED> instruction: 0x21a8129c
    6408:	dd010000 	stcle	0, cr0, [r1, #-0]
    640c:	00000037 	andeq	r0, r0, r7, lsr r0
    6410:	08002074 	stmdaeq	r0, {r2, r4, r5, r6, sp}
    6414:	0000000c 	andeq	r0, r0, ip
    6418:	bb129c01 	bllt	4ad424 <__Stack_Size+0x4ad024>
    641c:	01000020 	tsteq	r0, r0, lsr #32
    6420:	000037e2 	andeq	r3, r0, r2, ror #15
    6424:	00208000 	eoreq	r8, r0, r0
    6428:	00000c08 	andeq	r0, r0, r8, lsl #24
    642c:	129c0100 	addsne	r0, ip, #0, 2
    6430:	000020ea 	andeq	r2, r0, sl, ror #1
    6434:	0037e601 	eorseq	lr, r7, r1, lsl #12
    6438:	208c0000 	addcs	r0, ip, r0
    643c:	000c0800 	andeq	r0, ip, r0, lsl #16
    6440:	9c010000 	stcls	0, cr0, [r1], {-0}
    6444:	0015d50e 	andseq	sp, r5, lr, lsl #10
    6448:	98ec0100 	stmials	ip!, {r8}^
    644c:	00080020 	andeq	r0, r8, r0, lsr #32
    6450:	01000001 	tsteq	r0, r1
    6454:	0006629c 	muleq	r6, ip, r2
    6458:	02601300 	rsbeq	r1, r0, #0, 6
    645c:	21820000 	orrcs	r0, r2, r0
    6460:	00160800 	andseq	r0, r6, r0, lsl #16
    6464:	11010000 	mrsne	r0, (UNDEF: 1)
    6468:	20a21401 	adccs	r1, r2, r1, lsl #8
    646c:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    6470:	03fe0000 	mvnseq	r0, #0
    6474:	01150000 	tsteq	r5, r0
    6478:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    647c:	0c055001 	stceq	0, cr5, [r5], {1}
    6480:	40003800 	andmi	r3, r0, r0, lsl #16
    6484:	20b01400 	adcscs	r1, r0, r0, lsl #8
    6488:	0c630800 	stcleq	8, cr0, [r3], #-0
    648c:	041c0000 	ldreq	r0, [ip], #-0
    6490:	01150000 	tsteq	r5, r0
    6494:	000a0351 	andeq	r0, sl, r1, asr r3
    6498:	50011508 	andpl	r1, r1, r8, lsl #10
    649c:	10000c05 	andne	r0, r0, r5, lsl #24
    64a0:	14004001 	strne	r4, [r0], #-1
    64a4:	080020b8 	stmdaeq	r0, {r3, r4, r5, r7, sp}
    64a8:	00000c7f 	andeq	r0, r0, pc, ror ip
    64ac:	00000439 	andeq	r0, r0, r9, lsr r4
    64b0:	02510115 	subseq	r0, r1, #1073741829	; 0x40000005
    64b4:	01152008 	tsteq	r5, r8
    64b8:	000c0550 	andeq	r0, ip, r0, asr r5
    64bc:	00400038 	subeq	r0, r0, r8, lsr r0
    64c0:	0020c014 	eoreq	ip, r0, r4, lsl r0
    64c4:	000c4208 	andeq	r4, ip, r8, lsl #4
    64c8:	00045500 	andeq	r5, r4, r0, lsl #10
    64cc:	51011500 	tstpl	r1, r0, lsl #10
    64d0:	01153201 	tsteq	r5, r1, lsl #4
    64d4:	000c0550 	andeq	r0, ip, r0, asr r5
    64d8:	00400038 	subeq	r0, r0, r8, lsr r0
    64dc:	0020cc14 	eoreq	ip, r0, r4, lsl ip
    64e0:	000c4208 	andeq	r4, ip, r8, lsl #4
    64e4:	00047100 	andeq	r7, r4, r0, lsl #2
    64e8:	51011500 	tstpl	r1, r0, lsl #10
    64ec:	01153101 	tsteq	r5, r1, lsl #2
    64f0:	000c0550 	andeq	r0, ip, r0, asr r5
    64f4:	00400038 	subeq	r0, r0, r8, lsr r0
    64f8:	0020d614 	eoreq	sp, r0, r4, lsl r6
    64fc:	000c9608 	andeq	r9, ip, r8, lsl #12
    6500:	00048800 	andeq	r8, r4, r0, lsl #16
    6504:	50011500 	andpl	r1, r1, r0, lsl #10
    6508:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    650c:	16004000 	strne	r4, [r0], -r0
    6510:	080020da 	stmdaeq	r0, {r1, r3, r4, r6, r7, sp}
    6514:	00000268 	andeq	r0, r0, r8, ror #4
    6518:	0020e214 	eoreq	lr, r0, r4, lsl r2
    651c:	000c7f08 	andeq	r7, ip, r8, lsl #30
    6520:	0004ae00 	andeq	sl, r4, r0, lsl #28
    6524:	51011500 	tstpl	r1, r0, lsl #10
    6528:	15ff0802 	ldrbne	r0, [pc, #2050]!	; 6d32 <__Stack_Size+0x6932>
    652c:	0c055001 	stceq	0, cr5, [r5], {1}
    6530:	40003800 	andmi	r3, r0, r0, lsl #16
    6534:	20ea1400 	rsccs	r1, sl, r0, lsl #8
    6538:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    653c:	04ca0000 	strbeq	r0, [sl], #0
    6540:	01150000 	tsteq	r5, r0
    6544:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    6548:	0c055001 	stceq	0, cr5, [r5], {1}
    654c:	40003800 	andmi	r3, r0, r0, lsl #16
    6550:	20f61400 	rscscs	r1, r6, r0, lsl #8
    6554:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    6558:	04e60000 	strbteq	r0, [r6], #0
    655c:	01150000 	tsteq	r5, r0
    6560:	15310151 	ldrne	r0, [r1, #-337]!	; 0x151
    6564:	0c055001 	stceq	0, cr5, [r5], {1}
    6568:	40003800 	andmi	r3, r0, r0, lsl #16
    656c:	21001400 	tstcs	r0, r0, lsl #8
    6570:	0c960800 	ldceq	8, cr0, [r6], {0}
    6574:	04fd0000 	ldrbteq	r0, [sp], #0
    6578:	01150000 	tsteq	r5, r0
    657c:	000c0550 	andeq	r0, ip, r0, asr r5
    6580:	00400038 	subeq	r0, r0, r8, lsr r0
    6584:	00210416 	eoreq	r0, r1, r6, lsl r4
    6588:	00026808 	andeq	r6, r2, r8, lsl #16
    658c:	210e1400 	tstcs	lr, r0, lsl #8
    6590:	0cac0800 	stceq	8, cr0, [ip]
    6594:	05240000 	streq	r0, [r4, #-0]!
    6598:	01150000 	tsteq	r5, r0
    659c:	000a0351 	andeq	r0, sl, r1, asr r3
    65a0:	50011508 	andpl	r1, r1, r8, lsl #10
    65a4:	10000c05 	andne	r0, r0, r5, lsl #24
    65a8:	14004001 	strne	r4, [r0], #-1
    65ac:	08002116 	stmdaeq	r0, {r1, r2, r4, r8, sp}
    65b0:	00000c42 	andeq	r0, r0, r2, asr #24
    65b4:	00000540 	andeq	r0, r0, r0, asr #10
    65b8:	01510115 	cmpeq	r1, r5, lsl r1
    65bc:	50011532 	andpl	r1, r1, r2, lsr r5
    65c0:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    65c4:	14004000 	strne	r4, [r0], #-0
    65c8:	08002124 	stmdaeq	r0, {r2, r5, r8, sp}
    65cc:	00000c63 	andeq	r0, r0, r3, ror #24
    65d0:	0000055e 	andeq	r0, r0, lr, asr r5
    65d4:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    65d8:	1508000a 	strne	r0, [r8, #-10]
    65dc:	0c055001 	stceq	0, cr5, [r5], {1}
    65e0:	40011000 	andmi	r1, r1, r0
    65e4:	212c1400 			; <UNDEFINED> instruction: 0x212c1400
    65e8:	0c7f0800 	ldcleq	8, cr0, [pc], #-0	; 65f0 <__Stack_Size+0x61f0>
    65ec:	057b0000 	ldrbeq	r0, [fp, #-0]!
    65f0:	01150000 	tsteq	r5, r0
    65f4:	23080251 	movwcs	r0, #33361	; 0x8251
    65f8:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    65fc:	0038000c 	eorseq	r0, r8, ip
    6600:	34140040 	ldrcc	r0, [r4], #-64	; 0x40
    6604:	42080021 	andmi	r0, r8, #33	; 0x21
    6608:	9700000c 	strls	r0, [r0, -ip]
    660c:	15000005 	strne	r0, [r0, #-5]
    6610:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    6614:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6618:	0038000c 	eorseq	r0, r8, ip
    661c:	40140040 	andsmi	r0, r4, r0, asr #32
    6620:	42080021 	andmi	r0, r8, #33	; 0x21
    6624:	b300000c 	movwlt	r0, #12
    6628:	15000005 	strne	r0, [r0, #-5]
    662c:	31015101 	tstcc	r1, r1, lsl #2
    6630:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6634:	0038000c 	eorseq	r0, r8, ip
    6638:	4a140040 	bmi	506740 <__Stack_Size+0x506340>
    663c:	96080021 	strls	r0, [r8], -r1, lsr #32
    6640:	ca00000c 	bgt	6678 <__Stack_Size+0x6278>
    6644:	15000005 	strne	r0, [r0, #-5]
    6648:	0c055001 	stceq	0, cr5, [r5], {1}
    664c:	40003800 	andmi	r3, r0, r0, lsl #16
    6650:	214e1600 	cmpcs	lr, r0, lsl #12
    6654:	02680800 	rsbeq	r0, r8, #0, 16
    6658:	56140000 	ldrpl	r0, [r4], -r0
    665c:	7f080021 	svcvc	0x00080021
    6660:	ef00000c 	svc	0x0000000c
    6664:	15000005 	strne	r0, [r0, #-5]
    6668:	30015101 	andcc	r5, r1, r1, lsl #2
    666c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6670:	0038000c 	eorseq	r0, r8, ip
    6674:	5e140040 	cdppl	0, 1, cr0, cr4, cr0, {2}
    6678:	42080021 	andmi	r0, r8, #33	; 0x21
    667c:	0b00000c 	bleq	66b4 <__Stack_Size+0x62b4>
    6680:	15000006 	strne	r0, [r0, #-6]
    6684:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    6688:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    668c:	0038000c 	eorseq	r0, r8, ip
    6690:	6a140040 	bvs	506798 <__Stack_Size+0x506398>
    6694:	42080021 	andmi	r0, r8, #33	; 0x21
    6698:	2700000c 	strcs	r0, [r0, -ip]
    669c:	15000006 	strne	r0, [r0, #-6]
    66a0:	31015101 	tstcc	r1, r1, lsl #2
    66a4:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    66a8:	0038000c 	eorseq	r0, r8, ip
    66ac:	74140040 	ldrvc	r0, [r4], #-64	; 0x40
    66b0:	96080021 	strls	r0, [r8], -r1, lsr #32
    66b4:	3e00000c 	cdpcc	0, 0, cr0, cr0, cr12, {0}
    66b8:	15000006 	strne	r0, [r0, #-6]
    66bc:	0c055001 	stceq	0, cr5, [r5], {1}
    66c0:	40003800 	andmi	r3, r0, r0, lsl #16
    66c4:	21781600 	cmncs	r8, r0, lsl #12
    66c8:	02680800 	rsbeq	r0, r8, #0, 16
    66cc:	82170000 	andshi	r0, r7, #0
    66d0:	ac080021 	stcge	0, cr0, [r8], {33}	; 0x21
    66d4:	1500000c 	strne	r0, [r0, #-12]
    66d8:	0a035101 	beq	daae4 <__Stack_Size+0xda6e4>
    66dc:	01150800 	tsteq	r5, r0, lsl #16
    66e0:	000c0550 	andeq	r0, ip, r0, asr r5
    66e4:	00400110 	subeq	r0, r0, r0, lsl r1
    66e8:	13c11800 	bicne	r1, r1, #0, 16
    66ec:	16010000 	strne	r0, [r1], -r0
    66f0:	00219801 	eoreq	r9, r1, r1, lsl #16
    66f4:	00010008 	andeq	r0, r1, r8
    66f8:	089c0100 	ldmeq	ip, {r8}
    66fc:	13000009 	movwne	r0, #9
    6700:	00000260 	andeq	r0, r0, r0, ror #4
    6704:	08002282 	stmdaeq	r0, {r1, r7, r9, sp}
    6708:	00000016 	andeq	r0, r0, r6, lsl r0
    670c:	14013c01 	strne	r3, [r1], #-3073	; 0xc01
    6710:	080021a2 	stmdaeq	r0, {r1, r5, r7, r8, sp}
    6714:	00000c42 	andeq	r0, r0, r2, asr #24
    6718:	000006a4 	andeq	r0, r0, r4, lsr #13
    671c:	01510115 	cmpeq	r1, r5, lsl r1
    6720:	50011532 	andpl	r1, r1, r2, lsr r5
    6724:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6728:	14004000 	strne	r4, [r0], #-0
    672c:	080021b0 	stmdaeq	r0, {r4, r5, r7, r8, sp}
    6730:	00000c63 	andeq	r0, r0, r3, ror #24
    6734:	000006c2 	andeq	r0, r0, r2, asr #13
    6738:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    673c:	1504000a 	strne	r0, [r4, #-10]
    6740:	0c055001 	stceq	0, cr5, [r5], {1}
    6744:	40011000 	andmi	r1, r1, r0
    6748:	21b81400 			; <UNDEFINED> instruction: 0x21b81400
    674c:	0c7f0800 	ldcleq	8, cr0, [pc], #-0	; 6754 <__Stack_Size+0x6354>
    6750:	06df0000 	ldrbeq	r0, [pc], r0
    6754:	01150000 	tsteq	r5, r0
    6758:	20080251 	andcs	r0, r8, r1, asr r2
    675c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6760:	0038000c 	eorseq	r0, r8, ip
    6764:	c0140040 	andsgt	r0, r4, r0, asr #32
    6768:	42080021 	andmi	r0, r8, #33	; 0x21
    676c:	fb00000c 	blx	67a6 <__Stack_Size+0x63a6>
    6770:	15000006 	strne	r0, [r0, #-6]
    6774:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    6778:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    677c:	0038000c 	eorseq	r0, r8, ip
    6780:	cc140040 	ldcgt	0, cr0, [r4], {64}	; 0x40
    6784:	42080021 	andmi	r0, r8, #33	; 0x21
    6788:	1700000c 	strne	r0, [r0, -ip]
    678c:	15000007 	strne	r0, [r0, #-7]
    6790:	31015101 	tstcc	r1, r1, lsl #2
    6794:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6798:	0038000c 	eorseq	r0, r8, ip
    679c:	d6140040 	ldrle	r0, [r4], -r0, asr #32
    67a0:	96080021 	strls	r0, [r8], -r1, lsr #32
    67a4:	2e00000c 	cdpcs	0, 0, cr0, cr0, cr12, {0}
    67a8:	15000007 	strne	r0, [r0, #-7]
    67ac:	0c055001 	stceq	0, cr5, [r5], {1}
    67b0:	40003800 	andmi	r3, r0, r0, lsl #16
    67b4:	21da1600 	bicscs	r1, sl, r0, lsl #12
    67b8:	02680800 	rsbeq	r0, r8, #0, 16
    67bc:	e2140000 	ands	r0, r4, #0
    67c0:	7f080021 	svcvc	0x00080021
    67c4:	5400000c 	strpl	r0, [r0], #-12
    67c8:	15000007 	strne	r0, [r0, #-7]
    67cc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    67d0:	5001153f 	andpl	r1, r1, pc, lsr r5
    67d4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    67d8:	14004000 	strne	r4, [r0], #-0
    67dc:	080021ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sp}
    67e0:	00000c42 	andeq	r0, r0, r2, asr #24
    67e4:	00000770 	andeq	r0, r0, r0, ror r7
    67e8:	01510115 	cmpeq	r1, r5, lsl r1
    67ec:	50011532 	andpl	r1, r1, r2, lsr r5
    67f0:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    67f4:	14004000 	strne	r4, [r0], #-0
    67f8:	080021f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, sp}
    67fc:	00000c42 	andeq	r0, r0, r2, asr #24
    6800:	0000078c 	andeq	r0, r0, ip, lsl #15
    6804:	01510115 	cmpeq	r1, r5, lsl r1
    6808:	50011531 	andpl	r1, r1, r1, lsr r5
    680c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6810:	14004000 	strne	r4, [r0], #-0
    6814:	08002200 	stmdaeq	r0, {r9, sp}
    6818:	00000c96 	muleq	r0, r6, ip
    681c:	000007a3 	andeq	r0, r0, r3, lsr #15
    6820:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6824:	0038000c 	eorseq	r0, r8, ip
    6828:	04160040 	ldreq	r0, [r6], #-64	; 0x40
    682c:	68080022 	stmdavs	r8, {r1, r5}
    6830:	14000002 	strne	r0, [r0], #-2
    6834:	0800220e 	stmdaeq	r0, {r1, r2, r3, r9, sp}
    6838:	00000cac 	andeq	r0, r0, ip, lsr #25
    683c:	000007ca 	andeq	r0, r0, sl, asr #15
    6840:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    6844:	1504000a 	strne	r0, [r4, #-10]
    6848:	0c055001 	stceq	0, cr5, [r5], {1}
    684c:	40011000 	andmi	r1, r1, r0
    6850:	22161400 	andscs	r1, r6, #0, 8
    6854:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    6858:	07e60000 	strbeq	r0, [r6, r0]!
    685c:	01150000 	tsteq	r5, r0
    6860:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    6864:	0c055001 	stceq	0, cr5, [r5], {1}
    6868:	40003800 	andmi	r3, r0, r0, lsl #16
    686c:	22241400 	eorcs	r1, r4, #0, 8
    6870:	0c630800 	stcleq	8, cr0, [r3], #-0
    6874:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    6878:	01150000 	tsteq	r5, r0
    687c:	000a0351 	andeq	r0, sl, r1, asr r3
    6880:	50011504 	andpl	r1, r1, r4, lsl #10
    6884:	10000c05 	andne	r0, r0, r5, lsl #24
    6888:	14004001 	strne	r4, [r0], #-1
    688c:	0800222c 	stmdaeq	r0, {r2, r3, r5, r9, sp}
    6890:	00000c7f 	andeq	r0, r0, pc, ror ip
    6894:	00000821 	andeq	r0, r0, r1, lsr #16
    6898:	02510115 	subseq	r0, r1, #1073741829	; 0x40000005
    689c:	01152308 	tsteq	r5, r8, lsl #6
    68a0:	000c0550 	andeq	r0, ip, r0, asr r5
    68a4:	00400038 	subeq	r0, r0, r8, lsr r0
    68a8:	00223414 	eoreq	r3, r2, r4, lsl r4
    68ac:	000c4208 	andeq	r4, ip, r8, lsl #4
    68b0:	00083d00 	andeq	r3, r8, r0, lsl #26
    68b4:	51011500 	tstpl	r1, r0, lsl #10
    68b8:	01153201 	tsteq	r5, r1, lsl #4
    68bc:	000c0550 	andeq	r0, ip, r0, asr r5
    68c0:	00400038 	subeq	r0, r0, r8, lsr r0
    68c4:	00224014 	eoreq	r4, r2, r4, lsl r0
    68c8:	000c4208 	andeq	r4, ip, r8, lsl #4
    68cc:	00085900 	andeq	r5, r8, r0, lsl #18
    68d0:	51011500 	tstpl	r1, r0, lsl #10
    68d4:	01153101 	tsteq	r5, r1, lsl #2
    68d8:	000c0550 	andeq	r0, ip, r0, asr r5
    68dc:	00400038 	subeq	r0, r0, r8, lsr r0
    68e0:	00224a14 	eoreq	r4, r2, r4, lsl sl
    68e4:	000c9608 	andeq	r9, ip, r8, lsl #12
    68e8:	00087000 	andeq	r7, r8, r0
    68ec:	50011500 	andpl	r1, r1, r0, lsl #10
    68f0:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    68f4:	16004000 	strne	r4, [r0], -r0
    68f8:	0800224e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sp}
    68fc:	00000268 	andeq	r0, r0, r8, ror #4
    6900:	00225614 	eoreq	r5, r2, r4, lsl r6
    6904:	000c7f08 	andeq	r7, ip, r8, lsl #30
    6908:	00089500 	andeq	r9, r8, r0, lsl #10
    690c:	51011500 	tstpl	r1, r0, lsl #10
    6910:	01154001 	tsteq	r5, r1
    6914:	000c0550 	andeq	r0, ip, r0, asr r5
    6918:	00400038 	subeq	r0, r0, r8, lsr r0
    691c:	00225e14 	eoreq	r5, r2, r4, lsl lr
    6920:	000c4208 	andeq	r4, ip, r8, lsl #4
    6924:	0008b100 	andeq	fp, r8, r0, lsl #2
    6928:	51011500 	tstpl	r1, r0, lsl #10
    692c:	01153201 	tsteq	r5, r1, lsl #4
    6930:	000c0550 	andeq	r0, ip, r0, asr r5
    6934:	00400038 	subeq	r0, r0, r8, lsr r0
    6938:	00226a14 	eoreq	r6, r2, r4, lsl sl
    693c:	000c4208 	andeq	r4, ip, r8, lsl #4
    6940:	0008cd00 	andeq	ip, r8, r0, lsl #26
    6944:	51011500 	tstpl	r1, r0, lsl #10
    6948:	01153101 	tsteq	r5, r1, lsl #2
    694c:	000c0550 	andeq	r0, ip, r0, asr r5
    6950:	00400038 	subeq	r0, r0, r8, lsr r0
    6954:	00227414 	eoreq	r7, r2, r4, lsl r4
    6958:	000c9608 	andeq	r9, ip, r8, lsl #12
    695c:	0008e400 	andeq	lr, r8, r0, lsl #8
    6960:	50011500 	andpl	r1, r1, r0, lsl #10
    6964:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6968:	16004000 	strne	r4, [r0], -r0
    696c:	08002278 	stmdaeq	r0, {r3, r4, r5, r6, r9, sp}
    6970:	00000268 	andeq	r0, r0, r8, ror #4
    6974:	00228217 	eoreq	r8, r2, r7, lsl r2
    6978:	000cac08 	andeq	sl, ip, r8, lsl #24
    697c:	51011500 	tstpl	r1, r0, lsl #10
    6980:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    6984:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6988:	0110000c 	tsteq	r0, ip
    698c:	18000040 	stmdane	r0, {r6}
    6990:	0000093c 	andeq	r0, r0, ip, lsr r9
    6994:	98014201 	stmdals	r1, {r0, r9, lr}
    6998:	e0080022 	and	r0, r8, r2, lsr #32
    699c:	01000000 	mrseq	r0, (UNDEF: 0)
    69a0:	000ad49c 	muleq	sl, ip, r4
    69a4:	00691900 	rsbeq	r1, r9, r0, lsl #18
    69a8:	d4014501 	strle	r4, [r1], #-1281	; 0x501
    69ac:	ba00000a 	blt	69dc <__Stack_Size+0x65dc>
    69b0:	1300000e 	movwne	r0, #14
    69b4:	00000260 	andeq	r0, r0, r0, ror #4
    69b8:	08002360 	stmdaeq	r0, {r5, r6, r8, r9, sp}
    69bc:	00000018 	andeq	r0, r0, r8, lsl r0
    69c0:	14016701 	strne	r6, [r1], #-1793	; 0x701
    69c4:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
    69c8:	00000c42 	andeq	r0, r0, r2, asr #24
    69cc:	00000958 	andeq	r0, r0, r8, asr r9
    69d0:	01510115 	cmpeq	r1, r5, lsl r1
    69d4:	50011532 	andpl	r1, r1, r2, lsr r5
    69d8:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    69dc:	14004000 	strne	r4, [r0], #-0
    69e0:	080022b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sp}
    69e4:	00000c63 	andeq	r0, r0, r3, ror #24
    69e8:	00000976 	andeq	r0, r0, r6, ror r9
    69ec:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    69f0:	1508000a 	strne	r0, [r8, #-10]
    69f4:	0c055001 	stceq	0, cr5, [r5], {1}
    69f8:	40011000 	andmi	r1, r1, r0
    69fc:	22bc1400 	adcscs	r1, ip, #0, 8
    6a00:	0c7f0800 	ldcleq	8, cr0, [pc], #-0	; 6a08 <__Stack_Size+0x6608>
    6a04:	098d0000 	stmibeq	sp, {}	; <UNPREDICTABLE>
    6a08:	01150000 	tsteq	r5, r0
    6a0c:	000c0550 	andeq	r0, ip, r0, asr r5
    6a10:	00400038 	subeq	r0, r0, r8, lsr r0
    6a14:	0022c414 	eoreq	ip, r2, r4, lsl r4
    6a18:	000c4208 	andeq	r4, ip, r8, lsl #4
    6a1c:	0009a900 	andeq	sl, r9, r0, lsl #18
    6a20:	51011500 	tstpl	r1, r0, lsl #10
    6a24:	01153201 	tsteq	r5, r1, lsl #4
    6a28:	000c0550 	andeq	r0, ip, r0, asr r5
    6a2c:	00400038 	subeq	r0, r0, r8, lsr r0
    6a30:	0022d014 	eoreq	sp, r2, r4, lsl r0
    6a34:	000c4208 	andeq	r4, ip, r8, lsl #4
    6a38:	0009c500 	andeq	ip, r9, r0, lsl #10
    6a3c:	51011500 	tstpl	r1, r0, lsl #10
    6a40:	01153101 	tsteq	r5, r1, lsl #2
    6a44:	000c0550 	andeq	r0, ip, r0, asr r5
    6a48:	00400038 	subeq	r0, r0, r8, lsr r0
    6a4c:	0022da14 	eoreq	sp, r2, r4, lsl sl
    6a50:	000c9608 	andeq	r9, ip, r8, lsl #12
    6a54:	0009dc00 	andeq	sp, r9, r0, lsl #24
    6a58:	50011500 	andpl	r1, r1, r0, lsl #10
    6a5c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6a60:	16004000 	strne	r4, [r0], -r0
    6a64:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
    6a68:	00000268 	andeq	r0, r0, r8, ror #4
    6a6c:	0022f814 	eoreq	pc, r2, r4, lsl r8	; <UNPREDICTABLE>
    6a70:	000cac08 	andeq	sl, ip, r8, lsl #24
    6a74:	000a0300 	andeq	r0, sl, r0, lsl #6
    6a78:	51011500 	tstpl	r1, r0, lsl #10
    6a7c:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    6a80:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6a84:	0110000c 	tsteq	r0, ip
    6a88:	06140040 	ldreq	r0, [r4], -r0, asr #32
    6a8c:	42080023 	andmi	r0, r8, #35	; 0x23
    6a90:	1f00000c 	svcne	0x0000000c
    6a94:	1500000a 	strne	r0, [r0, #-10]
    6a98:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    6a9c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6aa0:	0038000c 	eorseq	r0, r8, ip
    6aa4:	14140040 	ldrne	r0, [r4], #-64	; 0x40
    6aa8:	63080023 	movwvs	r0, #32803	; 0x8023
    6aac:	3d00000c 	stccc	0, cr0, [r0, #-48]	; 0xffffffd0
    6ab0:	1500000a 	strne	r0, [r0, #-10]
    6ab4:	0a035101 	beq	daec0 <__Stack_Size+0xdaac0>
    6ab8:	01150400 	tsteq	r5, r0, lsl #8
    6abc:	000c0550 	andeq	r0, ip, r0, asr r5
    6ac0:	00400110 	subeq	r0, r0, r0, lsl r1
    6ac4:	00231c14 	eoreq	r1, r3, r4, lsl ip
    6ac8:	000c7f08 	andeq	r7, ip, r8, lsl #30
    6acc:	000a5400 	andeq	r5, sl, r0, lsl #8
    6ad0:	50011500 	andpl	r1, r1, r0, lsl #10
    6ad4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6ad8:	14004000 	strne	r4, [r0], #-0
    6adc:	08002324 	stmdaeq	r0, {r2, r5, r8, r9, sp}
    6ae0:	00000c42 	andeq	r0, r0, r2, asr #24
    6ae4:	00000a70 	andeq	r0, r0, r0, ror sl
    6ae8:	01510115 	cmpeq	r1, r5, lsl r1
    6aec:	50011532 	andpl	r1, r1, r2, lsr r5
    6af0:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6af4:	14004000 	strne	r4, [r0], #-0
    6af8:	08002330 	stmdaeq	r0, {r4, r5, r8, r9, sp}
    6afc:	00000c42 	andeq	r0, r0, r2, asr #24
    6b00:	00000a8c 	andeq	r0, r0, ip, lsl #21
    6b04:	01510115 	cmpeq	r1, r5, lsl r1
    6b08:	50011531 	andpl	r1, r1, r1, lsr r5
    6b0c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6b10:	14004000 	strne	r4, [r0], #-0
    6b14:	0800233a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp}
    6b18:	00000c96 	muleq	r0, r6, ip
    6b1c:	00000aa3 	andeq	r0, r0, r3, lsr #21
    6b20:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6b24:	0038000c 	eorseq	r0, r8, ip
    6b28:	3e160040 	cdpcc	0, 1, cr0, cr6, cr0, {2}
    6b2c:	68080023 	stmdavs	r8, {r0, r1, r5}
    6b30:	14000002 	strne	r0, [r0], #-2
    6b34:	08002358 	stmdaeq	r0, {r3, r4, r6, r8, r9, sp}
    6b38:	00000cac 	andeq	r0, r0, ip, lsr #25
    6b3c:	00000aca 	andeq	r0, r0, sl, asr #21
    6b40:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    6b44:	1504000a 	strne	r0, [r4, #-10]
    6b48:	0c055001 	stceq	0, cr5, [r5], {1}
    6b4c:	40011000 	andmi	r1, r1, r0
    6b50:	23601600 	cmncs	r0, #0, 12
    6b54:	029c0800 	addseq	r0, ip, #0, 16
    6b58:	1a000000 	bne	6b60 <__Stack_Size+0x6760>
    6b5c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    6b60:	741b0074 	ldrvc	r0, [fp], #-116	; 0x74
    6b64:	e6000000 	str	r0, [r0], -r0
    6b68:	1c00000a 	stcne	0, cr0, [r0], {10}
    6b6c:	04c41d00 	strbeq	r1, [r4], #3328	; 0xd00
    6b70:	12040000 	andne	r0, r4, #0
    6b74:	000af201 	andeq	pc, sl, r1, lsl #4
    6b78:	0adb0500 	beq	ff6c7f80 <SCS_BASE+0x1f6b9f80>
    6b7c:	d11e0000 	tstle	lr, r0
    6b80:	01000020 	tsteq	r0, r0, lsr #32
    6b84:	00003718 	andeq	r3, r0, r8, lsl r7
    6b88:	f6030500 			; <UNDEFINED> instruction: 0xf6030500
    6b8c:	1e200013 	miane	acc0, r3, r0
    6b90:	00002187 	andeq	r2, r0, r7, lsl #3
    6b94:	00371901 	eorseq	r1, r7, r1, lsl #18
    6b98:	03050000 	movweq	r0, #20480	; 0x5000
    6b9c:	200013f8 	strdcs	r1, [r0], -r8
    6ba0:	0020431e 	eoreq	r4, r0, lr, lsl r3
    6ba4:	371a0100 	ldrcc	r0, [sl, -r0, lsl #2]
    6ba8:	05000000 	streq	r0, [r0, #-0]
    6bac:	0013fa03 	andseq	pc, r3, r3, lsl #20
    6bb0:	21ab1e20 			; <UNDEFINED> instruction: 0x21ab1e20
    6bb4:	1b010000 	blne	46bbc <__Stack_Size+0x467bc>
    6bb8:	00000037 	andeq	r0, r0, r7, lsr r0
    6bbc:	13fc0305 	mvnsne	r0, #335544320	; 0x14000000
    6bc0:	be1e2000 	cdplt	0, 1, cr2, cr14, cr0, {0}
    6bc4:	01000020 	tsteq	r0, r0, lsr #32
    6bc8:	0000371c 	andeq	r3, r0, ip, lsl r7
    6bcc:	fe030500 	cdp2	5, 0, cr0, cr3, cr0, {0}
    6bd0:	1e200013 	miane	acc0, r3, r0
    6bd4:	000020ed 	andeq	r2, r0, sp, ror #1
    6bd8:	00371d01 	eorseq	r1, r7, r1, lsl #26
    6bdc:	03050000 	movweq	r0, #20480	; 0x5000
    6be0:	20001400 	andcs	r1, r0, r0, lsl #8
    6be4:	00211c1e 	eoreq	r1, r1, lr, lsl ip
    6be8:	62210100 	eorvs	r0, r1, #0, 2
    6bec:	05000000 	streq	r0, [r0, #-0]
    6bf0:	00140203 	andseq	r0, r4, r3, lsl #4
    6bf4:	21231e20 			; <UNDEFINED> instruction: 0x21231e20
    6bf8:	22010000 	andcs	r0, r1, #0
    6bfc:	00000062 	andeq	r0, r0, r2, rrx
    6c00:	14040305 	strne	r0, [r4], #-773	; 0x305
    6c04:	2a1e2000 	bcs	78ec0c <__Stack_Size+0x78e80c>
    6c08:	01000021 	tsteq	r0, r1, lsr #32
    6c0c:	00006223 	andeq	r6, r0, r3, lsr #4
    6c10:	06030500 	streq	r0, [r3], -r0, lsl #10
    6c14:	1e200014 	miane	acc0, r4, r0
    6c18:	00002096 	muleq	r0, r6, r0
    6c1c:	00622401 	rsbeq	r2, r2, r1, lsl #8
    6c20:	03050000 	movweq	r0, #20480	; 0x5000
    6c24:	20001408 	andcs	r1, r0, r8, lsl #8
    6c28:	00209f1e 	eoreq	r9, r0, lr, lsl pc
    6c2c:	62250100 	eorvs	r0, r5, #0, 2
    6c30:	05000000 	streq	r0, [r0, #-0]
    6c34:	00140a03 	andseq	r0, r4, r3, lsl #20
    6c38:	20a81e20 	adccs	r1, r8, r0, lsr #28
    6c3c:	26010000 	strcs	r0, [r1], -r0
    6c40:	00000062 	andeq	r0, r0, r2, rrx
    6c44:	140c0305 	strne	r0, [ip], #-773	; 0x305
    6c48:	a51b2000 	ldrge	r2, [fp, #-0]
    6c4c:	d3000000 	movwle	r0, #0
    6c50:	1f00000b 	svcne	0x0000000b
    6c54:	000000ea 	andeq	r0, r0, sl, ror #1
    6c58:	ae1e0008 	cdpge	0, 1, cr0, cr14, cr8, {0}
    6c5c:	01000020 	tsteq	r0, r0, lsr #32
    6c60:	000be429 	andeq	lr, fp, r9, lsr #8
    6c64:	f2030500 	vrshl.s8	d0, d0, d3
    6c68:	05200002 	streq	r0, [r0, #-2]!
    6c6c:	00000bc3 	andeq	r0, r0, r3, asr #23
    6c70:	0000a51b 	andeq	sl, r0, fp, lsl r5
    6c74:	000bf900 	andeq	pc, fp, r0, lsl #18
    6c78:	00ea1f00 	rsceq	r1, sl, r0, lsl #30
    6c7c:	00110000 	andseq	r0, r1, r0
    6c80:	0020f71e 	eoreq	pc, r0, lr, lsl r7	; <UNPREDICTABLE>
    6c84:	0a2d0100 	beq	b4708c <__Stack_Size+0xb46c8c>
    6c88:	0500000c 	streq	r0, [r0, #-12]
    6c8c:	0013e303 	andseq	lr, r3, r3, lsl #6
    6c90:	0be90520 	bleq	ffa48118 <SCS_BASE+0x1fa3a118>
    6c94:	311e0000 	tstcc	lr, r0
    6c98:	01000021 	tsteq	r0, r1, lsr #32
    6c9c:	0000a52f 	andeq	sl, r0, pc, lsr #10
    6ca0:	e2030500 	and	r0, r3, #0, 10
    6ca4:	1e200013 	miane	acc0, r3, r0
    6ca8:	00002145 	andeq	r2, r0, r5, asr #2
    6cac:	00a53001 	adceq	r3, r5, r1
    6cb0:	03050000 	movweq	r0, #20480	; 0x5000
    6cb4:	2000140f 	andcs	r1, r0, pc, lsl #8
    6cb8:	00205b1e 	eoreq	r5, r0, lr, lsl fp
    6cbc:	a5320100 	ldrge	r0, [r2, #-256]!	; 0x100
    6cc0:	05000000 	streq	r0, [r0, #-0]
    6cc4:	00140e03 	andseq	r0, r4, r3, lsl #28
    6cc8:	21922020 	orrscs	r2, r2, r0, lsr #32
    6ccc:	1a060000 	bne	186cd4 <__Stack_Size+0x1868d4>
    6cd0:	0000df01 	andeq	sp, r0, r1, lsl #30
    6cd4:	000c5d00 	andeq	r5, ip, r0, lsl #26
    6cd8:	0c5d2100 	ldfeqe	f2, [sp], {-0}
    6cdc:	62210000 	eorvs	r0, r1, #0
    6ce0:	00000000 	andeq	r0, r0, r0
    6ce4:	02540422 	subseq	r0, r4, #570425344	; 0x22000000
    6ce8:	20230000 	eorcs	r0, r3, r0
    6cec:	0500000b 	streq	r0, [r0, #-11]
    6cf0:	000c79e2 	andeq	r7, ip, r2, ror #19
    6cf4:	0c792100 	ldfeqe	f2, [r9], #-0
    6cf8:	62210000 	eorvs	r0, r1, #0
    6cfc:	00000000 	andeq	r0, r0, r0
    6d00:	01560422 	cmpeq	r6, r2, lsr #8
    6d04:	32240000 	eorcc	r0, r4, #0
    6d08:	06000020 	streq	r0, [r0], -r0, lsr #32
    6d0c:	0c960110 	ldfeqs	f0, [r6], {16}
    6d10:	5d210000 	stcpl	0, cr0, [r1, #-0]
    6d14:	2100000c 	tstcs	r0, ip
    6d18:	00000062 	andeq	r0, r0, r2, rrx
    6d1c:	21592000 	cmpcs	r9, r0
    6d20:	11060000 	mrsne	r0, (UNDEF: 6)
    6d24:	00006201 	andeq	r6, r0, r1, lsl #4
    6d28:	000cac00 	andeq	sl, ip, r0, lsl #24
    6d2c:	0c5d2100 	ldfeqe	f2, [sp], {-0}
    6d30:	25000000 	strcs	r0, [r0, #-0]
    6d34:	00000b3a 	andeq	r0, r0, sl, lsr fp
    6d38:	7921e105 	stmdbvc	r1!, {r0, r2, r8, sp, lr, pc}
    6d3c:	2100000c 	tstcs	r0, ip
    6d40:	00000062 	andeq	r0, r0, r2, rrx
    6d44:	0b560000 	bleq	1586d4c <__Stack_Size+0x158694c>
    6d48:	00040000 	andeq	r0, r4, r0
    6d4c:	00001a12 	andeq	r1, r0, r2, lsl sl
    6d50:	04d40104 	ldrbeq	r0, [r4], #260	; 0x104
    6d54:	34010000 	strcc	r0, [r1], #-0
    6d58:	82000022 	andhi	r0, r0, #34	; 0x22
    6d5c:	78000006 	stmdavc	r0, {r1, r2}
    6d60:	28080023 	stmdacs	r8, {r0, r1, r5}
    6d64:	03000003 	movweq	r0, #3
    6d68:	02000016 	andeq	r0, r0, #22
    6d6c:	05e30504 	strbeq	r0, [r3, #1284]!	; 0x504
    6d70:	02020000 	andeq	r0, r2, #0
    6d74:	0005b405 	andeq	fp, r5, r5, lsl #8
    6d78:	06010200 	streq	r0, [r1], -r0, lsl #4
    6d7c:	0000071a 	andeq	r0, r0, sl, lsl r7
    6d80:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    6d84:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    6d88:	02000000 	andeq	r0, r0, #0
    6d8c:	06450704 	strbeq	r0, [r5], -r4, lsl #14
    6d90:	75030000 	strvc	r0, [r3, #-0]
    6d94:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    6d98:	00005728 	andeq	r5, r0, r8, lsr #14
    6d9c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    6da0:	000007fc 	strdeq	r0, [r0], -ip
    6da4:	00387503 	eorseq	r7, r8, r3, lsl #10
    6da8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    6dac:	01020000 	mrseq	r0, (UNDEF: 2)
    6db0:	00071808 	andeq	r1, r7, r8, lsl #16
    6db4:	0a9c0400 	beq	fe707dbc <SCS_BASE+0x1e6f9dbc>
    6db8:	2f020000 	svccs	0x00020000
    6dbc:	0000007a 	andeq	r0, r0, sl, ror r0
    6dc0:	00004505 	andeq	r4, r0, r5, lsl #10
    6dc4:	02010600 	andeq	r0, r1, #0, 12
    6dc8:	00009439 	andeq	r9, r0, r9, lsr r4
    6dcc:	0c550700 	mrrceq	7, 0, r0, r5, cr0
    6dd0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6dd4:	00544553 	subseq	r4, r4, r3, asr r5
    6dd8:	ed040001 	stc	0, cr0, [r4, #-4]
    6ddc:	02000017 	andeq	r0, r0, #23
    6de0:	00007f39 	andeq	r7, r0, r9, lsr pc
    6de4:	32690400 	rsbcc	r0, r9, #0, 8
    6de8:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    6dec:	0000007f 	andeq	r0, r0, pc, ror r0
    6df0:	3b020106 	blcc	87210 <__Stack_Size+0x86e10>
    6df4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    6df8:	000e2107 	andeq	r2, lr, r7, lsl #2
    6dfc:	64070000 	strvs	r0, [r7], #-0
    6e00:	01000020 	tsteq	r0, r0, lsr #32
    6e04:	0c5b0400 	cfldrdeq	mvd0, [fp], {-0}
    6e08:	3b020000 	blcc	86e10 <__Stack_Size+0x86a10>
    6e0c:	000000aa 	andeq	r0, r0, sl, lsr #1
    6e10:	24035009 	strcs	r5, [r3], #-9
    6e14:	000001c1 	andeq	r0, r0, r1, asr #3
    6e18:	0052530a 	subseq	r5, r2, sl, lsl #6
    6e1c:	006f2603 	rsbeq	r2, pc, r3, lsl #12
    6e20:	0a000000 	beq	6e28 <__Stack_Size+0x6a28>
    6e24:	00315243 	eorseq	r5, r1, r3, asr #4
    6e28:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    6e2c:	0a040000 	beq	106e34 <__Stack_Size+0x106a34>
    6e30:	00325243 	eorseq	r5, r2, r3, asr #4
    6e34:	006f2803 	rsbeq	r2, pc, r3, lsl #16
    6e38:	0b080000 	bleq	206e40 <__Stack_Size+0x206a40>
    6e3c:	00001790 	muleq	r0, r0, r7
    6e40:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    6e44:	0b0c0000 	bleq	306e4c <__Stack_Size+0x306a4c>
    6e48:	00001796 	muleq	r0, r6, r7
    6e4c:	006f2a03 	rsbeq	r2, pc, r3, lsl #20
    6e50:	0b100000 	bleq	406e58 <__Stack_Size+0x406a58>
    6e54:	00001a42 	andeq	r1, r0, r2, asr #20
    6e58:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    6e5c:	0b140000 	bleq	506e64 <__Stack_Size+0x506a64>
    6e60:	00001a48 	andeq	r1, r0, r8, asr #20
    6e64:	006f2c03 	rsbeq	r2, pc, r3, lsl #24
    6e68:	0b180000 	bleq	606e70 <__Stack_Size+0x606a70>
    6e6c:	00001a4e 	andeq	r1, r0, lr, asr #20
    6e70:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    6e74:	0b1c0000 	bleq	706e7c <__Stack_Size+0x706a7c>
    6e78:	00001a54 	andeq	r1, r0, r4, asr sl
    6e7c:	006f2e03 	rsbeq	r2, pc, r3, lsl #28
    6e80:	0a200000 	beq	806e88 <__Stack_Size+0x806a88>
    6e84:	00525448 	subseq	r5, r2, r8, asr #8
    6e88:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    6e8c:	0a240000 	beq	906e94 <__Stack_Size+0x906a94>
    6e90:	0052544c 	subseq	r5, r2, ip, asr #8
    6e94:	006f3003 	rsbeq	r3, pc, r3
    6e98:	0b280000 	bleq	a06ea0 <__Stack_Size+0xa06aa0>
    6e9c:	00001164 	andeq	r1, r0, r4, ror #2
    6ea0:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    6ea4:	0b2c0000 	bleq	b06eac <__Stack_Size+0xb06aac>
    6ea8:	00001169 	andeq	r1, r0, r9, ror #2
    6eac:	006f3203 	rsbeq	r3, pc, r3, lsl #4
    6eb0:	0b300000 	bleq	c06eb8 <__Stack_Size+0xc06ab8>
    6eb4:	0000116e 	andeq	r1, r0, lr, ror #2
    6eb8:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    6ebc:	0b340000 	bleq	d06ec4 <__Stack_Size+0xd06ac4>
    6ec0:	000016e1 	andeq	r1, r0, r1, ror #13
    6ec4:	006f3403 	rsbeq	r3, pc, r3, lsl #8
    6ec8:	0b380000 	bleq	e06ed0 <__Stack_Size+0xe06ad0>
    6ecc:	00001823 	andeq	r1, r0, r3, lsr #16
    6ed0:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    6ed4:	0b3c0000 	bleq	f06edc <__Stack_Size+0xf06adc>
    6ed8:	00001828 	andeq	r1, r0, r8, lsr #16
    6edc:	006f3603 	rsbeq	r3, pc, r3, lsl #12
    6ee0:	0b400000 	bleq	1006ee8 <__Stack_Size+0x1006ae8>
    6ee4:	0000182d 	andeq	r1, r0, sp, lsr #16
    6ee8:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    6eec:	0b440000 	bleq	1106ef4 <__Stack_Size+0x1106af4>
    6ef0:	00001832 	andeq	r1, r0, r2, lsr r8
    6ef4:	006f3803 	rsbeq	r3, pc, r3, lsl #16
    6ef8:	0a480000 	beq	1206f00 <__Stack_Size+0x1206b00>
    6efc:	03005244 	movweq	r5, #580	; 0x244
    6f00:	00006f39 	andeq	r6, r0, r9, lsr pc
    6f04:	04004c00 	streq	r4, [r0], #-3072	; 0xc00
    6f08:	00001622 	andeq	r1, r0, r2, lsr #12
    6f0c:	00ca3a03 	sbceq	r3, sl, r3, lsl #20
    6f10:	04020000 	streq	r0, [r2], #-0
    6f14:	00063c07 	andeq	r3, r6, r7, lsl #24
    6f18:	04140900 	ldreq	r0, [r4], #-2304	; 0x900
    6f1c:	0002241a 	andeq	r2, r2, sl, lsl r4
    6f20:	17a20b00 	strne	r0, [r2, r0, lsl #22]!
    6f24:	1c040000 	stcne	0, cr0, [r4], {-0}
    6f28:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f2c:	14120b00 	ldrne	r0, [r2], #-2816	; 0xb00
    6f30:	1d040000 	stcne	0, cr0, [r4, #-0]
    6f34:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    6f38:	15430b04 	strbne	r0, [r3, #-2820]	; 0xb04
    6f3c:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    6f40:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    6f44:	19d30b05 	ldmibne	r3, {r0, r2, r8, r9, fp}^
    6f48:	1f040000 	svcne	0x00040000
    6f4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f50:	18520b08 	ldmdane	r2, {r3, r8, r9, fp}^
    6f54:	20040000 	andcs	r0, r4, r0
    6f58:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f5c:	158c0b0c 	strne	r0, [ip, #2828]	; 0xb0c
    6f60:	21040000 	mrscs	r0, (UNDEF: 4)
    6f64:	0000005e 	andeq	r0, r0, lr, asr r0
    6f68:	40040010 	andmi	r0, r4, r0, lsl r0
    6f6c:	04000013 	streq	r0, [r0], #-19
    6f70:	0001d322 	andeq	sp, r1, r2, lsr #6
    6f74:	237f0c00 	cmncs	pc, #0, 24
    6f78:	82010000 	andhi	r0, r1, #0
    6f7c:	08002378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sp}
    6f80:	00000058 	andeq	r0, r0, r8, asr r0
    6f84:	02b19c01 	adcseq	r9, r1, #256	; 0x100
    6f88:	c90d0000 	stmdbgt	sp, {}	; <UNPREDICTABLE>
    6f8c:	01000021 	tsteq	r0, r1, lsr #32
    6f90:	0002b182 	andeq	fp, r2, r2, lsl #3
    6f94:	000ee400 	andeq	lr, lr, r0, lsl #8
    6f98:	239a0e00 	orrscs	r0, sl, #0, 28
    6f9c:	0b460800 	bleq	1188fa4 <__Stack_Size+0x1188ba4>
    6fa0:	026d0000 	rsbeq	r0, sp, #0
    6fa4:	010f0000 	mrseq	r0, CPSR
    6fa8:	0f310151 	svceq	0x00310151
    6fac:	0a035001 	beq	dafb8 <__Stack_Size+0xdabb8>
    6fb0:	0e000200 	cdpeq	2, 0, cr0, cr0, cr0, {0}
    6fb4:	080023aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sp}
    6fb8:	00000b46 	andeq	r0, r0, r6, asr #22
    6fbc:	00000287 	andeq	r0, r0, r7, lsl #5
    6fc0:	0151010f 	cmpeq	r1, pc, lsl #2
    6fc4:	50010f31 	andpl	r0, r1, r1, lsr pc
    6fc8:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    6fcc:	23ba0e00 			; <UNDEFINED> instruction: 0x23ba0e00
    6fd0:	0b460800 	bleq	1188fd8 <__Stack_Size+0x1188bd8>
    6fd4:	02a10000 	adceq	r0, r1, #0
    6fd8:	010f0000 	mrseq	r0, CPSR
    6fdc:	0f310151 	svceq	0x00310151
    6fe0:	0a035001 	beq	dafec <__Stack_Size+0xdabec>
    6fe4:	10008000 	andne	r8, r0, r0
    6fe8:	080023c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sp}
    6fec:	00000b46 	andeq	r0, r0, r6, asr #22
    6ff0:	0151010f 	cmpeq	r1, pc, lsl #2
    6ff4:	11000030 	tstne	r0, r0, lsr r0
    6ff8:	0001c104 	andeq	ip, r1, r4, lsl #2
    6ffc:	14230c00 	strtne	r0, [r3], #-3072	; 0xc00
    7000:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    7004:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
    7008:	00000048 	andeq	r0, r0, r8, asr #32
    700c:	03059c01 	movweq	r9, #23553	; 0x5c01
    7010:	c9120000 	ldmdbgt	r2, {}	; <UNPREDICTABLE>
    7014:	01000021 	tsteq	r0, r1, lsr #32
    7018:	0002b1ae 	andeq	fp, r2, lr, lsr #3
    701c:	12500100 	subsne	r0, r0, #0, 2
    7020:	0000225d 	andeq	r2, r0, sp, asr r2
    7024:	0305ae01 	movweq	sl, #24065	; 0x5e01
    7028:	51010000 	mrspl	r0, (UNDEF: 1)
    702c:	0021ce13 	eoreq	ip, r1, r3, lsl lr
    7030:	3ab00100 	bcc	fec07438 <SCS_BASE+0x1ebf9438>
    7034:	42000000 	andmi	r0, r0, #0
    7038:	1300000f 	movwne	r0, #15
    703c:	00002428 	andeq	r2, r0, r8, lsr #8
    7040:	005eb101 	subseq	fp, lr, r1, lsl #2
    7044:	0fcf0000 	svceq	0x00cf0000
    7048:	11000000 	mrsne	r0, (UNDEF: 0)
    704c:	00022404 	andeq	r2, r2, r4, lsl #8
    7050:	16bf0c00 	ldrtne	r0, [pc], r0, lsl #24
    7054:	eb010000 	bl	4705c <__Stack_Size+0x46c5c>
    7058:	08002418 	stmdaeq	r0, {r3, r4, sl, sp}
    705c:	00000012 	andeq	r0, r0, r2, lsl r0
    7060:	032e9c01 			; <UNDEFINED> instruction: 0x032e9c01
    7064:	5d120000 	ldcpl	0, cr0, [r2, #-0]
    7068:	01000022 	tsteq	r0, r2, lsr #32
    706c:	000305eb 	andeq	r0, r3, fp, ror #11
    7070:	00500100 	subseq	r0, r0, r0, lsl #2
    7074:	0013e414 	andseq	lr, r3, r4, lsl r4
    7078:	010a0100 	mrseq	r0, (UNDEF: 26)
    707c:	0800242a 	stmdaeq	r0, {r1, r3, r5, sl, sp}
    7080:	00000012 	andeq	r0, r0, r2, lsl r0
    7084:	03619c01 	cmneq	r1, #256	; 0x100
    7088:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    708c:	01000021 	tsteq	r0, r1, lsr #32
    7090:	02b1010a 	adcseq	r0, r1, #-2147483646	; 0x80000002
    7094:	50010000 	andpl	r0, r1, r0
    7098:	00113315 	andseq	r3, r1, r5, lsl r3
    709c:	010a0100 	mrseq	r0, (UNDEF: 26)
    70a0:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    70a4:	14005101 	strne	r5, [r0], #-257	; 0x101
    70a8:	00002538 	andeq	r2, r0, r8, lsr r5
    70ac:	3c012601 	stccc	6, cr2, [r1], {1}
    70b0:	12080024 	andne	r0, r8, #36	; 0x24
    70b4:	01000000 	mrseq	r0, (UNDEF: 0)
    70b8:	0003949c 	muleq	r3, ip, r4
    70bc:	21c91500 	biccs	r1, r9, r0, lsl #10
    70c0:	26010000 	strcs	r0, [r1], -r0
    70c4:	0002b101 	andeq	fp, r2, r1, lsl #2
    70c8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    70cc:	00001133 	andeq	r1, r0, r3, lsr r1
    70d0:	bf012601 	svclt	0x00012601
    70d4:	01000000 	mrseq	r0, (UNDEF: 0)
    70d8:	26140051 			; <UNDEFINED> instruction: 0x26140051
    70dc:	01000017 	tsteq	r0, r7, lsl r0
    70e0:	244e0147 	strbcs	r0, [lr], #-327	; 0x147
    70e4:	00120800 	andseq	r0, r2, r0, lsl #16
    70e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    70ec:	000003e7 	andeq	r0, r0, r7, ror #7
    70f0:	0021c915 	eoreq	ip, r1, r5, lsl r9
    70f4:	01470100 	mrseq	r0, (UNDEF: 87)
    70f8:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    70fc:	10165001 	andsne	r5, r6, r1
    7100:	01000025 	tsteq	r0, r5, lsr #32
    7104:	004c0147 	subeq	r0, ip, r7, asr #2
    7108:	0ff40000 	svceq	0x00f40000
    710c:	33150000 	tstcc	r5, #0
    7110:	01000011 	tsteq	r0, r1, lsl r0
    7114:	00bf0147 	adcseq	r0, pc, r7, asr #2
    7118:	52010000 	andpl	r0, r1, #0
    711c:	00251717 	eoreq	r1, r5, r7, lsl r7
    7120:	01490100 	mrseq	r0, (UNDEF: 89)
    7124:	0000005e 	andeq	r0, r0, lr, asr r0
    7128:	00001015 	andeq	r1, r0, r5, lsl r0
    712c:	15f81400 	ldrbne	r1, [r8, #1024]!	; 0x400
    7130:	66010000 	strvs	r0, [r1], -r0
    7134:	00246001 	eoreq	r6, r4, r1
    7138:	00000a08 	andeq	r0, r0, r8, lsl #20
    713c:	0c9c0100 	ldfeqs	f0, [ip], {0}
    7140:	15000004 	strne	r0, [r0, #-4]
    7144:	000021c9 	andeq	r2, r0, r9, asr #3
    7148:	b1016601 	tstlt	r1, r1, lsl #12
    714c:	01000002 	tsteq	r0, r2
    7150:	1e180050 	mrcne	0, 0, r0, cr8, cr0, {2}
    7154:	01000019 	tsteq	r0, r9, lsl r0
    7158:	00940176 	addseq	r0, r4, r6, ror r1
    715c:	246a0000 	strbtcs	r0, [sl], #-0
    7160:	00080800 	andeq	r0, r8, r0, lsl #16
    7164:	9c010000 	stcls	0, cr0, [r1], {-0}
    7168:	00000447 	andeq	r0, r0, r7, asr #8
    716c:	0021c916 	eoreq	ip, r1, r6, lsl r9
    7170:	01760100 	cmneq	r6, r0, lsl #2
    7174:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    7178:	0000105b 	andeq	r1, r0, fp, asr r0
    717c:	00243817 	eoreq	r3, r4, r7, lsl r8
    7180:	01780100 	cmneq	r8, r0, lsl #2
    7184:	00000094 	muleq	r0, r4, r0
    7188:	0000107c 	andeq	r1, r0, ip, ror r0
    718c:	169c1400 	ldrne	r1, [ip], r0, lsl #8
    7190:	94010000 	strls	r0, [r1], #-0
    7194:	00247201 	eoreq	r7, r4, r1, lsl #4
    7198:	00000a08 	andeq	r0, r0, r8, lsl #20
    719c:	6c9c0100 	ldfvss	f0, [ip], {0}
    71a0:	15000004 	strne	r0, [r0, #-4]
    71a4:	000021c9 	andeq	r2, r0, r9, asr #3
    71a8:	b1019401 	tstlt	r1, r1, lsl #8
    71ac:	01000002 	tsteq	r0, r2
    71b0:	bc180050 	ldclt	0, cr0, [r8], {80}	; 0x50
    71b4:	01000017 	tsteq	r0, r7, lsl r0
    71b8:	009401a4 	addseq	r0, r4, r4, lsr #3
    71bc:	247c0000 	ldrbtcs	r0, [ip], #-0
    71c0:	00080800 	andeq	r0, r8, r0, lsl #16
    71c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    71c8:	000004a7 	andeq	r0, r0, r7, lsr #9
    71cc:	0021c916 	eoreq	ip, r1, r6, lsl r9
    71d0:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    71d4:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    71d8:	000010a1 	andeq	r1, r0, r1, lsr #1
    71dc:	00243817 	eoreq	r3, r4, r7, lsl r8
    71e0:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    71e4:	00000094 	muleq	r0, r4, r0
    71e8:	000010c2 	andeq	r1, r0, r2, asr #1
    71ec:	142c1400 	strtne	r1, [ip], #-1024	; 0x400
    71f0:	c4010000 	strgt	r0, [r1], #-0
    71f4:	00248401 	eoreq	r8, r4, r1, lsl #8
    71f8:	00001208 	andeq	r1, r0, r8, lsl #4
    71fc:	da9c0100 	ble	fe707604 <SCS_BASE+0x1e6f9604>
    7200:	15000004 	strne	r0, [r0, #-4]
    7204:	000021c9 	andeq	r2, r0, r9, asr #3
    7208:	b101c401 	tstlt	r1, r1, lsl #8
    720c:	01000002 	tsteq	r0, r2
    7210:	11331550 	teqne	r3, r0, asr r5
    7214:	c4010000 	strgt	r0, [r1], #-0
    7218:	0000bf01 	andeq	fp, r0, r1, lsl #30
    721c:	00510100 	subseq	r0, r1, r0, lsl #2
    7220:	0022ae18 	eoreq	sl, r2, r8, lsl lr
    7224:	01df0100 	bicseq	r0, pc, r0, lsl #2
    7228:	00000094 	muleq	r0, r4, r0
    722c:	08002496 	stmdaeq	r0, {r1, r2, r4, r7, sl, sp}
    7230:	00000008 	andeq	r0, r0, r8
    7234:	05159c01 	ldreq	r9, [r5, #-3073]	; 0xc01
    7238:	c9160000 	ldmdbgt	r6, {}	; <UNPREDICTABLE>
    723c:	01000021 	tsteq	r0, r1, lsr #32
    7240:	02b101df 	adcseq	r0, r1, #-1073741769	; 0xc0000037
    7244:	10e70000 	rscne	r0, r7, r0
    7248:	38170000 	ldmdacc	r7, {}	; <UNPREDICTABLE>
    724c:	01000024 	tsteq	r0, r4, lsr #32
    7250:	009401e1 	addseq	r0, r4, r1, ror #3
    7254:	11080000 	mrsne	r0, (UNDEF: 8)
    7258:	14000000 	strne	r0, [r0], #-0
    725c:	0000230e 	andeq	r2, r0, lr, lsl #6
    7260:	9e020001 	cdpls	0, 0, cr0, cr2, cr1, {0}
    7264:	10080024 	andne	r0, r8, r4, lsr #32
    7268:	01000000 	mrseq	r0, (UNDEF: 0)
    726c:	00056a9c 	muleq	r5, ip, sl
    7270:	21c91500 	biccs	r1, r9, r0, lsl #10
    7274:	00010000 	andeq	r0, r1, r0
    7278:	0002b102 	andeq	fp, r2, r2, lsl #2
    727c:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7280:	00002256 	andeq	r2, r0, r6, asr r2
    7284:	5e020001 	cdppl	0, 0, cr0, cr2, cr1, {0}
    7288:	2f000000 	svccs	0x00000000
    728c:	17000011 	smladne	r0, r1, r0, r0
    7290:	000021ce 	andeq	r2, r0, lr, asr #3
    7294:	3a020201 	bcc	87aa0 <__Stack_Size+0x876a0>
    7298:	50000000 	andpl	r0, r0, r0
    729c:	17000011 	smladne	r0, r1, r0, r0
    72a0:	00002428 	andeq	r2, r0, r8, lsr #8
    72a4:	3a020301 	bcc	87eb0 <__Stack_Size+0x87ab0>
    72a8:	6f000000 	svcvs	0x00000000
    72ac:	00000011 	andeq	r0, r0, r1, lsl r0
    72b0:	00250014 	eoreq	r0, r5, r4, lsl r0
    72b4:	021f0100 	andseq	r0, pc, #0, 2
    72b8:	080024ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, sl, sp}
    72bc:	00000012 	andeq	r0, r0, r2, lsl r0
    72c0:	059d9c01 	ldreq	r9, [sp, #3073]	; 0xc01
    72c4:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    72c8:	01000021 	tsteq	r0, r1, lsr #32
    72cc:	02b1021f 	adcseq	r0, r1, #-268435455	; 0xf0000001
    72d0:	50010000 	andpl	r0, r1, r0
    72d4:	00113315 	andseq	r3, r1, r5, lsl r3
    72d8:	021f0100 	andseq	r0, pc, #0, 2
    72dc:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    72e0:	14005101 	strne	r5, [r0], #-257	; 0x101
    72e4:	00001adc 	ldrdeq	r1, [r0], -ip
    72e8:	c0025a01 	andgt	r5, r2, r1, lsl #20
    72ec:	84080024 	strhi	r0, [r8], #-36	; 0x24
    72f0:	01000000 	mrseq	r0, (UNDEF: 0)
    72f4:	0006129c 	muleq	r6, ip, r2
    72f8:	21c91500 	biccs	r1, r9, r0, lsl #10
    72fc:	5a010000 	bpl	47304 <__Stack_Size+0x46f04>
    7300:	0002b102 	andeq	fp, r2, r2, lsl #2
    7304:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7308:	00001c81 	andeq	r1, r0, r1, lsl #25
    730c:	5e025a01 	vmlapl.f32	s10, s4, s2
    7310:	83000000 	movwhi	r0, #0
    7314:	16000011 			; <UNDEFINED> instruction: 0x16000011
    7318:	00002334 	andeq	r2, r0, r4, lsr r3
    731c:	5e025a01 	vmlapl.f32	s10, s4, s2
    7320:	d6000000 	strle	r0, [r0], -r0
    7324:	16000011 			; <UNDEFINED> instruction: 0x16000011
    7328:	00002491 	muleq	r0, r1, r4
    732c:	5e025a01 	vmlapl.f32	s10, s4, s2
    7330:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    7334:	17000012 	smladne	r0, r2, r0, r0
    7338:	000021ce 	andeq	r2, r0, lr, asr #3
    733c:	3a025c01 	bcc	9e348 <__Stack_Size+0x9df48>
    7340:	63000000 	movwvs	r0, #0
    7344:	17000012 	smladne	r0, r2, r0, r0
    7348:	00002428 	andeq	r2, r0, r8, lsr #8
    734c:	3a025c01 	bcc	9e358 <__Stack_Size+0x9df58>
    7350:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    7354:	00000013 	andeq	r0, r0, r3, lsl r0
    7358:	00235114 	eoreq	r5, r3, r4, lsl r1
    735c:	02bf0100 	adcseq	r0, pc, #0, 2
    7360:	08002544 	stmdaeq	r0, {r2, r6, r8, sl, sp}
    7364:	00000012 	andeq	r0, r0, r2, lsl r0
    7368:	06459c01 	strbeq	r9, [r5], -r1, lsl #24
    736c:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7370:	01000021 	tsteq	r0, r1, lsr #32
    7374:	02b102bf 	adcseq	r0, r1, #-268435445	; 0xf000000b
    7378:	50010000 	andpl	r0, r1, r0
    737c:	00113315 	andseq	r3, r1, r5, lsl r3
    7380:	02bf0100 	adcseq	r0, pc, #0, 2
    7384:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    7388:	18005101 	stmdane	r0, {r0, r8, ip, lr}
    738c:	00001c4d 	andeq	r1, r0, sp, asr #24
    7390:	4c02d801 	stcmi	8, cr13, [r2], {1}
    7394:	56000000 	strpl	r0, [r0], -r0
    7398:	06080025 	streq	r0, [r8], -r5, lsr #32
    739c:	01000000 	mrseq	r0, (UNDEF: 0)
    73a0:	0006709c 	muleq	r6, ip, r0
    73a4:	21c91600 	biccs	r1, r9, r0, lsl #12
    73a8:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    73ac:	0002b102 	andeq	fp, r2, r2, lsl #2
    73b0:	0014a300 	andseq	sl, r4, r0, lsl #6
    73b4:	43190000 	tstmi	r9, #0
    73b8:	01000025 	tsteq	r0, r5, lsr #32
    73bc:	003a02e7 	eorseq	r0, sl, r7, ror #5
    73c0:	255c0000 	ldrbcs	r0, [ip, #-0]
    73c4:	000c0800 	andeq	r0, ip, r0, lsl #16
    73c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    73cc:	00233914 	eoreq	r3, r3, r4, lsl r9
    73d0:	02f80100 	rscseq	r0, r8, #0, 2
    73d4:	08002568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp}
    73d8:	00000012 	andeq	r0, r0, r2, lsl r0
    73dc:	06b99c01 	ldrteq	r9, [r9], r1, lsl #24
    73e0:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    73e4:	01000021 	tsteq	r0, r1, lsr #32
    73e8:	02b102f8 	adcseq	r0, r1, #248, 4	; 0x8000000f
    73ec:	50010000 	andpl	r0, r1, r0
    73f0:	00113315 	andseq	r3, r1, r5, lsl r3
    73f4:	02f80100 	rscseq	r0, r8, #0, 2
    73f8:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    73fc:	14005101 	strne	r5, [r0], #-257	; 0x101
    7400:	000023aa 	andeq	r2, r0, sl, lsr #7
    7404:	7a031501 	bvc	cc810 <__Stack_Size+0xcc410>
    7408:	12080025 	andne	r0, r8, #37	; 0x25
    740c:	01000000 	mrseq	r0, (UNDEF: 0)
    7410:	0006ec9c 	muleq	r6, ip, ip
    7414:	21c91500 	biccs	r1, r9, r0, lsl #10
    7418:	15010000 	strne	r0, [r1, #-0]
    741c:	0002b103 	andeq	fp, r2, r3, lsl #2
    7420:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7424:	00001133 	andeq	r1, r0, r3, lsr r1
    7428:	bf031501 	svclt	0x00031501
    742c:	01000000 	mrseq	r0, (UNDEF: 0)
    7430:	c2140051 	andsgt	r0, r4, #81	; 0x51
    7434:	01000023 	tsteq	r0, r3, lsr #32
    7438:	258c034d 	strcs	r0, [ip, #845]	; 0x34d
    743c:	000c0800 	andeq	r0, ip, r0, lsl #16
    7440:	9c010000 	stcls	0, cr0, [r1], {-0}
    7444:	00000731 	andeq	r0, r0, r1, lsr r7
    7448:	0021c915 	eoreq	ip, r1, r5, lsl r9
    744c:	034d0100 	movteq	r0, #53504	; 0xd100
    7450:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    7454:	1e165001 	cdpne	0, 1, cr5, cr6, cr1, {0}
    7458:	01000025 	tsteq	r0, r5, lsr #32
    745c:	003a034d 	eorseq	r0, sl, sp, asr #6
    7460:	14c40000 	strbne	r0, [r4], #0
    7464:	2d170000 	ldccs	0, cr0, [r7, #-0]
    7468:	01000023 	tsteq	r0, r3, lsr #32
    746c:	003a034f 	eorseq	r0, sl, pc, asr #6
    7470:	14e50000 	strbtne	r0, [r5], #0
    7474:	14000000 	strne	r0, [r0], #-0
    7478:	0000238a 	andeq	r2, r0, sl, lsl #7
    747c:	98036a01 	stmdals	r3, {r0, r9, fp, sp, lr}
    7480:	12080025 	andne	r0, r8, #37	; 0x25
    7484:	01000000 	mrseq	r0, (UNDEF: 0)
    7488:	0007649c 	muleq	r7, ip, r4
    748c:	21c91500 	biccs	r1, r9, r0, lsl #10
    7490:	6a010000 	bvs	47498 <__Stack_Size+0x47098>
    7494:	0002b103 	andeq	fp, r2, r3, lsl #2
    7498:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    749c:	00001133 	andeq	r1, r0, r3, lsr r1
    74a0:	bf036a01 	svclt	0x00036a01
    74a4:	01000000 	mrseq	r0, (UNDEF: 0)
    74a8:	a0140051 	andsge	r0, r4, r1, asr r0
    74ac:	01000024 	tsteq	r0, r4, lsr #32
    74b0:	25aa0387 	strcs	r0, [sl, #903]!	; 0x387
    74b4:	00120800 	andseq	r0, r2, r0, lsl #16
    74b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    74bc:	00000797 	muleq	r0, r7, r7
    74c0:	0021c915 	eoreq	ip, r1, r5, lsl r9
    74c4:	03870100 	orreq	r0, r7, #0, 2
    74c8:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    74cc:	33155001 	tstcc	r5, #1
    74d0:	01000011 	tsteq	r0, r1, lsl r0
    74d4:	00bf0387 	adcseq	r0, pc, r7, lsl #7
    74d8:	51010000 	mrspl	r0, (UNDEF: 1)
    74dc:	21ec1800 	mvncs	r1, r0, lsl #16
    74e0:	a2010000 	andge	r0, r1, #0
    74e4:	00009403 	andeq	r9, r0, r3, lsl #8
    74e8:	0025bc00 	eoreq	fp, r5, r0, lsl #24
    74ec:	00000808 	andeq	r0, r0, r8, lsl #16
    74f0:	d29c0100 	addsle	r0, ip, #0, 2
    74f4:	16000007 	strne	r0, [r0], -r7
    74f8:	000021c9 	andeq	r2, r0, r9, asr #3
    74fc:	b103a201 	tstlt	r3, r1, lsl #4
    7500:	0f000002 	svceq	0x00000002
    7504:	17000015 	smladne	r0, r5, r0, r0
    7508:	00002438 	andeq	r2, r0, r8, lsr r4
    750c:	9403a401 	strls	sl, [r3], #-1025	; 0x401
    7510:	30000000 	andcc	r0, r0, r0
    7514:	00000015 	andeq	r0, r0, r5, lsl r0
    7518:	00247714 	eoreq	r7, r4, r4, lsl r7
    751c:	03e20100 	mvneq	r0, #0, 2
    7520:	080025c4 	stmdaeq	r0, {r2, r6, r7, r8, sl, sp}
    7524:	00000054 	andeq	r0, r0, r4, asr r0
    7528:	08579c01 	ldmdaeq	r7, {r0, sl, fp, ip, pc}^
    752c:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7530:	01000021 	tsteq	r0, r1, lsr #32
    7534:	02b103e2 	adcseq	r0, r1, #-2013265917	; 0x88000003
    7538:	50010000 	andpl	r0, r1, r0
    753c:	001c8116 	andseq	r8, ip, r6, lsl r1
    7540:	03e20100 	mvneq	r0, #0, 2
    7544:	0000005e 	andeq	r0, r0, lr, asr r0
    7548:	00001557 	andeq	r1, r0, r7, asr r5
    754c:	00233416 	eoreq	r3, r3, r6, lsl r4
    7550:	03e20100 	mvneq	r0, #0, 2
    7554:	0000005e 	andeq	r0, r0, lr, asr r0
    7558:	00001578 	andeq	r1, r0, r8, ror r5
    755c:	00249116 	eoreq	r9, r4, r6, lsl r1
    7560:	03e20100 	mvneq	r0, #0, 2
    7564:	0000005e 	andeq	r0, r0, lr, asr r0
    7568:	00001599 	muleq	r0, r9, r5
    756c:	0021ce17 	eoreq	ip, r1, r7, lsl lr
    7570:	03e40100 	mvneq	r0, #0, 2
    7574:	0000003a 	andeq	r0, r0, sl, lsr r0
    7578:	000015d3 	ldrdeq	r1, [r0], -r3
    757c:	00242817 	eoreq	r2, r4, r7, lsl r8
    7580:	03e40100 	mvneq	r0, #0, 2
    7584:	0000003a 	andeq	r0, r0, sl, lsr r0
    7588:	00001640 	andeq	r1, r0, r0, asr #12
    758c:	00243017 	eoreq	r3, r4, r7, lsl r0
    7590:	03e40100 	mvneq	r0, #0, 2
    7594:	0000003a 	andeq	r0, r0, sl, lsr r0
    7598:	00001723 	andeq	r1, r0, r3, lsr #14
    759c:	24421400 	strbcs	r1, [r2], #-1024	; 0x400
    75a0:	26010000 	strcs	r0, [r1], -r0
    75a4:	00261804 	eoreq	r1, r6, r4, lsl #16
    75a8:	00001008 	andeq	r1, r0, r8
    75ac:	ac9c0100 	ldfges	f0, [ip], {0}
    75b0:	15000008 	strne	r0, [r0, #-8]
    75b4:	000021c9 	andeq	r2, r0, r9, asr #3
    75b8:	b1042601 	tstlt	r4, r1, lsl #12
    75bc:	01000002 	tsteq	r0, r2
    75c0:	109e1650 	addsne	r1, lr, r0, asr r6
    75c4:	26010000 	strcs	r0, [r1], -r0
    75c8:	00005e04 	andeq	r5, r0, r4, lsl #28
    75cc:	00174a00 	andseq	r4, r7, r0, lsl #20
    75d0:	21ce1700 	biccs	r1, lr, r0, lsl #14
    75d4:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    75d8:	00003a04 	andeq	r3, r0, r4, lsl #20
    75dc:	00176b00 	andseq	r6, r7, r0, lsl #22
    75e0:	24281700 	strtcs	r1, [r8], #-1792	; 0x700
    75e4:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    75e8:	00003a04 	andeq	r3, r0, r4, lsl #20
    75ec:	00178a00 	andseq	r8, r7, r0, lsl #20
    75f0:	69140000 	ldmdbvs	r4, {}	; <UNPREDICTABLE>
    75f4:	01000023 	tsteq	r0, r3, lsr #32
    75f8:	2628044a 	strtcs	r0, [r8], -sl, asr #8
    75fc:	00040800 	andeq	r0, r4, r0, lsl #16
    7600:	9c010000 	stcls	0, cr0, [r1], {-0}
    7604:	000008ed 	andeq	r0, r0, sp, ror #17
    7608:	0021c915 	eoreq	ip, r1, r5, lsl r9
    760c:	044a0100 	strbeq	r0, [sl], #-256	; 0x100
    7610:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    7614:	c1155001 	tstgt	r5, r1
    7618:	01000024 	tsteq	r0, r4, lsr #32
    761c:	005e044a 	subseq	r0, lr, sl, asr #8
    7620:	51010000 	mrspl	r0, (UNDEF: 1)
    7624:	00237815 	eoreq	r7, r3, r5, lsl r8
    7628:	044a0100 	strbeq	r0, [sl], #-256	; 0x100
    762c:	0000004c 	andeq	r0, r0, ip, asr #32
    7630:	18005201 	stmdane	r0, {r0, r9, ip, lr}
    7634:	000023f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    7638:	4c046201 	sfmmi	f6, 4, [r4], {1}
    763c:	2c000000 	stccs	0, cr0, [r0], {-0}
    7640:	08080026 	stmdaeq	r8, {r1, r2, r5}
    7644:	01000000 	mrseq	r0, (UNDEF: 0)
    7648:	0009289c 	muleq	r9, ip, r8
    764c:	21c91600 	biccs	r1, r9, r0, lsl #12
    7650:	62010000 	andvs	r0, r1, #0
    7654:	0002b104 	andeq	fp, r2, r4, lsl #2
    7658:	00179e00 	andseq	r9, r7, r0, lsl #28
    765c:	24c11600 	strbcs	r1, [r1], #1536	; 0x600
    7660:	62010000 	andvs	r0, r1, #0
    7664:	00005e04 	andeq	r5, r0, r4, lsl #28
    7668:	0017bf00 	andseq	fp, r7, r0, lsl #30
    766c:	d6140000 	ldrle	r0, [r4], -r0
    7670:	01000021 	tsteq	r0, r1, lsr #32
    7674:	26340484 	ldrtcs	r0, [r4], -r4, lsl #9
    7678:	00100800 	andseq	r0, r0, r0, lsl #16
    767c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7680:	0000096d 	andeq	r0, r0, sp, ror #18
    7684:	0021c915 	eoreq	ip, r1, r5, lsl r9
    7688:	04840100 	streq	r0, [r4], #256	; 0x100
    768c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    7690:	64165001 	ldrvs	r5, [r6], #-1
    7694:	01000024 	tsteq	r0, r4, lsr #32
    7698:	003a0484 	eorseq	r0, sl, r4, lsl #9
    769c:	17e00000 	strbne	r0, [r0, r0]!
    76a0:	2d170000 	ldccs	0, cr0, [r7, #-0]
    76a4:	01000023 	tsteq	r0, r3, lsr #32
    76a8:	003a0486 	eorseq	r0, sl, r6, lsl #9
    76ac:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    76b0:	14000000 	strne	r0, [r0], #-0
    76b4:	0000226c 	andeq	r2, r0, ip, ror #4
    76b8:	4404a101 	strmi	sl, [r4], #-257	; 0x101
    76bc:	06080026 	streq	r0, [r8], -r6, lsr #32
    76c0:	01000000 	mrseq	r0, (UNDEF: 0)
    76c4:	0009ae9c 	muleq	r9, ip, lr
    76c8:	21c91500 	biccs	r1, r9, r0, lsl #10
    76cc:	a1010000 	mrsge	r0, (UNDEF: 1)
    76d0:	0002b104 	andeq	fp, r2, r4, lsl #2
    76d4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    76d8:	00002300 	andeq	r2, r0, r0, lsl #6
    76dc:	4c04a101 	stfmid	f2, [r4], {1}
    76e0:	01000000 	mrseq	r0, (UNDEF: 0)
    76e4:	23e51551 	mvncs	r1, #339738624	; 0x14400000
    76e8:	a2010000 	andge	r0, r1, #0
    76ec:	00004c04 	andeq	r4, r0, r4, lsl #24
    76f0:	00520100 	subseq	r0, r2, r0, lsl #2
    76f4:	0022cd14 	eoreq	ip, r2, r4, lsl sp
    76f8:	04cb0100 	strbeq	r0, [fp], #256	; 0x100
    76fc:	0800264a 	stmdaeq	r0, {r1, r3, r6, r9, sl, sp}
    7700:	0000000c 	andeq	r0, r0, ip
    7704:	09f39c01 	ldmibeq	r3!, {r0, sl, fp, ip, pc}^
    7708:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    770c:	01000021 	tsteq	r0, r1, lsr #32
    7710:	02b104cb 	adcseq	r0, r1, #-889192448	; 0xcb000000
    7714:	50010000 	andpl	r0, r1, r0
    7718:	001c8116 	andseq	r8, ip, r6, lsl r1
    771c:	04cb0100 	strbeq	r0, [fp], #256	; 0x100
    7720:	0000005e 	andeq	r0, r0, lr, asr r0
    7724:	00001836 	andeq	r1, r0, r6, lsr r8
    7728:	00232d17 	eoreq	r2, r3, r7, lsl sp
    772c:	04cd0100 	strbeq	r0, [sp], #256	; 0x100
    7730:	0000003a 	andeq	r0, r0, sl, lsr r0
    7734:	00001857 	andeq	r1, r0, r7, asr r8
    7738:	24e71400 	strbtcs	r1, [r7], #1024	; 0x400
    773c:	e5010000 	str	r0, [r1, #-0]
    7740:	00265604 	eoreq	r5, r6, r4, lsl #12
    7744:	00001a08 	andeq	r1, r0, r8, lsl #20
    7748:	189c0100 	ldmne	ip, {r8}
    774c:	1500000a 	strne	r0, [r0, #-10]
    7750:	00001133 	andeq	r1, r0, r3, lsr r1
    7754:	bf04e501 	svclt	0x0004e501
    7758:	01000000 	mrseq	r0, (UNDEF: 0)
    775c:	d5180050 	ldrle	r0, [r8, #-80]	; 0x50
    7760:	01000024 	tsteq	r0, r4, lsr #32
    7764:	00940504 	addseq	r0, r4, r4, lsl #10
    7768:	26700000 	ldrbtcs	r0, [r0], -r0
    776c:	000c0800 	andeq	r0, ip, r0, lsl #16
    7770:	9c010000 	stcls	0, cr0, [r1], {-0}
    7774:	00000a61 	andeq	r0, r0, r1, ror #20
    7778:	0021c916 	eoreq	ip, r1, r6, lsl r9
    777c:	05040100 	streq	r0, [r4, #-256]	; 0x100
    7780:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    7784:	00001881 	andeq	r1, r0, r1, lsl #17
    7788:	0022a515 	eoreq	sl, r2, r5, lsl r5
    778c:	05040100 	streq	r0, [r4, #-256]	; 0x100
    7790:	0000005e 	andeq	r0, r0, lr, asr r0
    7794:	38175101 	ldmdacc	r7, {r0, r8, ip, lr}
    7798:	01000024 	tsteq	r0, r4, lsr #32
    779c:	00940506 	addseq	r0, r4, r6, lsl #10
    77a0:	18a20000 	stmiane	r2!, {}	; <UNPREDICTABLE>
    77a4:	14000000 	strne	r0, [r0], #-0
    77a8:	00002216 	andeq	r2, r0, r6, lsl r2
    77ac:	7c052a01 	stcvc	10, cr2, [r5], {1}
    77b0:	06080026 	streq	r0, [r8], -r6, lsr #32
    77b4:	01000000 	mrseq	r0, (UNDEF: 0)
    77b8:	000a969c 	muleq	sl, ip, r6
    77bc:	21c91500 	biccs	r1, r9, r0, lsl #10
    77c0:	2a010000 	bcs	477c8 <__Stack_Size+0x473c8>
    77c4:	0002b105 	andeq	fp, r2, r5, lsl #2
    77c8:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    77cc:	000022a5 	andeq	r2, r0, r5, lsr #5
    77d0:	5e052a01 	vmlapl.f32	s4, s10, s2
    77d4:	cb000000 	blgt	77dc <__Stack_Size+0x73dc>
    77d8:	00000018 	andeq	r0, r0, r8, lsl r0
    77dc:	00222418 	eoreq	r2, r2, r8, lsl r4
    77e0:	05400100 	strbeq	r0, [r0, #-256]	; 0x100
    77e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    77e8:	08002682 	stmdaeq	r0, {r1, r7, r9, sl, sp}
    77ec:	00000016 	andeq	r0, r0, r6, lsl r0
    77f0:	0b019c01 	bleq	6e7fc <__Stack_Size+0x6e3fc>
    77f4:	c9160000 	ldmdbgt	r6, {}	; <UNPREDICTABLE>
    77f8:	01000021 	tsteq	r0, r1, lsr #32
    77fc:	02b10540 	adcseq	r0, r1, #64, 10	; 0x10000000
    7800:	18ec0000 	stmiane	ip!, {}^	; <UNPREDICTABLE>
    7804:	10160000 	andsne	r0, r6, r0
    7808:	01000025 	tsteq	r0, r5, lsr #32
    780c:	004c0540 	subeq	r0, ip, r0, asr #10
    7810:	190d0000 	stmdbne	sp, {}	; <UNPREDICTABLE>
    7814:	38170000 	ldmdacc	r7, {}	; <UNPREDICTABLE>
    7818:	01000024 	tsteq	r0, r4, lsr #32
    781c:	009f0542 	addseq	r0, pc, r2, asr #10
    7820:	192e0000 	stmdbne	lr!, {}	; <UNPREDICTABLE>
    7824:	17170000 	ldrne	r0, [r7, -r0]
    7828:	01000025 	tsteq	r0, r5, lsr #32
    782c:	003a0543 	eorseq	r0, sl, r3, asr #10
    7830:	194d0000 	stmdbne	sp, {}^	; <UNPREDICTABLE>
    7834:	f3170000 	vhadd.u16	d0, d7, d0
    7838:	01000022 	tsteq	r0, r2, lsr #32
    783c:	003a0543 	eorseq	r0, sl, r3, asr #10
    7840:	197c0000 	ldmdbne	ip!, {}^	; <UNPREDICTABLE>
    7844:	14000000 	strne	r0, [r0], #-0
    7848:	0000228f 	andeq	r2, r0, pc, lsl #5
    784c:	98056b01 	stmdals	r5, {r0, r8, r9, fp, sp, lr}
    7850:	08080026 	stmdaeq	r8, {r1, r2, r5}
    7854:	01000000 	mrseq	r0, (UNDEF: 0)
    7858:	000b469c 	muleq	fp, ip, r6
    785c:	21c91500 	biccs	r1, r9, r0, lsl #10
    7860:	6b010000 	blvs	47868 <__Stack_Size+0x47468>
    7864:	0002b105 	andeq	fp, r2, r5, lsl #2
    7868:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    786c:	00002510 	andeq	r2, r0, r0, lsl r5
    7870:	4c056b01 	stcmi	11, cr6, [r5], {1}
    7874:	b7000000 	strlt	r0, [r0, -r0]
    7878:	17000019 	smladne	r0, r9, r0, r0
    787c:	00002517 	andeq	r2, r0, r7, lsl r5
    7880:	5e056d01 	cdppl	13, 0, cr6, cr5, cr1, {0}
    7884:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    7888:	00000019 	andeq	r0, r0, r9, lsl r0
    788c:	0024111a 	eoreq	r1, r4, sl, lsl r1
    7890:	01140500 	tsteq	r4, r0, lsl #10
    7894:	00003a1b 	andeq	r3, r0, fp, lsl sl
    7898:	00bf1b00 	adcseq	r1, pc, r0, lsl #22
    789c:	00000000 	andeq	r0, r0, r0
    78a0:	00000704 	andeq	r0, r0, r4, lsl #14
    78a4:	1ba80004 	blne	fea078bc <SCS_BASE+0x1e9f98bc>
    78a8:	01040000 	mrseq	r0, (UNDEF: 4)
    78ac:	000004d4 	ldrdeq	r0, [r0], -r4
    78b0:	00276a01 	eoreq	r6, r7, r1, lsl #20
    78b4:	00068200 	andeq	r8, r6, r0, lsl #4
    78b8:	0026a000 	eoreq	sl, r6, r0
    78bc:	0000c008 	andeq	ip, r0, r8
    78c0:	00181300 	andseq	r1, r8, r0, lsl #6
    78c4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    78c8:	000005e3 	andeq	r0, r0, r3, ror #11
    78cc:	b4050202 	strlt	r0, [r5], #-514	; 0x202
    78d0:	02000005 	andeq	r0, r0, #5
    78d4:	071a0601 	ldreq	r0, [sl, -r1, lsl #12]
    78d8:	75030000 	strvc	r0, [r3, #-0]
    78dc:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    78e0:	00004527 	andeq	r4, r0, r7, lsr #10
    78e4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    78e8:	00000645 	andeq	r0, r0, r5, asr #12
    78ec:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    78f0:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    78f4:	02000000 	andeq	r0, r0, #0
    78f8:	07fc0702 	ldrbeq	r0, [ip, r2, lsl #14]!
    78fc:	75030000 	strvc	r0, [r3, #-0]
    7900:	29020038 	stmdbcs	r2, {r3, r4, r5}
    7904:	00000068 	andeq	r0, r0, r8, rrx
    7908:	18080102 	stmdane	r8, {r1, r8}
    790c:	04000007 	streq	r0, [r0], #-7
    7910:	00000a9c 	muleq	r0, ip, sl
    7914:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    7918:	45050000 	strmi	r0, [r5, #-0]
    791c:	04000000 	streq	r0, [r0], #-0
    7920:	000001ae 	andeq	r0, r0, lr, lsr #3
    7924:	008a3002 	addeq	r3, sl, r2
    7928:	57050000 	strpl	r0, [r5, -r0]
    792c:	06000000 	streq	r0, [r0], -r0
    7930:	a4390201 	ldrtge	r0, [r9], #-513	; 0x201
    7934:	07000000 	streq	r0, [r0, -r0]
    7938:	00000c55 	andeq	r0, r0, r5, asr ip
    793c:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    7940:	00010054 	andeq	r0, r1, r4, asr r0
    7944:	0017ed04 	andseq	lr, r7, r4, lsl #26
    7948:	8f390200 	svchi	0x00390200
    794c:	04000000 	streq	r0, [r0], #-0
    7950:	00003269 	andeq	r3, r0, r9, ror #4
    7954:	008f3902 	addeq	r3, pc, r2, lsl #18
    7958:	01060000 	mrseq	r0, (UNDEF: 6)
    795c:	00cf3b02 	sbceq	r3, pc, r2, lsl #22
    7960:	21070000 	mrscs	r0, (UNDEF: 7)
    7964:	0000000e 	andeq	r0, r0, lr
    7968:	00206407 	eoreq	r6, r0, r7, lsl #8
    796c:	04000100 	streq	r0, [r0], #-256	; 0x100
    7970:	00000c5b 	andeq	r0, r0, fp, asr ip
    7974:	00ba3b02 	adcseq	r3, sl, r2, lsl #22
    7978:	c0090000 	andgt	r0, r9, r0
    797c:	05263d03 	streq	r3, [r6, #-3331]!	; 0xd03
    7980:	6e0a0000 	cdpvs	0, 0, cr0, cr10, cr0, {0}
    7984:	03000005 	movweq	r0, #5
    7988:	00003a3f 	andeq	r3, r0, pc, lsr sl
    798c:	440b0000 	strmi	r0, [fp], #-0
    7990:	03003152 	movweq	r3, #338	; 0x152
    7994:	00007f40 	andeq	r7, r0, r0, asr #30
    7998:	780a0400 	stmdavc	sl, {sl}
    799c:	03000005 	movweq	r0, #5
    79a0:	00004c41 	andeq	r4, r0, r1, asr #24
    79a4:	440b0600 	strmi	r0, [fp], #-1536	; 0x600
    79a8:	03003252 	movweq	r3, #594	; 0x252
    79ac:	00007f42 	andeq	r7, r0, r2, asr #30
    79b0:	820a0800 	andhi	r0, sl, #0, 16
    79b4:	03000005 	movweq	r0, #5
    79b8:	00004c43 	andeq	r4, r0, r3, asr #24
    79bc:	440b0a00 	strmi	r0, [fp], #-2560	; 0xa00
    79c0:	03003352 	movweq	r3, #850	; 0x352
    79c4:	00007f44 	andeq	r7, r0, r4, asr #30
    79c8:	8c0a0c00 	stchi	12, cr0, [sl], {-0}
    79cc:	03000005 	movweq	r0, #5
    79d0:	00004c45 	andeq	r4, r0, r5, asr #24
    79d4:	440b0e00 	strmi	r0, [fp], #-3584	; 0xe00
    79d8:	03003452 	movweq	r3, #1106	; 0x452
    79dc:	00007f46 	andeq	r7, r0, r6, asr #30
    79e0:	960a1000 	strls	r1, [sl], -r0
    79e4:	03000005 	movweq	r0, #5
    79e8:	00004c47 	andeq	r4, r0, r7, asr #24
    79ec:	440b1200 	strmi	r1, [fp], #-512	; 0x200
    79f0:	03003552 	movweq	r3, #1362	; 0x552
    79f4:	00007f48 	andeq	r7, r0, r8, asr #30
    79f8:	a00a1400 	andge	r1, sl, r0, lsl #8
    79fc:	03000005 	movweq	r0, #5
    7a00:	00004c49 	andeq	r4, r0, r9, asr #24
    7a04:	440b1600 	strmi	r1, [fp], #-1536	; 0x600
    7a08:	03003652 	movweq	r3, #1618	; 0x652
    7a0c:	00007f4a 	andeq	r7, r0, sl, asr #30
    7a10:	aa0a1800 	bge	28da18 <__Stack_Size+0x28d618>
    7a14:	03000005 	movweq	r0, #5
    7a18:	00004c4b 	andeq	r4, r0, fp, asr #24
    7a1c:	440b1a00 	strmi	r1, [fp], #-2560	; 0xa00
    7a20:	03003752 	movweq	r3, #1874	; 0x752
    7a24:	00007f4c 	andeq	r7, r0, ip, asr #30
    7a28:	6a0a1c00 	bvs	28ea30 <__Stack_Size+0x28e630>
    7a2c:	03000008 	movweq	r0, #8
    7a30:	00004c4d 	andeq	r4, r0, sp, asr #24
    7a34:	440b1e00 	strmi	r1, [fp], #-3584	; 0xe00
    7a38:	03003852 	movweq	r3, #2130	; 0x852
    7a3c:	00007f4e 	andeq	r7, r0, lr, asr #30
    7a40:	be0a2000 	cdplt	0, 0, cr2, cr10, cr0, {0}
    7a44:	03000005 	movweq	r0, #5
    7a48:	00004c4f 	andeq	r4, r0, pc, asr #24
    7a4c:	440b2200 	strmi	r2, [fp], #-512	; 0x200
    7a50:	03003952 	movweq	r3, #2386	; 0x952
    7a54:	00007f50 	andeq	r7, r0, r0, asr pc
    7a58:	c80a2400 	stmdagt	sl, {sl, sp}
    7a5c:	03000005 	movweq	r0, #5
    7a60:	00004c51 	andeq	r4, r0, r1, asr ip
    7a64:	6d0a2600 	stcvs	6, cr2, [sl, #-0]
    7a68:	03000026 	movweq	r0, #38	; 0x26
    7a6c:	00007f52 	andeq	r7, r0, r2, asr pc
    7a70:	3f0a2800 	svccc	0x000a2800
    7a74:	03000007 	movweq	r0, #7
    7a78:	00004c53 	andeq	r4, r0, r3, asr ip
    7a7c:	640a2a00 	strvs	r2, [sl], #-2560	; 0xa00
    7a80:	03000027 	movweq	r0, #39	; 0x27
    7a84:	00007f54 	andeq	r7, r0, r4, asr pc
    7a88:	4a0a2c00 	bmi	292a90 <__Stack_Size+0x292690>
    7a8c:	03000007 	movweq	r0, #7
    7a90:	00004c55 	andeq	r4, r0, r5, asr ip
    7a94:	430b2e00 	movwmi	r2, #48640	; 0xbe00
    7a98:	56030052 			; <UNDEFINED> instruction: 0x56030052
    7a9c:	0000007f 	andeq	r0, r0, pc, ror r0
    7aa0:	07550a30 	smmlareq	r5, r0, sl, r0
    7aa4:	57030000 	strpl	r0, [r3, -r0]
    7aa8:	0000004c 	andeq	r0, r0, ip, asr #32
    7aac:	53430b32 	movtpl	r0, #15154	; 0x3b32
    7ab0:	58030052 	stmdapl	r3, {r1, r4, r6}
    7ab4:	0000007f 	andeq	r0, r0, pc, ror r0
    7ab8:	07600a34 			; <UNDEFINED> instruction: 0x07600a34
    7abc:	59030000 	stmdbpl	r3, {}	; <UNPREDICTABLE>
    7ac0:	00000526 	andeq	r0, r0, r6, lsr #10
    7ac4:	26720a36 			; <UNDEFINED> instruction: 0x26720a36
    7ac8:	5a030000 	bpl	c7ad0 <__Stack_Size+0xc76d0>
    7acc:	0000007f 	andeq	r0, r0, pc, ror r0
    7ad0:	076b0a40 	strbeq	r0, [fp, -r0, asr #20]!
    7ad4:	5b030000 	blpl	c7adc <__Stack_Size+0xc76dc>
    7ad8:	0000004c 	andeq	r0, r0, ip, asr #32
    7adc:	26770a42 	ldrbtcs	r0, [r7], -r2, asr #20
    7ae0:	5c030000 	stcpl	0, cr0, [r3], {-0}
    7ae4:	0000007f 	andeq	r0, r0, pc, ror r0
    7ae8:	07760a44 	ldrbeq	r0, [r6, -r4, asr #20]!
    7aec:	5d030000 	stcpl	0, cr0, [r3, #-0]
    7af0:	0000004c 	andeq	r0, r0, ip, asr #32
    7af4:	267c0a46 	ldrbtcs	r0, [ip], -r6, asr #20
    7af8:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    7afc:	0000007f 	andeq	r0, r0, pc, ror r0
    7b00:	07810a48 	streq	r0, [r1, r8, asr #20]
    7b04:	5f030000 	svcpl	0x00030000
    7b08:	0000004c 	andeq	r0, r0, ip, asr #32
    7b0c:	26810a4a 	strcs	r0, [r1], sl, asr #20
    7b10:	60030000 	andvs	r0, r3, r0
    7b14:	0000007f 	andeq	r0, r0, pc, ror r0
    7b18:	078c0a4c 	streq	r0, [ip, ip, asr #20]
    7b1c:	61030000 	mrsvs	r0, (UNDEF: 3)
    7b20:	0000004c 	andeq	r0, r0, ip, asr #32
    7b24:	26860a4e 	strcs	r0, [r6], lr, asr #20
    7b28:	62030000 	andvs	r0, r3, #0
    7b2c:	0000007f 	andeq	r0, r0, pc, ror r0
    7b30:	07970a50 			; <UNDEFINED> instruction: 0x07970a50
    7b34:	63030000 	movwvs	r0, #12288	; 0x3000
    7b38:	0000004c 	andeq	r0, r0, ip, asr #32
    7b3c:	268b0a52 	pkhtbcs	r0, fp, r2, asr #20
    7b40:	64030000 	strvs	r0, [r3], #-0
    7b44:	0000007f 	andeq	r0, r0, pc, ror r0
    7b48:	07a20a54 	sbfxeq	r0, r4, #20, #3
    7b4c:	65030000 	strvs	r0, [r3, #-0]
    7b50:	0000004c 	andeq	r0, r0, ip, asr #32
    7b54:	26900a56 			; <UNDEFINED> instruction: 0x26900a56
    7b58:	66030000 	strvs	r0, [r3], -r0
    7b5c:	0000007f 	andeq	r0, r0, pc, ror r0
    7b60:	278c0a58 			; <UNDEFINED> instruction: 0x278c0a58
    7b64:	67030000 	strvs	r0, [r3, -r0]
    7b68:	0000004c 	andeq	r0, r0, ip, asr #32
    7b6c:	26950a5a 			; <UNDEFINED> instruction: 0x26950a5a
    7b70:	68030000 	stmdavs	r3, {}	; <UNPREDICTABLE>
    7b74:	0000007f 	andeq	r0, r0, pc, ror r0
    7b78:	27970a5c 			; <UNDEFINED> instruction: 0x27970a5c
    7b7c:	69030000 	stmdbvs	r3, {}	; <UNPREDICTABLE>
    7b80:	0000004c 	andeq	r0, r0, ip, asr #32
    7b84:	269a0a5e 			; <UNDEFINED> instruction: 0x269a0a5e
    7b88:	6a030000 	bvs	c7b90 <__Stack_Size+0xc7790>
    7b8c:	0000007f 	andeq	r0, r0, pc, ror r0
    7b90:	27a20a60 	strcs	r0, [r2, r0, ror #20]!
    7b94:	6b030000 	blvs	c7b9c <__Stack_Size+0xc779c>
    7b98:	0000004c 	andeq	r0, r0, ip, asr #32
    7b9c:	26b00a62 	ldrtcs	r0, [r0], r2, ror #20
    7ba0:	6c030000 	stcvs	0, cr0, [r3], {-0}
    7ba4:	0000007f 	andeq	r0, r0, pc, ror r0
    7ba8:	27ad0a64 	strcs	r0, [sp, r4, ror #20]!
    7bac:	6d030000 	stcvs	0, cr0, [r3, #-0]
    7bb0:	0000004c 	andeq	r0, r0, ip, asr #32
    7bb4:	26b50a66 	ldrtcs	r0, [r5], r6, ror #20
    7bb8:	6e030000 	cdpvs	0, 0, cr0, cr3, cr0, {0}
    7bbc:	0000007f 	andeq	r0, r0, pc, ror r0
    7bc0:	27b80a68 	ldrcs	r0, [r8, r8, ror #20]!
    7bc4:	6f030000 	svcvs	0x00030000
    7bc8:	0000004c 	andeq	r0, r0, ip, asr #32
    7bcc:	26ba0a6a 	ldrtcs	r0, [sl], sl, ror #20
    7bd0:	70030000 	andvc	r0, r3, r0
    7bd4:	0000007f 	andeq	r0, r0, pc, ror r0
    7bd8:	27c30a6c 	strbcs	r0, [r3, ip, ror #20]
    7bdc:	71030000 	mrsvc	r0, (UNDEF: 3)
    7be0:	0000004c 	andeq	r0, r0, ip, asr #32
    7be4:	26bf0a6e 	ldrtcs	r0, [pc], lr, ror #20
    7be8:	72030000 	andvc	r0, r3, #0
    7bec:	0000007f 	andeq	r0, r0, pc, ror r0
    7bf0:	27ce0a70 			; <UNDEFINED> instruction: 0x27ce0a70
    7bf4:	73030000 	movwvc	r0, #12288	; 0x3000
    7bf8:	0000004c 	andeq	r0, r0, ip, asr #32
    7bfc:	26c40a72 			; <UNDEFINED> instruction: 0x26c40a72
    7c00:	74030000 	strvc	r0, [r3], #-0
    7c04:	0000007f 	andeq	r0, r0, pc, ror r0
    7c08:	27d90a74 			; <UNDEFINED> instruction: 0x27d90a74
    7c0c:	75030000 	strvc	r0, [r3, #-0]
    7c10:	0000004c 	andeq	r0, r0, ip, asr #32
    7c14:	26c90a76 			; <UNDEFINED> instruction: 0x26c90a76
    7c18:	76030000 	strvc	r0, [r3], -r0
    7c1c:	0000007f 	andeq	r0, r0, pc, ror r0
    7c20:	27e40a78 			; <UNDEFINED> instruction: 0x27e40a78
    7c24:	77030000 	strvc	r0, [r3, -r0]
    7c28:	0000004c 	andeq	r0, r0, ip, asr #32
    7c2c:	26ce0a7a 			; <UNDEFINED> instruction: 0x26ce0a7a
    7c30:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
    7c34:	0000007f 	andeq	r0, r0, pc, ror r0
    7c38:	27ef0a7c 			; <UNDEFINED> instruction: 0x27ef0a7c
    7c3c:	79030000 	stmdbvc	r3, {}	; <UNPREDICTABLE>
    7c40:	0000004c 	andeq	r0, r0, ip, asr #32
    7c44:	26d30a7e 			; <UNDEFINED> instruction: 0x26d30a7e
    7c48:	7a030000 	bvc	c7c50 <__Stack_Size+0xc7850>
    7c4c:	0000007f 	andeq	r0, r0, pc, ror r0
    7c50:	27fa0a80 	ldrbcs	r0, [sl, r0, lsl #21]!
    7c54:	7b030000 	blvc	c7c5c <__Stack_Size+0xc785c>
    7c58:	0000004c 	andeq	r0, r0, ip, asr #32
    7c5c:	26d80a82 	ldrbcs	r0, [r8], r2, lsl #21
    7c60:	7c030000 	stcvc	0, cr0, [r3], {-0}
    7c64:	0000007f 	andeq	r0, r0, pc, ror r0
    7c68:	28050a84 	stmdacs	r5, {r2, r7, r9, fp}
    7c6c:	7d030000 	stcvc	0, cr0, [r3, #-0]
    7c70:	0000004c 	andeq	r0, r0, ip, asr #32
    7c74:	26dd0a86 	ldrbcs	r0, [sp], r6, lsl #21
    7c78:	7e030000 	cdpvc	0, 0, cr0, cr3, cr0, {0}
    7c7c:	0000007f 	andeq	r0, r0, pc, ror r0
    7c80:	28100a88 	ldmdacs	r0, {r3, r7, r9, fp}
    7c84:	7f030000 	svcvc	0x00030000
    7c88:	0000004c 	andeq	r0, r0, ip, asr #32
    7c8c:	26ed0a8a 	strbtcs	r0, [sp], sl, lsl #21
    7c90:	80030000 	andhi	r0, r3, r0
    7c94:	0000007f 	andeq	r0, r0, pc, ror r0
    7c98:	281b0a8c 	ldmdacs	fp, {r2, r3, r7, r9, fp}
    7c9c:	81030000 	mrshi	r0, (UNDEF: 3)
    7ca0:	0000004c 	andeq	r0, r0, ip, asr #32
    7ca4:	26f20a8e 	ldrbtcs	r0, [r2], lr, lsl #21
    7ca8:	82030000 	andhi	r0, r3, #0
    7cac:	0000007f 	andeq	r0, r0, pc, ror r0
    7cb0:	28260a90 	stmdacs	r6!, {r4, r7, r9, fp}
    7cb4:	83030000 	movwhi	r0, #12288	; 0x3000
    7cb8:	0000004c 	andeq	r0, r0, ip, asr #32
    7cbc:	26f70a92 	usatcs	r0, #23, r2, lsl #21
    7cc0:	84030000 	strhi	r0, [r3], #-0
    7cc4:	0000007f 	andeq	r0, r0, pc, ror r0
    7cc8:	28310a94 	ldmdacs	r1!, {r2, r4, r7, r9, fp}
    7ccc:	85030000 	strhi	r0, [r3, #-0]
    7cd0:	0000004c 	andeq	r0, r0, ip, asr #32
    7cd4:	26fc0a96 	usatcs	r0, #28, r6, lsl #21
    7cd8:	86030000 	strhi	r0, [r3], -r0
    7cdc:	0000007f 	andeq	r0, r0, pc, ror r0
    7ce0:	283c0a98 	ldmdacs	ip!, {r3, r4, r7, r9, fp}
    7ce4:	87030000 	strhi	r0, [r3, -r0]
    7ce8:	0000004c 	andeq	r0, r0, ip, asr #32
    7cec:	27010a9a 			; <UNDEFINED> instruction: 0x27010a9a
    7cf0:	88030000 	stmdahi	r3, {}	; <UNPREDICTABLE>
    7cf4:	0000007f 	andeq	r0, r0, pc, ror r0
    7cf8:	28470a9c 	stmdacs	r7, {r2, r3, r4, r7, r9, fp}^
    7cfc:	89030000 	stmdbhi	r3, {}	; <UNPREDICTABLE>
    7d00:	0000004c 	andeq	r0, r0, ip, asr #32
    7d04:	27060a9e 			; <UNDEFINED> instruction: 0x27060a9e
    7d08:	8a030000 	bhi	c7d10 <__Stack_Size+0xc7910>
    7d0c:	0000007f 	andeq	r0, r0, pc, ror r0
    7d10:	28520aa0 	ldmdacs	r2, {r5, r7, r9, fp}^
    7d14:	8b030000 	blhi	c7d1c <__Stack_Size+0xc791c>
    7d18:	0000004c 	andeq	r0, r0, ip, asr #32
    7d1c:	270b0aa2 	strcs	r0, [fp, -r2, lsr #21]
    7d20:	8c030000 	stchi	0, cr0, [r3], {-0}
    7d24:	0000007f 	andeq	r0, r0, pc, ror r0
    7d28:	285d0aa4 	ldmdacs	sp, {r2, r5, r7, r9, fp}^
    7d2c:	8d030000 	stchi	0, cr0, [r3, #-0]
    7d30:	0000004c 	andeq	r0, r0, ip, asr #32
    7d34:	27100aa6 	ldrcs	r0, [r0, -r6, lsr #21]
    7d38:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    7d3c:	0000007f 	andeq	r0, r0, pc, ror r0
    7d40:	256e0aa8 	strbcs	r0, [lr, #-2728]!	; 0xaa8
    7d44:	8f030000 	svchi	0x00030000
    7d48:	0000004c 	andeq	r0, r0, ip, asr #32
    7d4c:	27150aaa 	ldrcs	r0, [r5, -sl, lsr #21]
    7d50:	90030000 	andls	r0, r3, r0
    7d54:	0000007f 	andeq	r0, r0, pc, ror r0
    7d58:	25790aac 	ldrbcs	r0, [r9, #-2732]!	; 0xaac
    7d5c:	91030000 	mrsls	r0, (UNDEF: 3)
    7d60:	0000004c 	andeq	r0, r0, ip, asr #32
    7d64:	271a0aae 	ldrcs	r0, [sl, -lr, lsr #21]
    7d68:	92030000 	andls	r0, r3, #0
    7d6c:	0000007f 	andeq	r0, r0, pc, ror r0
    7d70:	25840ab0 	strcs	r0, [r4, #2736]	; 0xab0
    7d74:	93030000 	movwls	r0, #12288	; 0x3000
    7d78:	0000004c 	andeq	r0, r0, ip, asr #32
    7d7c:	27420ab2 			; <UNDEFINED> instruction: 0x27420ab2
    7d80:	94030000 	strls	r0, [r3], #-0
    7d84:	0000007f 	andeq	r0, r0, pc, ror r0
    7d88:	258f0ab4 	strcs	r0, [pc, #2740]	; 8844 <__Stack_Size+0x8444>
    7d8c:	95030000 	strls	r0, [r3, #-0]
    7d90:	0000004c 	andeq	r0, r0, ip, asr #32
    7d94:	27470ab6 			; <UNDEFINED> instruction: 0x27470ab6
    7d98:	96030000 	strls	r0, [r3], -r0
    7d9c:	0000007f 	andeq	r0, r0, pc, ror r0
    7da0:	259a0ab8 	ldrcs	r0, [sl, #2744]	; 0xab8
    7da4:	97030000 	strls	r0, [r3, -r0]
    7da8:	0000004c 	andeq	r0, r0, ip, asr #32
    7dac:	274c0aba 			; <UNDEFINED> instruction: 0x274c0aba
    7db0:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    7db4:	0000007f 	andeq	r0, r0, pc, ror r0
    7db8:	26e20abc 			; <UNDEFINED> instruction: 0x26e20abc
    7dbc:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    7dc0:	0000004c 	andeq	r0, r0, ip, asr #32
    7dc4:	4c0c00be 	stcmi	0, cr0, [ip], {190}	; 0xbe
    7dc8:	36000000 	strcc	r0, [r0], -r0
    7dcc:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
    7dd0:	00000536 	andeq	r0, r0, r6, lsr r5
    7dd4:	04020004 	streq	r0, [r2], #-4
    7dd8:	00063c07 	andeq	r3, r6, r7, lsl #24
    7ddc:	25620400 	strbcs	r0, [r2, #-1024]!	; 0x400
    7de0:	9a030000 	bls	c7de8 <__Stack_Size+0xc79e8>
    7de4:	000000da 	ldrdeq	r0, [r0], -sl
    7de8:	0025ac0e 	eoreq	sl, r5, lr, lsl #24
    7dec:	a0480100 	subge	r0, r8, r0, lsl #2
    7df0:	12080026 	andne	r0, r8, #38	; 0x26
    7df4:	01000000 	mrseq	r0, (UNDEF: 0)
    7df8:	0005809c 	muleq	r5, ip, r0
    7dfc:	26a80f00 	strtcs	r0, [r8], r0, lsl #30
    7e00:	06f90800 	ldrbteq	r0, [r9], r0, lsl #16
    7e04:	05700000 	ldrbeq	r0, [r0, #-0]!
    7e08:	01100000 	tsteq	r0, r0
    7e0c:	00310150 	eorseq	r0, r1, r0, asr r1
    7e10:	0026b211 	eoreq	fp, r6, r1, lsl r2
    7e14:	0006f908 	andeq	pc, r6, r8, lsl #18
    7e18:	50011000 	andpl	r1, r1, r0
    7e1c:	00003001 	andeq	r3, r0, r1
    7e20:	0026120e 	eoreq	r1, r6, lr, lsl #4
    7e24:	b2580100 	subslt	r0, r8, #0, 2
    7e28:	0a080026 	beq	207ec8 <__Stack_Size+0x207ac8>
    7e2c:	01000000 	mrseq	r0, (UNDEF: 0)
    7e30:	0005a39c 	muleq	r5, ip, r3
    7e34:	265a1200 	ldrbcs	r1, [sl], -r0, lsl #4
    7e38:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
    7e3c:	0000004c 	andeq	r0, r0, ip, asr #32
    7e40:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    7e44:	0000269f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    7e48:	26bc6801 	ldrtcs	r6, [ip], r1, lsl #16
    7e4c:	000c0800 	andeq	r0, ip, r0, lsl #16
    7e50:	9c010000 	stcls	0, cr0, [r1], {-0}
    7e54:	000005c6 	andeq	r0, r0, r6, asr #11
    7e58:	00113312 	andseq	r3, r1, r2, lsl r3
    7e5c:	cf680100 	svcgt	0x00680100
    7e60:	01000000 	mrseq	r0, (UNDEF: 0)
    7e64:	350e0050 	strcc	r0, [lr, #-80]	; 0x50
    7e68:	01000027 	tsteq	r0, r7, lsr #32
    7e6c:	0026c878 	eoreq	ip, r6, r8, ror r8
    7e70:	00000c08 	andeq	r0, r0, r8, lsl #24
    7e74:	e99c0100 	ldmib	ip, {r8}
    7e78:	12000005 	andne	r0, r0, #5
    7e7c:	00001133 	andeq	r1, r0, r3, lsr r1
    7e80:	00cf7801 	sbceq	r7, pc, r1, lsl #16
    7e84:	50010000 	andpl	r0, r1, r0
    7e88:	25e00e00 	strbcs	r0, [r0, #3584]!	; 0xe00
    7e8c:	8f010000 	svchi	0x00010000
    7e90:	080026d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, sp}
    7e94:	00000018 	andeq	r0, r0, r8, lsl r0
    7e98:	061d9c01 	ldreq	r9, [sp], -r1, lsl #24
    7e9c:	2b130000 	blcs	4c7ea4 <__Stack_Size+0x4c7aa4>
    7ea0:	01000026 	tsteq	r0, r6, lsr #32
    7ea4:	00004c8f 	andeq	r4, r0, pc, lsl #25
    7ea8:	0019ff00 	andseq	pc, r9, r0, lsl #30
    7eac:	232d1400 			; <UNDEFINED> instruction: 0x232d1400
    7eb0:	91010000 	mrsls	r0, (UNDEF: 1)
    7eb4:	0000004c 	andeq	r0, r0, ip, asr #32
    7eb8:	00001a20 	andeq	r1, r0, r0, lsr #20
    7ebc:	263f0e00 	ldrtcs	r0, [pc], -r0, lsl #28
    7ec0:	aa010000 	bge	47ec8 <__Stack_Size+0x47ac8>
    7ec4:	080026ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, sp}
    7ec8:	00000018 	andeq	r0, r0, r8, lsl r0
    7ecc:	06519c01 	ldrbeq	r9, [r1], -r1, lsl #24
    7ed0:	49130000 	ldmdbmi	r3, {}	; <UNPREDICTABLE>
    7ed4:	01000026 	tsteq	r0, r6, lsr #32
    7ed8:	00005eaa 	andeq	r5, r0, sl, lsr #29
    7edc:	001a5500 	andseq	r5, sl, r0, lsl #10
    7ee0:	232d1400 			; <UNDEFINED> instruction: 0x232d1400
    7ee4:	ac010000 	stcge	0, cr0, [r1], {-0}
    7ee8:	0000004c 	andeq	r0, r0, ip, asr #32
    7eec:	00001a76 	andeq	r1, r0, r6, ror sl
    7ef0:	10190e00 	andsne	r0, r9, r0, lsl #28
    7ef4:	c6010000 	strgt	r0, [r1], -r0
    7ef8:	08002704 	stmdaeq	r0, {r2, r8, r9, sl, sp}
    7efc:	0000000c 	andeq	r0, r0, ip
    7f00:	06839c01 	streq	r9, [r3], r1, lsl #24
    7f04:	a5130000 	ldrge	r0, [r3, #-0]
    7f08:	01000025 	tsteq	r0, r5, lsr #32
    7f0c:	00004cc6 	andeq	r4, r0, r6, asr #25
    7f10:	001aab00 	andseq	sl, sl, r0, lsl #22
    7f14:	0a771200 	beq	1dcc71c <__Stack_Size+0x1dcc31c>
    7f18:	c6010000 	strgt	r0, [r1], -r0
    7f1c:	0000004c 	andeq	r0, r0, ip, asr #32
    7f20:	15005101 	strne	r5, [r0, #-257]	; 0x101
    7f24:	000025b7 			; <UNDEFINED> instruction: 0x000025b7
    7f28:	004cd601 	subeq	sp, ip, r1, lsl #12
    7f2c:	27100000 	ldrcs	r0, [r0, -r0]
    7f30:	000e0800 	andeq	r0, lr, r0, lsl #16
    7f34:	9c010000 	stcls	0, cr0, [r1], {-0}
    7f38:	000006ac 	andeq	r0, r0, ip, lsr #13
    7f3c:	0025a513 	eoreq	sl, r5, r3, lsl r5
    7f40:	4cd60100 	ldfmie	f0, [r6], {0}
    7f44:	cc000000 	stcgt	0, cr0, [r0], {-0}
    7f48:	0000001a 	andeq	r0, r0, sl, lsl r0
    7f4c:	0025ce16 	eoreq	ip, r5, r6, lsl lr
    7f50:	a4e50100 	strbtge	r0, [r5], #256	; 0x100
    7f54:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    7f58:	0e080027 	cdpeq	0, 0, cr0, cr8, cr7, {1}
    7f5c:	01000000 	mrseq	r0, (UNDEF: 0)
    7f60:	2604179c 			; <UNDEFINED> instruction: 0x2604179c
    7f64:	f1010000 	setend	le
    7f68:	0800272c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, sp}
    7f6c:	00000014 	andeq	r0, r0, r4, lsl r0
    7f70:	f4169c01 			; <UNDEFINED> instruction: 0xf4169c01
    7f74:	01000025 	tsteq	r0, r5, lsr #32
    7f78:	0000affe 	strdeq	sl, [r0], -lr
    7f7c:	00274000 	eoreq	r4, r7, r0
    7f80:	00000c08 	andeq	r0, r0, r8, lsl #24
    7f84:	189c0100 	ldmne	ip, {r8}
    7f88:	0000271f 	andeq	r2, r0, pc, lsl r7
    7f8c:	4c010a01 	stcmi	10, cr0, [r1], {1}
    7f90:	14080027 	strne	r0, [r8], #-39	; 0x27
    7f94:	01000000 	mrseq	r0, (UNDEF: 0)
    7f98:	2751199c 			; <UNDEFINED> instruction: 0x2751199c
    7f9c:	16040000 	strne	r0, [r4], -r0
    7fa0:	00cf1a01 	sbceq	r1, pc, r1, lsl #20
    7fa4:	00000000 	andeq	r0, r0, r0
    7fa8:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
    7fac:	1d300004 	ldcne	0, cr0, [r0, #-16]!
    7fb0:	01040000 	mrseq	r0, (UNDEF: 4)
    7fb4:	000004d4 	ldrdeq	r0, [r0], -r4
    7fb8:	00299601 	eoreq	r9, r9, r1, lsl #12
    7fbc:	00068200 	andeq	r8, r6, r0, lsl #4
    7fc0:	00276000 	eoreq	r6, r7, r0
    7fc4:	00048008 	andeq	r8, r4, r8
    7fc8:	0018e900 	andseq	lr, r8, r0, lsl #18
    7fcc:	05040200 	streq	r0, [r4, #-512]	; 0x200
    7fd0:	000005e3 	andeq	r0, r0, r3, ror #11
    7fd4:	b4050202 	strlt	r0, [r5], #-514	; 0x202
    7fd8:	02000005 	andeq	r0, r0, #5
    7fdc:	071a0601 	ldreq	r0, [sl, -r1, lsl #12]
    7fe0:	75030000 	strvc	r0, [r3, #-0]
    7fe4:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    7fe8:	00004527 	andeq	r4, r0, r7, lsr #10
    7fec:	07040200 	streq	r0, [r4, -r0, lsl #4]
    7ff0:	00000645 	andeq	r0, r0, r5, asr #12
    7ff4:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    7ff8:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    7ffc:	02000000 	andeq	r0, r0, #0
    8000:	07fc0702 	ldrbeq	r0, [ip, r2, lsl #14]!
    8004:	75030000 	strvc	r0, [r3, #-0]
    8008:	29020038 	stmdbcs	r2, {r3, r4, r5}
    800c:	00000068 	andeq	r0, r0, r8, rrx
    8010:	18080102 	stmdane	r8, {r1, r8}
    8014:	04000007 	streq	r0, [r0], #-7
    8018:	00000a9c 	muleq	r0, ip, sl
    801c:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    8020:	45050000 	strmi	r0, [r5, #-0]
    8024:	04000000 	streq	r0, [r0], #-0
    8028:	000001ae 	andeq	r0, r0, lr, lsr #3
    802c:	008a3002 	addeq	r3, sl, r2
    8030:	57050000 	strpl	r0, [r5, -r0]
    8034:	06000000 	streq	r0, [r0], -r0
    8038:	a4390201 	ldrtge	r0, [r9], #-513	; 0x201
    803c:	07000000 	streq	r0, [r0, -r0]
    8040:	00000c55 	andeq	r0, r0, r5, asr ip
    8044:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    8048:	00010054 	andeq	r0, r1, r4, asr r0
    804c:	0017ed04 	andseq	lr, r7, r4, lsl #26
    8050:	8f390200 	svchi	0x00390200
    8054:	06000000 	streq	r0, [r0], -r0
    8058:	c43b0201 	ldrtgt	r0, [fp], #-513	; 0x201
    805c:	07000000 	streq	r0, [r0, -r0]
    8060:	00000e21 	andeq	r0, r0, r1, lsr #28
    8064:	20640700 	rsbcs	r0, r4, r0, lsl #14
    8068:	00010000 	andeq	r0, r1, r0
    806c:	000c5b04 	andeq	r5, ip, r4, lsl #22
    8070:	af3b0200 	svcge	0x003b0200
    8074:	02000000 	andeq	r0, r0, #0
    8078:	063c0704 	ldrteq	r0, [ip], -r4, lsl #14
    807c:	24090000 	strcs	r0, [r9], #-0
    8080:	52010c03 	andpl	r0, r1, #768	; 0x300
    8084:	0a000001 	beq	8090 <__Stack_Size+0x7c90>
    8088:	00524341 	subseq	r4, r2, r1, asr #6
    808c:	6f010e03 	svcvs	0x00010e03
    8090:	00000000 	andeq	r0, r0, r0
    8094:	0029330b 	eoreq	r3, r9, fp, lsl #6
    8098:	010f0300 	mrseq	r0, SP_hyp
    809c:	0000006f 	andeq	r0, r0, pc, rrx
    80a0:	29300b04 	ldmdbcs	r0!, {r2, r8, r9, fp}
    80a4:	10030000 	andne	r0, r3, r0
    80a8:	00006f01 	andeq	r6, r0, r1, lsl #30
    80ac:	530a0800 	movwpl	r0, #43008	; 0xa800
    80b0:	11030052 	qaddne	r0, r2, r3
    80b4:	00006f01 	andeq	r6, r0, r1, lsl #30
    80b8:	430a0c00 	movwmi	r0, #44032	; 0xac00
    80bc:	12030052 	andne	r0, r3, #82	; 0x52
    80c0:	00006f01 	andeq	r6, r0, r1, lsl #30
    80c4:	410a1000 	mrsmi	r1, (UNDEF: 10)
    80c8:	13030052 	movwne	r0, #12370	; 0x3052
    80cc:	00006f01 	andeq	r6, r0, r1, lsl #30
    80d0:	f10b1400 			; <UNDEFINED> instruction: 0xf10b1400
    80d4:	0300002a 	movweq	r0, #42	; 0x2a
    80d8:	006f0114 	rsbeq	r0, pc, r4, lsl r1	; <UNPREDICTABLE>
    80dc:	0a180000 	beq	6080e4 <__Stack_Size+0x607ce4>
    80e0:	0052424f 	subseq	r4, r2, pc, asr #4
    80e4:	6f011503 	svcvs	0x00011503
    80e8:	1c000000 	stcne	0, cr0, [r0], {-0}
    80ec:	0028e00b 	eoreq	lr, r8, fp
    80f0:	01160300 	tsteq	r6, r0, lsl #6
    80f4:	0000006f 	andeq	r0, r0, pc, rrx
    80f8:	fa0c0020 	blx	308180 <__Stack_Size+0x307d80>
    80fc:	0300002a 	movweq	r0, #42	; 0x2a
    8100:	00d60117 	sbcseq	r0, r6, r7, lsl r1
    8104:	10090000 	andne	r0, r9, r0
    8108:	d0011903 	andle	r1, r1, r3, lsl #18
    810c:	0a000001 	beq	8118 <__Stack_Size+0x7d18>
    8110:	00504452 	subseq	r4, r0, r2, asr r4
    8114:	7f011b03 	svcvc	0x00011b03
    8118:	00000000 	andeq	r0, r0, r0
    811c:	002ab90b 	eoreq	fp, sl, fp, lsl #18
    8120:	011c0300 	tsteq	ip, r0, lsl #6
    8124:	0000007f 	andeq	r0, r0, pc, ror r0
    8128:	2abe0b02 	bcs	fef8ad38 <SCS_BASE+0x1ef7cd38>
    812c:	1d030000 	stcne	0, cr0, [r3, #-0]
    8130:	00007f01 	andeq	r7, r0, r1, lsl #30
    8134:	c40b0400 	strgt	r0, [fp], #-1024	; 0x400
    8138:	0300002a 	movweq	r0, #42	; 0x2a
    813c:	007f011e 	rsbseq	r0, pc, lr, lsl r1	; <UNPREDICTABLE>
    8140:	0b060000 	bleq	188148 <__Stack_Size+0x187d48>
    8144:	000028f9 	strdeq	r2, [r0], -r9
    8148:	7f011f03 	svcvc	0x00011f03
    814c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8150:	0028fe0b 	eoreq	pc, r8, fp, lsl #28
    8154:	01200300 			; <UNDEFINED> instruction: 0x01200300
    8158:	0000007f 	andeq	r0, r0, pc, ror r0
    815c:	29030b0a 	stmdbcs	r3, {r1, r3, r8, r9, fp}
    8160:	21030000 	mrscs	r0, (UNDEF: 3)
    8164:	00007f01 	andeq	r7, r0, r1, lsl #30
    8168:	080b0c00 	stmdaeq	fp, {sl, fp}
    816c:	03000029 	movweq	r0, #41	; 0x29
    8170:	007f0122 	rsbseq	r0, pc, r2, lsr #2
    8174:	000e0000 	andeq	r0, lr, r0
    8178:	002a3a0c 	eoreq	r3, sl, ip, lsl #20
    817c:	01230300 			; <UNDEFINED> instruction: 0x01230300
    8180:	0000015e 	andeq	r0, r0, lr, asr r1
    8184:	1c040106 	stfnes	f0, [r4], {6}
    8188:	00000203 	andeq	r0, r0, r3, lsl #4
    818c:	001bdb07 	andseq	sp, fp, r7, lsl #22
    8190:	93070100 	movwls	r0, #28928	; 0x7100
    8194:	0200001b 	andeq	r0, r0, #27
    8198:	001b1c07 	andseq	r1, fp, r7, lsl #24
    819c:	cc070300 	stcgt	3, cr0, [r7], {-0}
    81a0:	0400001b 	streq	r0, [r0], #-27
    81a4:	001be607 	andseq	lr, fp, r7, lsl #12
    81a8:	04000500 	streq	r0, [r0], #-1280	; 0x500
    81ac:	00001b7a 	andeq	r1, r0, sl, ror fp
    81b0:	01dc2204 	bicseq	r2, ip, r4, lsl #4
    81b4:	2a0d0000 	bcs	3481bc <__Stack_Size+0x347dbc>
    81b8:	0100002a 	tsteq	r0, sl, lsr #32
    81bc:	0203033f 	andeq	r0, r3, #-67108864	; 0xfc000000
    81c0:	2c010000 	stccs	0, cr0, [r1], {-0}
    81c4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    81c8:	00002973 	andeq	r2, r0, r3, ror r9
    81cc:	03034101 	movweq	r4, #12545	; 0x3101
    81d0:	00000002 	andeq	r0, r0, r2
    81d4:	0017ab0f 	andseq	sl, r7, pc, lsl #22
    81d8:	60560100 	subsvs	r0, r6, r0, lsl #2
    81dc:	18080027 	stmdane	r8, {r0, r1, r2, r5}
    81e0:	01000000 	mrseq	r0, (UNDEF: 0)
    81e4:	0002519c 	muleq	r2, ip, r1
    81e8:	28ae1000 	stmiacs	lr!, {ip}
    81ec:	56010000 	strpl	r0, [r1], -r0
    81f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    81f4:	00001aed 	andeq	r1, r0, sp, ror #21
    81f8:	2a450f00 	bcs	114be00 <__Stack_Size+0x114ba00>
    81fc:	6a010000 	bvs	48204 <__Stack_Size+0x47e04>
    8200:	08002778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, sp}
    8204:	00000018 	andeq	r0, r0, r8, lsl r0
    8208:	02769c01 	rsbseq	r9, r6, #256	; 0x100
    820c:	14100000 	ldrne	r0, [r0], #-0
    8210:	0100002a 	tsteq	r0, sl, lsr #32
    8214:	00003a6a 	andeq	r3, r0, sl, ror #20
    8218:	001b0e00 	andseq	r0, fp, r0, lsl #28
    821c:	b10f0000 	mrslt	r0, CPSR
    8220:	01000012 	tsteq	r0, r2, lsl r0
    8224:	0027907e 	eoreq	r9, r7, lr, ror r0
    8228:	00001808 	andeq	r1, r0, r8, lsl #16
    822c:	9b9c0100 	blls	fe708634 <SCS_BASE+0x1e6fa634>
    8230:	10000002 	andne	r0, r0, r2
    8234:	00002b23 	andeq	r2, r0, r3, lsr #22
    8238:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    823c:	1b2f0000 	blne	bc8244 <__Stack_Size+0xbc7e44>
    8240:	11000000 	mrsne	r0, (UNDEF: 0)
    8244:	000014aa 	andeq	r1, r0, sl, lsr #9
    8248:	27a89001 	strcs	r9, [r8, r1]!
    824c:	00180800 	andseq	r0, r8, r0, lsl #16
    8250:	9c010000 	stcls	0, cr0, [r1], {-0}
    8254:	001ba211 	andseq	sl, fp, r1, lsl r2
    8258:	c09e0100 	addsgt	r0, lr, r0, lsl #2
    825c:	10080027 	andne	r0, r8, r7, lsr #32
    8260:	01000000 	mrseq	r0, (UNDEF: 0)
    8264:	2a7a129c 	bcs	1e8ccdc <__Stack_Size+0x1e8c8dc>
    8268:	96010000 	strls	r0, [r1], -r0
    826c:	00003a02 	andeq	r3, r0, r2, lsl #20
    8270:	0027d000 	eoreq	sp, r7, r0
    8274:	00000c08 	andeq	r0, r0, r8, lsl #24
    8278:	129c0100 	addsne	r0, ip, #0, 2
    827c:	0000290d 	andeq	r2, r0, sp, lsl #18
    8280:	3a02a301 	bcc	b0e8c <__Stack_Size+0xb0a8c>
    8284:	dc000000 	stcle	0, cr0, [r0], {-0}
    8288:	0c080027 	stceq	0, cr0, [r8], {39}	; 0x27
    828c:	01000000 	mrseq	r0, (UNDEF: 0)
    8290:	29e0139c 	stmibcs	r0!, {r2, r3, r4, r7, r8, r9, ip}^
    8294:	b1010000 	mrslt	r0, (UNDEF: 1)
    8298:	0000a402 	andeq	sl, r0, r2, lsl #8
    829c:	0027e800 	eoreq	lr, r7, r0, lsl #16
    82a0:	00001008 	andeq	r1, r0, r8
    82a4:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    82a8:	14000003 	strne	r0, [r0], #-3
    82ac:	000028a0 	andeq	r2, r0, r0, lsr #17
    82b0:	a402b301 	strge	fp, [r2], #-769	; 0x301
    82b4:	50000000 	andpl	r0, r0, r0
    82b8:	0000001b 	andeq	r0, r0, fp, lsl r0
    82bc:	0028bc13 	eoreq	fp, r8, r3, lsl ip
    82c0:	02c70100 	sbceq	r0, r7, #0, 2
    82c4:	000000a4 	andeq	r0, r0, r4, lsr #1
    82c8:	080027f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, sp}
    82cc:	00000010 	andeq	r0, r0, r0, lsl r0
    82d0:	033f9c01 	teqeq	pc, #256	; 0x100
    82d4:	38140000 	ldmdacc	r4, {}	; <UNPREDICTABLE>
    82d8:	01000024 	tsteq	r0, r4, lsr #32
    82dc:	00a402c9 	adceq	r0, r4, r9, asr #5
    82e0:	1b750000 	blne	1d482e8 <__Stack_Size+0x1d47ee8>
    82e4:	15000000 	strne	r0, [r0, #-0]
    82e8:	00002868 	andeq	r2, r0, r8, ror #16
    82ec:	0802e201 	stmdaeq	r2, {r0, r9, sp, lr, pc}
    82f0:	18080028 	stmdane	r8, {r3, r5}
    82f4:	01000000 	mrseq	r0, (UNDEF: 0)
    82f8:	0003749c 	muleq	r3, ip, r4
    82fc:	2ad61600 	bcs	ff58db04 <SCS_BASE+0x1f57fb04>
    8300:	e2010000 	and	r0, r1, #0
    8304:	00004c02 	andeq	r4, r0, r2, lsl #24
    8308:	001b9b00 	andseq	r9, fp, r0, lsl #22
    830c:	11331700 	teqne	r3, r0, lsl #14
    8310:	e2010000 	and	r0, r1, #0
    8314:	0000c402 	andeq	ip, r0, r2, lsl #8
    8318:	00510100 	subseq	r0, r1, r0, lsl #2
    831c:	0029ba13 	eoreq	fp, r9, r3, lsl sl
    8320:	03010100 	movweq	r0, #4352	; 0x1100
    8324:	000000a4 	andeq	r0, r0, r4, lsr #1
    8328:	08002820 	stmdaeq	r0, {r5, fp, sp}
    832c:	00000020 	andeq	r0, r0, r0, lsr #32
    8330:	03af9c01 			; <UNDEFINED> instruction: 0x03af9c01
    8334:	92160000 	andsls	r0, r6, #0
    8338:	0100002a 	tsteq	r0, sl, lsr #32
    833c:	004c0301 	subeq	r0, ip, r1, lsl #6
    8340:	1bd50000 	blne	ff548348 <SCS_BASE+0x1f53a348>
    8344:	38140000 	ldmdacc	r4, {}	; <UNPREDICTABLE>
    8348:	01000024 	tsteq	r0, r4, lsr #32
    834c:	00a40303 	adceq	r0, r4, r3, lsl #6
    8350:	1c0f0000 	stcne	0, cr0, [pc], {-0}
    8354:	15000000 	strne	r0, [r0, #-0]
    8358:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    835c:	40032e01 	andmi	r2, r3, r1, lsl #28
    8360:	0c080028 	stceq	0, cr0, [r8], {40}	; 0x28
    8364:	01000000 	mrseq	r0, (UNDEF: 0)
    8368:	0003d49c 	muleq	r3, ip, r4
    836c:	2a921700 	bcs	fe48df74 <SCS_BASE+0x1e47ff74>
    8370:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    8374:	00004c03 	andeq	r4, r0, r3, lsl #24
    8378:	00500100 	subseq	r0, r0, r0, lsl #2
    837c:	00020e18 	andeq	r0, r2, r8, lsl lr
    8380:	00284c00 	eoreq	r4, r8, r0, lsl #24
    8384:	00002808 	andeq	r2, r0, r8, lsl #16
    8388:	009c0100 	addseq	r0, ip, r0, lsl #2
    838c:	19000004 	stmdbne	r0, {r2}
    8390:	0000021f 	andeq	r0, r0, pc, lsl r2
    8394:	00001c2e 	andeq	r1, r0, lr, lsr #24
    8398:	00285a1a 	eoreq	r5, r8, sl, lsl sl
    839c:	00000e08 	andeq	r0, r0, r8, lsl #28
    83a0:	021f1b00 	andseq	r1, pc, #0, 22
    83a4:	00000000 	andeq	r0, r0, r0
    83a8:	0028da1c 	eoreq	sp, r8, ip, lsl sl
    83ac:	03850100 	orreq	r0, r5, #0, 2
    83b0:	00041801 	andeq	r1, r4, r1, lsl #16
    83b4:	00691d00 	rsbeq	r1, r9, r0, lsl #26
    83b8:	6f038701 	svcvs	0x00038701
    83bc:	00000000 	andeq	r0, r0, r0
    83c0:	002b0813 	eoreq	r0, fp, r3, lsl r8
    83c4:	03660100 	cmneq	r6, #0, 2
    83c8:	00000203 	andeq	r0, r0, r3, lsl #4
    83cc:	08002874 	stmdaeq	r0, {r2, r4, r5, r6, fp, sp}
    83d0:	00000036 	andeq	r0, r0, r6, lsr r0
    83d4:	048c9c01 	streq	r9, [ip], #3073	; 0xc01
    83d8:	d8160000 	ldmdale	r6, {}	; <UNPREDICTABLE>
    83dc:	01000029 	tsteq	r0, r9, lsr #32
    83e0:	003a0366 	eorseq	r0, sl, r6, ror #6
    83e4:	1c4d0000 	marne	acc0, r0, sp
    83e8:	f9140000 			; <UNDEFINED> instruction: 0xf9140000
    83ec:	01000022 	tsteq	r0, r2, lsr #32
    83f0:	02030368 	andeq	r0, r3, #104, 6	; 0xa0000001
    83f4:	1c6b0000 	stclne	0, cr0, [fp], #-0
    83f8:	001e0000 	andseq	r0, lr, r0
    83fc:	82000004 	andhi	r0, r0, #4
    8400:	12080028 	andne	r0, r8, #40	; 0x28
    8404:	01000000 	mrseq	r0, (UNDEF: 0)
    8408:	04790370 	ldrbteq	r0, [r9], #-880	; 0x370
    840c:	821a0000 	andshi	r0, sl, #0
    8410:	12080028 	andne	r0, r8, #40	; 0x28
    8414:	1f000000 	svcne	0x00000000
    8418:	0000040d 	andeq	r0, r0, sp, lsl #8
    841c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    8420:	287c2000 	ldmdacs	ip!, {sp}^
    8424:	020e0800 	andeq	r0, lr, #0, 16
    8428:	98200000 	stmdals	r0!, {}	; <UNPREDICTABLE>
    842c:	0e080028 	cdpeq	0, 0, cr0, cr8, cr8, {1}
    8430:	00000002 	andeq	r0, r0, r2
    8434:	001b2c21 	andseq	r2, fp, r1, lsr #24
    8438:	03ad0100 			; <UNDEFINED> instruction: 0x03ad0100
    843c:	aa000002 	bge	844c <__Stack_Size+0x804c>
    8440:	42080028 	andmi	r0, r8, #40	; 0x28
    8444:	01000000 	mrseq	r0, (UNDEF: 0)
    8448:	0004ea9c 	muleq	r4, ip, sl
    844c:	297f1000 	ldmdbcs	pc!, {ip}^	; <UNPREDICTABLE>
    8450:	ad010000 	stcge	0, cr0, [r1, #-0]
    8454:	0000003a 	andeq	r0, r0, sl, lsr r0
    8458:	00001ca0 	andeq	r1, r0, r0, lsr #25
    845c:	0022f922 	eoreq	pc, r2, r2, lsr #18
    8460:	03af0100 			; <UNDEFINED> instruction: 0x03af0100
    8464:	cc000002 	stcgt	0, cr0, [r0], {2}
    8468:	2300001c 	movwcs	r0, #28
    846c:	080028b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, fp, sp}
    8470:	00000418 	andeq	r0, r0, r8, lsl r4
    8474:	000004d8 	ldrdeq	r0, [r0], -r8
    8478:	03500124 	cmpeq	r0, #36, 2
    847c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    8480:	0028d625 	eoreq	sp, r8, r5, lsr #12
    8484:	00041808 	andeq	r1, r4, r8, lsl #16
    8488:	50012400 	andpl	r2, r1, r0, lsl #8
    848c:	0fff0a03 	svceq	0x00ff0a03
    8490:	e5210000 	str	r0, [r1, #-0]!
    8494:	01000028 	tsteq	r0, r8, lsr #32
    8498:	000203d4 	ldrdeq	r0, [r2], -r4
    849c:	0028ec00 	eoreq	lr, r8, r0, lsl #24
    84a0:	00003c08 	andeq	r3, r0, r8, lsl #24
    84a4:	399c0100 	ldmibcc	ip, {r8}
    84a8:	22000005 	andcs	r0, r0, #5
    84ac:	000022f9 	strdeq	r2, [r0], -r9
    84b0:	0203d601 	andeq	sp, r3, #1048576	; 0x100000
    84b4:	1cf60000 	ldclne	0, cr0, [r6]
    84b8:	f6230000 			; <UNDEFINED> instruction: 0xf6230000
    84bc:	18080028 	stmdane	r8, {r3, r5}
    84c0:	27000004 	strcs	r0, [r0, -r4]
    84c4:	24000005 	strcs	r0, [r0], #-5
    84c8:	0a035001 	beq	dc4d4 <__Stack_Size+0xdc0d4>
    84cc:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    84d0:	08002914 	stmdaeq	r0, {r2, r4, r8, fp, sp}
    84d4:	00000418 	andeq	r0, r0, r8, lsl r4
    84d8:	03500124 	cmpeq	r0, #36, 2
    84dc:	000fff0a 	andeq	pc, pc, sl, lsl #30
    84e0:	28892100 	stmcs	r9, {r8, sp}
    84e4:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    84e8:	00000203 	andeq	r0, r0, r3, lsl #4
    84ec:	08002928 	stmdaeq	r0, {r3, r5, r8, fp, sp}
    84f0:	00000070 	andeq	r0, r0, r0, ror r0
    84f4:	059b9c01 	ldreq	r9, [fp, #3073]	; 0xc01
    84f8:	f9220000 			; <UNDEFINED> instruction: 0xf9220000
    84fc:	01000022 	tsteq	r0, r2, lsr #32
    8500:	000203f9 	strdeq	r0, [r2], -r9
    8504:	001d2000 	andseq	r2, sp, r0
    8508:	29322300 	ldmdbcs	r2!, {r8, r9, sp}
    850c:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    8510:	05760000 	ldrbeq	r0, [r6, #-0]!
    8514:	01240000 			; <UNDEFINED> instruction: 0x01240000
    8518:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    851c:	5a23000f 	bpl	8c8560 <__Stack_Size+0x8c8160>
    8520:	18080029 	stmdane	r8, {r0, r3, r5}
    8524:	8b000004 	blhi	853c <__Stack_Size+0x813c>
    8528:	24000005 	strcs	r0, [r0], #-5
    852c:	0a035001 	beq	dc538 <__Stack_Size+0xdc138>
    8530:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    8534:	0800297c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, sp}
    8538:	00000418 	andeq	r0, r0, r8, lsl r4
    853c:	01500124 	cmpeq	r0, r4, lsr #2
    8540:	1300003f 	movwne	r0, #63	; 0x3f
    8544:	00002adf 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    8548:	03013601 	movweq	r3, #5633	; 0x1601
    854c:	98000002 	stmdals	r0, {r1}
    8550:	48080029 	stmdami	r8, {r0, r3, r5}
    8554:	01000000 	mrseq	r0, (UNDEF: 0)
    8558:	00061b9c 	muleq	r6, ip, fp
    855c:	425e1600 	subsmi	r1, lr, #0, 12
    8560:	36010000 	strcc	r0, [r1], -r0
    8564:	00003a01 	andeq	r3, r0, r1, lsl #20
    8568:	001d5500 	andseq	r5, sp, r0, lsl #10
    856c:	0a771600 	beq	1dcdd74 <__Stack_Size+0x1dcd974>
    8570:	36010000 	strcc	r0, [r1], -r0
    8574:	00003a01 	andeq	r3, r0, r1, lsl #20
    8578:	001d8100 	andseq	r8, sp, r0, lsl #2
    857c:	22f91400 	rscscs	r1, r9, #0, 8
    8580:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    8584:	00020301 	andeq	r0, r2, r1, lsl #6
    8588:	001dad00 	andseq	sl, sp, r0, lsl #26
    858c:	29a42300 	stmibcs	r4!, {r8, r9, sp}
    8590:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    8594:	05f80000 	ldrbeq	r0, [r8, #0]!
    8598:	01240000 			; <UNDEFINED> instruction: 0x01240000
    859c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    85a0:	0029bc23 	eoreq	fp, r9, r3, lsr #24
    85a4:	00041808 	andeq	r1, r4, r8, lsl #16
    85a8:	00060b00 	andeq	r0, r6, r0, lsl #22
    85ac:	50012400 	andpl	r2, r1, r0, lsl #8
    85b0:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    85b4:	080029ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, fp, sp}
    85b8:	00000418 	andeq	r0, r0, r8, lsl r4
    85bc:	01500124 	cmpeq	r0, r4, lsr #2
    85c0:	1300003f 	movwne	r0, #63	; 0x3f
    85c4:	00001c15 	andeq	r1, r0, r5, lsl ip
    85c8:	03017101 	movweq	r7, #4353	; 0x1101
    85cc:	e0000002 	and	r0, r0, r2
    85d0:	38080029 	stmdacc	r8, {r0, r3, r5}
    85d4:	01000000 	mrseq	r0, (UNDEF: 0)
    85d8:	0006889c 	muleq	r6, ip, r8
    85dc:	425e1600 	subsmi	r1, lr, #0, 12
    85e0:	71010000 	mrsvc	r0, (UNDEF: 1)
    85e4:	00003a01 	andeq	r3, r0, r1, lsl #20
    85e8:	001de200 	andseq	lr, sp, r0, lsl #4
    85ec:	0a771600 	beq	1dcddf4 <__Stack_Size+0x1dcd9f4>
    85f0:	71010000 	mrsvc	r0, (UNDEF: 1)
    85f4:	00004c01 	andeq	r4, r0, r1, lsl #24
    85f8:	001e0e00 	andseq	r0, lr, r0, lsl #28
    85fc:	22f91400 	rscscs	r1, r9, #0, 8
    8600:	73010000 	movwvc	r0, #4096	; 0x1000
    8604:	00020301 	andeq	r0, r2, r1, lsl #6
    8608:	001e2f00 	andseq	r2, lr, r0, lsl #30
    860c:	29ec2300 	stmibcs	ip!, {r8, r9, sp}^
    8610:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    8614:	06780000 	ldrbteq	r0, [r8], -r0
    8618:	01240000 			; <UNDEFINED> instruction: 0x01240000
    861c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    8620:	002a0225 	eoreq	r0, sl, r5, lsr #4
    8624:	00041808 	andeq	r1, r4, r8, lsl #16
    8628:	50012400 	andpl	r2, r1, r0, lsl #8
    862c:	00003f01 	andeq	r3, r0, r1, lsl #30
    8630:	002a5e13 	eoreq	r5, sl, r3, lsl lr
    8634:	01990100 	orrseq	r0, r9, r0, lsl #2
    8638:	00000203 	andeq	r0, r0, r3, lsl #4
    863c:	08002a18 	stmdaeq	r0, {r3, r4, r9, fp, sp}
    8640:	00000048 	andeq	r0, r0, r8, asr #32
    8644:	06f59c01 	ldrbteq	r9, [r5], r1, lsl #24
    8648:	5e160000 	cdppl	0, 1, cr0, cr6, cr0, {0}
    864c:	01000042 	tsteq	r0, r2, asr #32
    8650:	003a0199 	mlaseq	sl, r9, r1, r0
    8654:	1e590000 	cdpne	0, 5, cr0, cr9, cr0, {0}
    8658:	77160000 	ldrvc	r0, [r6, -r0]
    865c:	0100000a 	tsteq	r0, sl
    8660:	005e0199 			; <UNDEFINED> instruction: 0x005e0199
    8664:	1e850000 	cdpne	0, 8, cr0, cr5, cr0, {0}
    8668:	f9140000 			; <UNDEFINED> instruction: 0xf9140000
    866c:	01000022 	tsteq	r0, r2, lsr #32
    8670:	0203019b 	andeq	r0, r3, #-1073741786	; 0xc0000026
    8674:	1ea60000 	cdpne	0, 10, cr0, cr6, cr0, {0}
    8678:	24230000 	strtcs	r0, [r3], #-0
    867c:	1808002a 	stmdane	r8, {r1, r3, r5}
    8680:	e5000004 	str	r0, [r0, #-4]
    8684:	24000006 	strcs	r0, [r0], #-6
    8688:	3f015001 	svccc	0x00015001
    868c:	2a462500 	bcs	1191a94 <__Stack_Size+0x1191694>
    8690:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    8694:	01240000 			; <UNDEFINED> instruction: 0x01240000
    8698:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    869c:	2a9d1300 	bcs	fe74d2a4 <SCS_BASE+0x1e73f2a4>
    86a0:	ca010000 	bgt	486a8 <__Stack_Size+0x482a8>
    86a4:	00020301 	andeq	r0, r2, r1, lsl #6
    86a8:	002a6000 	eoreq	r6, sl, r0
    86ac:	0000a008 	andeq	sl, r0, r8
    86b0:	cb9c0100 	blgt	fe708ab8 <SCS_BASE+0x1e6faab8>
    86b4:	16000007 	strne	r0, [r0], -r7
    86b8:	00002aca 	andeq	r2, r0, sl, asr #21
    86bc:	3a01ca01 	bcc	7aec8 <__Stack_Size+0x7aac8>
    86c0:	d0000000 	andle	r0, r0, r0
    86c4:	1400001e 	strne	r0, [r0], #-30
    86c8:	00002a0a 	andeq	r2, r0, sl, lsl #20
    86cc:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    86d0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    86d4:	1400001f 	strne	r0, [r0], #-31
    86d8:	000029ce 	andeq	r2, r0, lr, asr #19
    86dc:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    86e0:	65000000 	strvs	r0, [r0, #-0]
    86e4:	1400001f 	strne	r0, [r0], #-31
    86e8:	00002877 	andeq	r2, r0, r7, ror r8
    86ec:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    86f0:	bd000000 	stclt	0, cr0, [r0, #-0]
    86f4:	1400001f 	strne	r0, [r0], #-31
    86f8:	0000298c 	andeq	r2, r0, ip, lsl #19
    86fc:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    8700:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    8704:	14000020 	strne	r0, [r0], #-32
    8708:	000022f9 	strdeq	r2, [r0], -r9
    870c:	0301ce01 	movweq	ip, #7681	; 0x1e01
    8710:	61000002 	tstvs	r0, r2
    8714:	23000020 	movwcs	r0, #32
    8718:	08002a6a 	stmdaeq	r0, {r1, r3, r5, r6, r9, fp, sp}
    871c:	00000418 	andeq	r0, r0, r8, lsl r4
    8720:	00000782 	andeq	r0, r0, r2, lsl #15
    8724:	01500124 	cmpeq	r0, r4, lsr #2
    8728:	9e23003f 	mcrls	0, 1, r0, cr3, cr15, {1}
    872c:	1808002a 	stmdane	r8, {r1, r3, r5}
    8730:	95000004 	strls	r0, [r0, #-4]
    8734:	24000007 	strcs	r0, [r0], #-7
    8738:	3f015001 	svccc	0x00015001
    873c:	2ab02300 	bcs	fec11344 <SCS_BASE+0x1ec03344>
    8740:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    8744:	07a80000 	streq	r0, [r8, r0]!
    8748:	01240000 			; <UNDEFINED> instruction: 0x01240000
    874c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    8750:	002ac823 	eoreq	ip, sl, r3, lsr #16
    8754:	00041808 	andeq	r1, r4, r8, lsl #16
    8758:	0007bb00 	andeq	fp, r7, r0, lsl #22
    875c:	50012400 	andpl	r2, r1, r0, lsl #8
    8760:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    8764:	08002ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp, sp}
    8768:	00000418 	andeq	r0, r0, r8, lsl r4
    876c:	01500124 	cmpeq	r0, r4, lsr #2
    8770:	1300003f 	movwne	r0, #63	; 0x3f
    8774:	0000295b 	andeq	r2, r0, fp, asr r9
    8778:	03021901 	movweq	r1, #10497	; 0x2901
    877c:	00000002 	andeq	r0, r0, r2
    8780:	8c08002b 	stchi	0, cr0, [r8], {43}	; 0x2b
    8784:	01000000 	mrseq	r0, (UNDEF: 0)
    8788:	0008419c 	muleq	r8, ip, r1
    878c:	11331600 	teqne	r3, r0, lsl #12
    8790:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    8794:	0000c402 	andeq	ip, r0, r2, lsl #8
    8798:	0020b700 	eoreq	fp, r0, r0, lsl #14
    879c:	22f91400 	rscscs	r1, r9, #0, 8
    87a0:	1b010000 	blne	487a8 <__Stack_Size+0x483a8>
    87a4:	00020302 	andeq	r0, r2, r2, lsl #6
    87a8:	0020d800 	eoreq	sp, r0, r0, lsl #16
    87ac:	2b0c2300 	blcs	3113b4 <__Stack_Size+0x310fb4>
    87b0:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    87b4:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
    87b8:	01240000 			; <UNDEFINED> instruction: 0x01240000
    87bc:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    87c0:	3423000f 	strtcc	r0, [r3], #-15
    87c4:	1808002b 	stmdane	r8, {r0, r1, r3, r5}
    87c8:	2f000004 	svccs	0x00000004
    87cc:	24000008 	strcs	r0, [r0], #-8
    87d0:	0a035001 	beq	dc7dc <__Stack_Size+0xdc3dc>
    87d4:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    87d8:	08002b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp, sp}
    87dc:	00000418 	andeq	r0, r0, r8, lsl r4
    87e0:	03500124 	cmpeq	r0, #36, 2
    87e4:	000fff0a 	andeq	pc, pc, sl, lsl #30
    87e8:	29382600 	ldmdbcs	r8!, {r9, sl, sp}
    87ec:	6a010000 	bvs	487f4 <__Stack_Size+0x483f4>
    87f0:	00020302 	andeq	r0, r2, r2, lsl #6
    87f4:	002b8c00 	eoreq	r8, fp, r0, lsl #24
    87f8:	00005408 	andeq	r5, r0, r8, lsl #8
    87fc:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    8800:	00002953 	andeq	r2, r0, r3, asr r9
    8804:	4c026a01 	stcmi	10, cr6, [r2], {1}
    8808:	0d000000 	stceq	0, cr0, [r0, #-0]
    880c:	16000021 	strne	r0, [r0], -r1, lsr #32
    8810:	00002881 	andeq	r2, r0, r1, lsl #17
    8814:	4c026a01 	stcmi	10, cr6, [r2], {1}
    8818:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    881c:	16000021 	strne	r0, [r0], -r1, lsr #32
    8820:	00002a01 	andeq	r2, r0, r1, lsl #20
    8824:	4c026a01 	stcmi	10, cr6, [r2], {1}
    8828:	4f000000 	svcmi	0x00000000
    882c:	14000021 	strne	r0, [r0], #-33	; 0x21
    8830:	000022f9 	strdeq	r2, [r0], -r9
    8834:	03026c01 	movweq	r6, #11265	; 0x2c01
    8838:	70000002 	andvc	r0, r0, r2
    883c:	23000021 	movwcs	r0, #33	; 0x21
    8840:	08002ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp, sp}
    8844:	00000418 	andeq	r0, r0, r8, lsl r4
    8848:	000008aa 	andeq	r0, r0, sl, lsr #17
    884c:	01500124 	cmpeq	r0, r4, lsr #2
    8850:	c425003f 	strtgt	r0, [r5], #-63	; 0x3f
    8854:	1808002b 	stmdane	r8, {r0, r1, r3, r5}
    8858:	24000004 	strcs	r0, [r0], #-4
    885c:	3f015001 	svccc	0x00015001
    8860:	43000000 	movwmi	r0, #0
    8864:	04000007 	streq	r0, [r0], #-7
    8868:	001f7e00 	andseq	r7, pc, r0, lsl #28
    886c:	d4010400 	strle	r0, [r1], #-1024	; 0x400
    8870:	01000004 	tsteq	r0, r4
    8874:	00002b83 	andeq	r2, r0, r3, lsl #23
    8878:	00000682 	andeq	r0, r0, r2, lsl #13
    887c:	08002be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp, sp}
    8880:	00000256 	andeq	r0, r0, r6, asr r2
    8884:	00001af3 	strdeq	r1, [r0], -r3
    8888:	e3050402 	movw	r0, #21506	; 0x5402
    888c:	02000005 	andeq	r0, r0, #5
    8890:	05b40502 	ldreq	r0, [r4, #1282]!	; 0x502
    8894:	01020000 	mrseq	r0, (UNDEF: 2)
    8898:	00071a06 	andeq	r1, r7, r6, lsl #20
    889c:	33750300 	cmncc	r5, #0, 6
    88a0:	27020032 	smladxcs	r2, r2, r0, r0
    88a4:	00000045 	andeq	r0, r0, r5, asr #32
    88a8:	45070402 	strmi	r0, [r7, #-1026]	; 0x402
    88ac:	03000006 	movweq	r0, #6
    88b0:	00363175 	eorseq	r3, r6, r5, ror r1
    88b4:	00572802 	subseq	r2, r7, r2, lsl #16
    88b8:	02020000 	andeq	r0, r2, #0
    88bc:	0007fc07 	andeq	pc, r7, r7, lsl #24
    88c0:	38750300 	ldmdacc	r5!, {r8, r9}^
    88c4:	68290200 	stmdavs	r9!, {r9}
    88c8:	02000000 	andeq	r0, r0, #0
    88cc:	07180801 	ldreq	r0, [r8, -r1, lsl #16]
    88d0:	9c040000 	stcls	0, cr0, [r4], {-0}
    88d4:	0200000a 	andeq	r0, r0, #10
    88d8:	00007a2f 	andeq	r7, r0, pc, lsr #20
    88dc:	00450500 	subeq	r0, r5, r0, lsl #10
    88e0:	01060000 	mrseq	r0, (UNDEF: 6)
    88e4:	00943b02 	addseq	r3, r4, r2, lsl #22
    88e8:	21070000 	mrscs	r0, (UNDEF: 7)
    88ec:	0000000e 	andeq	r0, r0, lr
    88f0:	00206407 	eoreq	r6, r0, r7, lsl #8
    88f4:	04000100 	streq	r0, [r0], #-256	; 0x100
    88f8:	00000c5b 	andeq	r0, r0, fp, asr ip
    88fc:	007f3b02 	rsbseq	r3, pc, r2, lsl #22
    8900:	04020000 	streq	r0, [r2], #-0
    8904:	00063c07 	andeq	r3, r6, r7, lsl #24
    8908:	031c0800 	tsteq	ip, #0, 16
    890c:	010b014e 	tsteq	fp, lr, asr #2
    8910:	43090000 	movwmi	r0, #36864	; 0x9000
    8914:	03004c52 	movweq	r4, #3154	; 0xc52
    8918:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    891c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8920:	00485243 	subeq	r5, r8, r3, asr #4
    8924:	6f015103 	svcvs	0x00015103
    8928:	04000000 	streq	r0, [r0], #-0
    892c:	52444909 	subpl	r4, r4, #147456	; 0x24000
    8930:	01520300 	cmpeq	r2, r0, lsl #6
    8934:	0000006f 	andeq	r0, r0, pc, rrx
    8938:	444f0908 	strbmi	r0, [pc], #-2312	; 8940 <__Stack_Size+0x8540>
    893c:	53030052 	movwpl	r0, #12370	; 0x3052
    8940:	00006f01 	andeq	r6, r0, r1, lsl #30
    8944:	880a0c00 	stmdahi	sl, {sl, fp}
    8948:	0300000a 	movweq	r0, #10
    894c:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    8950:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    8954:	00525242 	subseq	r5, r2, r2, asr #4
    8958:	6f015503 	svcvs	0x00015503
    895c:	14000000 	strne	r0, [r0], #-0
    8960:	000a450a 	andeq	r4, sl, sl, lsl #10
    8964:	01560300 	cmpeq	r6, r0, lsl #6
    8968:	0000006f 	andeq	r0, r0, pc, rrx
    896c:	c00b0018 	andgt	r0, fp, r8, lsl r0
    8970:	0300000a 	movweq	r0, #10
    8974:	00a60157 	adceq	r0, r6, r7, asr r1
    8978:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
    897c:	48015903 	stmdami	r1, {r0, r1, r8, fp, ip, lr}
    8980:	0a000001 	beq	898c <__Stack_Size+0x858c>
    8984:	00002c9e 	muleq	r0, lr, ip
    8988:	6f015b03 	svcvs	0x00015b03
    898c:	00000000 	andeq	r0, r0, r0
    8990:	002c830a 	eoreq	r8, ip, sl, lsl #6
    8994:	015c0300 	cmpeq	ip, r0, lsl #6
    8998:	0000006f 	andeq	r0, r0, pc, rrx
    899c:	2b7c0a04 	blcs	1f0b1b4 <__Stack_Size+0x1f0adb4>
    89a0:	5d030000 	stcpl	0, cr0, [r3, #-0]
    89a4:	00015801 	andeq	r5, r1, r1, lsl #16
    89a8:	0c000800 	stceq	8, cr0, [r0], {-0}
    89ac:	0000006f 	andeq	r0, r0, pc, rrx
    89b0:	00000158 	andeq	r0, r0, r8, asr r1
    89b4:	00009f0d 	andeq	r9, r0, sp, lsl #30
    89b8:	05000300 	streq	r0, [r0, #-768]	; 0x300
    89bc:	00000148 	andeq	r0, r0, r8, asr #2
    89c0:	002c6c0b 	eoreq	r6, ip, fp, lsl #24
    89c4:	015e0300 	cmpeq	lr, r0, lsl #6
    89c8:	00000117 	andeq	r0, r0, r7, lsl r1
    89cc:	23040106 	movwcs	r0, #16646	; 0x4106
    89d0:	00000184 	andeq	r0, r0, r4, lsl #3
    89d4:	0013ec07 	andseq	lr, r3, r7, lsl #24
    89d8:	30070100 	andcc	r0, r7, r0, lsl #2
    89dc:	02000013 	andeq	r0, r0, #19
    89e0:	00193c07 	andseq	r3, r9, r7, lsl #24
    89e4:	04000300 	streq	r0, [r0], #-768	; 0x300
    89e8:	000017f8 	strdeq	r1, [r0], -r8
    89ec:	01692704 	cmneq	r9, r4, lsl #14
    89f0:	01060000 	mrseq	r0, (UNDEF: 6)
    89f4:	01c92e04 	biceq	r2, r9, r4, lsl #28
    89f8:	15070000 	strne	r0, [r7, #-0]
    89fc:	00000018 	andeq	r0, r0, r8, lsl r0
    8a00:	001a8907 	andseq	r8, sl, r7, lsl #18
    8a04:	59070400 	stmdbpl	r7, {sl}
    8a08:	28000014 	stmdacs	r0, {r2, r4}
    8a0c:	00146707 	andseq	r6, r4, r7, lsl #14
    8a10:	0700c800 	streq	ip, [r0, -r0, lsl #16]
    8a14:	00001486 	andeq	r1, r0, r6, lsl #9
    8a18:	113c0714 	teqne	ip, r4, lsl r7
    8a1c:	07100000 	ldreq	r0, [r0, -r0]
    8a20:	0000176c 	andeq	r1, r0, ip, ror #14
    8a24:	1837071c 	ldmdane	r7!, {r2, r3, r4, r8, r9, sl}
    8a28:	00180000 	andseq	r0, r8, r0
    8a2c:	00188004 	andseq	r8, r8, r4
    8a30:	8f360400 	svchi	0x00360400
    8a34:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    8a38:	013e0404 	teqeq	lr, r4, lsl #8
    8a3c:	0f000002 	svceq	0x00000002
    8a40:	000011e7 	andeq	r1, r0, r7, ror #3
    8a44:	004c4004 	subeq	r4, ip, r4
    8a48:	0f000000 	svceq	0x00000000
    8a4c:	00001847 	andeq	r1, r0, r7, asr #16
    8a50:	01844104 	orreq	r4, r4, r4, lsl #2
    8a54:	0f020000 	svceq	0x00020000
    8a58:	000011ce 	andeq	r1, r0, lr, asr #3
    8a5c:	01c94204 	biceq	r4, r9, r4, lsl #4
    8a60:	00030000 	andeq	r0, r3, r0
    8a64:	00190204 	andseq	r0, r9, r4, lsl #4
    8a68:	d4430400 	strble	r0, [r3], #-1024	; 0x400
    8a6c:	06000001 	streq	r0, [r0], -r1
    8a70:	21470401 	cmpcs	r7, r1, lsl #8
    8a74:	07000002 	streq	r0, [r0, -r2]
    8a78:	00000c51 	andeq	r0, r0, r1, asr ip
    8a7c:	0f840700 	svceq	0x00840700
    8a80:	00010000 	andeq	r0, r1, r0
    8a84:	002c7904 	eoreq	r7, ip, r4, lsl #18
    8a88:	0c490400 	cfstrdeq	mvd0, [r9], {-0}
    8a8c:	10000002 	andne	r0, r0, r2
    8a90:	00002bbe 			; <UNDEFINED> instruction: 0x00002bbe
    8a94:	2be03301 	blcs	ff8156a0 <SCS_BASE+0x1f8076a0>
    8a98:	00a40800 	adceq	r0, r4, r0, lsl #16
    8a9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8aa0:	0000030d 	andeq	r0, r0, sp, lsl #6
    8aa4:	002c8811 	eoreq	r8, ip, r1, lsl r8
    8aa8:	0d330100 	ldfeqs	f0, [r3, #-0]
    8aac:	9a000003 	bls	8ac0 <__Stack_Size+0x86c0>
    8ab0:	12000021 	andne	r0, r0, #33	; 0x21
    8ab4:	08002c0a 	stmdaeq	r0, {r1, r3, sl, fp, sp}
    8ab8:	00000733 	andeq	r0, r0, r3, lsr r7
    8abc:	00000268 	andeq	r0, r0, r8, ror #4
    8ac0:	01510113 	cmpeq	r1, r3, lsl r1
    8ac4:	50011331 	andpl	r1, r1, r1, lsr r3
    8ac8:	12003401 	andne	r3, r0, #16777216	; 0x1000000
    8acc:	08002c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, sp}
    8ad0:	00000733 	andeq	r0, r0, r3, lsr r7
    8ad4:	00000281 	andeq	r0, r0, r1, lsl #5
    8ad8:	01510113 	cmpeq	r1, r3, lsl r1
    8adc:	50011331 	andpl	r1, r1, r1, lsr r3
    8ae0:	00400802 	subeq	r0, r0, r2, lsl #16
    8ae4:	002c3812 	eoreq	r3, ip, r2, lsl r8
    8ae8:	00073308 	andeq	r3, r7, r8, lsl #6
    8aec:	00029900 	andeq	r9, r2, r0, lsl #18
    8af0:	51011300 	mrspl	r1, SP_irq
    8af4:	01133101 	tsteq	r3, r1, lsl #2
    8af8:	00380150 	eorseq	r0, r8, r0, asr r1
    8afc:	002c4412 	eoreq	r4, ip, r2, lsl r4
    8b00:	00073308 	andeq	r3, r7, r8, lsl #6
    8b04:	0002b100 	andeq	fp, r2, r0, lsl #2
    8b08:	51011300 	mrspl	r1, SP_irq
    8b0c:	01133101 	tsteq	r3, r1, lsl #2
    8b10:	00400150 	subeq	r0, r0, r0, asr r1
    8b14:	002c5012 	eoreq	r5, ip, r2, lsl r0
    8b18:	00073308 	andeq	r3, r7, r8, lsl #6
    8b1c:	0002ca00 	andeq	ip, r2, r0, lsl #20
    8b20:	51011300 	mrspl	r1, SP_irq
    8b24:	01133101 	tsteq	r3, r1, lsl #2
    8b28:	20080250 	andcs	r0, r8, r0, asr r2
    8b2c:	2c5c1200 	lfmcs	f1, 2, [ip], {-0}
    8b30:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    8b34:	02e30000 	rsceq	r0, r3, #0
    8b38:	01130000 	tsteq	r3, r0
    8b3c:	13310151 	teqne	r1, #1073741844	; 0x40000014
    8b40:	08025001 	stmdaeq	r2, {r0, ip, lr}
    8b44:	6a120080 	bvs	488d4c <__Stack_Size+0x48894c>
    8b48:	3308002c 	movwcc	r0, #32812	; 0x802c
    8b4c:	fd000007 	stc2	0, cr0, [r0, #-28]	; 0xffffffe4
    8b50:	13000002 	movwne	r0, #2
    8b54:	31015101 	tstcc	r1, r1, lsl #2
    8b58:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    8b5c:	0001000a 	andeq	r0, r1, sl
    8b60:	002c7814 	eoreq	r7, ip, r4, lsl r8
    8b64:	00073308 	andeq	r3, r7, r8, lsl #6
    8b68:	51011300 	mrspl	r1, SP_irq
    8b6c:	00003001 	andeq	r3, r0, r1
    8b70:	010b0415 	tsteq	fp, r5, lsl r4
    8b74:	a3100000 	tstge	r0, #0
    8b78:	0100002c 	tsteq	r0, ip, lsr #32
    8b7c:	002c846b 	eoreq	r8, ip, fp, ror #8
    8b80:	00001608 	andeq	r1, r0, r8, lsl #12
    8b84:	559c0100 	ldrpl	r0, [ip, #256]	; 0x100
    8b88:	12000003 	andne	r0, r0, #3
    8b8c:	08002c8e 	stmdaeq	r0, {r1, r2, r3, r7, sl, fp, sp}
    8b90:	00000733 	andeq	r0, r0, r3, lsr r7
    8b94:	00000340 	andeq	r0, r0, r0, asr #6
    8b98:	01510113 	cmpeq	r1, r3, lsl r1
    8b9c:	50011331 	andpl	r1, r1, r1, lsr r3
    8ba0:	14003101 	strne	r3, [r0], #-257	; 0x101
    8ba4:	08002c9a 	stmdaeq	r0, {r1, r3, r4, r7, sl, fp, sp}
    8ba8:	00000733 	andeq	r0, r0, r3, lsr r7
    8bac:	01510113 	cmpeq	r1, r3, lsl r1
    8bb0:	50011330 	andpl	r1, r1, r0, lsr r3
    8bb4:	00003101 	andeq	r3, r0, r1, lsl #2
    8bb8:	0012fb10 	andseq	pc, r2, r0, lsl fp	; <UNPREDICTABLE>
    8bbc:	9a7c0100 	bls	1f08fc4 <__Stack_Size+0x1f08bc4>
    8bc0:	9c08002c 	stcls	0, cr0, [r8], {44}	; 0x2c
    8bc4:	01000000 	mrseq	r0, (UNDEF: 0)
    8bc8:	0003e19c 	muleq	r3, ip, r1
    8bcc:	2c881600 	stccs	6, cr1, [r8], {0}
    8bd0:	7c010000 	stcvc	0, cr0, [r1], {-0}
    8bd4:	0000030d 	andeq	r0, r0, sp, lsl #6
    8bd8:	8e115001 	cdphi	0, 1, cr5, cr1, cr1, {0}
    8bdc:	0100002c 	tsteq	r0, ip, lsr #32
    8be0:	0003e17c 	andeq	lr, r3, ip, ror r1
    8be4:	00225c00 	eoreq	r5, r2, r0, lsl #24
    8be8:	2bf41700 	blcs	ffd0e7f0 <SCS_BASE+0x1fd007f0>
    8bec:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    8bf0:	0000003a 	andeq	r0, r0, sl, lsr r0
    8bf4:	0000227d 	andeq	r2, r0, sp, ror r2
    8bf8:	002c3d17 	eoreq	r3, ip, r7, lsl sp
    8bfc:	3a7e0100 	bcc	1f89004 <__Stack_Size+0x1f88c04>
    8c00:	ac000000 	stcge	0, cr0, [r0], {-0}
    8c04:	17000022 	strne	r0, [r0, -r2, lsr #32]
    8c08:	00002b38 	andeq	r2, r0, r8, lsr fp
    8c0c:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    8c10:	22d60000 	sbcscs	r0, r6, #0
    8c14:	70180000 	andsvc	r0, r8, r0
    8c18:	0100736f 	tsteq	r0, pc, ror #6
    8c1c:	00003a7e 	andeq	r3, r0, lr, ror sl
    8c20:	00230c00 	eoreq	r0, r3, r0, lsl #24
    8c24:	232d1700 			; <UNDEFINED> instruction: 0x232d1700
    8c28:	7f010000 	svcvc	0x00010000
    8c2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    8c30:	0000236a 	andeq	r2, r0, sl, ror #6
    8c34:	002ba617 	eoreq	sl, fp, r7, lsl r6
    8c38:	3a7f0100 	bcc	1fc9040 <__Stack_Size+0x1fc8c40>
    8c3c:	94000000 	strls	r0, [r0], #-0
    8c40:	00000023 	andeq	r0, r0, r3, lsr #32
    8c44:	02010415 	andeq	r0, r1, #352321536	; 0x15000000
    8c48:	e8100000 	ldmda	r0, {}	; <UNPREDICTABLE>
    8c4c:	01000015 	tsteq	r0, r5, lsl r0
    8c50:	002d36e5 	eoreq	r3, sp, r5, ror #13
    8c54:	00001008 	andeq	r1, r0, r8
    8c58:	0a9c0100 	beq	fe709060 <SCS_BASE+0x1e6fb060>
    8c5c:	16000004 	strne	r0, [r0], -r4
    8c60:	00002c8e 	andeq	r2, r0, lr, lsl #25
    8c64:	03e1e501 	mvneq	lr, #4194304	; 0x400000
    8c68:	50010000 	andpl	r0, r1, r0
    8c6c:	10d21900 	sbcsne	r1, r2, r0, lsl #18
    8c70:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    8c74:	0000005e 	andeq	r0, r0, lr, asr r0
    8c78:	08002d46 	stmdaeq	r0, {r1, r2, r6, r8, sl, fp, sp}
    8c7c:	0000000c 	andeq	r0, r0, ip
    8c80:	044f9c01 	strbeq	r9, [pc], #-3073	; 8c88 <__Stack_Size+0x8888>
    8c84:	88110000 	ldmdahi	r1, {}	; <UNPREDICTABLE>
    8c88:	0100002c 	tsteq	r0, ip, lsr #32
    8c8c:	00030df6 	strdeq	r0, [r3], -r6
    8c90:	0023fa00 	eoreq	pc, r3, r0, lsl #20
    8c94:	11e71600 	mvnne	r1, r0, lsl #12
    8c98:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    8c9c:	0000004c 	andeq	r0, r0, ip, asr #32
    8ca0:	38175101 	ldmdacc	r7, {r0, r8, ip, lr}
    8ca4:	01000024 	tsteq	r0, r4, lsr #32
    8ca8:	00005ef8 	strdeq	r5, [r0], -r8
    8cac:	00241b00 	eoreq	r1, r4, r0, lsl #22
    8cb0:	0f1a0000 	svceq	0x001a0000
    8cb4:	0100002c 	tsteq	r0, ip, lsr #32
    8cb8:	004c0110 	subeq	r0, ip, r0, lsl r1
    8cbc:	2d520000 	ldclcs	0, cr0, [r2, #-0]
    8cc0:	00060800 	andeq	r0, r6, r0, lsl #16
    8cc4:	9c010000 	stcls	0, cr0, [r1], {-0}
    8cc8:	0000047a 	andeq	r0, r0, sl, ror r4
    8ccc:	002c881b 	eoreq	r8, ip, fp, lsl r8
    8cd0:	01100100 	tsteq	r0, r0, lsl #2
    8cd4:	0000030d 	andeq	r0, r0, sp, lsl #6
    8cd8:	00002445 	andeq	r2, r0, r5, asr #8
    8cdc:	0f1a1a00 	svceq	0x001a1a00
    8ce0:	21010000 	mrscs	r0, (UNDEF: 1)
    8ce4:	00005e01 	andeq	r5, r0, r1, lsl #28
    8ce8:	002d5800 	eoreq	r5, sp, r0, lsl #16
    8cec:	00000c08 	andeq	r0, r0, r8, lsl #24
    8cf0:	c39c0100 	orrsgt	r0, ip, #0, 2
    8cf4:	1b000004 	blne	8d0c <__Stack_Size+0x890c>
    8cf8:	00002c88 	andeq	r2, r0, r8, lsl #25
    8cfc:	0d012101 	stfeqs	f2, [r1, #-4]
    8d00:	66000003 	strvs	r0, [r0], -r3
    8d04:	1c000024 	stcne	0, cr0, [r0], {36}	; 0x24
    8d08:	000011e7 	andeq	r1, r0, r7, ror #3
    8d0c:	4c012101 	stfmis	f2, [r1], {1}
    8d10:	01000000 	mrseq	r0, (UNDEF: 0)
    8d14:	24381d51 	ldrtcs	r1, [r8], #-3409	; 0xd51
    8d18:	23010000 	movwcs	r0, #4096	; 0x1000
    8d1c:	00005e01 	andeq	r5, r0, r1, lsl #28
    8d20:	00248700 	eoreq	r8, r4, r0, lsl #14
    8d24:	3f1a0000 	svccc	0x001a0000
    8d28:	0100002b 	tsteq	r0, fp, lsr #32
    8d2c:	004c013b 	subeq	r0, ip, fp, lsr r1
    8d30:	2d640000 	stclcs	0, cr0, [r4, #-0]
    8d34:	00060800 	andeq	r0, r6, r0, lsl #16
    8d38:	9c010000 	stcls	0, cr0, [r1], {-0}
    8d3c:	000004ee 	andeq	r0, r0, lr, ror #9
    8d40:	002c881b 	eoreq	r8, ip, fp, lsl r8
    8d44:	013b0100 	teqeq	fp, r0, lsl #2
    8d48:	0000030d 	andeq	r0, r0, sp, lsl #6
    8d4c:	000024b1 			; <UNDEFINED> instruction: 0x000024b1
    8d50:	0b3a1e00 	bleq	e90558 <__Stack_Size+0xe90158>
    8d54:	4d010000 	stcmi	0, cr0, [r1, #-0]
    8d58:	002d6a01 	eoreq	r6, sp, r1, lsl #20
    8d5c:	00000408 	andeq	r0, r0, r8, lsl #8
    8d60:	219c0100 	orrscs	r0, ip, r0, lsl #2
    8d64:	1c000005 	stcne	0, cr0, [r0], {5}
    8d68:	00002c88 	andeq	r2, r0, r8, lsl #25
    8d6c:	0d014d01 	stceq	13, cr4, [r1, #-4]
    8d70:	01000003 	tsteq	r0, r3
    8d74:	11e71c50 	mvnne	r1, r0, asr ip
    8d78:	4d010000 	stcmi	0, cr0, [r1, #-0]
    8d7c:	00004c01 	andeq	r4, r0, r1, lsl #24
    8d80:	00510100 	subseq	r0, r1, r0, lsl #2
    8d84:	000b201e 	andeq	r2, fp, lr, lsl r0
    8d88:	01600100 	cmneq	r0, r0, lsl #2
    8d8c:	08002d6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp}
    8d90:	00000004 	andeq	r0, r0, r4
    8d94:	05549c01 	ldrbeq	r9, [r4, #-3073]	; 0xc01
    8d98:	881c0000 	ldmdahi	ip, {}	; <UNPREDICTABLE>
    8d9c:	0100002c 	tsteq	r0, ip, lsr #32
    8da0:	030d0160 	movweq	r0, #53600	; 0xd160
    8da4:	50010000 	andpl	r0, r1, r0
    8da8:	0011e71c 	andseq	lr, r1, ip, lsl r7
    8dac:	01600100 	cmneq	r0, r0, lsl #2
    8db0:	0000004c 	andeq	r0, r0, ip, asr #32
    8db4:	1e005101 	adfnes	f5, f0, f1
    8db8:	00002b6e 	andeq	r2, r0, lr, ror #22
    8dbc:	72017601 	andvc	r7, r1, #1048576	; 0x100000
    8dc0:	0a08002d 	beq	208e7c <__Stack_Size+0x208a7c>
    8dc4:	01000000 	mrseq	r0, (UNDEF: 0)
    8dc8:	0005959c 	muleq	r5, ip, r5
    8dcc:	2c881c00 	stccs	12, cr1, [r8], {0}
    8dd0:	76010000 	strvc	r0, [r1], -r0
    8dd4:	00030d01 	andeq	r0, r3, r1, lsl #26
    8dd8:	1c500100 	ldfnee	f0, [r0], {-0}
    8ddc:	000011e7 	andeq	r1, r0, r7, ror #3
    8de0:	4c017601 	stcmi	6, cr7, [r1], {1}
    8de4:	01000000 	mrseq	r0, (UNDEF: 0)
    8de8:	2b671c51 	blcs	19cff34 <__Stack_Size+0x19cfb34>
    8dec:	76010000 	strvc	r0, [r1], -r0
    8df0:	00022101 	andeq	r2, r2, r1, lsl #2
    8df4:	00520100 	subseq	r0, r2, r0, lsl #2
    8df8:	002c481e 	eoreq	r4, ip, lr, lsl r8
    8dfc:	01900100 	orrseq	r0, r0, r0, lsl #2
    8e00:	08002d7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp}
    8e04:	00000004 	andeq	r0, r0, r4
    8e08:	05c89c01 	strbeq	r9, [r8, #3073]	; 0xc01
    8e0c:	881c0000 	ldmdahi	ip, {}	; <UNPREDICTABLE>
    8e10:	0100002c 	tsteq	r0, ip, lsr #32
    8e14:	030d0190 	movweq	r0, #53648	; 0xd190
    8e18:	50010000 	andpl	r0, r1, r0
    8e1c:	002bec1c 	eoreq	lr, fp, ip, lsl ip
    8e20:	01900100 	orrseq	r0, r0, r0, lsl #2
    8e24:	0000004c 	andeq	r0, r0, ip, asr #32
    8e28:	1e005101 	adfnes	f5, f0, f1
    8e2c:	00002c2a 	andeq	r2, r0, sl, lsr #24
    8e30:	8001a201 	andhi	sl, r1, r1, lsl #4
    8e34:	1008002d 	andne	r0, r8, sp, lsr #32
    8e38:	01000000 	mrseq	r0, (UNDEF: 0)
    8e3c:	00060b9c 	muleq	r6, ip, fp
    8e40:	2c881c00 	stccs	12, cr1, [r8], {0}
    8e44:	a2010000 	andge	r0, r1, #0
    8e48:	00030d01 	andeq	r0, r3, r1, lsl #26
    8e4c:	1c500100 	ldfnee	f0, [r0], {-0}
    8e50:	000011e7 	andeq	r1, r0, r7, ror #3
    8e54:	4c01a201 	sfmmi	f2, 1, [r1], {1}
    8e58:	01000000 	mrseq	r0, (UNDEF: 0)
    8e5c:	6d741f51 	ldclvs	15, cr1, [r4, #-324]!	; 0xfffffebc
    8e60:	a4010070 	strge	r0, [r1], #-112	; 0x70
    8e64:	00003a01 	andeq	r3, r0, r1, lsl #20
    8e68:	0024d200 	eoreq	sp, r4, r0, lsl #4
    8e6c:	ca1e0000 	bgt	788e74 <__Stack_Size+0x788a74>
    8e70:	0100002b 	tsteq	r0, fp, lsr #32
    8e74:	2d9001c3 	ldfcss	f0, [r0, #780]	; 0x30c
    8e78:	001c0800 	andseq	r0, ip, r0, lsl #16
    8e7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8e80:	00000652 	andeq	r0, r0, r2, asr r6
    8e84:	002bae1b 	eoreq	sl, fp, fp, lsl lr
    8e88:	01c30100 	biceq	r0, r3, r0, lsl #2
    8e8c:	0000005e 	andeq	r0, r0, lr, asr r0
    8e90:	000024f3 	strdeq	r2, [r0], -r3
    8e94:	002c001b 	eoreq	r0, ip, fp, lsl r0
    8e98:	01c30100 	biceq	r0, r3, r0, lsl #2
    8e9c:	0000005e 	andeq	r0, r0, lr, asr r0
    8ea0:	00002514 	andeq	r2, r0, r4, lsl r5
    8ea4:	00232d1d 	eoreq	r2, r3, sp, lsl sp
    8ea8:	01c50100 	biceq	r0, r5, r0, lsl #2
    8eac:	0000003a 	andeq	r0, r0, sl, lsr r0
    8eb0:	00002535 	andeq	r2, r0, r5, lsr r5
    8eb4:	2b531e00 	blcs	14d06bc <__Stack_Size+0x14d02bc>
    8eb8:	dc010000 	stcle	0, cr0, [r1], {-0}
    8ebc:	002dac01 	eoreq	sl, sp, r1, lsl #24
    8ec0:	00000c08 	andeq	r0, r0, r8, lsl #24
    8ec4:	779c0100 	ldrvc	r0, [ip, r0, lsl #2]
    8ec8:	1c000006 	stcne	0, cr0, [r0], {6}
    8ecc:	00001133 	andeq	r1, r0, r3, lsr r1
    8ed0:	9401dc01 	strls	sp, [r1], #-3073	; 0xc01
    8ed4:	01000000 	mrseq	r0, (UNDEF: 0)
    8ed8:	811e0050 	tsthi	lr, r0, asr r0
    8edc:	01000012 	tsteq	r0, r2, lsl r0
    8ee0:	2db80207 	lfmcs	f0, 4, [r8, #28]!
    8ee4:	00540800 	subseq	r0, r4, r0, lsl #16
    8ee8:	9c010000 	stcls	0, cr0, [r1], {-0}
    8eec:	000006ec 	andeq	r0, r0, ip, ror #13
    8ef0:	002be11b 	eoreq	lr, fp, fp, lsl r1
    8ef4:	02070100 	andeq	r0, r7, #0, 2
    8ef8:	0000003a 	andeq	r0, r0, sl, lsr r0
    8efc:	0000256d 	andeq	r2, r0, sp, ror #10
    8f00:	0011331c 	andseq	r3, r1, ip, lsl r3
    8f04:	02070100 	andeq	r0, r7, #0, 2
    8f08:	00000094 	muleq	r0, r4, r0
    8f0c:	741f5101 	ldrvc	r5, [pc], #-257	; 8f14 <__Stack_Size+0x8b14>
    8f10:	0100706d 	tsteq	r0, sp, rrx
    8f14:	003a0209 	eorseq	r0, sl, r9, lsl #4
    8f18:	258e0000 	strcs	r0, [lr]
    8f1c:	531d0000 	tstpl	sp, #0
    8f20:	0100002c 	tsteq	r0, ip, lsr #32
    8f24:	003a0209 	eorseq	r0, sl, r9, lsl #4
    8f28:	25bf0000 	ldrcs	r0, [pc, #0]!	; 8f30 <__Stack_Size+0x8b30>
    8f2c:	2d1d0000 	ldccs	0, cr0, [sp, #-0]
    8f30:	01000023 	tsteq	r0, r3, lsr #32
    8f34:	003a0209 	eorseq	r0, sl, r9, lsl #4
    8f38:	25e80000 	strbcs	r0, [r8, #0]!
    8f3c:	221d0000 	andscs	r0, sp, #0
    8f40:	0100002c 	tsteq	r0, ip, lsr #32
    8f44:	003a0209 	eorseq	r0, sl, r9, lsl #4
    8f48:	26070000 	strcs	r0, [r7], -r0
    8f4c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    8f50:	00002c58 	andeq	r2, r0, r8, asr ip
    8f54:	0c023901 	stceq	9, cr3, [r2], {1}
    8f58:	2a08002e 	bcs	209018 <__Stack_Size+0x208c18>
    8f5c:	01000000 	mrseq	r0, (UNDEF: 0)
    8f60:	0007339c 	muleq	r7, ip, r3
    8f64:	2bae1b00 	blcs	feb8fb6c <SCS_BASE+0x1eb81b6c>
    8f68:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    8f6c:	00005e02 	andeq	r5, r0, r2, lsl #28
    8f70:	00264200 	eoreq	r4, r6, r0, lsl #4
    8f74:	2c001b00 	stccs	11, cr1, [r0], {-0}
    8f78:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    8f7c:	00005e02 	andeq	r5, r0, r2, lsl #28
    8f80:	00266300 	eoreq	r6, r6, r0, lsl #6
    8f84:	6d741f00 	ldclvs	15, cr1, [r4, #-0]
    8f88:	3b010070 	blcc	49150 <__Stack_Size+0x48d50>
    8f8c:	00003a02 	andeq	r3, r0, r2, lsl #20
    8f90:	00268400 	eoreq	r8, r6, r0, lsl #8
    8f94:	11200000 			; <UNDEFINED> instruction: 0x11200000
    8f98:	05000024 	streq	r0, [r0, #-36]	; 0x24
    8f9c:	3a210114 	bcc	8493f4 <__Stack_Size+0x848ff4>
    8fa0:	21000000 	mrscs	r0, (UNDEF: 0)
    8fa4:	00000094 	muleq	r0, r4, r0
    8fa8:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    8fac:	00040000 	andeq	r0, r4, r0
    8fb0:	00002166 	andeq	r2, r0, r6, ror #2
    8fb4:	04d40104 	ldrbeq	r0, [r4], #260	; 0x104
    8fb8:	9a010000 	bls	48fc0 <__Stack_Size+0x48bc0>
    8fbc:	8200002d 	andhi	r0, r0, #45	; 0x2d
    8fc0:	38000006 	stmdacc	r0, {r1, r2}
    8fc4:	1408002e 	strne	r0, [r8], #-46	; 0x2e
    8fc8:	75000003 	strvc	r0, [r0, #-3]
    8fcc:	0200001c 	andeq	r0, r0, #28
    8fd0:	05e30504 	strbeq	r0, [r3, #1284]!	; 0x504
    8fd4:	02020000 	andeq	r0, r2, #0
    8fd8:	0005b405 	andeq	fp, r5, r5, lsl #8
    8fdc:	06010200 	streq	r0, [r1], -r0, lsl #4
    8fe0:	0000071a 	andeq	r0, r0, sl, lsl r7
    8fe4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    8fe8:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    8fec:	02000000 	andeq	r0, r0, #0
    8ff0:	06450704 	strbeq	r0, [r5], -r4, lsl #14
    8ff4:	75030000 	strvc	r0, [r3, #-0]
    8ff8:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    8ffc:	00005728 	andeq	r5, r0, r8, lsr #14
    9000:	07020200 	streq	r0, [r2, -r0, lsl #4]
    9004:	000007fc 	strdeq	r0, [r0], -ip
    9008:	00387503 	eorseq	r7, r8, r3, lsl #10
    900c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    9010:	01020000 	mrseq	r0, (UNDEF: 2)
    9014:	00071808 	andeq	r1, r7, r8, lsl #16
    9018:	0a9c0400 	beq	fe70a020 <SCS_BASE+0x1e6fc020>
    901c:	2f020000 	svccs	0x00020000
    9020:	0000007a 	andeq	r0, r0, sl, ror r0
    9024:	00004505 	andeq	r4, r0, r5, lsl #10
    9028:	302b0400 	eorcc	r0, fp, r0, lsl #8
    902c:	33020000 	movwcc	r0, #8192	; 0x2000
    9030:	0000008a 	andeq	r0, r0, sl, lsl #1
    9034:	00007a06 	andeq	r7, r0, r6, lsl #20
    9038:	02010700 	andeq	r0, r1, #0, 14
    903c:	0000a439 	andeq	sl, r0, r9, lsr r4
    9040:	0c550800 	mrrceq	8, 0, r0, r5, cr0
    9044:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9048:	00544553 	subseq	r4, r4, r3, asr r5
    904c:	69040001 	stmdbvs	r4, {r0}
    9050:	02000032 	andeq	r0, r0, #50	; 0x32
    9054:	00008f39 	andeq	r8, r0, r9, lsr pc
    9058:	02010700 	andeq	r0, r1, #0, 14
    905c:	0000c43b 	andeq	ip, r0, fp, lsr r4
    9060:	0e210800 	cdpeq	8, 2, cr0, cr1, cr0, {0}
    9064:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9068:	00002064 	andeq	r2, r0, r4, rrx
    906c:	5b040001 	blpl	109078 <__Stack_Size+0x108c78>
    9070:	0200000c 	andeq	r0, r0, #12
    9074:	0000af3b 	andeq	sl, r0, fp, lsr pc
    9078:	07040200 	streq	r0, [r4, -r0, lsl #4]
    907c:	0000063c 	andeq	r0, r0, ip, lsr r6
    9080:	03033c0a 	movweq	r3, #15370	; 0x3c0a
    9084:	01770181 	cmneq	r7, r1, lsl #3
    9088:	b10b0000 	mrslt	r0, (UNDEF: 11)
    908c:	0300002f 	movweq	r0, #47	; 0x2f
    9090:	01870183 	orreq	r0, r7, r3, lsl #3
    9094:	0b000000 	bleq	909c <__Stack_Size+0x8c9c>
    9098:	0000056e 	andeq	r0, r0, lr, ror #10
    909c:	8c018403 	cfstrshi	mvf8, [r1], {3}
    90a0:	08000001 	stmdaeq	r0, {r0}
    90a4:	002f750b 	eoreq	r7, pc, fp, lsl #10
    90a8:	01850300 	orreq	r0, r5, r0, lsl #6
    90ac:	0000019c 	muleq	r0, ip, r1
    90b0:	2e220b80 	vmulcs.f64	d0, d18, d0
    90b4:	86030000 	strhi	r0, [r3], -r0
    90b8:	00018c01 	andeq	r8, r1, r1, lsl #24
    90bc:	8b0c8800 	blhi	32b0c4 <__Stack_Size+0x32acc4>
    90c0:	0300002f 	movweq	r0, #47	; 0x2f
    90c4:	01a10187 			; <UNDEFINED> instruction: 0x01a10187
    90c8:	01000000 	mrseq	r0, (UNDEF: 0)
    90cc:	0005820c 	andeq	r8, r5, ip, lsl #4
    90d0:	01880300 	orreq	r0, r8, r0, lsl #6
    90d4:	0000018c 	andeq	r0, r0, ip, lsl #3
    90d8:	dd0c0108 	stfles	f0, [ip, #-32]	; 0xffffffe0
    90dc:	0300002e 	movweq	r0, #46	; 0x2e
    90e0:	01a60189 			; <UNDEFINED> instruction: 0x01a60189
    90e4:	01800000 	orreq	r0, r0, r0
    90e8:	00058c0c 	andeq	r8, r5, ip, lsl #24
    90ec:	018a0300 	orreq	r0, sl, r0, lsl #6
    90f0:	0000018c 	andeq	r0, r0, ip, lsl #3
    90f4:	b30c0188 	movwlt	r0, #49544	; 0xc188
    90f8:	0300002c 	movweq	r0, #44	; 0x2c
    90fc:	01ab018b 			; <UNDEFINED> instruction: 0x01ab018b
    9100:	02000000 	andeq	r0, r0, #0
    9104:	0005960c 	andeq	r9, r5, ip, lsl #12
    9108:	018c0300 	orreq	r0, ip, r0, lsl #6
    910c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    9110:	490d0208 	stmdbmi	sp, {r3, r9}
    9114:	03005250 	movweq	r5, #592	; 0x250
    9118:	01d0018d 	bicseq	r0, r0, sp, lsl #3
    911c:	03000000 	movweq	r0, #0
    9120:	006f0e00 	rsbeq	r0, pc, r0, lsl #28
    9124:	01870000 	orreq	r0, r7, r0
    9128:	cf0f0000 	svcgt	0x000f0000
    912c:	01000000 	mrseq	r0, (UNDEF: 0)
    9130:	01770500 	cmneq	r7, r0, lsl #10
    9134:	3a0e0000 	bcc	38913c <__Stack_Size+0x388d3c>
    9138:	9c000000 	stcls	0, cr0, [r0], {-0}
    913c:	0f000001 	svceq	0x00000001
    9140:	000000cf 	andeq	r0, r0, pc, asr #1
    9144:	7705001d 	smladvc	r5, sp, r0, r0
    9148:	05000001 	streq	r0, [r0, #-1]
    914c:	00000177 	andeq	r0, r0, r7, ror r1
    9150:	00017705 	andeq	r7, r1, r5, lsl #14
    9154:	01770500 	cmneq	r7, r0, lsl #10
    9158:	3a0e0000 	bcc	389160 <__Stack_Size+0x388d60>
    915c:	c0000000 	andgt	r0, r0, r0
    9160:	0f000001 	svceq	0x00000001
    9164:	000000cf 	andeq	r0, r0, pc, asr #1
    9168:	6f0e003d 	svcvs	0x000e003d
    916c:	d0000000 	andle	r0, r0, r0
    9170:	0f000001 	svceq	0x00000001
    9174:	000000cf 	andeq	r0, r0, pc, asr #1
    9178:	c005000e 	andgt	r0, r5, lr
    917c:	10000001 	andne	r0, r0, r1
    9180:	00002efd 	strdeq	r2, [r0], -sp
    9184:	d6018e03 	strle	r8, [r1], -r3, lsl #28
    9188:	11000000 	mrsne	r0, (UNDEF: 0)
    918c:	01900340 	orrseq	r0, r0, r0, asr #6
    9190:	000002a1 	andeq	r0, r0, r1, lsr #5
    9194:	002dc50b 	eoreq	ip, sp, fp, lsl #10
    9198:	01920300 	orrseq	r0, r2, r0, lsl #6
    919c:	0000007f 	andeq	r0, r0, pc, ror r0
    91a0:	2e1d0b00 	vnmlscs.f64	d0, d13, d0
    91a4:	93030000 	movwls	r0, #12288	; 0x3000
    91a8:	00006f01 	andeq	r6, r0, r1, lsl #30
    91ac:	860b0400 	strhi	r0, [fp], -r0, lsl #8
    91b0:	0300002f 	movweq	r0, #47	; 0x2f
    91b4:	006f0194 	mlseq	pc, r4, r1, r0	; <UNPREDICTABLE>
    91b8:	0b080000 	bleq	2091c0 <__Stack_Size+0x208dc0>
    91bc:	00002ed7 	ldrdeq	r2, [r0], -r7
    91c0:	6f019503 	svcvs	0x00019503
    91c4:	0c000000 	stceq	0, cr0, [r0], {-0}
    91c8:	52435312 	subpl	r5, r3, #1207959552	; 0x48000000
    91cc:	01960300 	orrseq	r0, r6, r0, lsl #6
    91d0:	0000006f 	andeq	r0, r0, pc, rrx
    91d4:	43431210 	movtmi	r1, #12816	; 0x3210
    91d8:	97030052 	smlsdls	r3, r2, r0, r0
    91dc:	00006f01 	andeq	r6, r0, r1, lsl #30
    91e0:	f20b1400 	vshl.s8	d1, d0, d11
    91e4:	0300002e 	movweq	r0, #46	; 0x2e
    91e8:	02b10198 	adcseq	r0, r1, #152, 2	; 0x26
    91ec:	0b180000 	bleq	6091f4 <__Stack_Size+0x608df4>
    91f0:	00002ef7 	strdeq	r2, [r0], -r7
    91f4:	6f019903 	svcvs	0x00019903
    91f8:	24000000 	strcs	r0, [r0], #-0
    91fc:	002eb20b 	eoreq	fp, lr, fp, lsl #4
    9200:	019a0300 	orrseq	r0, sl, r0, lsl #6
    9204:	0000006f 	andeq	r0, r0, pc, rrx
    9208:	2f950b28 	svccs	0x00950b28
    920c:	9b030000 	blls	c9214 <__Stack_Size+0xc8e14>
    9210:	00006f01 	andeq	r6, r0, r1, lsl #30
    9214:	900b2c00 	andls	r2, fp, r0, lsl #24
    9218:	0300002f 	movweq	r0, #47	; 0x2f
    921c:	006f019c 	mlseq	pc, ip, r1, r0	; <UNPREDICTABLE>
    9220:	0b300000 	bleq	c09228 <__Stack_Size+0xc08e28>
    9224:	00002f2b 	andeq	r2, r0, fp, lsr #30
    9228:	6f019d03 	svcvs	0x00019d03
    922c:	34000000 	strcc	r0, [r0], #-0
    9230:	002e890b 	eoreq	r8, lr, fp, lsl #18
    9234:	019e0300 	orrseq	r0, lr, r0, lsl #6
    9238:	0000006f 	andeq	r0, r0, pc, rrx
    923c:	2fac0b38 	svccs	0x00ac0b38
    9240:	9f030000 	svcls	0x00030000
    9244:	00006f01 	andeq	r6, r0, r1, lsl #30
    9248:	0e003c00 	cdpeq	12, 0, cr3, cr0, cr0, {0}
    924c:	0000006f 	andeq	r0, r0, pc, rrx
    9250:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    9254:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    9258:	05000200 	streq	r0, [r0, #-512]	; 0x200
    925c:	000002a1 	andeq	r0, r0, r1, lsr #5
    9260:	002fd210 	eoreq	sp, pc, r0, lsl r2	; <UNPREDICTABLE>
    9264:	01a00300 	lsleq	r0, r0, #6
    9268:	000001e1 	andeq	r0, r0, r1, ror #3
    926c:	1a040413 	bne	10a2c0 <__Stack_Size+0x109ec0>
    9270:	000002fb 	strdeq	r0, [r0], -fp
    9274:	00170b14 	andseq	r0, r7, r4, lsl fp
    9278:	5e1c0400 	cfmulspl	mvf0, mvf12, mvf0
    927c:	00000000 	andeq	r0, r0, r0
    9280:	001a5a14 	andseq	r5, sl, r4, lsl sl
    9284:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    9288:	01000000 	mrseq	r0, (UNDEF: 0)
    928c:	00199414 	andseq	r9, r9, r4, lsl r4
    9290:	5e1e0400 	cfmulspl	mvf0, mvf14, mvf0
    9294:	02000000 	andeq	r0, r0, #0
    9298:	00149714 	andseq	r9, r4, r4, lsl r7
    929c:	c41f0400 	ldrgt	r0, [pc], #-1024	; 92a4 <__Stack_Size+0x8ea4>
    92a0:	03000000 	movweq	r0, #0
    92a4:	13d30400 	bicsne	r0, r3, #0, 8
    92a8:	20040000 	andcs	r0, r4, r0
    92ac:	000002c2 	andeq	r0, r0, r2, asr #5
    92b0:	0030f415 	eorseq	pc, r0, r5, lsl r4	; <UNPREDICTABLE>
    92b4:	38240100 	stmdacc	r4!, {r8}
    92b8:	3408002e 	strcc	r0, [r8], #-46	; 0x2e
    92bc:	01000000 	mrseq	r0, (UNDEF: 0)
    92c0:	00032b9c 	muleq	r3, ip, fp
    92c4:	1daa1600 	stcne	6, cr1, [sl]
    92c8:	26010000 	strcs	r0, [r1], -r0
    92cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    92d0:	000026c1 	andeq	r2, r0, r1, asr #13
    92d4:	30811500 	addcc	r1, r1, r0, lsl #10
    92d8:	3b010000 	blcc	492e0 <__Stack_Size+0x48ee0>
    92dc:	08002e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, sp}
    92e0:	00000030 	andeq	r0, r0, r0, lsr r0
    92e4:	03509c01 	cmpeq	r0, #256	; 0x100
    92e8:	aa160000 	bge	5892f0 <__Stack_Size+0x588ef0>
    92ec:	0100001d 	tsteq	r0, sp, lsl r0
    92f0:	00003a3d 	andeq	r3, r0, sp, lsr sl
    92f4:	0026e000 	eoreq	lr, r6, r0
    92f8:	0b150000 	bleq	549300 <__Stack_Size+0x548f00>
    92fc:	0100001a 	tsteq	r0, sl, lsl r0
    9300:	002e9c61 	eoreq	r9, lr, r1, ror #24
    9304:	00001408 	andeq	r1, r0, r8, lsl #8
    9308:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
    930c:	17000003 	strne	r0, [r0, -r3]
    9310:	00002dcb 	andeq	r2, r0, fp, asr #27
    9314:	003a6101 	eorseq	r6, sl, r1, lsl #2
    9318:	27180000 	ldrcs	r0, [r8, -r0]
    931c:	15000000 	strne	r0, [r0, #-0]
    9320:	00001743 	andeq	r1, r0, r3, asr #14
    9324:	2eb07401 	cdpcs	4, 11, cr7, cr0, cr1, {0}
    9328:	00840800 	addeq	r0, r4, r0, lsl #16
    932c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9330:	000003e3 	andeq	r0, r0, r3, ror #7
    9334:	002cd718 	eoreq	sp, ip, r8, lsl r7
    9338:	e3740100 	cmn	r4, #0, 2
    933c:	01000003 	tsteq	r0, r3
    9340:	2f7a1650 	svccs	0x007a1650
    9344:	76010000 	strvc	r0, [r1], -r0
    9348:	0000003a 	andeq	r0, r0, sl, lsr r0
    934c:	00002739 	andeq	r2, r0, r9, lsr r7
    9350:	00232d16 	eoreq	r2, r3, r6, lsl sp
    9354:	3a760100 	bcc	1d8975c <__Stack_Size+0x1d8935c>
    9358:	95000000 	strls	r0, [r0, #-0]
    935c:	16000027 	strne	r0, [r0], -r7, lsr #32
    9360:	00002c22 	andeq	r2, r0, r2, lsr #24
    9364:	003a7601 	eorseq	r7, sl, r1, lsl #12
    9368:	27cb0000 	strbcs	r0, [fp, r0]
    936c:	46160000 	ldrmi	r0, [r6], -r0
    9370:	0100002d 	tsteq	r0, sp, lsr #32
    9374:	00003a77 	andeq	r3, r0, r7, ror sl
    9378:	00280600 	eoreq	r0, r8, r0, lsl #12
    937c:	2f311600 	svccs	0x00311600
    9380:	77010000 	strvc	r0, [r1, -r0]
    9384:	0000003a 	andeq	r0, r0, sl, lsr r0
    9388:	0000284f 	andeq	r2, r0, pc, asr #16
    938c:	fb041900 	blx	10f796 <__Stack_Size+0x10f396>
    9390:	15000002 	strne	r0, [r0, #-2]
    9394:	00002f65 	andeq	r2, r0, r5, ror #30
    9398:	2f34a801 	svccs	0x0034a801
    939c:	000c0800 	andeq	r0, ip, r0, lsl #16
    93a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    93a4:	0000040c 	andeq	r0, r0, ip, lsl #8
    93a8:	002cd718 	eoreq	sp, ip, r8, lsl r7
    93ac:	e3a80100 			; <UNDEFINED> instruction: 0xe3a80100
    93b0:	01000003 	tsteq	r0, r3
    93b4:	36150050 			; <UNDEFINED> instruction: 0x36150050
    93b8:	0100002d 	tsteq	r0, sp, lsr #32
    93bc:	002f40b8 	strhteq	r4, [pc], -r8
    93c0:	00000408 	andeq	r0, r0, r8, lsl #8
    93c4:	2b9c0100 	blcs	fe7097cc <SCS_BASE+0x1e6fb7cc>
    93c8:	1a000004 	bne	93e0 <__Stack_Size+0x8fe0>
    93cc:	08002f44 	stmdaeq	r0, {r2, r6, r8, r9, sl, fp, sp}
    93d0:	0000092f 	andeq	r0, r0, pc, lsr #18
    93d4:	2d4d1500 	cfstr64cs	mvdx1, [sp, #-0]
    93d8:	c4010000 	strgt	r0, [r1], #-0
    93dc:	08002f44 	stmdaeq	r0, {r2, r6, r8, r9, sl, fp, sp}
    93e0:	00000004 	andeq	r0, r0, r4
    93e4:	044a9c01 	strbeq	r9, [sl], #-3073	; 0xc01
    93e8:	481a0000 	ldmdami	sl, {}	; <UNPREDICTABLE>
    93ec:	3608002f 	strcc	r0, [r8], -pc, lsr #32
    93f0:	00000009 	andeq	r0, r0, r9
    93f4:	002f9a15 	eoreq	r9, pc, r5, lsl sl	; <UNPREDICTABLE>
    93f8:	48d00100 	ldmmi	r0, {r8}^
    93fc:	0408002f 	streq	r0, [r8], #-47	; 0x2f
    9400:	01000000 	mrseq	r0, (UNDEF: 0)
    9404:	0004699c 	muleq	r4, ip, r9
    9408:	2f4c1a00 	svccs	0x004c1a00
    940c:	093d0800 	ldmdbeq	sp!, {fp}
    9410:	15000000 	strne	r0, [r0, #-0]
    9414:	00002dde 	ldrdeq	r2, [r0], -lr
    9418:	2f4cdc01 	svccs	0x004cdc01
    941c:	00040800 	andeq	r0, r4, r0, lsl #16
    9420:	9c010000 	stcls	0, cr0, [r1], {-0}
    9424:	00000488 	andeq	r0, r0, r8, lsl #9
    9428:	002f501a 	eoreq	r5, pc, sl, lsl r0	; <UNPREDICTABLE>
    942c:	00094408 	andeq	r4, r9, r8, lsl #8
    9430:	76150000 	ldrvc	r0, [r5], -r0
    9434:	0100002e 	tsteq	r0, lr, lsr #32
    9438:	002f50ea 	eoreq	r5, pc, sl, ror #1
    943c:	00000608 	andeq	r0, r0, r8, lsl #12
    9440:	c09c0100 	addsgt	r0, ip, r0, lsl #2
    9444:	17000004 	strne	r0, [r0, -r4]
    9448:	00003090 	muleq	r0, r0, r0
    944c:	003aea01 	eorseq	lr, sl, r1, lsl #20
    9450:	28890000 	stmcs	r9, {}	; <UNPREDICTABLE>
    9454:	561b0000 	ldrpl	r0, [fp], -r0
    9458:	4b08002f 	blmi	20951c <__Stack_Size+0x20911c>
    945c:	1c000009 	stcne	0, cr0, [r0], {9}
    9460:	f3055001 	vhadd.u8	d5, d5, d1
    9464:	24345001 	ldrtcs	r5, [r4], #-1
    9468:	0a1d0000 	beq	749470 <__Stack_Size+0x749070>
    946c:	0100002f 	tsteq	r0, pc, lsr #32
    9470:	00003af9 	strdeq	r3, [r0], -r9
    9474:	002f5600 	eoreq	r5, pc, r0, lsl #12
    9478:	00000408 	andeq	r0, r0, r8, lsl #8
    947c:	e39c0100 	orrs	r0, ip, #0, 2
    9480:	1a000004 	bne	9498 <__Stack_Size+0x9098>
    9484:	08002f5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp}
    9488:	0000095c 	andeq	r0, r0, ip, asr r9
    948c:	2ce71e00 	stclcs	14, cr1, [r7]
    9490:	05010000 	streq	r0, [r1, #-0]
    9494:	00004c01 	andeq	r4, r0, r1, lsl #24
    9498:	002f5a00 	eoreq	r5, pc, r0, lsl #20
    949c:	00000e08 	andeq	r0, r0, r8, lsl #28
    94a0:	1f9c0100 	svcne	0x009c0100
    94a4:	0000305e 	andeq	r3, r0, lr, asr r0
    94a8:	a4011201 	strge	r1, [r1], #-513	; 0x201
    94ac:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    94b0:	2008002f 	andcs	r0, r8, pc, lsr #32
    94b4:	01000000 	mrseq	r0, (UNDEF: 0)
    94b8:	0005449c 	muleq	r5, ip, r4
    94bc:	170b2000 	strne	r2, [fp, -r0]
    94c0:	12010000 	andne	r0, r1, #0
    94c4:	00005e01 	andeq	r5, r0, r1, lsl #28
    94c8:	0028aa00 	eoreq	sl, r8, r0, lsl #20
    94cc:	31002100 	mrscc	r2, (UNDEF: 16)
    94d0:	14010000 	strne	r0, [r1], #-0
    94d4:	0000a401 	andeq	sl, r0, r1, lsl #8
    94d8:	0028cb00 	eoreq	ip, r8, r0, lsl #22
    94dc:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    94e0:	15010070 	strne	r0, [r1, #-112]	; 0x70
    94e4:	00003a01 	andeq	r3, r0, r1, lsl #20
    94e8:	0028f200 	eoreq	pc, r8, r0, lsl #4
    94ec:	8e230000 	cdphi	0, 2, cr0, cr3, cr0, {0}
    94f0:	0100002e 	tsteq	r0, lr, lsr #32
    94f4:	2f88012e 	svccs	0x0088012e
    94f8:	000c0800 	andeq	r0, ip, r0, lsl #16
    94fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    9500:	00000569 	andeq	r0, r0, r9, ror #10
    9504:	00170b24 	andseq	r0, r7, r4, lsr #22
    9508:	012e0100 			; <UNDEFINED> instruction: 0x012e0100
    950c:	0000005e 	andeq	r0, r0, lr, asr r0
    9510:	23005001 	movwcs	r5, #1
    9514:	00002cb8 			; <UNDEFINED> instruction: 0x00002cb8
    9518:	94013d01 	strls	r3, [r1], #-3329	; 0xd01
    951c:	1808002f 	stmdane	r8, {r0, r1, r2, r3, r5}
    9520:	01000000 	mrseq	r0, (UNDEF: 0)
    9524:	0005909c 	muleq	r5, ip, r0
    9528:	170b2000 	strne	r2, [fp, -r0]
    952c:	3d010000 	stccc	0, cr0, [r1, #-0]
    9530:	00005e01 	andeq	r5, r0, r1, lsl #28
    9534:	00291100 	eoreq	r1, r9, r0, lsl #2
    9538:	f21e0000 	vhadd.s16	d0, d14, d0
    953c:	0100002d 	tsteq	r0, sp, lsr #32
    9540:	004c014d 	subeq	r0, ip, sp, asr #2
    9544:	2fac0000 	svccs	0x00ac0000
    9548:	00100800 	andseq	r0, r0, r0, lsl #16
    954c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9550:	0030d21f 	eorseq	sp, r0, pc, lsl r2
    9554:	015a0100 	cmpeq	sl, r0, lsl #2
    9558:	000000a4 	andeq	r0, r0, r4, lsr #1
    955c:	08002fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp}
    9560:	00000020 	andeq	r0, r0, r0, lsr #32
    9564:	05f19c01 	ldrbeq	r9, [r1, #3073]!	; 0xc01
    9568:	0b200000 	bleq	809570 <__Stack_Size+0x809170>
    956c:	01000017 	tsteq	r0, r7, lsl r0
    9570:	005e015a 	subseq	r0, lr, sl, asr r1
    9574:	29320000 	ldmdbcs	r2!, {}	; <UNPREDICTABLE>
    9578:	a9210000 	stmdbge	r1!, {}	; <UNPREDICTABLE>
    957c:	01000030 	tsteq	r0, r0, lsr r0
    9580:	00a4015c 	adceq	r0, r4, ip, asr r1
    9584:	29530000 	ldmdbcs	r3, {}^	; <UNPREDICTABLE>
    9588:	74220000 	strtvc	r0, [r2], #-0
    958c:	0100706d 	tsteq	r0, sp, rrx
    9590:	003a015d 	eorseq	r0, sl, sp, asr r1
    9594:	297a0000 	ldmdbcs	sl!, {}^	; <UNPREDICTABLE>
    9598:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    959c:	00002dbd 			; <UNDEFINED> instruction: 0x00002dbd
    95a0:	3a017701 	bcc	671ac <__Stack_Size+0x66dac>
    95a4:	dc000000 	stcle	0, cr0, [r0], {-0}
    95a8:	0c08002f 	stceq	0, cr0, [r8], {47}	; 0x2f
    95ac:	01000000 	mrseq	r0, (UNDEF: 0)
    95b0:	159d239c 	ldrne	r2, [sp, #924]	; 0x39c
    95b4:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    95b8:	002fe801 	eoreq	lr, pc, r1, lsl #16
    95bc:	00001408 	andeq	r1, r0, r8, lsl #8
    95c0:	3e9c0100 	fmlcce	f0, f4, f0
    95c4:	20000006 	andcs	r0, r0, r6
    95c8:	0000309c 	muleq	r0, ip, r0
    95cc:	3a018901 	bcc	6b9d8 <__Stack_Size+0x6b5d8>
    95d0:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    95d4:	20000029 	andcs	r0, r0, r9, lsr #32
    95d8:	00002378 	andeq	r2, r0, r8, ror r3
    95dc:	3a018901 	bcc	6b9e8 <__Stack_Size+0x6b5e8>
    95e0:	ba000000 	blt	95e8 <__Stack_Size+0x91e8>
    95e4:	00000029 	andeq	r0, r0, r9, lsr #32
    95e8:	000caa25 	andeq	sl, ip, r5, lsr #20
    95ec:	01990100 	orrseq	r0, r9, r0, lsl #2
    95f0:	08002ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp}
    95f4:	00000010 	andeq	r0, r0, r0, lsl r0
    95f8:	3a259c01 	bcc	970604 <__Stack_Size+0x970204>
    95fc:	0100002e 	tsteq	r0, lr, lsr #32
    9600:	300c01a5 	andcc	r0, ip, r5, lsr #3
    9604:	00100800 	andseq	r0, r0, r0, lsl #16
    9608:	9c010000 	stcls	0, cr0, [r1], {-0}
    960c:	002f5123 	eoreq	r5, pc, r3, lsr #2
    9610:	01b80100 			; <UNDEFINED> instruction: 0x01b80100
    9614:	0800301c 	stmdaeq	r0, {r2, r3, r4, ip, sp}
    9618:	00000018 	andeq	r0, r0, r8, lsl r0
    961c:	06979c01 	ldreq	r9, [r7], r1, lsl #24
    9620:	c5200000 	strgt	r0, [r0, #-0]!
    9624:	01000030 	tsteq	r0, r0, lsr r0
    9628:	005e01b8 	ldrheq	r0, [lr], #-24	; 0xffffffe8
    962c:	29db0000 	ldmibcs	fp, {}^	; <UNPREDICTABLE>
    9630:	33240000 			; <UNDEFINED> instruction: 0x33240000
    9634:	01000011 	tsteq	r0, r1, lsl r0
    9638:	00c401b8 	strheq	r0, [r4], #24
    963c:	51010000 	mrspl	r0, (UNDEF: 1)
    9640:	2f382300 	svccs	0x00382300
    9644:	d6010000 	strle	r0, [r1], -r0
    9648:	00303401 	eorseq	r3, r0, r1, lsl #8
    964c:	00002008 	andeq	r2, r0, r8
    9650:	de9c0100 	fmllee	f0, f4, f0
    9654:	20000006 	andcs	r0, r0, r6
    9658:	00002e0f 	andeq	r2, r0, pc, lsl #28
    965c:	3a01d601 	bcc	7ee68 <__Stack_Size+0x7ea68>
    9660:	15000000 	strne	r0, [r0, #-0]
    9664:	2000002a 	andcs	r0, r0, sl, lsr #32
    9668:	00001133 	andeq	r1, r0, r3, lsr r1
    966c:	c401d601 	strgt	sp, [r1], #-1537	; 0x601
    9670:	36000000 	strcc	r0, [r0], -r0
    9674:	2100002a 	tstcs	r0, sl, lsr #32
    9678:	0000232d 	andeq	r2, r0, sp, lsr #6
    967c:	3a01d801 	bcc	7f688 <__Stack_Size+0x7f288>
    9680:	70000000 	andvc	r0, r0, r0
    9684:	0000002a 	andeq	r0, r0, sl, lsr #32
    9688:	002d6c23 	eoreq	r6, sp, r3, lsr #24
    968c:	01fe0100 	mvnseq	r0, r0, lsl #2
    9690:	08003054 	stmdaeq	r0, {r2, r4, r6, ip, sp}
    9694:	0000004c 	andeq	r0, r0, ip, asr #32
    9698:	07659c01 	strbeq	r9, [r5, -r1, lsl #24]!
    969c:	0f200000 	svceq	0x00200000
    96a0:	0100002e 	tsteq	r0, lr, lsr #32
    96a4:	003a01fe 	ldrshteq	r0, [sl], -lr
    96a8:	2ab80000 	bcs	fee096b0 <SCS_BASE+0x1edfb6b0>
    96ac:	3e200000 	cdpcc	0, 2, cr0, cr0, cr0, {0}
    96b0:	01000030 	tsteq	r0, r0, lsr r0
    96b4:	005e01fe 	ldrsheq	r0, [lr], #-30	; 0xffffffe2
    96b8:	2ad90000 	bcs	ff6496c0 <SCS_BASE+0x1f63b6c0>
    96bc:	1d200000 	stcne	0, cr0, [r0, #-0]
    96c0:	0100002d 	tsteq	r0, sp, lsr #32
    96c4:	005e01ff 	ldrsheq	r0, [lr], #-31	; 0xffffffe1
    96c8:	2afa0000 	bcs	ffe896d0 <SCS_BASE+0x1fe7b6d0>
    96cc:	53210000 			; <UNDEFINED> instruction: 0x53210000
    96d0:	0100002c 	tsteq	r0, ip, lsr #32
    96d4:	003a0201 	eorseq	r0, sl, r1, lsl #4
    96d8:	2b1b0000 	blcs	6c96e0 <__Stack_Size+0x6c92e0>
    96dc:	de210000 	cdple	0, 2, cr0, cr1, cr0, {0}
    96e0:	0100002f 	tsteq	r0, pc, lsr #32
    96e4:	003a0201 	eorseq	r0, sl, r1, lsl #4
    96e8:	2b580000 	blcs	16096f0 <__Stack_Size+0x16092f0>
    96ec:	b9210000 	stmdblt	r1!, {}	; <UNPREDICTABLE>
    96f0:	01000030 	tsteq	r0, r0, lsr r0
    96f4:	003a0201 	eorseq	r0, sl, r1, lsl #4
    96f8:	2b880000 	blcs	fe209700 <SCS_BASE+0x1e1fb700>
    96fc:	7a210000 	bvc	849704 <__Stack_Size+0x849304>
    9700:	0100002f 	tsteq	r0, pc, lsr #32
    9704:	003a0202 	eorseq	r0, sl, r2, lsl #4
    9708:	2bac0000 	blcs	feb09710 <SCS_BASE+0x1eafb710>
    970c:	1f000000 	svcne	0x00000000
    9710:	00002fe3 	andeq	r2, r0, r3, ror #31
    9714:	a4022801 	strge	r2, [r2], #-2049	; 0x801
    9718:	a0000000 	andge	r0, r0, r0
    971c:	1c080030 	stcne	0, cr0, [r8], {48}	; 0x30
    9720:	01000000 	mrseq	r0, (UNDEF: 0)
    9724:	0007c09c 	muleq	r7, ip, r0
    9728:	2e0f2000 	cdpcs	0, 0, cr2, cr15, cr0, {0}
    972c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    9730:	00003a02 	andeq	r3, r0, r2, lsl #20
    9734:	002bf100 	eoreq	pc, fp, r0, lsl #2
    9738:	24382100 	ldrtcs	r2, [r8], #-256	; 0x100
    973c:	2a010000 	bcs	49744 <__Stack_Size+0x49344>
    9740:	0000a402 	andeq	sl, r0, r2, lsl #8
    9744:	002c1200 	eoreq	r1, ip, r0, lsl #4
    9748:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    974c:	2b010070 	blcs	49914 <__Stack_Size+0x49514>
    9750:	00003a02 	andeq	r3, r0, r2, lsl #20
    9754:	002c3900 	eoreq	r3, ip, r0, lsl #18
    9758:	2eab2100 	fdvcse	f2, f3, f0
    975c:	2b010000 	blcs	49764 <__Stack_Size+0x49364>
    9760:	00003a02 	andeq	r3, r0, r2, lsl #20
    9764:	002c6800 	eoreq	r6, ip, r0, lsl #16
    9768:	b7230000 	strlt	r0, [r3, -r0]!
    976c:	0100002e 	tsteq	r0, lr, lsr #32
    9770:	30bc024e 	adcscc	r0, ip, lr, asr #4
    9774:	00180800 	andseq	r0, r8, r0, lsl #16
    9778:	9c010000 	stcls	0, cr0, [r1], {-0}
    977c:	000007f7 	strdeq	r0, [r0], -r7
    9780:	002e0f20 	eoreq	r0, lr, r0, lsr #30
    9784:	024e0100 	subeq	r0, lr, #0, 2
    9788:	0000003a 	andeq	r0, r0, sl, lsr r0
    978c:	00002cb1 			; <UNDEFINED> instruction: 0x00002cb1
    9790:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    9794:	02500100 	subseq	r0, r0, #0, 2
    9798:	0000003a 	andeq	r0, r0, sl, lsr r0
    979c:	00002cd2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    97a0:	30092300 	andcc	r2, r9, r0, lsl #6
    97a4:	66010000 	strvs	r0, [r1], -r0
    97a8:	0030d402 	eorseq	sp, r0, r2, lsl #8
    97ac:	00001808 	andeq	r1, r0, r8, lsl #16
    97b0:	2e9c0100 	fmlcse	f0, f4, f0
    97b4:	20000008 	andcs	r0, r0, r8
    97b8:	00002e0f 	andeq	r2, r0, pc, lsl #28
    97bc:	3a026601 	bcc	a2fc8 <__Stack_Size+0xa2bc8>
    97c0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    97c4:	2200002c 	andcs	r0, r0, #44	; 0x2c
    97c8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    97cc:	3a026801 	bcc	a37d8 <__Stack_Size+0xa33d8>
    97d0:	15000000 	strne	r0, [r0, #-0]
    97d4:	0000002d 	andeq	r0, r0, sp, lsr #32
    97d8:	002e511f 	eoreq	r5, lr, pc, lsl r1
    97dc:	02840100 	addeq	r0, r4, #0, 2
    97e0:	000000a4 	andeq	r0, r0, r4, lsr #1
    97e4:	080030ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp}
    97e8:	0000001c 	andeq	r0, r0, ip, lsl r0
    97ec:	08899c01 	stmeq	r9, {r0, sl, fp, ip, pc}
    97f0:	0f200000 	svceq	0x00200000
    97f4:	0100002e 	tsteq	r0, lr, lsr #32
    97f8:	003a0284 	eorseq	r0, sl, r4, lsl #5
    97fc:	2d440000 	stclcs	0, cr0, [r4, #-0]
    9800:	38210000 	stmdacc	r1!, {}	; <UNPREDICTABLE>
    9804:	01000024 	tsteq	r0, r4, lsr #32
    9808:	00a40286 	adceq	r0, r4, r6, lsl #5
    980c:	2d650000 	stclcs	0, cr0, [r5, #-0]
    9810:	74220000 	strtvc	r0, [r2], #-0
    9814:	0100706d 	tsteq	r0, sp, rrx
    9818:	003a0288 	eorseq	r0, sl, r8, lsl #5
    981c:	2d8c0000 	stccs	0, cr0, [ip]
    9820:	ab210000 	blge	849828 <__Stack_Size+0x849428>
    9824:	0100002e 	tsteq	r0, lr, lsr #32
    9828:	003a0288 	eorseq	r0, sl, r8, lsl #5
    982c:	2dbb0000 	ldccs	0, cr0, [fp]
    9830:	1f000000 	svcne	0x00000000
    9834:	00002fb6 			; <UNDEFINED> instruction: 0x00002fb6
    9838:	3a02ac01 	bcc	b4844 <__Stack_Size+0xb4444>
    983c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9840:	30080031 	andcc	r0, r8, r1, lsr r0
    9844:	01000000 	mrseq	r0, (UNDEF: 0)
    9848:	0008e49c 	muleq	r8, ip, r4
    984c:	2e0f2000 	cdpcs	0, 0, cr2, cr15, cr0, {0}
    9850:	ac010000 	stcge	0, cr0, [r1], {-0}
    9854:	00003a02 	andeq	r3, r0, r2, lsl #20
    9858:	002e0400 	eoreq	r0, lr, r0, lsl #8
    985c:	30312100 	eorscc	r2, r1, r0, lsl #2
    9860:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    9864:	00003a02 	andeq	r3, r0, r2, lsl #20
    9868:	002e5700 	eoreq	r5, lr, r0, lsl #14
    986c:	232d2100 			; <UNDEFINED> instruction: 0x232d2100
    9870:	af010000 	svcge	0x00010000
    9874:	00003a02 	andeq	r3, r0, r2, lsl #20
    9878:	002ea400 	eoreq	sl, lr, r0, lsl #8
    987c:	2eab2100 	fdvcse	f2, f3, f0
    9880:	af010000 	svcge	0x00010000
    9884:	00003a02 	andeq	r3, r0, r2, lsl #20
    9888:	002ef300 	eoreq	pc, lr, r0, lsl #6
    988c:	081f0000 	ldmdaeq	pc, {}	; <UNPREDICTABLE>
    9890:	0100002d 	tsteq	r0, sp, lsr #32
    9894:	003a02da 	ldrsbteq	r0, [sl], -sl
    9898:	31380000 	teqcc	r8, r0
    989c:	00140800 	andseq	r0, r4, r0, lsl #16
    98a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    98a4:	0000092f 	andeq	r0, r0, pc, lsr #18
    98a8:	002e0f20 	eoreq	r0, lr, r0, lsr #30
    98ac:	02da0100 	sbcseq	r0, sl, #0, 2
    98b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    98b4:	00002f70 	andeq	r2, r0, r0, ror pc
    98b8:	002d5f21 	eoreq	r5, sp, r1, lsr #30
    98bc:	02dc0100 	sbcseq	r0, ip, #0, 2
    98c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    98c4:	00002f91 	muleq	r0, r1, pc	; <UNPREDICTABLE>
    98c8:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    98cc:	02dd0100 	sbcseq	r0, sp, #0, 2
    98d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    98d4:	00002fb0 			; <UNDEFINED> instruction: 0x00002fb0
    98d8:	174d2600 	strbne	r2, [sp, -r0, lsl #12]
    98dc:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
    98e0:	001ab326 	andseq	fp, sl, r6, lsr #6
    98e4:	26280500 	strtcs	r0, [r8], -r0, lsl #10
    98e8:	00002e2b 	andeq	r2, r0, fp, lsr #28
    98ec:	1a262c05 	bne	994908 <__Stack_Size+0x994508>
    98f0:	0500002f 	streq	r0, [r0, #-47]	; 0x2f
    98f4:	2ee2272b 	cdpcs	7, 14, cr2, cr2, cr11, {1}
    98f8:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    98fc:	0000095c 	andeq	r0, r0, ip, asr r9
    9900:	00003a28 	andeq	r3, r0, r8, lsr #20
    9904:	8d290000 	stchi	0, cr0, [r9, #-0]
    9908:	0500002d 	streq	r0, [r0, #-45]	; 0x2d
    990c:	00003a2f 	andeq	r3, r0, pc, lsr #20
    9910:	02c20000 	sbceq	r0, r2, #0
    9914:	00040000 	andeq	r0, r4, r0
    9918:	000023d3 	ldrdeq	r2, [r0], -r3
    991c:	04d40104 	ldrbeq	r0, [r4], #260	; 0x104
    9920:	7a010000 	bvc	49928 <__Stack_Size+0x49528>
    9924:	82000031 	andhi	r0, r0, #49	; 0x31
    9928:	4c000006 	stcmi	0, cr0, [r0], {6}
    992c:	c8080031 	stmdagt	r8, {r0, r4, r5}
    9930:	47000000 	strmi	r0, [r0, -r0]
    9934:	0200001e 	andeq	r0, r0, #30
    9938:	05e30504 	strbeq	r0, [r3, #1284]!	; 0x504
    993c:	02020000 	andeq	r0, r2, #0
    9940:	0005b405 	andeq	fp, r5, r5, lsl #8
    9944:	06010200 	streq	r0, [r1], -r0, lsl #4
    9948:	0000071a 	andeq	r0, r0, sl, lsl r7
    994c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    9950:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    9954:	02000000 	andeq	r0, r0, #0
    9958:	06450704 	strbeq	r0, [r5], -r4, lsl #14
    995c:	02020000 	andeq	r0, r2, #0
    9960:	0007fc07 	andeq	pc, r7, r7, lsl #24
    9964:	38750300 	ldmdacc	r5!, {r8, r9}^
    9968:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    996c:	02000000 	andeq	r0, r0, #0
    9970:	07180801 	ldreq	r0, [r8, -r1, lsl #16]
    9974:	9c040000 	stcls	0, cr0, [r4], {-0}
    9978:	0200000a 	andeq	r0, r0, #10
    997c:	00006f2f 	andeq	r6, r0, pc, lsr #30
    9980:	00450500 	subeq	r0, r5, r0, lsl #10
    9984:	01060000 	mrseq	r0, (UNDEF: 6)
    9988:	00893902 	addeq	r3, r9, r2, lsl #18
    998c:	55070000 	strpl	r0, [r7, #-0]
    9990:	0000000c 	andeq	r0, r0, ip
    9994:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    9998:	04000100 	streq	r0, [r0], #-256	; 0x100
    999c:	000017ed 	andeq	r1, r0, sp, ror #15
    99a0:	00743902 	rsbseq	r3, r4, r2, lsl #18
    99a4:	01060000 	mrseq	r0, (UNDEF: 6)
    99a8:	00a93b02 	adceq	r3, r9, r2, lsl #22
    99ac:	21070000 	mrscs	r0, (UNDEF: 7)
    99b0:	0000000e 	andeq	r0, r0, lr
    99b4:	00206407 	eoreq	r6, r0, r7, lsl #8
    99b8:	04000100 	streq	r0, [r0], #-256	; 0x100
    99bc:	00000c5b 	andeq	r0, r0, fp, asr ip
    99c0:	00943b02 	addseq	r3, r4, r2, lsl #22
    99c4:	04020000 	streq	r0, [r2], #-0
    99c8:	00063c07 	andeq	r3, r6, r7, lsl #24
    99cc:	03080900 	movweq	r0, #35072	; 0x8900
    99d0:	00de01a3 	sbcseq	r0, lr, r3, lsr #3
    99d4:	430a0000 	movwmi	r0, #40960	; 0xa000
    99d8:	a5030052 	strge	r0, [r3, #-82]	; 0x52
    99dc:	00006401 	andeq	r6, r0, r1, lsl #8
    99e0:	430a0000 	movwmi	r0, #40960	; 0xa000
    99e4:	03005253 	movweq	r5, #595	; 0x253
    99e8:	006401a6 	rsbeq	r0, r4, r6, lsr #3
    99ec:	00040000 	andeq	r0, r4, r0
    99f0:	0031630b 	eorseq	r6, r1, fp, lsl #6
    99f4:	01a70300 			; <UNDEFINED> instruction: 0x01a70300
    99f8:	000000bb 	strheq	r0, [r0], -fp
    99fc:	0031340c 	eorseq	r3, r1, ip, lsl #8
    9a00:	4c430100 	stfmie	f0, [r3], {-0}
    9a04:	1a080031 	bne	209ad0 <__Stack_Size+0x2096d0>
    9a08:	01000000 	mrseq	r0, (UNDEF: 0)
    9a0c:	0001309c 	muleq	r1, ip, r0
    9a10:	31580d00 	cmpcc	r8, r0, lsl #26
    9a14:	02a00800 	adceq	r0, r0, #0, 16
    9a18:	01190000 	tsteq	r9, r0
    9a1c:	010e0000 	mrseq	r0, (UNDEF: 14)
    9a20:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    9a24:	40035001 	andmi	r5, r3, r1
    9a28:	0f002448 	svceq	0x00002448
    9a2c:	08003166 	stmdaeq	r0, {r1, r2, r5, r6, r8, ip, sp}
    9a30:	000002a0 	andeq	r0, r0, r0, lsr #5
    9a34:	0151010e 	cmpeq	r1, lr, lsl #2
    9a38:	50010e30 	andpl	r0, r1, r0, lsr lr
    9a3c:	24484003 	strbcs	r4, [r8], #-3
    9a40:	450c0000 	strmi	r0, [ip, #-0]
    9a44:	01000014 	tsteq	r0, r4, lsl r0
    9a48:	00316651 	eorseq	r6, r1, r1, asr r6
    9a4c:	00000a08 	andeq	r0, r0, r8, lsl #20
    9a50:	539c0100 	orrspl	r0, ip, #0, 2
    9a54:	10000001 	andne	r0, r0, r1
    9a58:	00001133 	andeq	r1, r0, r3, lsr r1
    9a5c:	00a95101 	adceq	r5, r9, r1, lsl #2
    9a60:	50010000 	andpl	r0, r1, r0
    9a64:	316f0c00 	cmncc	pc, r0, lsl #24
    9a68:	61010000 	mrsvs	r0, (UNDEF: 1)
    9a6c:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
    9a70:	0000000c 	andeq	r0, r0, ip
    9a74:	01769c01 	cmneq	r6, r1, lsl #24
    9a78:	33100000 	tstcc	r0, #0
    9a7c:	01000011 	tsteq	r0, r1, lsl r0
    9a80:	0000a961 	andeq	sl, r0, r1, ror #18
    9a84:	00500100 	subseq	r0, r0, r0, lsl #2
    9a88:	00319c0c 	eorseq	r9, r1, ip, lsl #24
    9a8c:	7c7a0100 	ldfvce	f0, [sl], #-0
    9a90:	14080031 	strne	r0, [r8], #-49	; 0x31
    9a94:	01000000 	mrseq	r0, (UNDEF: 0)
    9a98:	0001aa9c 	muleq	r1, ip, sl
    9a9c:	314d1100 	mrscc	r1, (UNDEF: 93)
    9aa0:	7a010000 	bvc	49aa8 <__Stack_Size+0x496a8>
    9aa4:	0000003a 	andeq	r0, r0, sl, lsr r0
    9aa8:	00002fdb 	ldrdeq	r2, [r0], -fp
    9aac:	00232d12 	eoreq	r2, r3, r2, lsl sp
    9ab0:	3a7c0100 	bcc	1f09eb8 <__Stack_Size+0x1f09ab8>
    9ab4:	fc000000 	stc2	0, cr0, [r0], {-0}
    9ab8:	0000002f 	andeq	r0, r0, pc, lsr #32
    9abc:	0032040c 	eorseq	r0, r2, ip, lsl #8
    9ac0:	90950100 	addsls	r0, r5, r0, lsl #2
    9ac4:	0c080031 	stceq	0, cr0, [r8], {49}	; 0x31
    9ac8:	01000000 	mrseq	r0, (UNDEF: 0)
    9acc:	0001cd9c 	muleq	r1, ip, sp
    9ad0:	11331000 	teqne	r3, r0
    9ad4:	95010000 	strls	r0, [r1, #-0]
    9ad8:	000000a9 	andeq	r0, r0, r9, lsr #1
    9adc:	0c005001 	stceq	0, cr5, [r0], {1}
    9ae0:	000031cd 	andeq	r3, r0, sp, asr #3
    9ae4:	319cad01 	orrscc	sl, ip, r1, lsl #26
    9ae8:	002c0800 	eoreq	r0, ip, r0, lsl #16
    9aec:	9c010000 	stcls	0, cr0, [r1], {-0}
    9af0:	00000222 	andeq	r0, r0, r2, lsr #4
    9af4:	00313f11 	eorseq	r3, r1, r1, lsl pc
    9af8:	3aad0100 	bcc	feb49f00 <SCS_BASE+0x1eb3bf00>
    9afc:	26000000 	strcs	r0, [r0], -r0
    9b00:	11000030 	tstne	r0, r0, lsr r0
    9b04:	000031f6 	strdeq	r3, [r0], -r6
    9b08:	0053ad01 	subseq	sl, r3, r1, lsl #26
    9b0c:	30470000 	subcc	r0, r7, r0
    9b10:	2d120000 	ldccs	0, cr0, [r2, #-0]
    9b14:	01000023 	tsteq	r0, r3, lsr #32
    9b18:	00003aaf 	andeq	r3, r0, pc, lsr #21
    9b1c:	00308100 	eorseq	r8, r0, r0, lsl #2
    9b20:	31bc1300 			; <UNDEFINED> instruction: 0x31bc1300
    9b24:	02b70800 	adcseq	r0, r7, #0, 16
    9b28:	c0130000 	andsgt	r0, r3, r0
    9b2c:	be080031 	mcrlt	0, 0, r0, cr8, cr1, {1}
    9b30:	00000002 	andeq	r0, r0, r2
    9b34:	0031110c 	eorseq	r1, r1, ip, lsl #2
    9b38:	c8d80100 	ldmgt	r8, {r8}^
    9b3c:	28080031 	stmdacs	r8, {r0, r4, r5}
    9b40:	01000000 	mrseq	r0, (UNDEF: 0)
    9b44:	0002419c 	muleq	r2, ip, r1
    9b48:	31e81300 	mvncc	r1, r0, lsl #6
    9b4c:	02b70800 	adcseq	r0, r7, #0, 16
    9b50:	14000000 	strne	r0, [r0], #-0
    9b54:	000031af 	andeq	r3, r0, pc, lsr #3
    9b58:	0089f201 	addeq	pc, r9, r1, lsl #4
    9b5c:	31f00000 	mvnscc	r0, r0
    9b60:	00140800 	andseq	r0, r4, r0, lsl #16
    9b64:	9c010000 	stcls	0, cr0, [r1], {-0}
    9b68:	00000279 	andeq	r0, r0, r9, ror r2
    9b6c:	00315a11 	eorseq	r5, r1, r1, lsl sl
    9b70:	3af20100 	bcc	ffc89f78 <SCS_BASE+0x1fc7bf78>
    9b74:	b6000000 	strlt	r0, [r0], -r0
    9b78:	12000030 	andne	r0, r0, #48	; 0x30
    9b7c:	00002438 	andeq	r2, r0, r8, lsr r4
    9b80:	0089f401 	addeq	pc, r9, r1, lsl #8
    9b84:	30d70000 	sbcscc	r0, r7, r0
    9b88:	15000000 	strne	r0, [r0, #-0]
    9b8c:	00003126 	andeq	r3, r0, r6, lsr #2
    9b90:	04011001 	streq	r1, [r1], #-1
    9b94:	10080032 	andne	r0, r8, r2, lsr r0
    9b98:	01000000 	mrseq	r0, (UNDEF: 0)
    9b9c:	0002a09c 	muleq	r2, ip, r0
    9ba0:	315a1600 	cmpcc	sl, r0, lsl #12
    9ba4:	10010000 	andne	r0, r1, r0
    9ba8:	00003a01 	andeq	r3, r0, r1, lsl #20
    9bac:	00311000 	eorseq	r1, r1, r0
    9bb0:	df170000 	svcle	0x00170000
    9bb4:	05000031 	streq	r0, [r0, #-49]	; 0x31
    9bb8:	02b70115 	adcseq	r0, r7, #1073741829	; 0x40000005
    9bbc:	3a180000 	bcc	609bc4 <__Stack_Size+0x6097c4>
    9bc0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    9bc4:	000000a9 	andeq	r0, r0, r9, lsr #1
    9bc8:	31c71900 	biccc	r1, r7, r0, lsl #18
    9bcc:	1b040000 	blne	109bd4 <__Stack_Size+0x1097d4>
    9bd0:	0031c119 	eorseq	ip, r1, r9, lsl r1
    9bd4:	001c0400 	andseq	r0, ip, r0, lsl #8
    9bd8:	0000086d 	andeq	r0, r0, sp, ror #16
    9bdc:	25470004 	strbcs	r0, [r7, #-4]
    9be0:	01040000 	mrseq	r0, (UNDEF: 4)
    9be4:	000004d4 	ldrdeq	r0, [r0], -r4
    9be8:	00346f01 	eorseq	r6, r4, r1, lsl #30
    9bec:	00068200 	andeq	r8, r6, r0, lsl #4
    9bf0:	00321400 	eorseq	r1, r2, r0, lsl #8
    9bf4:	00033c08 	andeq	r3, r3, r8, lsl #24
    9bf8:	001f3200 	andseq	r3, pc, r0, lsl #4
    9bfc:	05040200 	streq	r0, [r4, #-512]	; 0x200
    9c00:	000005e3 	andeq	r0, r0, r3, ror #11
    9c04:	b4050202 	strlt	r0, [r5], #-514	; 0x202
    9c08:	02000005 	andeq	r0, r0, #5
    9c0c:	071a0601 	ldreq	r0, [sl, -r1, lsl #12]
    9c10:	75030000 	strvc	r0, [r3, #-0]
    9c14:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    9c18:	00004527 	andeq	r4, r0, r7, lsr #10
    9c1c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    9c20:	00000645 	andeq	r0, r0, r5, asr #12
    9c24:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    9c28:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    9c2c:	02000000 	andeq	r0, r0, #0
    9c30:	07fc0702 	ldrbeq	r0, [ip, r2, lsl #14]!
    9c34:	75030000 	strvc	r0, [r3, #-0]
    9c38:	29020038 	stmdbcs	r2, {r3, r4, r5}
    9c3c:	00000068 	andeq	r0, r0, r8, rrx
    9c40:	18080102 	stmdane	r8, {r1, r8}
    9c44:	03000007 	movweq	r0, #7
    9c48:	00386375 	eorseq	r6, r8, r5, ror r3
    9c4c:	007a2d02 	rsbseq	r2, sl, r2, lsl #26
    9c50:	68040000 	stmdavs	r4, {}	; <UNPREDICTABLE>
    9c54:	05000000 	streq	r0, [r0, #-0]
    9c58:	00000a9c 	muleq	r0, ip, sl
    9c5c:	008a2f02 	addeq	r2, sl, r2, lsl #30
    9c60:	45060000 	strmi	r0, [r6, #-0]
    9c64:	03000000 	movweq	r0, #0
    9c68:	00387576 	eorseq	r7, r8, r6, ror r5
    9c6c:	009a3102 	addseq	r3, sl, r2, lsl #2
    9c70:	68060000 	stmdavs	r6, {}	; <UNPREDICTABLE>
    9c74:	07000000 	streq	r0, [r0, -r0]
    9c78:	b4390201 	ldrtlt	r0, [r9], #-513	; 0x201
    9c7c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9c80:	00000c55 	andeq	r0, r0, r5, asr ip
    9c84:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    9c88:	00010054 	andeq	r0, r1, r4, asr r0
    9c8c:	0017ed05 	andseq	lr, r7, r5, lsl #26
    9c90:	9f390200 	svcls	0x00390200
    9c94:	05000000 	streq	r0, [r0, #-0]
    9c98:	00003269 	andeq	r3, r0, r9, ror #4
    9c9c:	009f3902 	addseq	r3, pc, r2, lsl #18
    9ca0:	01070000 	mrseq	r0, (UNDEF: 7)
    9ca4:	00df3b02 	sbcseq	r3, pc, r2, lsl #22
    9ca8:	21080000 	mrscs	r0, (UNDEF: 8)
    9cac:	0000000e 	andeq	r0, r0, lr
    9cb0:	00206408 	eoreq	r6, r0, r8, lsl #8
    9cb4:	05000100 	streq	r0, [r0, #-256]	; 0x100
    9cb8:	00000c5b 	andeq	r0, r0, fp, asr ip
    9cbc:	00ca3b02 	sbceq	r3, sl, r2, lsl #22
    9cc0:	01070000 	mrseq	r0, (UNDEF: 7)
    9cc4:	00ff3e02 	rscseq	r3, pc, r2, lsl #28
    9cc8:	4d080000 	stcmi	0, cr0, [r8, #-0]
    9ccc:	00000011 	andeq	r0, r0, r1, lsl r0
    9cd0:	00153b08 	andseq	r3, r5, r8, lsl #22
    9cd4:	05000100 	streq	r0, [r0, #-256]	; 0x100
    9cd8:	0000123d 	andeq	r1, r0, sp, lsr r2
    9cdc:	00ea3e02 	rsceq	r3, sl, r2, lsl #28
    9ce0:	04020000 	streq	r0, [r2], #-0
    9ce4:	00063c07 	andeq	r3, r6, r7, lsl #24
    9ce8:	03280a00 			; <UNDEFINED> instruction: 0x03280a00
    9cec:	019c01aa 	orrseq	r0, ip, sl, lsr #3
    9cf0:	430b0000 	movwmi	r0, #45056	; 0xb000
    9cf4:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    9cf8:	00007f01 	andeq	r7, r0, r1, lsl #30
    9cfc:	830c0000 	movwhi	r0, #49152	; 0xc000
    9d00:	03000019 	movweq	r0, #25
    9d04:	007f01ad 	rsbseq	r0, pc, sp, lsr #3
    9d08:	0b040000 	bleq	109d10 <__Stack_Size+0x109910>
    9d0c:	00524943 	subseq	r4, r2, r3, asr #18
    9d10:	7f01ae03 	svcvc	0x0001ae03
    9d14:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9d18:	00331d0c 	eorseq	r1, r3, ip, lsl #26
    9d1c:	01af0300 			; <UNDEFINED> instruction: 0x01af0300
    9d20:	0000007f 	andeq	r0, r0, pc, ror r0
    9d24:	32210c0c 	eorcc	r0, r1, #12, 24	; 0xc00
    9d28:	b0030000 	andlt	r0, r3, r0
    9d2c:	00007f01 	andeq	r7, r0, r1, lsl #30
    9d30:	3f0c1000 	svccc	0x000c1000
    9d34:	03000033 	movweq	r0, #51	; 0x33
    9d38:	007f01b1 	ldrhteq	r0, [pc], #-17
    9d3c:	0c140000 	ldceq	0, cr0, [r4], {-0}
    9d40:	00003350 	andeq	r3, r0, r0, asr r3
    9d44:	7f01b203 	svcvc	0x0001b203
    9d48:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    9d4c:	0032d20c 	eorseq	sp, r2, ip, lsl #4
    9d50:	01b30300 			; <UNDEFINED> instruction: 0x01b30300
    9d54:	0000007f 	andeq	r0, r0, pc, ror r0
    9d58:	32720c1c 	rsbscc	r0, r2, #28, 24	; 0x1c00
    9d5c:	b4030000 	strlt	r0, [r3], #-0
    9d60:	00007f01 	andeq	r7, r0, r1, lsl #30
    9d64:	430b2000 	movwmi	r2, #45056	; 0xb000
    9d68:	03005253 	movweq	r5, #595	; 0x253
    9d6c:	007f01b5 	ldrhteq	r0, [pc], #-21
    9d70:	00240000 	eoreq	r0, r4, r0
    9d74:	0032150d 	eorseq	r1, r2, sp, lsl #10
    9d78:	01b60300 			; <UNDEFINED> instruction: 0x01b60300
    9d7c:	00000111 	andeq	r0, r0, r1, lsl r1
    9d80:	1904140e 	stmdbne	r4, {r1, r2, r3, sl, ip}
    9d84:	000001ed 	andeq	r0, r0, sp, ror #3
    9d88:	0033e40f 	eorseq	lr, r3, pc, lsl #8
    9d8c:	3a1b0400 	bcc	6cad94 <__Stack_Size+0x6ca994>
    9d90:	00000000 	andeq	r0, r0, r0
    9d94:	0032c30f 	eorseq	ip, r2, pc, lsl #6
    9d98:	3a1c0400 	bcc	70ada0 <__Stack_Size+0x70a9a0>
    9d9c:	04000000 	streq	r0, [r0], #-0
    9da0:	00343c0f 	eorseq	r3, r4, pc, lsl #24
    9da4:	3a1d0400 	bcc	74adac <__Stack_Size+0x74a9ac>
    9da8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9dac:	0034000f 	eorseq	r0, r4, pc
    9db0:	3a1e0400 	bcc	78adb8 <__Stack_Size+0x78a9b8>
    9db4:	0c000000 	stceq	0, cr0, [r0], {-0}
    9db8:	0033850f 	eorseq	r8, r3, pc, lsl #10
    9dbc:	3a1f0400 	bcc	7cadc4 <__Stack_Size+0x7ca9c4>
    9dc0:	10000000 	andne	r0, r0, r0
    9dc4:	32900500 	addscc	r0, r0, #0, 10
    9dc8:	20040000 	andcs	r0, r4, r0
    9dcc:	000001a8 	andeq	r0, r0, r8, lsr #3
    9dd0:	00117d10 	andseq	r7, r1, r0, lsl sp
    9dd4:	147c0100 	ldrbtne	r0, [ip], #-256	; 0x100
    9dd8:	3c080032 	stccc	0, cr0, [r8], {50}	; 0x32
    9ddc:	01000000 	mrseq	r0, (UNDEF: 0)
    9de0:	16b1119c 	ssatne	r1, #18, ip, lsl #3
    9de4:	9f010000 	svcls	0x00010000
    9de8:	08003250 	stmdaeq	r0, {r4, r6, r9, ip, sp}
    9dec:	00000038 	andeq	r0, r0, r8, lsr r0
    9df0:	022c9c01 	eoreq	r9, ip, #256	; 0x100
    9df4:	23120000 	tstcs	r2, #0
    9df8:	01000034 	tsteq	r0, r4, lsr r0
    9dfc:	00003a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    9e00:	00500100 	subseq	r0, r0, r0, lsl #2
    9e04:	00336711 	eorseq	r6, r3, r1, lsl r7
    9e08:	88e90100 	stmiahi	r9!, {r8}^
    9e0c:	14080032 	strne	r0, [r8], #-50	; 0x32
    9e10:	01000000 	mrseq	r0, (UNDEF: 0)
    9e14:	0002609c 	muleq	r2, ip, r0
    9e18:	33711300 	cmncc	r1, #0, 6
    9e1c:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    9e20:	0000005e 	andeq	r0, r0, lr, asr r0
    9e24:	00003131 	andeq	r3, r0, r1, lsr r1
    9e28:	00232d14 	eoreq	r2, r3, r4, lsl sp
    9e2c:	3aeb0100 	bcc	ffaca234 <SCS_BASE+0x1fabc234>
    9e30:	52000000 	andpl	r0, r0, #0
    9e34:	00000031 	andeq	r0, r0, r1, lsr r0
    9e38:	0034c815 	eorseq	ip, r4, r5, lsl r8
    9e3c:	01060100 	mrseq	r0, (UNDEF: 22)
    9e40:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
    9e44:	0000000c 	andeq	r0, r0, ip
    9e48:	02859c01 	addeq	r9, r5, #256	; 0x100
    9e4c:	33160000 	tstcc	r6, #0
    9e50:	01000011 	tsteq	r0, r1, lsl r0
    9e54:	00df0106 	sbcseq	r0, pc, r6, lsl #2
    9e58:	50010000 	andpl	r0, r1, r0
    9e5c:	12621500 	rsbne	r1, r2, #0, 10
    9e60:	1f010000 	svcne	0x00010000
    9e64:	0032a801 	eorseq	sl, r2, r1, lsl #16
    9e68:	00001408 	andeq	r1, r0, r8, lsl #8
    9e6c:	cc9c0100 	ldfgts	f0, [ip], {0}
    9e70:	17000002 	strne	r0, [r0, -r2]
    9e74:	0000339f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    9e78:	3a011f01 	bcc	51a84 <__Stack_Size+0x51684>
    9e7c:	7c000000 	stcvc	0, cr0, [r0], {-0}
    9e80:	17000031 	smladxne	r0, r1, r0, r0
    9e84:	000032a2 	andeq	r3, r0, r2, lsr #5
    9e88:	3a011f01 	bcc	51a94 <__Stack_Size+0x51694>
    9e8c:	9d000000 	stcls	0, cr0, [r0, #-0]
    9e90:	18000031 	stmdane	r0, {r0, r4, r5}
    9e94:	0000232d 	andeq	r2, r0, sp, lsr #6
    9e98:	3a012101 	bcc	522a4 <__Stack_Size+0x51ea4>
    9e9c:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    9ea0:	00000031 	andeq	r0, r0, r1, lsr r0
    9ea4:	0019e815 	andseq	lr, r9, r5, lsl r8
    9ea8:	013c0100 	teqeq	ip, r0, lsl #2
    9eac:	080032bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip, sp}
    9eb0:	0000000c 	andeq	r0, r0, ip
    9eb4:	02f19c01 	rscseq	r9, r1, #256	; 0x100
    9eb8:	33160000 	tstcc	r6, #0
    9ebc:	01000011 	tsteq	r0, r1, lsl r0
    9ec0:	00df013c 	sbcseq	r0, pc, ip, lsr r1	; <UNPREDICTABLE>
    9ec4:	50010000 	andpl	r0, r1, r0
    9ec8:	11531500 	cmpne	r3, r0, lsl #10
    9ecc:	4f010000 	svcmi	0x00010000
    9ed0:	0032c801 	eorseq	ip, r2, r1, lsl #16
    9ed4:	00001408 	andeq	r1, r0, r8, lsl #8
    9ed8:	289c0100 	ldmcs	ip, {r8}
    9edc:	17000003 	strne	r0, [r0, -r3]
    9ee0:	0000342b 	andeq	r3, r0, fp, lsr #8
    9ee4:	3a014f01 	bcc	5daf0 <__Stack_Size+0x5d6f0>
    9ee8:	fb000000 	blx	9ef2 <__Stack_Size+0x9af2>
    9eec:	18000031 	stmdane	r0, {r0, r4, r5}
    9ef0:	0000232d 	andeq	r2, r0, sp, lsr #6
    9ef4:	3a015101 	bcc	5e300 <__Stack_Size+0x5df00>
    9ef8:	1c000000 	stcne	0, cr0, [r0], {-0}
    9efc:	00000032 	andeq	r0, r0, r2, lsr r0
    9f00:	0018b219 	andseq	fp, r8, r9, lsl r2
    9f04:	016d0100 	cmneq	sp, r0, lsl #2
    9f08:	0000005e 	andeq	r0, r0, lr, asr r0
    9f0c:	080032dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, sp}
    9f10:	00000010 	andeq	r0, r0, r0, lsl r0
    9f14:	e6159c01 	ldr	r9, [r5], -r1, lsl #24
    9f18:	01000016 	tsteq	r0, r6, lsl r0
    9f1c:	32ec0184 	rsccc	r0, ip, #132, 2	; 0x21
    9f20:	00140800 	andseq	r0, r4, r0, lsl #16
    9f24:	9c010000 	stcls	0, cr0, [r1], {-0}
    9f28:	00000375 	andeq	r0, r0, r5, ror r3
    9f2c:	0033cf17 	eorseq	ip, r3, r7, lsl pc
    9f30:	01840100 	orreq	r0, r4, r0, lsl #2
    9f34:	0000003a 	andeq	r0, r0, sl, lsr r0
    9f38:	00003246 	andeq	r3, r0, r6, asr #4
    9f3c:	00232d18 	eoreq	r2, r3, r8, lsl sp
    9f40:	01860100 	orreq	r0, r6, r0, lsl #2
    9f44:	0000003a 	andeq	r0, r0, sl, lsr r0
    9f48:	00003267 	andeq	r3, r0, r7, ror #4
    9f4c:	17331500 	ldrne	r1, [r3, -r0, lsl #10]!
    9f50:	a5010000 	strge	r0, [r1, #-0]
    9f54:	00330001 	eorseq	r0, r3, r1
    9f58:	00001408 	andeq	r1, r0, r8, lsl #8
    9f5c:	ac9c0100 	ldfges	f0, [ip], {0}
    9f60:	17000003 	strne	r0, [r0, -r3]
    9f64:	0000322a 	andeq	r3, r0, sl, lsr #4
    9f68:	3a01a501 	bcc	73374 <__Stack_Size+0x72f74>
    9f6c:	91000000 	mrsls	r0, (UNDEF: 0)
    9f70:	18000032 	stmdane	r0, {r1, r4, r5}
    9f74:	0000232d 	andeq	r2, r0, sp, lsr #6
    9f78:	3a01a701 	bcc	73b84 <__Stack_Size+0x73784>
    9f7c:	b2000000 	andlt	r0, r0, #0
    9f80:	00000032 	andeq	r0, r0, r2, lsr r0
    9f84:	00130515 	andseq	r0, r3, r5, lsl r5
    9f88:	01c60100 	biceq	r0, r6, r0, lsl #2
    9f8c:	08003314 	stmdaeq	r0, {r2, r4, r8, r9, ip, sp}
    9f90:	00000014 	andeq	r0, r0, r4, lsl r0
    9f94:	03e39c01 	mvneq	r9, #256	; 0x100
    9f98:	2a170000 	bcs	5c9fa0 <__Stack_Size+0x5c9ba0>
    9f9c:	01000032 	tsteq	r0, r2, lsr r0
    9fa0:	003a01c6 	eorseq	r0, sl, r6, asr #3
    9fa4:	32dc0000 	sbcscc	r0, ip, #0
    9fa8:	2d180000 	ldccs	0, cr0, [r8, #-0]
    9fac:	01000023 	tsteq	r0, r3, lsr #32
    9fb0:	003a01c8 	eorseq	r0, sl, r8, asr #3
    9fb4:	32fd0000 	rscscc	r0, sp, #0
    9fb8:	15000000 	strne	r0, [r0, #-0]
    9fbc:	00003410 	andeq	r3, r0, r0, lsl r4
    9fc0:	2801e901 	stmdacs	r1, {r0, r8, fp, sp, lr, pc}
    9fc4:	18080033 	stmdane	r8, {r0, r1, r4, r5}
    9fc8:	01000000 	mrseq	r0, (UNDEF: 0)
    9fcc:	0004189c 	muleq	r4, ip, r8
    9fd0:	34db1700 	ldrbcc	r1, [fp], #1792	; 0x700
    9fd4:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    9fd8:	00005e01 	andeq	r5, r0, r1, lsl #28
    9fdc:	00332700 	eorseq	r2, r3, r0, lsl #14
    9fe0:	11331600 	teqne	r3, r0, lsl #12
    9fe4:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    9fe8:	0000df01 	andeq	sp, r0, r1, lsl #30
    9fec:	00510100 	subseq	r0, r1, r0, lsl #2
    9ff0:	00330115 	eorseq	r0, r3, r5, lsl r1
    9ff4:	02080100 	andeq	r0, r8, #0, 2
    9ff8:	08003340 	stmdaeq	r0, {r6, r8, r9, ip, sp}
    9ffc:	0000000c 	andeq	r0, r0, ip
    a000:	043d9c01 	ldrteq	r9, [sp], #-3073	; 0xc01
    a004:	be160000 	cdplt	0, 1, cr0, cr6, cr0, {0}
    a008:	01000033 	tsteq	r0, r3, lsr r0
    a00c:	003a0208 	eorseq	r0, sl, r8, lsl #4
    a010:	50010000 	andpl	r0, r1, r0
    a014:	32331500 	eorscc	r1, r3, #0, 10
    a018:	1d010000 	stcne	0, cr0, [r1, #-0]
    a01c:	00334c02 	eorseq	r4, r3, r2, lsl #24
    a020:	00001408 	andeq	r1, r0, r8, lsl #8
    a024:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    a028:	17000004 	strne	r0, [r0, -r4]
    a02c:	00003286 	andeq	r3, r0, r6, lsl #5
    a030:	3a021d01 	bcc	9143c <__Stack_Size+0x9103c>
    a034:	61000000 	mrsvs	r0, (UNDEF: 0)
    a038:	18000033 	stmdane	r0, {r0, r1, r4, r5}
    a03c:	0000232d 	andeq	r2, r0, sp, lsr #6
    a040:	3a021f01 	bcc	91c4c <__Stack_Size+0x9184c>
    a044:	82000000 	andhi	r0, r0, #0
    a048:	00000033 	andeq	r0, r0, r3, lsr r0
    a04c:	00349115 	eorseq	r9, r4, r5, lsl r1
    a050:	023c0100 	eorseq	r0, ip, #0, 2
    a054:	08003360 	stmdaeq	r0, {r5, r6, r8, r9, ip, sp}
    a058:	00000020 	andeq	r0, r0, r0, lsr #32
    a05c:	04999c01 	ldreq	r9, [r9], #3073	; 0xc01
    a060:	5a160000 	bpl	58a068 <__Stack_Size+0x589c68>
    a064:	01000032 	tsteq	r0, r2, lsr r0
    a068:	005e023c 	subseq	r0, lr, ip, lsr r2
    a06c:	50010000 	andpl	r0, r1, r0
    a070:	33121500 	tstcc	r2, #0, 10
    a074:	63010000 	movwvs	r0, #4096	; 0x1000
    a078:	00338002 	eorseq	r8, r3, r2
    a07c:	00000c08 	andeq	r0, r0, r8, lsl #24
    a080:	be9c0100 	fmllte	f0, f4, f0
    a084:	16000004 	strne	r0, [r0], -r4
    a088:	00001133 	andeq	r1, r0, r3, lsr r1
    a08c:	df026301 	svcle	0x00026301
    a090:	01000000 	mrseq	r0, (UNDEF: 0)
    a094:	ad150050 	ldcge	0, cr0, [r5, #-320]	; 0xfffffec0
    a098:	01000033 	tsteq	r0, r3, lsr r0
    a09c:	338c0279 	orrcc	r0, ip, #-1879048185	; 0x90000007
    a0a0:	00100800 	andseq	r0, r0, r0, lsl #16
    a0a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a0a8:	000004e5 	andeq	r0, r0, r5, ror #9
    a0ac:	0032e817 	eorseq	lr, r2, r7, lsl r8
    a0b0:	02790100 	rsbseq	r0, r9, #0, 2
    a0b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    a0b8:	000033ac 	andeq	r3, r0, ip, lsr #7
    a0bc:	349f1500 	ldrcc	r1, [pc], #1280	; a0c4 <__Stack_Size+0x9cc4>
    a0c0:	8c010000 	stchi	0, cr0, [r1], {-0}
    a0c4:	00339c02 	eorseq	r9, r3, r2, lsl #24
    a0c8:	00000c08 	andeq	r0, r0, r8, lsl #24
    a0cc:	0a9c0100 	beq	fe70a4d4 <SCS_BASE+0x1e6fc4d4>
    a0d0:	16000005 	strne	r0, [r0], -r5
    a0d4:	00001133 	andeq	r1, r0, r3, lsr r1
    a0d8:	df028c01 	svcle	0x00028c01
    a0dc:	01000000 	mrseq	r0, (UNDEF: 0)
    a0e0:	5d150050 	ldcpl	0, cr0, [r5, #-320]	; 0xfffffec0
    a0e4:	01000034 	tsteq	r0, r4, lsr r0
    a0e8:	33a8029c 			; <UNDEFINED> instruction: 0x33a8029c
    a0ec:	00840800 	addeq	r0, r4, r0, lsl #16
    a0f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    a0f4:	0000056f 	andeq	r0, r0, pc, ror #10
    a0f8:	0033f516 	eorseq	pc, r3, r6, lsl r5	; <UNPREDICTABLE>
    a0fc:	029c0100 	addseq	r0, ip, #0, 2
    a100:	0000056f 	andeq	r0, r0, pc, ror #10
    a104:	741a5001 	ldrvc	r5, [sl], #-1
    a108:	0100706d 	tsteq	r0, sp, rrx
    a10c:	003a029e 	mlaseq	sl, lr, r2, r0
    a110:	33cd0000 	biccc	r0, sp, #0
    a114:	f9180000 			; <UNDEFINED> instruction: 0xf9180000
    a118:	01000032 	tsteq	r0, r2, lsr r0
    a11c:	003a029e 	mlaseq	sl, lr, r2, r0
    a120:	34510000 	ldrbcc	r0, [r1], #-0
    a124:	35180000 	ldrcc	r0, [r8, #-0]
    a128:	01000033 	tsteq	r0, r3, lsr r0
    a12c:	003a029e 	mlaseq	sl, lr, r2, r0
    a130:	34810000 	strcc	r0, [r1], #0
    a134:	1d180000 	ldcne	0, cr0, [r8, #-0]
    a138:	01000034 	tsteq	r0, r4, lsr r0
    a13c:	003a029e 	mlaseq	sl, lr, r2, r0
    a140:	34a60000 	strtcc	r0, [r6], #0
    a144:	1b000000 	blne	a14c <__Stack_Size+0x9d4c>
    a148:	0001ed04 	andeq	lr, r1, r4, lsl #26
    a14c:	32ad1500 	adccc	r1, sp, #0, 10
    a150:	00010000 	andeq	r0, r1, r0
    a154:	00342c03 	eorseq	r2, r4, r3, lsl #24
    a158:	00001808 	andeq	r1, r0, r8, lsl #16
    a15c:	aa9c0100 	bge	fe70a564 <SCS_BASE+0x1e6fc564>
    a160:	17000005 	strne	r0, [r0, -r5]
    a164:	000034e2 	andeq	r3, r0, r2, ror #9
    a168:	3a030001 	bcc	ca174 <__Stack_Size+0xc9d74>
    a16c:	31000000 	mrscc	r0, (UNDEF: 0)
    a170:	16000035 			; <UNDEFINED> instruction: 0x16000035
    a174:	00001133 	andeq	r1, r0, r3, lsr r1
    a178:	df030001 	svcle	0x00030001
    a17c:	01000000 	mrseq	r0, (UNDEF: 0)
    a180:	bc150051 	ldclt	0, cr0, [r5], {81}	; 0x51
    a184:	01000019 	tsteq	r0, r9, lsl r0
    a188:	34440321 	strbcc	r0, [r4], #-801	; 0x321
    a18c:	00180800 	andseq	r0, r8, r0, lsl #16
    a190:	9c010000 	stcls	0, cr0, [r1], {-0}
    a194:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a198:	00327717 	eorseq	r7, r2, r7, lsl r7
    a19c:	03210100 			; <UNDEFINED> instruction: 0x03210100
    a1a0:	0000003a 	andeq	r0, r0, sl, lsr r0
    a1a4:	0000356b 	andeq	r3, r0, fp, ror #10
    a1a8:	00113316 	andseq	r3, r1, r6, lsl r3
    a1ac:	03210100 			; <UNDEFINED> instruction: 0x03210100
    a1b0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a1b4:	15005101 	strne	r5, [r0, #-257]	; 0x101
    a1b8:	00001575 	andeq	r1, r0, r5, ror r5
    a1bc:	5c034301 	stcpl	3, cr4, [r3], {1}
    a1c0:	18080034 	stmdane	r8, {r2, r4, r5}
    a1c4:	01000000 	mrseq	r0, (UNDEF: 0)
    a1c8:	0006149c 	muleq	r6, ip, r4
    a1cc:	33261700 			; <UNDEFINED> instruction: 0x33261700
    a1d0:	43010000 	movwmi	r0, #4096	; 0x1000
    a1d4:	00003a03 	andeq	r3, r0, r3, lsl #20
    a1d8:	0035a500 	eorseq	sl, r5, r0, lsl #10
    a1dc:	11331600 	teqne	r3, r0, lsl #12
    a1e0:	43010000 	movwmi	r0, #4096	; 0x1000
    a1e4:	0000df03 	andeq	sp, r0, r3, lsl #30
    a1e8:	00510100 	subseq	r0, r1, r0, lsl #2
    a1ec:	00241115 	eoreq	r1, r4, r5, lsl r1
    a1f0:	03630100 	cmneq	r3, #0, 2
    a1f4:	08003474 	stmdaeq	r0, {r2, r4, r5, r6, sl, ip, sp}
    a1f8:	00000018 	andeq	r0, r0, r8, lsl r0
    a1fc:	06499c01 	strbeq	r9, [r9], -r1, lsl #24
    a200:	77170000 	ldrvc	r0, [r7, -r0]
    a204:	01000032 	tsteq	r0, r2, lsr r0
    a208:	003a0363 	eorseq	r0, sl, r3, ror #6
    a20c:	35df0000 	ldrbcc	r0, [pc]	; a214 <__Stack_Size+0x9e14>
    a210:	33160000 	tstcc	r6, #0
    a214:	01000011 	tsteq	r0, r1, lsl r0
    a218:	00df0363 	sbcseq	r0, pc, r3, ror #6
    a21c:	51010000 	mrspl	r0, (UNDEF: 1)
    a220:	31df1500 	bicscc	r1, pc, r0, lsl #10
    a224:	84010000 	strhi	r0, [r1], #-0
    a228:	00348c03 	eorseq	r8, r4, r3, lsl #24
    a22c:	00001808 	andeq	r1, r0, r8, lsl #16
    a230:	7e9c0100 	fmlvce	f0, f4, f0
    a234:	17000006 	strne	r0, [r0, -r6]
    a238:	00003326 	andeq	r3, r0, r6, lsr #6
    a23c:	3a038401 	bcc	eb248 <__Stack_Size+0xeae48>
    a240:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    a244:	16000036 			; <UNDEFINED> instruction: 0x16000036
    a248:	00001133 	andeq	r1, r0, r3, lsr r1
    a24c:	df038401 	svcle	0x00038401
    a250:	01000000 	mrseq	r0, (UNDEF: 0)
    a254:	51150051 	tstpl	r5, r1, asr r0
    a258:	01000027 	tsteq	r0, r7, lsr #32
    a25c:	34a4039c 	strtcc	r0, [r4], #924	; 0x39c
    a260:	000c0800 	andeq	r0, ip, r0, lsl #16
    a264:	9c010000 	stcls	0, cr0, [r1], {-0}
    a268:	000006a3 	andeq	r0, r0, r3, lsr #13
    a26c:	00113316 	andseq	r3, r1, r6, lsl r3
    a270:	039c0100 	orrseq	r0, ip, #0, 2
    a274:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a278:	15005001 	strne	r5, [r0, #-1]
    a27c:	000034ad 	andeq	r3, r0, sp, lsr #9
    a280:	b003ac01 	andlt	sl, r3, r1, lsl #24
    a284:	0c080034 	stceq	0, cr0, [r8], {52}	; 0x34
    a288:	01000000 	mrseq	r0, (UNDEF: 0)
    a28c:	0006c89c 	muleq	r6, ip, r8
    a290:	11331600 	teqne	r3, r0, lsl #12
    a294:	ac010000 	stcge	0, cr0, [r1], {-0}
    a298:	0000df03 	andeq	sp, r0, r3, lsl #30
    a29c:	00500100 	subseq	r0, r0, r0, lsl #2
    a2a0:	0032da15 	eorseq	sp, r2, r5, lsl sl
    a2a4:	03c10100 	biceq	r0, r1, #0, 2
    a2a8:	080034bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip, sp}
    a2ac:	0000000c 	andeq	r0, r0, ip
    a2b0:	06ed9c01 	strbteq	r9, [sp], r1, lsl #24
    a2b4:	d3160000 	tstle	r6, #0
    a2b8:	01000034 	tsteq	r0, r4, lsr r0
    a2bc:	005e03c1 	subseq	r0, lr, r1, asr #7
    a2c0:	50010000 	andpl	r0, r1, r0
    a2c4:	17e61c00 	strbne	r1, [r6, r0, lsl #24]!
    a2c8:	dd010000 	stcle	0, cr0, [r1, #-0]
    a2cc:	0000b403 	andeq	fp, r0, r3, lsl #8
    a2d0:	0034c800 	eorseq	ip, r4, r0, lsl #16
    a2d4:	00002808 	andeq	r2, r0, r8, lsl #16
    a2d8:	489c0100 	ldmmi	ip, {r8}
    a2dc:	17000007 	strne	r0, [r0, -r7]
    a2e0:	00003396 	muleq	r0, r6, r3
    a2e4:	5e03dd01 	cdppl	13, 0, cr13, cr3, cr1, {0}
    a2e8:	53000000 	movwpl	r0, #0
    a2ec:	1a000036 	bne	a3cc <__Stack_Size+0x9fcc>
    a2f0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    a2f4:	3a03df01 	bcc	101f00 <__Stack_Size+0x101b00>
    a2f8:	74000000 	strvc	r0, [r0], #-0
    a2fc:	18000036 	stmdane	r0, {r1, r2, r4, r5}
    a300:	00003346 	andeq	r3, r0, r6, asr #6
    a304:	3a03e001 	bcc	102310 <__Stack_Size+0x101f10>
    a308:	bd000000 	stclt	0, cr0, [r0, #-0]
    a30c:	18000036 	stmdane	r0, {r1, r2, r4, r5}
    a310:	00002438 	andeq	r2, r0, r8, lsr r4
    a314:	b403e101 	strlt	lr, [r3], #-257	; 0x101
    a318:	f3000000 	vhadd.u8	d0, d0, d0
    a31c:	00000036 	andeq	r0, r0, r6, lsr r0
    a320:	001a241d 	andseq	r2, sl, sp, lsl r4
    a324:	ffc60100 			; <UNDEFINED> instruction: 0xffc60100
    a328:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    a32c:	2e080034 	mcrcs	0, 0, r0, cr8, cr4, {1}
    a330:	01000000 	mrseq	r0, (UNDEF: 0)
    a334:	0007b29c 	muleq	r7, ip, r2
    a338:	33581e00 	cmpcc	r8, #0, 28
    a33c:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    a340:	0000007f 	andeq	r0, r0, pc, ror r0
    a344:	14749102 	ldrbtne	r9, [r4], #-258	; 0x102
    a348:	000022f9 	strdeq	r2, [r0], -r9
    a34c:	00ffc901 	rscseq	ip, pc, r1, lsl #18
    a350:	37360000 	ldrcc	r0, [r6, -r0]!
    a354:	da140000 	ble	50a35c <__Stack_Size+0x509f5c>
    a358:	01000033 	tsteq	r0, r3, lsr r0
    a35c:	0000b4ca 	andeq	fp, r0, sl, asr #9
    a360:	00375b00 	eorseq	r5, r7, r0, lsl #22
    a364:	34fc1f00 	ldrbtcc	r1, [ip], #3840	; 0xf00
    a368:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    a36c:	07a10000 	streq	r0, [r1, r0]!
    a370:	01200000 			; <UNDEFINED> instruction: 0x01200000
    a374:	31080250 	tstcc	r8, r0, asr r2
    a378:	35122100 	ldrcc	r2, [r2, #-256]	; 0x100
    a37c:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    a380:	01200000 			; <UNDEFINED> instruction: 0x01200000
    a384:	31080250 	tstcc	r8, r0, asr r2
    a388:	f4220000 	vld4.8	{d0-d3}, [r2], r0
    a38c:	0100001b 	tsteq	r0, fp, lsl r0
    a390:	351e0410 	ldrcc	r0, [lr, #-1040]	; 0x410
    a394:	00120800 	andseq	r0, r2, r0, lsl #16
    a398:	9c010000 	stcls	0, cr0, [r1], {-0}
    a39c:	0032621c 	eorseq	r6, r2, ip, lsl r2
    a3a0:	04240100 	strteq	r0, [r4], #-256	; 0x100
    a3a4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    a3a8:	08003530 	stmdaeq	r0, {r4, r5, r8, sl, ip, sp}
    a3ac:	00000014 	andeq	r0, r0, r4, lsl r0
    a3b0:	07ff9c01 	ldrbeq	r9, [pc, r1, lsl #24]!
    a3b4:	db170000 	blle	5ca3bc <__Stack_Size+0x5c9fbc>
    a3b8:	01000034 	tsteq	r0, r4, lsr r0
    a3bc:	005e0424 	subseq	r0, lr, r4, lsr #8
    a3c0:	376e0000 	strbcc	r0, [lr, -r0]!
    a3c4:	38180000 	ldmdacc	r8, {}	; <UNPREDICTABLE>
    a3c8:	01000024 	tsteq	r0, r4, lsr #32
    a3cc:	00bf0426 	adcseq	r0, pc, r6, lsr #8
    a3d0:	378f0000 	strcc	r0, [pc, r0]
    a3d4:	15000000 	strne	r0, [r0, #-0]
    a3d8:	00003244 	andeq	r3, r0, r4, asr #4
    a3dc:	44044701 	strmi	r4, [r4], #-1793	; 0x701
    a3e0:	0c080035 	stceq	0, cr0, [r8], {53}	; 0x35
    a3e4:	01000000 	mrseq	r0, (UNDEF: 0)
    a3e8:	0008249c 	muleq	r8, ip, r4
    a3ec:	34db1600 	ldrbcc	r1, [fp], #1536	; 0x600
    a3f0:	47010000 	strmi	r0, [r1, -r0]
    a3f4:	00005e04 	andeq	r5, r0, r4, lsl #28
    a3f8:	00500100 	subseq	r0, r0, r0, lsl #2
    a3fc:	00006f23 	andeq	r6, r0, r3, lsr #30
    a400:	00083400 	andeq	r3, r8, r0, lsl #8
    a404:	010a2400 	tsteq	sl, r0, lsl #8
    a408:	000f0000 	andeq	r0, pc, r0
    a40c:	00344c1e 	eorseq	r4, r4, lr, lsl ip
    a410:	456f0100 	strbmi	r0, [pc, #-256]!	; a318 <__Stack_Size+0x9f18>
    a414:	05000008 	streq	r0, [r0, #-8]
    a418:	0049e003 	subeq	lr, r9, r3
    a41c:	08240408 	stmdaeq	r4!, {r3, sl}
    a420:	6f230000 	svcvs	0x00230000
    a424:	5a000000 	bpl	a42c <__Stack_Size+0xa02c>
    a428:	24000008 	strcs	r0, [r0], #-8
    a42c:	0000010a 	andeq	r0, r0, sl, lsl #2
    a430:	f01e0003 			; <UNDEFINED> instruction: 0xf01e0003
    a434:	01000034 	tsteq	r0, r4, lsr r0
    a438:	00086b70 	andeq	r6, r8, r0, ror fp
    a43c:	f0030500 			; <UNDEFINED> instruction: 0xf0030500
    a440:	04080049 	streq	r0, [r8], #-73	; 0x49
    a444:	0000084a 	andeq	r0, r0, sl, asr #16
    a448:	00095500 	andeq	r5, r9, r0, lsl #10
    a44c:	6e000400 	cfcpysvs	mvf0, mvf0
    a450:	04000027 	streq	r0, [r0], #-39	; 0x27
    a454:	0004d401 	andeq	sp, r4, r1, lsl #8
    a458:	36ca0100 	strbcc	r0, [sl], r0, lsl #2
    a45c:	06820000 	streq	r0, [r2], r0
    a460:	35500000 	ldrbcc	r0, [r0, #-0]
    a464:	02ba0800 	adcseq	r0, sl, #0, 16
    a468:	20d20000 	sbcscs	r0, r2, r0
    a46c:	04020000 	streq	r0, [r2], #-0
    a470:	0005e305 	andeq	lr, r5, r5, lsl #6
    a474:	05020200 	streq	r0, [r2, #-512]	; 0x200
    a478:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    a47c:	1a060102 	bne	18a88c <__Stack_Size+0x18a48c>
    a480:	03000007 	movweq	r0, #7
    a484:	00323375 	eorseq	r3, r2, r5, ror r3
    a488:	00452702 	subeq	r2, r5, r2, lsl #14
    a48c:	04020000 	streq	r0, [r2], #-0
    a490:	00064507 	andeq	r4, r6, r7, lsl #10
    a494:	31750300 	cmncc	r5, r0, lsl #6
    a498:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    a49c:	00000057 	andeq	r0, r0, r7, asr r0
    a4a0:	fc070202 	stc2	2, cr0, [r7], {2}
    a4a4:	03000007 	movweq	r0, #7
    a4a8:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    a4ac:	00006829 	andeq	r6, r0, r9, lsr #16
    a4b0:	08010200 	stmdaeq	r1, {r9}
    a4b4:	00000718 	andeq	r0, r0, r8, lsl r7
    a4b8:	0001ae04 	andeq	sl, r1, r4, lsl #28
    a4bc:	7a300200 	bvc	c0acc4 <__Stack_Size+0xc0a8c4>
    a4c0:	05000000 	streq	r0, [r0, #-0]
    a4c4:	00000057 	andeq	r0, r0, r7, asr r0
    a4c8:	39020106 	stmdbcc	r2, {r1, r2, r8}
    a4cc:	00000094 	muleq	r0, r4, r0
    a4d0:	000c5507 	andeq	r5, ip, r7, lsl #10
    a4d4:	53080000 	movwpl	r0, #32768	; 0x8000
    a4d8:	01005445 	tsteq	r0, r5, asr #8
    a4dc:	17ed0400 	strbne	r0, [sp, r0, lsl #8]!
    a4e0:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    a4e4:	0000007f 	andeq	r0, r0, pc, ror r0
    a4e8:	00326904 	eorseq	r6, r2, r4, lsl #18
    a4ec:	7f390200 	svcvc	0x00390200
    a4f0:	06000000 	streq	r0, [r0], -r0
    a4f4:	bf3b0201 	svclt	0x003b0201
    a4f8:	07000000 	streq	r0, [r0, -r0]
    a4fc:	00000e21 	andeq	r0, r0, r1, lsr #28
    a500:	20640700 	rsbcs	r0, r4, r0, lsl #14
    a504:	00010000 	andeq	r0, r1, r0
    a508:	000c5b04 	andeq	r5, ip, r4, lsl #22
    a50c:	aa3b0200 	bge	ecad14 <__Stack_Size+0xeca914>
    a510:	02000000 	andeq	r0, r0, #0
    a514:	063c0704 	ldrteq	r0, [ip], -r4, lsl #14
    a518:	24090000 	strcs	r0, [r9], #-0
    a51c:	c301eb03 	movwgt	lr, #6915	; 0x1b03
    a520:	0a000001 	beq	a52c <__Stack_Size+0xa12c>
    a524:	00315243 	eorseq	r5, r1, r3, asr #4
    a528:	6f01ed03 	svcvs	0x0001ed03
    a52c:	00000000 	andeq	r0, r0, r0
    a530:	00056e0b 	andeq	r6, r5, fp, lsl #28
    a534:	01ee0300 	mvneq	r0, r0, lsl #6
    a538:	0000004c 	andeq	r0, r0, ip, asr #32
    a53c:	52430a02 	subpl	r0, r3, #8192	; 0x2000
    a540:	ef030032 	svc	0x00030032
    a544:	00006f01 	andeq	r6, r0, r1, lsl #30
    a548:	780b0400 	stmdavc	fp, {sl}
    a54c:	03000005 	movweq	r0, #5
    a550:	004c01f0 	strdeq	r0, [ip], #-16
    a554:	0a060000 	beq	18a55c <__Stack_Size+0x18a15c>
    a558:	03005253 	movweq	r5, #595	; 0x253
    a55c:	006f01f1 	strdeq	r0, [pc], #-17	; <UNPREDICTABLE>
    a560:	0b080000 	bleq	20a568 <__Stack_Size+0x20a168>
    a564:	00000582 	andeq	r0, r0, r2, lsl #11
    a568:	4c01f203 	sfmmi	f7, 1, [r1], {3}
    a56c:	0a000000 	beq	a574 <__Stack_Size+0xa174>
    a570:	0052440a 	subseq	r4, r2, sl, lsl #8
    a574:	6f01f303 	svcvs	0x0001f303
    a578:	0c000000 	stceq	0, cr0, [r0], {-0}
    a57c:	00058c0b 	andeq	r8, r5, fp, lsl #24
    a580:	01f40300 	mvnseq	r0, r0, lsl #6
    a584:	0000004c 	andeq	r0, r0, ip, asr #32
    a588:	18f30b0e 	ldmne	r3!, {r1, r2, r3, r8, r9, fp}^
    a58c:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    a590:	00006f01 	andeq	r6, r0, r1, lsl #30
    a594:	960b1000 	strls	r1, [fp], -r0
    a598:	03000005 	movweq	r0, #5
    a59c:	004c01f6 	strdeq	r0, [ip], #-22	; 0xffffffea
    a5a0:	0b120000 	bleq	48a5a8 <__Stack_Size+0x48a1a8>
    a5a4:	00001249 	andeq	r1, r0, r9, asr #4
    a5a8:	6f01f703 	svcvs	0x0001f703
    a5ac:	14000000 	strne	r0, [r0], #-0
    a5b0:	0005a00b 	andeq	sl, r5, fp
    a5b4:	01f80300 	mvnseq	r0, r0, lsl #6
    a5b8:	0000004c 	andeq	r0, r0, ip, asr #32
    a5bc:	14b70b16 	ldrtne	r0, [r7], #2838	; 0xb16
    a5c0:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    a5c4:	00006f01 	andeq	r6, r0, r1, lsl #30
    a5c8:	aa0b1800 	bge	2d05d0 <__Stack_Size+0x2d01d0>
    a5cc:	03000005 	movweq	r0, #5
    a5d0:	004c01fa 	strdeq	r0, [ip], #-26	; 0xffffffe6
    a5d4:	0b1a0000 	bleq	68a5dc <__Stack_Size+0x68a1dc>
    a5d8:	00001980 	andeq	r1, r0, r0, lsl #19
    a5dc:	6f01fb03 	svcvs	0x0001fb03
    a5e0:	1c000000 	stcne	0, cr0, [r0], {-0}
    a5e4:	00086a0b 	andeq	r6, r8, fp, lsl #20
    a5e8:	01fc0300 	mvnseq	r0, r0, lsl #6
    a5ec:	0000004c 	andeq	r0, r0, ip, asr #32
    a5f0:	179c0b1e 			; <UNDEFINED> instruction: 0x179c0b1e
    a5f4:	fd030000 	stc2	0, cr0, [r3, #-0]
    a5f8:	00006f01 	andeq	r6, r0, r1, lsl #30
    a5fc:	be0b2000 	cdplt	0, 0, cr2, cr11, cr0, {0}
    a600:	03000005 	movweq	r0, #5
    a604:	004c01fe 	strdeq	r0, [ip], #-30	; 0xffffffe2
    a608:	00220000 	eoreq	r0, r2, r0
    a60c:	0019880c 	andseq	r8, r9, ip, lsl #16
    a610:	01ff0300 	mvnseq	r0, r0, lsl #6
    a614:	000000d1 	ldrdeq	r0, [r0], -r1
    a618:	1a04120d 	bne	10ee54 <__Stack_Size+0x10ea54>
    a61c:	00000244 	andeq	r0, r0, r4, asr #4
    a620:	0013a30e 	andseq	sl, r3, lr, lsl #6
    a624:	4c1c0400 	cfldrsmi	mvf0, [ip], {-0}
    a628:	00000000 	andeq	r0, r0, r0
    a62c:	0015b10e 	andseq	fp, r5, lr, lsl #2
    a630:	4c1d0400 	cfldrsmi	mvf0, [sp], {-0}
    a634:	02000000 	andeq	r0, r0, #0
    a638:	001a7c0e 	andseq	r7, sl, lr, lsl #24
    a63c:	4c1e0400 	cfldrsmi	mvf0, [lr], {-0}
    a640:	04000000 	streq	r0, [r0], #-0
    a644:	001ac20e 	andseq	ip, sl, lr, lsl #4
    a648:	4c1f0400 	cfldrsmi	mvf0, [pc], {-0}
    a64c:	06000000 	streq	r0, [r0], -r0
    a650:	00165a0e 	andseq	r5, r6, lr, lsl #20
    a654:	4c200400 	cfstrsmi	mvf0, [r0], #-0
    a658:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a65c:	0011f00e 	andseq	pc, r1, lr
    a660:	4c210400 	cfstrsmi	mvf0, [r1], #-0
    a664:	0a000000 	beq	a66c <__Stack_Size+0xa26c>
    a668:	0016f50e 	andseq	pc, r6, lr, lsl #10
    a66c:	4c220400 	cfstrsmi	mvf0, [r2], #-0
    a670:	0c000000 	stceq	0, cr0, [r0], {-0}
    a674:	0012a40e 	andseq	sl, r2, lr, lsl #8
    a678:	4c230400 	cfstrsmi	mvf0, [r3], #-0
    a67c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    a680:	0012500e 	andseq	r5, r2, lr
    a684:	4c240400 	cfstrsmi	mvf0, [r4], #-0
    a688:	10000000 	andne	r0, r0, r0
    a68c:	18910400 	ldmne	r1, {sl}
    a690:	25040000 	strcs	r0, [r4, #-0]
    a694:	000001cf 	andeq	r0, r0, pc, asr #3
    a698:	28040c0d 	stmdacs	r4, {r0, r2, r3, sl, fp}
    a69c:	000002a0 	andeq	r0, r0, r0, lsr #5
    a6a0:	0036c10e 	eorseq	ip, r6, lr, lsl #2
    a6a4:	4c2a0400 	cfstrsmi	mvf0, [sl], #-0
    a6a8:	00000000 	andeq	r0, r0, r0
    a6ac:	00352f0e 	eorseq	r2, r5, lr, lsl #30
    a6b0:	4c2b0400 	cfstrsmi	mvf0, [fp], #-0
    a6b4:	02000000 	andeq	r0, r0, #0
    a6b8:	00361a0e 	eorseq	r1, r6, lr, lsl #20
    a6bc:	4c2c0400 	cfstrsmi	mvf0, [ip], #-0
    a6c0:	04000000 	streq	r0, [r0], #-0
    a6c4:	0035be0e 	eorseq	fp, r5, lr, lsl #28
    a6c8:	4c2d0400 	cfstrsmi	mvf0, [sp], #-0
    a6cc:	06000000 	streq	r0, [r0], -r0
    a6d0:	0035b00e 	eorseq	fp, r5, lr
    a6d4:	4c2e0400 	cfstrsmi	mvf0, [lr], #-0
    a6d8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a6dc:	00353c0e 	eorseq	r3, r5, lr, lsl #24
    a6e0:	4c2f0400 	cfstrsmi	mvf0, [pc], #-0	; a6e8 <__Stack_Size+0xa2e8>
    a6e4:	0a000000 	beq	a6ec <__Stack_Size+0xa2ec>
    a6e8:	35700400 	ldrbcc	r0, [r0, #-1024]!	; 0x400
    a6ec:	30040000 	andcc	r0, r4, r0
    a6f0:	0000024f 	andeq	r0, r0, pc, asr #4
    a6f4:	1905140d 	stmdbne	r5, {r0, r2, r3, sl, ip}
    a6f8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a6fc:	0033e40e 	eorseq	lr, r3, lr, lsl #8
    a700:	3a1b0500 	bcc	6cbb08 <__Stack_Size+0x6cb708>
    a704:	00000000 	andeq	r0, r0, r0
    a708:	0032c30e 	eorseq	ip, r2, lr, lsl #6
    a70c:	3a1c0500 	bcc	70bb14 <__Stack_Size+0x70b714>
    a710:	04000000 	streq	r0, [r0], #-0
    a714:	00343c0e 	eorseq	r3, r4, lr, lsl #24
    a718:	3a1d0500 	bcc	74bb20 <__Stack_Size+0x74b720>
    a71c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a720:	0034000e 	eorseq	r0, r4, lr
    a724:	3a1e0500 	bcc	78bb2c <__Stack_Size+0x78b72c>
    a728:	0c000000 	stceq	0, cr0, [r0], {-0}
    a72c:	0033850e 	eorseq	r8, r3, lr, lsl #10
    a730:	3a1f0500 	bcc	7cbb38 <__Stack_Size+0x7cb738>
    a734:	10000000 	andne	r0, r0, r0
    a738:	32900400 	addscc	r0, r0, #0, 8
    a73c:	20050000 	andcs	r0, r5, r0
    a740:	000002ab 	andeq	r0, r0, fp, lsr #5
    a744:	0036290f 	eorseq	r2, r6, pc, lsl #18
    a748:	503e0100 	eorspl	r0, lr, r0, lsl #2
    a74c:	60080035 	andvs	r0, r8, r5, lsr r0
    a750:	01000000 	mrseq	r0, (UNDEF: 0)
    a754:	0003979c 	muleq	r3, ip, r7
    a758:	36ec1000 	strbtcc	r1, [ip], r0
    a75c:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    a760:	00000397 	muleq	r0, r7, r3
    a764:	000037ce 	andeq	r3, r0, lr, asr #15
    a768:	00357211 	eorseq	r7, r5, r1, lsl r2
    a76c:	00091208 	andeq	r1, r9, r8, lsl #4
    a770:	00033900 	andeq	r3, r3, r0, lsl #18
    a774:	51011200 	mrspl	r1, R9_usr
    a778:	01123101 	tsteq	r2, r1, lsl #2
    a77c:	000a0350 	andeq	r0, sl, r0, asr r3
    a780:	82110040 	andshi	r0, r1, #64	; 0x40
    a784:	29080035 	stmdbcs	r8, {r0, r2, r4, r5}
    a788:	53000009 	movwpl	r0, #9
    a78c:	12000003 	andne	r0, r0, #3
    a790:	31015101 	tstcc	r1, r1, lsl #2
    a794:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    a798:	0010000a 	andseq	r0, r0, sl
    a79c:	00359013 	eorseq	r9, r5, r3, lsl r0
    a7a0:	00092908 	andeq	r2, r9, r8, lsl #18
    a7a4:	00036d00 	andeq	r6, r3, r0, lsl #26
    a7a8:	51011200 	mrspl	r1, R9_usr
    a7ac:	01123001 	tsteq	r2, r1
    a7b0:	000a0350 	andeq	r0, sl, r0, asr r3
    a7b4:	9a110010 	bls	44a7fc <__Stack_Size+0x44a3fc>
    a7b8:	12080035 	andne	r0, r8, #53	; 0x35
    a7bc:	87000009 	strhi	r0, [r0, -r9]
    a7c0:	12000003 	andne	r0, r0, #3
    a7c4:	31015101 	tstcc	r1, r1, lsl #2
    a7c8:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    a7cc:	0080000a 	addeq	r0, r0, sl
    a7d0:	0035a814 	eorseq	sl, r5, r4, lsl r8
    a7d4:	00091208 	andeq	r1, r9, r8, lsl #4
    a7d8:	51011200 	mrspl	r1, R9_usr
    a7dc:	00003001 	andeq	r3, r0, r1
    a7e0:	01c30415 	biceq	r0, r3, r5, lsl r4
    a7e4:	170f0000 	strne	r0, [pc, -r0]
    a7e8:	01000012 	tsteq	r0, r2, lsl r0
    a7ec:	0035b06a 	eorseq	fp, r5, sl, rrx
    a7f0:	00003e08 	andeq	r3, r0, r8, lsl #28
    a7f4:	dc9c0100 	ldfles	f0, [ip], {0}
    a7f8:	16000003 	strne	r0, [r0], -r3
    a7fc:	000036ec 	andeq	r3, r0, ip, ror #13
    a800:	03976a01 	orrseq	r6, r7, #4096	; 0x1000
    a804:	50010000 	andpl	r0, r1, r0
    a808:	00373016 	eorseq	r3, r7, r6, lsl r0
    a80c:	dc6a0100 	stflee	f0, [sl], #-0
    a810:	01000003 	tsteq	r0, r3
    a814:	232d1751 			; <UNDEFINED> instruction: 0x232d1751
    a818:	6c010000 	stcvs	0, cr0, [r1], {-0}
    a81c:	0000004c 	andeq	r0, r0, ip, asr #32
    a820:	0000382c 	andeq	r3, r0, ip, lsr #16
    a824:	44041500 	strmi	r1, [r4], #-1280	; 0x500
    a828:	0f000002 	svceq	0x00000002
    a82c:	00003580 	andeq	r3, r0, r0, lsl #11
    a830:	35eea401 	strbcc	sl, [lr, #1025]!	; 0x401
    a834:	00a00800 	adceq	r0, r0, r0, lsl #16
    a838:	9c010000 	stcls	0, cr0, [r1], {-0}
    a83c:	0000047f 	andeq	r0, r0, pc, ror r4
    a840:	0036ec10 	eorseq	lr, r6, r0, lsl ip
    a844:	97a40100 	strls	r0, [r4, r0, lsl #2]!
    a848:	bc000003 	stclt	0, cr0, [r0], {3}
    a84c:	10000038 	andne	r0, r0, r8, lsr r0
    a850:	00003561 	andeq	r3, r0, r1, ror #10
    a854:	047fa401 	ldrbteq	sl, [pc], #-1025	; a85c <__Stack_Size+0xa45c>
    a858:	38f00000 	ldmcc	r0!, {}^	; <UNPREDICTABLE>
    a85c:	2d170000 	ldccs	0, cr0, [r7, #-0]
    a860:	01000023 	tsteq	r0, r3, lsr #32
    a864:	00004ca6 	andeq	r4, r0, r6, lsr #25
    a868:	00392400 	eorseq	r2, r9, r0, lsl #8
    a86c:	35981700 	ldrcc	r1, [r8, #1792]	; 0x700
    a870:	a6010000 	strge	r0, [r1], -r0
    a874:	0000004c 	andeq	r0, r0, ip, asr #32
    a878:	0000394e 	andeq	r3, r0, lr, asr #18
    a87c:	00370117 	eorseq	r0, r7, r7, lsl r1
    a880:	4ca60100 	stfmis	f0, [r6]
    a884:	84000000 	strhi	r0, [r0], #-0
    a888:	17000039 	smladxne	r0, r9, r0, r0
    a88c:	00003545 	andeq	r3, r0, r5, asr #10
    a890:	004ca601 	subeq	sl, ip, r1, lsl #12
    a894:	39d40000 	ldmibcc	r4, {}^	; <UNPREDICTABLE>
    a898:	74180000 	ldrvc	r0, [r8], #-0
    a89c:	0100706d 	tsteq	r0, sp, rrx
    a8a0:	00003aa7 	andeq	r3, r0, r7, lsr #21
    a8a4:	0039ff00 	eorseq	pc, r9, r0, lsl #30
    a8a8:	33f51900 	mvnscc	r1, #0, 18
    a8ac:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    a8b0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a8b4:	1a549102 	bne	152ecc4 <__Stack_Size+0x152e8c4>
    a8b8:	08003624 	stmdaeq	r0, {r2, r5, r9, sl, ip, sp}
    a8bc:	00000940 	andeq	r0, r0, r0, asr #18
    a8c0:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    a8c4:	00005491 	muleq	r0, r1, r4
    a8c8:	02a00415 	adceq	r0, r0, #352321536	; 0x15000000
    a8cc:	04020000 	streq	r0, [r2], #-0
    a8d0:	00064a07 	andeq	r4, r6, r7, lsl #20
    a8d4:	36981b00 	ldrcc	r1, [r8], r0, lsl #22
    a8d8:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    a8dc:	00368e01 	eorseq	r8, r6, r1, lsl #28
    a8e0:	00001808 	andeq	r1, r0, r8, lsl #16
    a8e4:	b19c0100 	orrslt	r0, ip, r0, lsl #2
    a8e8:	1c000004 	stcne	0, cr0, [r0], {4}
    a8ec:	00003730 	andeq	r3, r0, r0, lsr r7
    a8f0:	dc010801 	stcle	8, cr0, [r1], {1}
    a8f4:	01000003 	tsteq	r0, r3
    a8f8:	891b0050 	ldmdbhi	fp, {r4, r6}
    a8fc:	01000035 	tsteq	r0, r5, lsr r0
    a900:	36a6012f 	strtcc	r0, [r6], pc, lsr #2
    a904:	00120800 	andseq	r0, r2, r0, lsl #16
    a908:	9c010000 	stcls	0, cr0, [r1], {-0}
    a90c:	000004d6 	ldrdeq	r0, [r0], -r6
    a910:	0035611c 	eorseq	r6, r5, ip, lsl r1
    a914:	012f0100 			; <UNDEFINED> instruction: 0x012f0100
    a918:	0000047f 	andeq	r0, r0, pc, ror r4
    a91c:	1b005001 	blne	1e928 <__Stack_Size+0x1e528>
    a920:	0000156d 	andeq	r1, r0, sp, ror #10
    a924:	b8014e01 	stmdalt	r1, {r0, r9, sl, fp, lr}
    a928:	18080036 	stmdane	r8, {r1, r2, r4, r5}
    a92c:	01000000 	mrseq	r0, (UNDEF: 0)
    a930:	0005099c 	muleq	r5, ip, r9
    a934:	36ec1c00 	strbtcc	r1, [ip], r0, lsl #24
    a938:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    a93c:	00039701 	andeq	r9, r3, r1, lsl #14
    a940:	1c500100 	ldfnee	f0, [r0], {-0}
    a944:	00001133 	andeq	r1, r0, r3, lsr r1
    a948:	bf014e01 	svclt	0x00014e01
    a94c:	01000000 	mrseq	r0, (UNDEF: 0)
    a950:	901b0051 	andsls	r0, fp, r1, asr r0
    a954:	01000036 	tsteq	r0, r6, lsr r0
    a958:	36d00169 	ldrbcc	r0, [r0], r9, ror #2
    a95c:	00180800 	andseq	r0, r8, r0, lsl #16
    a960:	9c010000 	stcls	0, cr0, [r1], {-0}
    a964:	0000053c 	andeq	r0, r0, ip, lsr r5
    a968:	0036ec1c 	eorseq	lr, r6, ip, lsl ip
    a96c:	01690100 	cmneq	r9, r0, lsl #2
    a970:	00000397 	muleq	r0, r7, r3
    a974:	331c5001 	tstcc	ip, #1
    a978:	01000011 	tsteq	r0, r1, lsl r0
    a97c:	00bf0169 	adcseq	r0, pc, r9, ror #2
    a980:	51010000 	mrspl	r0, (UNDEF: 1)
    a984:	359f1b00 	ldrcc	r1, [pc, #2816]	; b48c <__Stack_Size+0xb08c>
    a988:	8c010000 	stchi	0, cr0, [r1], {-0}
    a98c:	0036e801 	eorseq	lr, r6, r1, lsl #16
    a990:	00001e08 	andeq	r1, r0, r8, lsl #28
    a994:	a19c0100 	orrsge	r0, ip, r0, lsl #2
    a998:	1c000005 	stcne	0, cr0, [r0], {5}
    a99c:	000036ec 	andeq	r3, r0, ip, ror #13
    a9a0:	97018c01 	strls	r8, [r1, -r1, lsl #24]
    a9a4:	01000003 	tsteq	r0, r3
    a9a8:	35f11d50 	ldrbcc	r1, [r1, #3408]!	; 0xd50
    a9ac:	8c010000 	stchi	0, cr0, [r1], {-0}
    a9b0:	00005e01 	andeq	r5, r0, r1, lsl #28
    a9b4:	003a2a00 	eorseq	r2, sl, r0, lsl #20
    a9b8:	11331d00 	teqne	r3, r0, lsl #26
    a9bc:	8c010000 	stchi	0, cr0, [r1], {-0}
    a9c0:	0000bf01 	andeq	fp, r0, r1, lsl #30
    a9c4:	003a4b00 	eorseq	r4, sl, r0, lsl #22
    a9c8:	42671e00 	rsbmi	r1, r7, #0, 28
    a9cc:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    a9d0:	00004c01 	andeq	r4, r0, r1, lsl #24
    a9d4:	003a8500 	eorseq	r8, sl, r0, lsl #10
    a9d8:	25171e00 	ldrcs	r1, [r7, #-3584]	; 0xe00
    a9dc:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    a9e0:	00004c01 	andeq	r4, r0, r1, lsl #24
    a9e4:	003ab200 	eorseq	fp, sl, r0, lsl #4
    a9e8:	fe1b0000 	cdp2	0, 1, cr0, cr11, cr0, {0}
    a9ec:	01000034 	tsteq	r0, r4, lsr r0
    a9f0:	370601b7 			; <UNDEFINED> instruction: 0x370601b7
    a9f4:	00120800 	andseq	r0, r2, r0, lsl #16
    a9f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a9fc:	000005e4 	andeq	r0, r0, r4, ror #11
    aa00:	0036ec1c 	eorseq	lr, r6, ip, lsl ip
    aa04:	01b70100 			; <UNDEFINED> instruction: 0x01b70100
    aa08:	00000397 	muleq	r0, r7, r3
    aa0c:	521d5001 	andspl	r5, sp, #1
    aa10:	01000035 	tsteq	r0, r5, lsr r0
    aa14:	004c01b7 	strheq	r0, [ip], #-23	; 0xffffffe9
    aa18:	3afa0000 	bcc	ffe8aa20 <SCS_BASE+0x1fe7ca20>
    aa1c:	331c0000 	tstcc	ip, #0
    aa20:	01000011 	tsteq	r0, r1, lsl r0
    aa24:	00bf01b7 	ldrhteq	r0, [pc], r7
    aa28:	52010000 	andpl	r0, r1, #0
    aa2c:	20321b00 	eorscs	r1, r2, r0, lsl #22
    aa30:	d4010000 	strle	r0, [r1], #-0
    aa34:	00371801 	eorseq	r1, r7, r1, lsl #16
    aa38:	00000408 	andeq	r0, r0, r8, lsl #8
    aa3c:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    aa40:	1c000006 	stcne	0, cr0, [r0], {6}
    aa44:	000036ec 	andeq	r3, r0, ip, ror #13
    aa48:	9701d401 	strls	sp, [r1, -r1, lsl #8]
    aa4c:	01000003 	tsteq	r0, r3
    aa50:	0a771c50 	beq	1dd1b98 <__Stack_Size+0x1dd1798>
    aa54:	d4010000 	strle	r0, [r1], #-0
    aa58:	00004c01 	andeq	r4, r0, r1, lsl #24
    aa5c:	00510100 	subseq	r0, r1, r0, lsl #2
    aa60:	0021591f 	eoreq	r5, r1, pc, lsl r9
    aa64:	01e60100 	mvneq	r0, r0, lsl #2
    aa68:	0000004c 	andeq	r0, r0, ip, asr #32
    aa6c:	0800371c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, ip, sp}
    aa70:	00000006 	andeq	r0, r0, r6
    aa74:	06429c01 	strbeq	r9, [r2], -r1, lsl #24
    aa78:	ec1d0000 	ldc	0, cr0, [sp], {-0}
    aa7c:	01000036 	tsteq	r0, r6, lsr r0
    aa80:	039701e6 	orrseq	r0, r7, #-2147483591	; 0x80000039
    aa84:	3b340000 	blcc	d0aa8c <__Stack_Size+0xd0a68c>
    aa88:	1b000000 	blne	aa90 <__Stack_Size+0xa690>
    aa8c:	00003638 	andeq	r3, r0, r8, lsr r6
    aa90:	2201fb01 	andcs	pc, r1, #1024	; 0x400
    aa94:	1e080037 	mcrne	0, 0, r0, cr8, cr7, {1}
    aa98:	01000000 	mrseq	r0, (UNDEF: 0)
    aa9c:	0006759c 	muleq	r6, ip, r5
    aaa0:	36ec1c00 	strbtcc	r1, [ip], r0, lsl #24
    aaa4:	fb010000 	blx	4aaae <__Stack_Size+0x4a6ae>
    aaa8:	00039701 	andeq	r9, r3, r1, lsl #14
    aaac:	1c500100 	ldfnee	f0, [r0], {-0}
    aab0:	0000366a 	andeq	r3, r0, sl, ror #12
    aab4:	4c01fb01 	stcmi	11, cr15, [r1], {1}
    aab8:	01000000 	mrseq	r0, (UNDEF: 0)
    aabc:	f11b0051 			; <UNDEFINED> instruction: 0xf11b0051
    aac0:	01000036 	tsteq	r0, r6, lsr r0
    aac4:	37400216 	smlaldcc	r0, r0, r6, r2	; <UNPREDICTABLE>
    aac8:	00180800 	andseq	r0, r8, r0, lsl #16
    aacc:	9c010000 	stcls	0, cr0, [r1], {-0}
    aad0:	000006a8 	andeq	r0, r0, r8, lsr #13
    aad4:	0036ec1c 	eorseq	lr, r6, ip, lsl ip
    aad8:	02160100 	andseq	r0, r6, #0, 2
    aadc:	00000397 	muleq	r0, r7, r3
    aae0:	331c5001 	tstcc	ip, #1
    aae4:	01000011 	tsteq	r0, r1, lsl r0
    aae8:	00bf0216 	adcseq	r0, pc, r6, lsl r2	; <UNPREDICTABLE>
    aaec:	51010000 	mrspl	r0, (UNDEF: 1)
    aaf0:	36071b00 	strcc	r1, [r7], -r0, lsl #22
    aaf4:	33010000 	movwcc	r0, #4096	; 0x1000
    aaf8:	00375802 	eorseq	r5, r7, r2, lsl #16
    aafc:	00001608 	andeq	r1, r0, r8, lsl #12
    ab00:	dd9c0100 	ldfles	f0, [ip]
    ab04:	1c000006 	stcne	0, cr0, [r0], {6}
    ab08:	000036ec 	andeq	r3, r0, ip, ror #13
    ab0c:	97023301 	strls	r3, [r2, -r1, lsl #6]
    ab10:	01000003 	tsteq	r0, r3
    ab14:	1a7c1d50 	bne	1f1205c <__Stack_Size+0x1f11c5c>
    ab18:	33010000 	movwcc	r0, #4096	; 0x1000
    ab1c:	00004c02 	andeq	r4, r0, r2, lsl #24
    ab20:	003b5500 	eorseq	r5, fp, r0, lsl #10
    ab24:	081b0000 	ldmdaeq	fp, {}	; <UNPREDICTABLE>
    ab28:	01000037 	tsteq	r0, r7, lsr r0
    ab2c:	376e0246 	strbcc	r0, [lr, -r6, asr #4]!
    ab30:	000c0800 	andeq	r0, ip, r0, lsl #16
    ab34:	9c010000 	stcls	0, cr0, [r1], {-0}
    ab38:	00000702 	andeq	r0, r0, r2, lsl #14
    ab3c:	0036ec1c 	eorseq	lr, r6, ip, lsl ip
    ab40:	02460100 	subeq	r0, r6, #0, 2
    ab44:	00000397 	muleq	r0, r7, r3
    ab48:	1b005001 	blne	1eb54 <__Stack_Size+0x1e754>
    ab4c:	00003718 	andeq	r3, r0, r8, lsl r7
    ab50:	7a025901 	bvc	a0f5c <__Stack_Size+0xa0b5c>
    ab54:	18080037 	stmdane	r8, {r0, r1, r2, r4, r5}
    ab58:	01000000 	mrseq	r0, (UNDEF: 0)
    ab5c:	0007359c 	muleq	r7, ip, r5
    ab60:	36ec1c00 	strbtcc	r1, [ip], r0, lsl #24
    ab64:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    ab68:	00039702 	andeq	r9, r3, r2, lsl #14
    ab6c:	1c500100 	ldfnee	f0, [r0], {-0}
    ab70:	00001133 	andeq	r1, r0, r3, lsr r1
    ab74:	bf025901 	svclt	0x00025901
    ab78:	01000000 	mrseq	r0, (UNDEF: 0)
    ab7c:	fc1f0051 	ldc2	0, cr0, [pc], {81}	; 0x51
    ab80:	01000035 	tsteq	r0, r5, lsr r0
    ab84:	004c0277 	subeq	r0, ip, r7, ror r2
    ab88:	37920000 	ldrcc	r0, [r2, r0]
    ab8c:	000c0800 	andeq	r0, ip, r0, lsl #16
    ab90:	9c010000 	stcls	0, cr0, [r1], {-0}
    ab94:	0000077e 	andeq	r0, r0, lr, ror r7
    ab98:	0036ec1d 	eorseq	lr, r6, sp, lsl ip
    ab9c:	02770100 	rsbseq	r0, r7, #0, 2
    aba0:	00000397 	muleq	r0, r7, r3
    aba4:	00003b76 	andeq	r3, r0, r6, ror fp
    aba8:	0035cd1c 	eorseq	ip, r5, ip, lsl sp
    abac:	02770100 	rsbseq	r0, r7, #0, 2
    abb0:	0000005e 	andeq	r0, r0, lr, asr r0
    abb4:	291e5101 	ldmdbcs	lr, {r0, r8, ip, lr}
    abb8:	01000037 	tsteq	r0, r7, lsr r0
    abbc:	004c0279 	subeq	r0, ip, r9, ror r2
    abc0:	3b970000 	blcc	fe5cabc8 <SCS_BASE+0x1e5bcbc8>
    abc4:	1f000000 	svcne	0x00000000
    abc8:	0000350d 	andeq	r3, r0, sp, lsl #10
    abcc:	4c029501 	cfstr32mi	mvfx9, [r2], {1}
    abd0:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    abd4:	06080037 			; <UNDEFINED> instruction: 0x06080037
    abd8:	01000000 	mrseq	r0, (UNDEF: 0)
    abdc:	0007a99c 	muleq	r7, ip, r9
    abe0:	36ec1d00 	strbtcc	r1, [ip], r0, lsl #26
    abe4:	95010000 	strls	r0, [r1, #-0]
    abe8:	00039702 	andeq	r9, r3, r2, lsl #14
    abec:	003bb600 	eorseq	fp, fp, r0, lsl #12
    abf0:	d51b0000 	ldrle	r0, [fp, #-0]
    abf4:	01000035 	tsteq	r0, r5, lsr r0
    abf8:	37a402ab 	strcc	r0, [r4, fp, lsr #5]!
    abfc:	001c0800 	andseq	r0, ip, r0, lsl #16
    ac00:	9c010000 	stcls	0, cr0, [r1], {-0}
    ac04:	000007dc 	ldrdeq	r0, [r0], -ip
    ac08:	0036ec1c 	eorseq	lr, r6, ip, lsl ip
    ac0c:	02ab0100 	adceq	r0, fp, #0, 2
    ac10:	00000397 	muleq	r0, r7, r3
    ac14:	a31c5001 	tstge	ip, #1
    ac18:	01000013 	tsteq	r0, r3, lsl r0
    ac1c:	004c02ab 	subeq	r0, ip, fp, lsr #5
    ac20:	51010000 	mrspl	r0, (UNDEF: 1)
    ac24:	21921f00 	orrscs	r1, r2, r0, lsl #30
    ac28:	d0010000 	andle	r0, r1, r0
    ac2c:	00009402 	andeq	r9, r0, r2, lsl #8
    ac30:	0037c000 	eorseq	ip, r7, r0
    ac34:	00000c08 	andeq	r0, r0, r8, lsl #24
    ac38:	259c0100 	ldrcs	r0, [ip, #256]	; 0x100
    ac3c:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    ac40:	000036ec 	andeq	r3, r0, ip, ror #13
    ac44:	9702d001 	strls	sp, [r2, -r1]
    ac48:	d7000003 	strle	r0, [r0, -r3]
    ac4c:	1c00003b 	stcne	0, cr0, [r0], {59}	; 0x3b
    ac50:	00003522 	andeq	r3, r0, r2, lsr #10
    ac54:	4c02d001 	stcmi	0, cr13, [r2], {1}
    ac58:	01000000 	mrseq	r0, (UNDEF: 0)
    ac5c:	24381e51 	ldrtcs	r1, [r8], #-3665	; 0xe51
    ac60:	d2010000 	andle	r0, r1, #0
    ac64:	00009402 	andeq	r9, r0, r2, lsl #8
    ac68:	003bf800 	eorseq	pc, fp, r0, lsl #16
    ac6c:	7e1b0000 	cdpvc	0, 1, cr0, cr11, cr0, {0}
    ac70:	01000036 	tsteq	r0, r6, lsr r0
    ac74:	37cc02fd 			; <UNDEFINED> instruction: 0x37cc02fd
    ac78:	00080800 	andeq	r0, r8, r0, lsl #16
    ac7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    ac80:	0000085a 	andeq	r0, r0, sl, asr r8
    ac84:	0036ec1c 	eorseq	lr, r6, ip, lsl ip
    ac88:	02fd0100 	rscseq	r0, sp, #0, 2
    ac8c:	00000397 	muleq	r0, r7, r3
    ac90:	221d5001 	andscs	r5, sp, #1
    ac94:	01000035 	tsteq	r0, r5, lsr r0
    ac98:	004c02fd 	strdeq	r0, [ip], #-45	; 0xffffffd3
    ac9c:	3c200000 	stccc	0, cr0, [r0], #-0
    aca0:	1f000000 	svcne	0x00000000
    aca4:	00003656 	andeq	r3, r0, r6, asr r6
    aca8:	9f031801 	svcls	0x00031801
    acac:	d4000000 	strle	r0, [r0], #-0
    acb0:	26080037 			; <UNDEFINED> instruction: 0x26080037
    acb4:	01000000 	mrseq	r0, (UNDEF: 0)
    acb8:	0008d19c 	muleq	r8, ip, r1
    acbc:	36ec1d00 	strbtcc	r1, [ip], r0, lsl #26
    acc0:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    acc4:	00039703 	andeq	r9, r3, r3, lsl #14
    acc8:	003c4100 	eorseq	r4, ip, r0, lsl #2
    accc:	35f11d00 	ldrbcc	r1, [r1, #3328]!	; 0xd00
    acd0:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    acd4:	00005e03 	andeq	r5, r0, r3, lsl #28
    acd8:	003c6200 	eorseq	r6, ip, r0, lsl #4
    acdc:	24381e00 	ldrtcs	r1, [r8], #-3584	; 0xe00
    ace0:	1a010000 	bne	4ace8 <__Stack_Size+0x4a8e8>
    ace4:	00009f03 	andeq	r9, r0, r3, lsl #30
    ace8:	003c8300 	eorseq	r8, ip, r0, lsl #6
    acec:	42672000 	rsbmi	r2, r7, #0
    acf0:	1b010000 	blne	4acf8 <__Stack_Size+0x4a8f8>
    acf4:	00004c03 	andeq	r4, r0, r3, lsl #24
    acf8:	25171e00 	ldrcs	r1, [r7, #-3584]	; 0xe00
    acfc:	1b010000 	blne	4ad04 <__Stack_Size+0x4a904>
    ad00:	00004c03 	andeq	r4, r0, r3, lsl #24
    ad04:	003ca200 	eorseq	sl, ip, r0, lsl #4
    ad08:	22f31e00 	rscscs	r1, r3, #0, 28
    ad0c:	1b010000 	blne	4ad14 <__Stack_Size+0x4a914>
    ad10:	00004c03 	andeq	r4, r0, r3, lsl #24
    ad14:	003cd300 	eorseq	sp, ip, r0, lsl #6
    ad18:	a71b0000 	ldrge	r0, [fp, -r0]
    ad1c:	01000036 	tsteq	r0, r6, lsr r0
    ad20:	37fa0351 	ubfxcc	r0, r1, #6, #27
    ad24:	00100800 	andseq	r0, r0, r0, lsl #16
    ad28:	9c010000 	stcls	0, cr0, [r1], {-0}
    ad2c:	00000912 	andeq	r0, r0, r2, lsl r9
    ad30:	0036ec1c 	eorseq	lr, r6, ip, lsl ip
    ad34:	03510100 	cmpeq	r1, #0, 2
    ad38:	00000397 	muleq	r0, r7, r3
    ad3c:	f11d5001 			; <UNDEFINED> instruction: 0xf11d5001
    ad40:	01000035 	tsteq	r0, r5, lsr r0
    ad44:	005e0351 	subseq	r0, lr, r1, asr r3
    ad48:	3d160000 	ldccc	0, cr0, [r6, #-0]
    ad4c:	67200000 	strvs	r0, [r0, -r0]!
    ad50:	01000042 	tsteq	r0, r2, asr #32
    ad54:	004c0353 	subeq	r0, ip, r3, asr r3
    ad58:	21000000 	mrscs	r0, (UNDEF: 0)
    ad5c:	000031df 	ldrdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    ad60:	29011505 	stmdbcs	r1, {r0, r2, r8, sl, ip}
    ad64:	22000009 	andcs	r0, r0, #9
    ad68:	0000003a 	andeq	r0, r0, sl, lsr r0
    ad6c:	0000bf22 	andeq	fp, r0, r2, lsr #30
    ad70:	11210000 			; <UNDEFINED> instruction: 0x11210000
    ad74:	05000024 	streq	r0, [r0, #-36]	; 0x24
    ad78:	09400114 	stmdbeq	r0, {r2, r4, r8}^
    ad7c:	3a220000 	bcc	88ad84 <__Stack_Size+0x88a984>
    ad80:	22000000 	andcs	r0, r0, #0
    ad84:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    ad88:	345d2100 	ldrbcc	r2, [sp], #-256	; 0x100
    ad8c:	10050000 	andne	r0, r5, r0
    ad90:	00095201 	andeq	r5, r9, r1, lsl #4
    ad94:	09522200 	ldmdbeq	r2, {r9, sp}^
    ad98:	15000000 	strne	r0, [r0, #-0]
    ad9c:	0002f004 	andeq	pc, r2, r4
    ada0:	02070000 	andeq	r0, r7, #0
    ada4:	00040000 	andeq	r0, r4, r0
    ada8:	0000295b 	andeq	r2, r0, fp, asr r9
    adac:	04d40104 	ldrbeq	r0, [r4], #260	; 0x104
    adb0:	7b010000 	blvc	4adb8 <__Stack_Size+0x4a9b8>
    adb4:	82000037 	andhi	r0, r0, #55	; 0x37
    adb8:	0c000006 	stceq	0, cr0, [r0], {6}
    adbc:	8c080038 	stchi	0, cr0, [r8], {56}	; 0x38
    adc0:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    adc4:	02000022 	andeq	r0, r0, #34	; 0x22
    adc8:	05e30504 	strbeq	r0, [r3, #1284]!	; 0x504
    adcc:	02020000 	andeq	r0, r2, #0
    add0:	0005b405 	andeq	fp, r5, r5, lsl #8
    add4:	06010200 	streq	r0, [r1], -r0, lsl #4
    add8:	0000071a 	andeq	r0, r0, sl, lsl r7
    addc:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    ade0:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    ade4:	02000000 	andeq	r0, r0, #0
    ade8:	06450704 	strbeq	r0, [r5], -r4, lsl #14
    adec:	02020000 	andeq	r0, r2, #0
    adf0:	0007fc07 	andeq	pc, r7, r7, lsl #24
    adf4:	38750300 	ldmdacc	r5!, {r8, r9}^
    adf8:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    adfc:	02000000 	andeq	r0, r0, #0
    ae00:	07180801 	ldreq	r0, [r8, -r1, lsl #16]
    ae04:	9c040000 	stcls	0, cr0, [r4], {-0}
    ae08:	0200000a 	andeq	r0, r0, #10
    ae0c:	00006f2f 	andeq	r6, r0, pc, lsr #30
    ae10:	00450500 	subeq	r0, r5, r0, lsl #10
    ae14:	2b040000 	blcs	10ae1c <__Stack_Size+0x10aa1c>
    ae18:	02000030 	andeq	r0, r0, #48	; 0x30
    ae1c:	00007f33 	andeq	r7, r0, r3, lsr pc
    ae20:	006f0600 	rsbeq	r0, pc, r0, lsl #12
    ae24:	01070000 	mrseq	r0, (UNDEF: 7)
    ae28:	00993902 	addseq	r3, r9, r2, lsl #18
    ae2c:	55080000 	strpl	r0, [r8, #-0]
    ae30:	0000000c 	andeq	r0, r0, ip
    ae34:	54455309 	strbpl	r5, [r5], #-777	; 0x309
    ae38:	04000100 	streq	r0, [r0], #-256	; 0x100
    ae3c:	000017ed 	andeq	r1, r0, sp, ror #15
    ae40:	00843902 	addeq	r3, r4, r2, lsl #18
    ae44:	01070000 	mrseq	r0, (UNDEF: 7)
    ae48:	00b93b02 	adcseq	r3, r9, r2, lsl #22
    ae4c:	21080000 	mrscs	r0, (UNDEF: 8)
    ae50:	0000000e 	andeq	r0, r0, lr
    ae54:	00206408 	eoreq	r6, r0, r8, lsl #8
    ae58:	04000100 	streq	r0, [r0], #-256	; 0x100
    ae5c:	00000c5b 	andeq	r0, r0, fp, asr ip
    ae60:	00a43b02 	adceq	r3, r4, r2, lsl #22
    ae64:	04020000 	streq	r0, [r2], #-0
    ae68:	00063c07 	andeq	r3, r6, r7, lsl #24
    ae6c:	03100a00 	tsteq	r0, #0, 20
    ae70:	01090202 	tsteq	r9, r2, lsl #4
    ae74:	a10b0000 	mrsge	r0, (UNDEF: 11)
    ae78:	03000037 	movweq	r0, #55	; 0x37
    ae7c:	00640204 	rsbeq	r0, r4, r4, lsl #4
    ae80:	0b000000 	bleq	ae88 <__Stack_Size+0xaa88>
    ae84:	000037ce 	andeq	r3, r0, lr, asr #15
    ae88:	64020503 	strvs	r0, [r2], #-1283	; 0x503
    ae8c:	04000000 	streq	r0, [r0], #-0
    ae90:	4c41560c 	mcrrmi	6, 0, r5, r1, cr12
    ae94:	02060300 	andeq	r0, r6, #0, 6
    ae98:	00000064 	andeq	r0, r0, r4, rrx
    ae9c:	37750b08 	ldrbcc	r0, [r5, -r8, lsl #22]!
    aea0:	07030000 	streq	r0, [r3, -r0]
    aea4:	00007402 	andeq	r7, r0, r2, lsl #8
    aea8:	0d000c00 	stceq	12, cr0, [r0, #-0]
    aeac:	000037d3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    aeb0:	cb020803 	blgt	8cec4 <__Stack_Size+0x8cac4>
    aeb4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    aeb8:	000037b6 			; <UNDEFINED> instruction: 0x000037b6
    aebc:	380c2b01 	stmdacc	ip, {r0, r8, r9, fp, sp}
    aec0:	00180800 	andseq	r0, r8, r0, lsl #16
    aec4:	9c010000 	stcls	0, cr0, [r1], {-0}
    aec8:	00000138 	andeq	r0, r0, r8, lsr r1
    aecc:	0037e30f 	eorseq	lr, r7, pc, lsl #6
    aed0:	3a2b0100 	bcc	acb2d8 <__Stack_Size+0xacaed8>
    aed4:	01000000 	mrseq	r0, (UNDEF: 0)
    aed8:	e90e0050 	stmdb	lr, {r4, r6}
    aedc:	01000012 	tsteq	r0, r2, lsl r0
    aee0:	00382442 	eorseq	r2, r8, r2, asr #8
    aee4:	00000c08 	andeq	r0, r0, r8, lsl #24
    aee8:	5b9c0100 	blpl	fe70b2f0 <SCS_BASE+0x1e6fd2f0>
    aeec:	0f000001 	svceq	0x00000001
    aef0:	000012f4 	strdeq	r1, [r0], -r4
    aef4:	003a4201 	eorseq	r4, sl, r1, lsl #4
    aef8:	50010000 	andpl	r0, r1, r0
    aefc:	1afc0e00 	bne	fff0e704 <SCS_BASE+0x1ff00704>
    af00:	55010000 	strpl	r0, [r1, #-0]
    af04:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
    af08:	00000028 	andeq	r0, r0, r8, lsr #32
    af0c:	01809c01 	orreq	r9, r0, r1, lsl #24
    af10:	a6100000 	ldrge	r0, [r0], -r0
    af14:	01000037 	tsteq	r0, r7, lsr r0
    af18:	00003a55 	andeq	r3, r0, r5, asr sl
    af1c:	003d3700 	eorseq	r3, sp, r0, lsl #14
    af20:	d50e0000 	strle	r0, [lr, #-0]
    af24:	01000017 	tsteq	r0, r7, lsl r0
    af28:	00385870 	eorseq	r5, r8, r0, ror r8
    af2c:	00001808 	andeq	r1, r0, r8, lsl #16
    af30:	a39c0100 	orrsge	r0, ip, #0, 2
    af34:	0f000001 	svceq	0x00000001
    af38:	00001133 	andeq	r1, r0, r3, lsr r1
    af3c:	00b97001 	adcseq	r7, r9, r1
    af40:	50010000 	andpl	r0, r1, r0
    af44:	373f1100 	ldrcc	r1, [pc, -r0, lsl #2]!
    af48:	86010000 	strhi	r0, [r1], -r0
    af4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    af50:	08003870 	stmdaeq	r0, {r4, r5, r6, fp, ip, sp}
    af54:	0000000c 	andeq	r0, r0, ip
    af58:	52129c01 	andspl	r9, r2, #256	; 0x100
    af5c:	01000037 	tsteq	r0, r7, lsr r0
    af60:	00009996 	muleq	r0, r6, r9
    af64:	00387c00 	eorseq	r7, r8, r0, lsl #24
    af68:	00001c08 	andeq	r1, r0, r8, lsl #24
    af6c:	109c0100 	addsne	r0, ip, r0, lsl #2
    af70:	00003768 	andeq	r3, r0, r8, ror #14
    af74:	00539601 	subseq	r9, r3, r1, lsl #12
    af78:	3d720000 	ldclcc	0, cr0, [r2, #-0]
    af7c:	46130000 	ldrmi	r0, [r3], -r0
    af80:	01000033 	tsteq	r0, r3, lsr r0
    af84:	00003a98 	muleq	r0, r8, sl
    af88:	003d9300 	eorseq	r9, sp, r0, lsl #6
    af8c:	6d741400 	cfldrdvs	mvd1, [r4, #-0]
    af90:	98010070 	stmdals	r1, {r4, r5, r6}
    af94:	0000003a 	andeq	r0, r0, sl, lsr r0
    af98:	00003db2 			; <UNDEFINED> instruction: 0x00003db2
    af9c:	00243813 	eoreq	r3, r4, r3, lsl r8
    afa0:	99990100 	ldmibls	r9, {r8}
    afa4:	df000000 	svcle	0x00000000
    afa8:	0000003d 	andeq	r0, r0, sp, lsr r0
    afac:	001f3e00 	andseq	r3, pc, r0, lsl #28
    afb0:	83000400 	movwhi	r0, #1024	; 0x400
    afb4:	0400002a 	streq	r0, [r0], #-42	; 0x2a
    afb8:	0004d401 	andeq	sp, r4, r1, lsl #8
    afbc:	3af90100 	bcc	ffe4b3c4 <SCS_BASE+0x1fe3d3c4>
    afc0:	06820000 	streq	r0, [r2], r0
    afc4:	38980000 	ldmcc	r8, {}	; <UNPREDICTABLE>
    afc8:	0a440800 	beq	110cfd0 <__Stack_Size+0x110cbd0>
    afcc:	234e0000 	movtcs	r0, #57344	; 0xe000
    afd0:	04020000 	streq	r0, [r2], #-0
    afd4:	0005e305 	andeq	lr, r5, r5, lsl #6
    afd8:	05020200 	streq	r0, [r2, #-512]	; 0x200
    afdc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    afe0:	1a060102 	bne	18b3f0 <__Stack_Size+0x18aff0>
    afe4:	03000007 	movweq	r0, #7
    afe8:	00323375 	eorseq	r3, r2, r5, ror r3
    afec:	00452702 	subeq	r2, r5, r2, lsl #14
    aff0:	04020000 	streq	r0, [r2], #-0
    aff4:	00064507 	andeq	r4, r6, r7, lsl #10
    aff8:	31750300 	cmncc	r5, r0, lsl #6
    affc:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    b000:	00000057 	andeq	r0, r0, r7, asr r0
    b004:	fc070202 	stc2	2, cr0, [r7], {2}
    b008:	03000007 	movweq	r0, #7
    b00c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    b010:	00006829 	andeq	r6, r0, r9, lsr #16
    b014:	08010200 	stmdaeq	r1, {r9}
    b018:	00000718 	andeq	r0, r0, r8, lsl r7
    b01c:	000a9c04 	andeq	r9, sl, r4, lsl #24
    b020:	7a2f0200 	bvc	bcb828 <__Stack_Size+0xbcb428>
    b024:	05000000 	streq	r0, [r0, #-0]
    b028:	00000045 	andeq	r0, r0, r5, asr #32
    b02c:	0001ae04 	andeq	sl, r1, r4, lsl #28
    b030:	8a300200 	bhi	c0b838 <__Stack_Size+0xc0b438>
    b034:	05000000 	streq	r0, [r0, #-0]
    b038:	00000057 	andeq	r0, r0, r7, asr r0
    b03c:	39020106 	stmdbcc	r2, {r1, r2, r8}
    b040:	000000a4 	andeq	r0, r0, r4, lsr #1
    b044:	000c5507 	andeq	r5, ip, r7, lsl #10
    b048:	53080000 	movwpl	r0, #32768	; 0x8000
    b04c:	01005445 	tsteq	r0, r5, asr #8
    b050:	17ed0400 	strbne	r0, [sp, r0, lsl #8]!
    b054:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    b058:	0000008f 	andeq	r0, r0, pc, lsl #1
    b05c:	00326904 	eorseq	r6, r2, r4, lsl #18
    b060:	8f390200 	svchi	0x00390200
    b064:	06000000 	streq	r0, [r0], -r0
    b068:	cf3b0201 	svcgt	0x003b0201
    b06c:	07000000 	streq	r0, [r0, -r0]
    b070:	00000e21 	andeq	r0, r0, r1, lsr #28
    b074:	20640700 	rsbcs	r0, r4, r0, lsl #14
    b078:	00010000 	andeq	r0, r1, r0
    b07c:	000c5b04 	andeq	r5, ip, r4, lsl #22
    b080:	ba3b0200 	blt	ecb888 <__Stack_Size+0xecb488>
    b084:	02000000 	andeq	r0, r0, #0
    b088:	063c0704 	ldrteq	r0, [ip], -r4, lsl #14
    b08c:	50090000 	andpl	r0, r9, r0
    b090:	f2020b03 	vqdmulh.s<illegal width 8>	d0, d2, d3
    b094:	0a000002 	beq	b0a4 <__Stack_Size+0xaca4>
    b098:	00315243 	eorseq	r5, r1, r3, asr #4
    b09c:	7f020d03 	svcvc	0x00020d03
    b0a0:	00000000 	andeq	r0, r0, r0
    b0a4:	00056e0b 	andeq	r6, r5, fp, lsl #28
    b0a8:	020e0300 	andeq	r0, lr, #0, 6
    b0ac:	0000004c 	andeq	r0, r0, ip, asr #32
    b0b0:	52430a02 	subpl	r0, r3, #8192	; 0x2000
    b0b4:	0f030032 	svceq	0x00030032
    b0b8:	00007f02 	andeq	r7, r0, r2, lsl #30
    b0bc:	780b0400 	stmdavc	fp, {sl}
    b0c0:	03000005 	movweq	r0, #5
    b0c4:	004c0210 	subeq	r0, ip, r0, lsl r2
    b0c8:	0b060000 	bleq	18b0d0 <__Stack_Size+0x18acd0>
    b0cc:	00000317 	andeq	r0, r0, r7, lsl r3
    b0d0:	7f021103 	svcvc	0x00021103
    b0d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b0d8:	0005820b 	andeq	r8, r5, fp, lsl #4
    b0dc:	02120300 	andseq	r0, r2, #0, 6
    b0e0:	0000004c 	andeq	r0, r0, ip, asr #32
    b0e4:	02b20b0a 	adcseq	r0, r2, #10240	; 0x2800
    b0e8:	13030000 	movwne	r0, #12288	; 0x3000
    b0ec:	00007f02 	andeq	r7, r0, r2, lsl #30
    b0f0:	8c0b0c00 	stchi	12, cr0, [fp], {-0}
    b0f4:	03000005 	movweq	r0, #5
    b0f8:	004c0214 	subeq	r0, ip, r4, lsl r2
    b0fc:	0a0e0000 	beq	38b104 <__Stack_Size+0x38ad04>
    b100:	03005253 	movweq	r5, #595	; 0x253
    b104:	007f0215 	rsbseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
    b108:	0b100000 	bleq	40b110 <__Stack_Size+0x40ad10>
    b10c:	00000596 	muleq	r0, r6, r5
    b110:	4c021603 	stcmi	6, cr1, [r2], {3}
    b114:	12000000 	andne	r0, r0, #0
    b118:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
    b11c:	02170300 	andseq	r0, r7, #0, 6
    b120:	0000007f 	andeq	r0, r0, pc, ror r0
    b124:	05a00b14 	streq	r0, [r0, #2836]!	; 0xb14
    b128:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    b12c:	00004c02 	andeq	r4, r0, r2, lsl #24
    b130:	dd0b1600 	stcle	6, cr1, [fp, #-0]
    b134:	03000001 	movweq	r0, #1
    b138:	007f0219 	rsbseq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
    b13c:	0b180000 	bleq	60b144 <__Stack_Size+0x60ad44>
    b140:	000005aa 	andeq	r0, r0, sl, lsr #11
    b144:	4c021a03 	stcmi	10, cr1, [r2], {3}
    b148:	1a000000 	bne	b150 <__Stack_Size+0xad50>
    b14c:	0001e30b 	andeq	lr, r1, fp, lsl #6
    b150:	021b0300 	andseq	r0, fp, #0, 6
    b154:	0000007f 	andeq	r0, r0, pc, ror r0
    b158:	086a0b1c 	stmdaeq	sl!, {r2, r3, r4, r8, r9, fp}^
    b15c:	1c030000 	stcne	0, cr0, [r3], {-0}
    b160:	00004c02 	andeq	r4, r0, r2, lsl #24
    b164:	c60b1e00 	strgt	r1, [fp], -r0, lsl #28
    b168:	03000002 	movweq	r0, #2
    b16c:	007f021d 	rsbseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
    b170:	0b200000 	bleq	80b178 <__Stack_Size+0x80ad78>
    b174:	000005be 			; <UNDEFINED> instruction: 0x000005be
    b178:	4c021e03 	stcmi	14, cr1, [r2], {3}
    b17c:	22000000 	andcs	r0, r0, #0
    b180:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
    b184:	021f0300 	andseq	r0, pc, #0, 6
    b188:	0000007f 	andeq	r0, r0, pc, ror r0
    b18c:	05c80b24 	strbeq	r0, [r8, #2852]	; 0xb24
    b190:	20030000 	andcs	r0, r3, r0
    b194:	00004c02 	andeq	r4, r0, r2, lsl #24
    b198:	500a2600 	andpl	r2, sl, r0, lsl #12
    b19c:	03004353 	movweq	r4, #851	; 0x353
    b1a0:	007f0221 	rsbseq	r0, pc, r1, lsr #4
    b1a4:	0b280000 	bleq	a0b1ac <__Stack_Size+0xa0adac>
    b1a8:	0000073f 	andeq	r0, r0, pc, lsr r7
    b1ac:	4c022203 	sfmmi	f2, 4, [r2], {3}
    b1b0:	2a000000 	bcs	b1b8 <__Stack_Size+0xadb8>
    b1b4:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
    b1b8:	02230300 	eoreq	r0, r3, #0, 6
    b1bc:	0000007f 	andeq	r0, r0, pc, ror r0
    b1c0:	074a0b2c 	strbeq	r0, [sl, -ip, lsr #22]
    b1c4:	24030000 	strcs	r0, [r3], #-0
    b1c8:	00004c02 	andeq	r4, r0, r2, lsl #24
    b1cc:	520a2e00 	andpl	r2, sl, #0, 28
    b1d0:	03005243 	movweq	r5, #579	; 0x243
    b1d4:	007f0225 	rsbseq	r0, pc, r5, lsr #4
    b1d8:	0b300000 	bleq	c0b1e0 <__Stack_Size+0xc0ade0>
    b1dc:	00000755 	andeq	r0, r0, r5, asr r7
    b1e0:	4c022603 	stcmi	6, cr2, [r2], {3}
    b1e4:	32000000 	andcc	r0, r0, #0
    b1e8:	0001c90b 	andeq	ip, r1, fp, lsl #18
    b1ec:	02270300 	eoreq	r0, r7, #0, 6
    b1f0:	0000007f 	andeq	r0, r0, pc, ror r0
    b1f4:	07600b34 			; <UNDEFINED> instruction: 0x07600b34
    b1f8:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    b1fc:	00004c02 	andeq	r4, r0, r2, lsl #24
    b200:	ce0b3600 	cfmadd32gt	mvax0, mvfx3, mvfx11, mvfx0
    b204:	03000001 	movweq	r0, #1
    b208:	007f0229 	rsbseq	r0, pc, r9, lsr #4
    b20c:	0b380000 	bleq	e0b214 <__Stack_Size+0xe0ae14>
    b210:	0000076b 	andeq	r0, r0, fp, ror #14
    b214:	4c022a03 	stcmi	10, cr2, [r2], {3}
    b218:	3a000000 	bcc	b220 <__Stack_Size+0xae20>
    b21c:	0001d30b 	andeq	sp, r1, fp, lsl #6
    b220:	022b0300 	eoreq	r0, fp, #0, 6
    b224:	0000007f 	andeq	r0, r0, pc, ror r0
    b228:	07760b3c 			; <UNDEFINED> instruction: 0x07760b3c
    b22c:	2c030000 	stccs	0, cr0, [r3], {-0}
    b230:	00004c02 	andeq	r4, r0, r2, lsl #24
    b234:	d80b3e00 	stmdale	fp, {r9, sl, fp, ip, sp}
    b238:	03000001 	movweq	r0, #1
    b23c:	007f022d 	rsbseq	r0, pc, sp, lsr #4
    b240:	0b400000 	bleq	100b248 <__Stack_Size+0x100ae48>
    b244:	00000781 	andeq	r0, r0, r1, lsl #15
    b248:	4c022e03 	stcmi	14, cr2, [r2], {3}
    b24c:	42000000 	andmi	r0, r0, #0
    b250:	0001880b 	andeq	r8, r1, fp, lsl #16
    b254:	022f0300 	eoreq	r0, pc, #0, 6
    b258:	0000007f 	andeq	r0, r0, pc, ror r0
    b25c:	078c0b44 	streq	r0, [ip, r4, asr #22]
    b260:	30030000 	andcc	r0, r3, r0
    b264:	00004c02 	andeq	r4, r0, r2, lsl #24
    b268:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
    b26c:	03005243 	movweq	r5, #579	; 0x243
    b270:	007f0231 	rsbseq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
    b274:	0b480000 	bleq	120b27c <__Stack_Size+0x120ae7c>
    b278:	00000797 	muleq	r0, r7, r7
    b27c:	4c023203 	sfmmi	f3, 4, [r2], {3}
    b280:	4a000000 	bmi	b288 <__Stack_Size+0xae88>
    b284:	0005ec0b 	andeq	lr, r5, fp, lsl #24
    b288:	02330300 	eorseq	r0, r3, #0, 6
    b28c:	0000007f 	andeq	r0, r0, pc, ror r0
    b290:	07a20b4c 	streq	r0, [r2, ip, asr #22]!
    b294:	34030000 	strcc	r0, [r3], #-0
    b298:	00004c02 	andeq	r4, r0, r2, lsl #24
    b29c:	0c004e00 	stceq	14, cr4, [r0], {-0}
    b2a0:	0000016f 	andeq	r0, r0, pc, ror #2
    b2a4:	e1023503 	tst	r2, r3, lsl #10
    b2a8:	0d000000 	stceq	0, cr0, [r0, #-0]
    b2ac:	431b040a 	tstmi	fp, #167772160	; 0xa000000
    b2b0:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    b2b4:	0000119d 	muleq	r0, sp, r1
    b2b8:	004c1d04 	subeq	r1, ip, r4, lsl #26
    b2bc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b2c0:	000015ba 			; <UNDEFINED> instruction: 0x000015ba
    b2c4:	004c1e04 	subeq	r1, ip, r4, lsl #28
    b2c8:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    b2cc:	0000171b 	andeq	r1, r0, fp, lsl r7
    b2d0:	004c1f04 	subeq	r1, ip, r4, lsl #30
    b2d4:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    b2d8:	00001376 	andeq	r1, r0, r6, ror r3
    b2dc:	004c2004 	subeq	r2, ip, r4
    b2e0:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    b2e4:	000014d2 	ldrdeq	r1, [r0], -r2
    b2e8:	005e2104 	subseq	r2, lr, r4, lsl #2
    b2ec:	00080000 	andeq	r0, r8, r0
    b2f0:	0019f304 	andseq	pc, r9, r4, lsl #6
    b2f4:	fe220400 	cdp2	4, 2, cr0, cr2, cr0, {0}
    b2f8:	0d000002 	stceq	0, cr0, [r0, #-8]
    b2fc:	b7250410 			; <UNDEFINED> instruction: 0xb7250410
    b300:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    b304:	0000180a 	andeq	r1, r0, sl, lsl #16
    b308:	004c2704 	subeq	r2, ip, r4, lsl #14
    b30c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b310:	000013b1 			; <UNDEFINED> instruction: 0x000013b1
    b314:	004c2804 	subeq	r2, ip, r4, lsl #16
    b318:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    b31c:	000018a1 	andeq	r1, r0, r1, lsr #17
    b320:	004c2904 	subeq	r2, ip, r4, lsl #18
    b324:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    b328:	0000135d 	andeq	r1, r0, sp, asr r3
    b32c:	004c2a04 	subeq	r2, ip, r4, lsl #20
    b330:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    b334:	000011d8 	ldrdeq	r1, [r0], -r8
    b338:	004c2b04 	subeq	r2, ip, r4, lsl #22
    b33c:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    b340:	000014fa 	strdeq	r1, [r0], -sl
    b344:	004c2c04 	subeq	r2, ip, r4, lsl #24
    b348:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    b34c:	000012d9 	ldrdeq	r1, [r0], -r9
    b350:	004c2d04 	subeq	r2, ip, r4, lsl #26
    b354:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    b358:	0000168b 	andeq	r1, r0, fp, lsl #13
    b35c:	004c2e04 	subeq	r2, ip, r4, lsl #28
    b360:	000e0000 	andeq	r0, lr, r0
    b364:	0011bc04 	andseq	fp, r1, r4, lsl #24
    b368:	4e2f0400 	cdpmi	4, 2, cr0, cr15, cr0, {0}
    b36c:	0d000003 	stceq	0, cr0, [r0, #-12]
    b370:	0732040a 	ldreq	r0, [r2, -sl, lsl #8]!
    b374:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    b378:	00003dfc 	strdeq	r3, [r0], -ip
    b37c:	004c3404 	subeq	r3, ip, r4, lsl #8
    b380:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b384:	00003ee3 	andeq	r3, r0, r3, ror #29
    b388:	004c3504 	subeq	r3, ip, r4, lsl #10
    b38c:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    b390:	00003e87 	andeq	r3, r0, r7, lsl #29
    b394:	004c3604 	subeq	r3, ip, r4, lsl #12
    b398:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    b39c:	00003bdd 	ldrdeq	r3, [r0], -sp
    b3a0:	004c3704 	subeq	r3, ip, r4, lsl #14
    b3a4:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    b3a8:	00004053 	andeq	r4, r0, r3, asr r0
    b3ac:	004c3804 	subeq	r3, ip, r4, lsl #16
    b3b0:	00080000 	andeq	r0, r8, r0
    b3b4:	0038b804 	eorseq	fp, r8, r4, lsl #16
    b3b8:	c2390400 	eorsgt	r0, r9, #0, 8
    b3bc:	0d000003 	stceq	0, cr0, [r0, #-12]
    b3c0:	6f3c040e 	svcvs	0x003c040e
    b3c4:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    b3c8:	00003ed5 	ldrdeq	r3, [r0], -r5
    b3cc:	004c3e04 	subeq	r3, ip, r4, lsl #28
    b3d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b3d4:	00003a09 	andeq	r3, r0, r9, lsl #20
    b3d8:	004c3f04 	subeq	r3, ip, r4, lsl #30
    b3dc:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    b3e0:	00003bbf 			; <UNDEFINED> instruction: 0x00003bbf
    b3e4:	004c4004 	subeq	r4, ip, r4
    b3e8:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    b3ec:	00003f91 	muleq	r0, r1, pc	; <UNPREDICTABLE>
    b3f0:	004c4104 	subeq	r4, ip, r4, lsl #2
    b3f4:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    b3f8:	00003ca6 	andeq	r3, r0, r6, lsr #25
    b3fc:	004c4204 	subeq	r4, ip, r4, lsl #4
    b400:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    b404:	00003b5d 	andeq	r3, r0, sp, asr fp
    b408:	004c4304 	subeq	r4, ip, r4, lsl #6
    b40c:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    b410:	00003f53 	andeq	r3, r0, r3, asr pc
    b414:	004c4404 	subeq	r4, ip, r4, lsl #8
    b418:	000c0000 	andeq	r0, ip, r0
    b41c:	003c3304 	eorseq	r3, ip, r4, lsl #6
    b420:	12450400 	subne	r0, r5, #0, 8
    b424:	0f000004 	svceq	0x00000004
    b428:	00004088 	andeq	r4, r0, r8, lsl #1
    b42c:	01051801 	tsteq	r5, r1, lsl #16
    b430:	000004ac 	andeq	r0, r0, ip, lsr #9
    b434:	0039c110 	eorseq	ip, r9, r0, lsl r1
    b438:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    b43c:	000004ac 	andeq	r0, r0, ip, lsr #9
    b440:	0038ca10 	eorseq	ip, r8, r0, lsl sl
    b444:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    b448:	0000004c 	andeq	r0, r0, ip, asr #32
    b44c:	0039a711 	eorseq	sl, r9, r1, lsl r7
    b450:	051a0100 	ldreq	r0, [sl, #-256]	; 0x100
    b454:	0000004c 	andeq	r0, r0, ip, asr #32
    b458:	f2041200 	vhsub.s8	d1, d4, d0
    b45c:	13000002 	movwne	r0, #2
    b460:	00003a42 	andeq	r3, r0, r2, asr #20
    b464:	980bed01 	stmdals	fp, {r0, r8, sl, fp, sp, lr, pc}
    b468:	32080038 	andcc	r0, r8, #56	; 0x38
    b46c:	01000000 	mrseq	r0, (UNDEF: 0)
    b470:	0005279c 	muleq	r5, ip, r7
    b474:	39c11400 	stmibcc	r1, {sl, ip}^
    b478:	ed010000 	stc	0, cr0, [r1, #-0]
    b47c:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    b480:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    b484:	00003ee3 	andeq	r3, r0, r3, ror #29
    b488:	4c0bed01 	stcmi	13, cr14, [fp], {1}
    b48c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    b490:	1500003e 	strne	r0, [r0, #-62]	; 0x3e
    b494:	00003e87 	andeq	r3, r0, r7, lsl #29
    b498:	4c0bed01 	stcmi	13, cr14, [fp], {1}
    b49c:	3f000000 	svccc	0x00000000
    b4a0:	1500003e 	strne	r0, [r0, #-62]	; 0x3e
    b4a4:	00004053 	andeq	r4, r0, r3, asr r0
    b4a8:	4c0bee01 	stcmi	14, cr14, [fp], {1}
    b4ac:	60000000 	andvs	r0, r0, r0
    b4b0:	1600003e 			; <UNDEFINED> instruction: 0x1600003e
    b4b4:	00003dea 	andeq	r3, r0, sl, ror #27
    b4b8:	4c0bf001 	stcmi	0, cr15, [fp], {1}
    b4bc:	81000000 	mrshi	r0, (UNDEF: 0)
    b4c0:	1600003e 			; <UNDEFINED> instruction: 0x1600003e
    b4c4:	00003b2e 	andeq	r3, r0, lr, lsr #22
    b4c8:	4c0bf001 	stcmi	0, cr15, [fp], {1}
    b4cc:	bc000000 	stclt	0, cr0, [r0], {-0}
    b4d0:	0000003e 	andeq	r0, r0, lr, lsr r0
    b4d4:	00389a13 	eorseq	r9, r8, r3, lsl sl
    b4d8:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    b4dc:	080038ca 	stmdaeq	r0, {r1, r3, r6, r7, fp, ip, sp}
    b4e0:	0000003a 	andeq	r0, r0, sl, lsr r0
    b4e4:	05ac9c01 	streq	r9, [ip, #3073]!	; 0xc01
    b4e8:	c1140000 	tstgt	r4, r0
    b4ec:	01000039 	tsteq	r0, r9, lsr r0
    b4f0:	04ac0c1b 	strteq	r0, [ip], #3099	; 0xc1b
    b4f4:	50010000 	andpl	r0, r1, r0
    b4f8:	003ee315 	eorseq	lr, lr, r5, lsl r3
    b4fc:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    b500:	0000004c 	andeq	r0, r0, ip, asr #32
    b504:	00003ee6 	andeq	r3, r0, r6, ror #29
    b508:	003e8715 	eorseq	r8, lr, r5, lsl r7
    b50c:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    b510:	0000004c 	andeq	r0, r0, ip, asr #32
    b514:	00003f07 	andeq	r3, r0, r7, lsl #30
    b518:	00405315 	subeq	r5, r0, r5, lsl r3
    b51c:	0c1c0100 	ldfeqs	f0, [ip], {-0}
    b520:	0000004c 	andeq	r0, r0, ip, asr #32
    b524:	00003f28 	andeq	r3, r0, r8, lsr #30
    b528:	003dea16 	eorseq	lr, sp, r6, lsl sl
    b52c:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    b530:	0000004c 	andeq	r0, r0, ip, asr #32
    b534:	00003f49 	andeq	r3, r0, r9, asr #30
    b538:	003b2e16 	eorseq	r2, fp, r6, lsl lr
    b53c:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    b540:	0000004c 	andeq	r0, r0, ip, asr #32
    b544:	00003f73 	andeq	r3, r0, r3, ror pc
    b548:	706d7417 	rsbvc	r7, sp, r7, lsl r4
    b54c:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    b550:	0000004c 	andeq	r0, r0, ip, asr #32
    b554:	00003f9d 	muleq	r0, sp, pc	; <UNPREDICTABLE>
    b558:	19131800 	ldmdbne	r3, {fp, ip}
    b55c:	86010000 	strhi	r0, [r1], -r0
    b560:	08003904 	stmdaeq	r0, {r2, r8, fp, ip, sp}
    b564:	000000c8 	andeq	r0, r0, r8, asr #1
    b568:	06b89c01 	ldrteq	r9, [r8], r1, lsl #24
    b56c:	c1190000 	tstgt	r9, r0
    b570:	01000039 	tsteq	r0, r9, lsr r0
    b574:	0004ac86 	andeq	sl, r4, r6, lsl #25
    b578:	003fd000 	eorseq	sp, pc, r0
    b57c:	392c1a00 	stmdbcc	ip!, {r9, fp, ip}
    b580:	1f170800 	svcne	0x00170800
    b584:	05e80000 	strbeq	r0, [r8, #0]!
    b588:	011b0000 	tsteq	fp, r0
    b58c:	1b310151 	blne	c4bad8 <__Stack_Size+0xc4b6d8>
    b590:	31015001 	tstcc	r1, r1
    b594:	395c1a00 	ldmdbcc	ip, {r9, fp, ip}^
    b598:	1f2e0800 	svcne	0x002e0800
    b59c:	06020000 	streq	r0, [r2], -r0
    b5a0:	011b0000 	tsteq	fp, r0
    b5a4:	1b310151 	blne	c4baf0 <__Stack_Size+0xc4b6f0>
    b5a8:	0a035001 	beq	df5b4 <__Stack_Size+0xdf1b4>
    b5ac:	1a000800 	bne	d5b4 <__Stack_Size+0xd1b4>
    b5b0:	0800396a 	stmdaeq	r0, {r1, r3, r5, r6, r8, fp, ip, sp}
    b5b4:	00001f17 	andeq	r1, r0, r7, lsl pc
    b5b8:	0000061a 	andeq	r0, r0, sl, lsl r6
    b5bc:	0151011b 	cmpeq	r1, fp, lsl r1
    b5c0:	50011b31 	andpl	r1, r1, r1, lsr fp
    b5c4:	1c003201 	sfmne	f3, 4, [r0], {1}
    b5c8:	08003976 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, fp, ip, sp}
    b5cc:	00001f17 	andeq	r1, r0, r7, lsl pc
    b5d0:	0000062d 	andeq	r0, r0, sp, lsr #12
    b5d4:	0151011b 	cmpeq	r1, fp, lsl r1
    b5d8:	7e1a0030 	mrcvc	0, 0, r0, cr10, cr0, {1}
    b5dc:	17080039 	smladxne	r8, r9, r0, r0
    b5e0:	4500001f 	strmi	r0, [r0, #-31]
    b5e4:	1b000006 	blne	b604 <__Stack_Size+0xb204>
    b5e8:	31015101 	tstcc	r1, r1, lsl #2
    b5ec:	0150011b 	cmpeq	r0, fp, lsl r1
    b5f0:	8a1a0034 	bhi	68b6c8 <__Stack_Size+0x68b2c8>
    b5f4:	17080039 	smladxne	r8, r9, r0, r0
    b5f8:	5d00001f 	stcpl	0, cr0, [r0, #-124]	; 0xffffff84
    b5fc:	1b000006 	blne	b61c <__Stack_Size+0xb21c>
    b600:	31015101 	tstcc	r1, r1, lsl #2
    b604:	0150011b 	cmpeq	r0, fp, lsl r1
    b608:	961a0038 			; <UNDEFINED> instruction: 0x961a0038
    b60c:	17080039 	smladxne	r8, r9, r0, r0
    b610:	7500001f 	strvc	r0, [r0, #-31]
    b614:	1b000006 	blne	b634 <__Stack_Size+0xb234>
    b618:	31015101 	tstcc	r1, r1, lsl #2
    b61c:	0150011b 	cmpeq	r0, fp, lsl r1
    b620:	a21a0040 	andsge	r0, sl, #64	; 0x40
    b624:	17080039 	smladxne	r8, r9, r0, r0
    b628:	8e00001f 	mcrhi	0, 0, r0, cr0, cr15, {0}
    b62c:	1b000006 	blne	b64c <__Stack_Size+0xb24c>
    b630:	31015101 	tstcc	r1, r1, lsl #2
    b634:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    b638:	1a002008 	bne	13660 <__Stack_Size+0x13260>
    b63c:	080039b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip, sp}
    b640:	00001f2e 	andeq	r1, r0, lr, lsr #30
    b644:	000006a8 	andeq	r0, r0, r8, lsr #13
    b648:	0151011b 	cmpeq	r1, fp, lsl r1
    b64c:	50011b31 	andpl	r1, r1, r1, lsr fp
    b650:	20000a03 	andcs	r0, r0, r3, lsl #20
    b654:	39be1d00 	ldmibcc	lr!, {r8, sl, fp, ip}
    b658:	1f2e0800 	svcne	0x002e0800
    b65c:	011b0000 	tsteq	fp, r0
    b660:	00300151 	eorseq	r0, r0, r1, asr r1
    b664:	151e1800 	ldrne	r1, [lr, #-2048]	; 0x800
    b668:	c6010000 	strgt	r0, [r1], -r0
    b66c:	080039cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, ip, sp}
    b670:	0000003c 	andeq	r0, r0, ip, lsr r0
    b674:	06e89c01 	strbteq	r9, [r8], r1, lsl #24
    b678:	c11e0000 	tstgt	lr, r0
    b67c:	01000039 	tsteq	r0, r9, lsr r0
    b680:	0004acc6 	andeq	sl, r4, r6, asr #25
    b684:	1e500100 	rdfnes	f0, f0, f0
    b688:	00003b87 	andeq	r3, r0, r7, lsl #23
    b68c:	06e8c601 	strbteq	ip, [r8], r1, lsl #12
    b690:	51010000 	mrspl	r0, (UNDEF: 1)
    b694:	43041200 	movwmi	r1, #16896	; 0x4200
    b698:	18000003 	stmdane	r0, {r0, r1}
    b69c:	00003966 	andeq	r3, r0, r6, ror #18
    b6a0:	3a08ed01 	bcc	246aac <__Stack_Size+0x2466ac>
    b6a4:	00740800 	rsbseq	r0, r4, r0, lsl #16
    b6a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    b6ac:	0000074b 	andeq	r0, r0, fp, asr #14
    b6b0:	0039c11e 	eorseq	ip, r9, lr, lsl r1
    b6b4:	aced0100 	stfgee	f0, [sp]
    b6b8:	01000004 	tsteq	r0, r4
    b6bc:	3d671e50 	stclcc	14, cr1, [r7, #-320]!	; 0xfffffec0
    b6c0:	ed010000 	stc	0, cr0, [r1, #-0]
    b6c4:	0000074b 	andeq	r0, r0, fp, asr #14
    b6c8:	ad1f5101 	ldfges	f5, [pc, #-4]	; b6cc <__Stack_Size+0xb2cc>
    b6cc:	0100003b 	tsteq	r0, fp, lsr r0
    b6d0:	00004cef 	andeq	r4, r0, pc, ror #25
    b6d4:	0040ab00 	subeq	sl, r0, r0, lsl #22
    b6d8:	3b2e1f00 	blcc	b932e0 <__Stack_Size+0xb92ee0>
    b6dc:	ef010000 	svc	0x00010000
    b6e0:	0000004c 	andeq	r0, r0, ip, asr #32
    b6e4:	000040ca 	andeq	r4, r0, sl, asr #1
    b6e8:	0040261f 	subeq	r2, r0, pc, lsl r6
    b6ec:	4cef0100 	stfmie	f0, [pc]	; b6f4 <__Stack_Size+0xb2f4>
    b6f0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    b6f4:	00000040 	andeq	r0, r0, r0, asr #32
    b6f8:	03b70412 			; <UNDEFINED> instruction: 0x03b70412
    b6fc:	1e200000 	cdpne	0, 2, cr0, cr0, cr0, {0}
    b700:	0100003a 	tsteq	r0, sl, lsr r0
    b704:	3a7c0148 	bcc	1f0bc2c <__Stack_Size+0x1f0b82c>
    b708:	00880800 	addeq	r0, r8, r0, lsl #16
    b70c:	9c010000 	stcls	0, cr0, [r1], {-0}
    b710:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
    b714:	0039c114 	eorseq	ip, r9, r4, lsl r1
    b718:	01480100 	mrseq	r0, (UNDEF: 88)
    b71c:	000004ac 	andeq	r0, r0, ip, lsr #9
    b720:	67145001 	ldrvs	r5, [r4, -r1]
    b724:	0100003d 	tsteq	r0, sp, lsr r0
    b728:	074b0148 	strbeq	r0, [fp, -r8, asr #2]
    b72c:	51010000 	mrspl	r0, (UNDEF: 1)
    b730:	003bad16 	eorseq	sl, fp, r6, lsl sp
    b734:	014a0100 	mrseq	r0, (UNDEF: 90)
    b738:	0000004c 	andeq	r0, r0, ip, asr #32
    b73c:	00004130 	andeq	r4, r0, r0, lsr r1
    b740:	003b2e16 	eorseq	r2, fp, r6, lsl lr
    b744:	014a0100 	mrseq	r0, (UNDEF: 90)
    b748:	0000004c 	andeq	r0, r0, ip, asr #32
    b74c:	0000414f 	andeq	r4, r0, pc, asr #2
    b750:	00402616 	subeq	r2, r0, r6, lsl r6
    b754:	014a0100 	mrseq	r0, (UNDEF: 90)
    b758:	0000004c 	andeq	r0, r0, ip, asr #32
    b75c:	000041b0 			; <UNDEFINED> instruction: 0x000041b0
    b760:	3a9e2000 	bcc	fe793768 <SCS_BASE+0x1e785768>
    b764:	a4010000 	strge	r0, [r1], #-0
    b768:	003b0401 	eorseq	r0, fp, r1, lsl #8
    b76c:	00008408 	andeq	r8, r0, r8, lsl #8
    b770:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    b774:	14000008 	strne	r0, [r0], #-8
    b778:	000039c1 	andeq	r3, r0, r1, asr #19
    b77c:	ac01a401 	cfstrsge	mvf10, [r1], {1}
    b780:	01000004 	tsteq	r0, r4
    b784:	3d671450 	cfstrdcc	mvd1, [r7, #-320]!	; 0xfffffec0
    b788:	a4010000 	strge	r0, [r1], #-0
    b78c:	00074b01 	andeq	r4, r7, r1, lsl #22
    b790:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    b794:	00003bad 	andeq	r3, r0, sp, lsr #23
    b798:	4c01a601 	stcmi	6, cr10, [r1], {1}
    b79c:	e5000000 	str	r0, [r0, #-0]
    b7a0:	16000041 	strne	r0, [r0], -r1, asr #32
    b7a4:	00003b2e 	andeq	r3, r0, lr, lsr #22
    b7a8:	4c01a601 	stcmi	6, cr10, [r1], {1}
    b7ac:	04000000 	streq	r0, [r0], #-0
    b7b0:	16000042 	strne	r0, [r0], -r2, asr #32
    b7b4:	00004026 	andeq	r4, r0, r6, lsr #32
    b7b8:	4c01a601 	stcmi	6, cr10, [r1], {1}
    b7bc:	65000000 	strvs	r0, [r0, #-0]
    b7c0:	00000042 	andeq	r0, r0, r2, asr #32
    b7c4:	00161620 	andseq	r1, r6, r0, lsr #12
    b7c8:	02000100 	andeq	r0, r0, #0, 2
    b7cc:	08003b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, ip, sp}
    b7d0:	00000068 	andeq	r0, r0, r8, rrx
    b7d4:	087c9c01 	ldmdaeq	ip!, {r0, sl, fp, ip, pc}^
    b7d8:	c1140000 	tstgt	r4, r0
    b7dc:	01000039 	tsteq	r0, r9, lsr r0
    b7e0:	04ac0200 	strteq	r0, [ip], #512	; 0x200
    b7e4:	50010000 	andpl	r0, r1, r0
    b7e8:	003d6715 	eorseq	r6, sp, r5, lsl r7
    b7ec:	02000100 	andeq	r0, r0, #0, 2
    b7f0:	0000074b 	andeq	r0, r0, fp, asr #14
    b7f4:	0000429a 	muleq	r0, sl, r2
    b7f8:	003bad16 	eorseq	sl, fp, r6, lsl sp
    b7fc:	02020100 	andeq	r0, r2, #0, 2
    b800:	0000004c 	andeq	r0, r0, ip, asr #32
    b804:	000042bb 			; <UNDEFINED> instruction: 0x000042bb
    b808:	003b2e16 	eorseq	r2, fp, r6, lsl lr
    b80c:	02020100 	andeq	r0, r2, #0, 2
    b810:	0000004c 	andeq	r0, r0, ip, asr #32
    b814:	000042da 	ldrdeq	r4, [r0], -sl
    b818:	00402616 	subeq	r2, r0, r6, lsl r6
    b81c:	02020100 	andeq	r0, r2, #0, 2
    b820:	0000004c 	andeq	r0, r0, ip, asr #32
    b824:	00004304 	andeq	r4, r0, r4, lsl #6
    b828:	3f052000 	svccc	0x00052000
    b82c:	d1010000 	mrsle	r0, (UNDEF: 1)
    b830:	003bf002 	eorseq	pc, fp, r2
    b834:	00002208 	andeq	r2, r0, r8, lsl #4
    b838:	af9c0100 	svcge	0x009c0100
    b83c:	14000008 	strne	r0, [r0], #-8
    b840:	000039c1 	andeq	r3, r0, r1, asr #19
    b844:	ac02d101 	stfged	f5, [r2], {1}
    b848:	01000004 	tsteq	r0, r4
    b84c:	3b1b1450 	blcc	6d0994 <__Stack_Size+0x6d0594>
    b850:	d1010000 	mrsle	r0, (UNDEF: 1)
    b854:	0008af02 	andeq	sl, r8, r2, lsl #30
    b858:	00510100 	subseq	r0, r1, r0, lsl #2
    b85c:	046f0412 	strbteq	r0, [pc], #-1042	; b864 <__Stack_Size+0xb464>
    b860:	c6200000 	strtgt	r0, [r0], -r0
    b864:	01000018 	tsteq	r0, r8, lsl r0
    b868:	3c1202ee 	lfmcc	f0, 4, [r2], {238}	; 0xee
    b86c:	00120800 	andseq	r0, r2, r0, lsl #16
    b870:	9c010000 	stcls	0, cr0, [r1], {-0}
    b874:	000008da 	ldrdeq	r0, [r0], -sl
    b878:	003b8714 	eorseq	r8, fp, r4, lsl r7
    b87c:	02ee0100 	rsceq	r0, lr, #0, 2
    b880:	000006e8 	andeq	r0, r0, r8, ror #13
    b884:	20005001 	andcs	r5, r0, r1
    b888:	000011ab 	andeq	r1, r0, fp, lsr #3
    b88c:	24030001 	strcs	r0, [r3], #-1
    b890:	1408003c 	strne	r0, [r8], #-60	; 0x3c
    b894:	01000000 	mrseq	r0, (UNDEF: 0)
    b898:	0008ff9c 	muleq	r8, ip, pc	; <UNPREDICTABLE>
    b89c:	3d671400 	cfstrdcc	mvd1, [r7, #-0]
    b8a0:	00010000 	andeq	r0, r1, r0
    b8a4:	00074b03 	andeq	r4, r7, r3, lsl #22
    b8a8:	00500100 	subseq	r0, r0, r0, lsl #2
    b8ac:	00381d20 	eorseq	r1, r8, r0, lsr #26
    b8b0:	03150100 	tsteq	r5, #0, 2
    b8b4:	08003c38 	stmdaeq	r0, {r3, r4, r5, sl, fp, ip, sp}
    b8b8:	00000010 	andeq	r0, r0, r0, lsl r0
    b8bc:	09249c01 	stmdbeq	r4!, {r0, sl, fp, ip, pc}
    b8c0:	f2140000 	vhadd.s16	d0, d4, d0
    b8c4:	0100003c 	tsteq	r0, ip, lsr r0
    b8c8:	09240315 	stmdbeq	r4!, {r0, r2, r4, r8, r9}
    b8cc:	50010000 	andpl	r0, r1, r0
    b8d0:	07041200 	streq	r1, [r4, -r0, lsl #4]
    b8d4:	20000004 	andcs	r0, r0, r4
    b8d8:	00003fcb 	andeq	r3, r0, fp, asr #31
    b8dc:	48032701 	stmdami	r3, {r0, r8, r9, sl, sp}
    b8e0:	1208003c 	andne	r0, r8, #60	; 0x3c
    b8e4:	01000000 	mrseq	r0, (UNDEF: 0)
    b8e8:	00094f9c 	muleq	r9, ip, pc	; <UNPREDICTABLE>
    b8ec:	3b1b1400 	blcc	6d08f4 <__Stack_Size+0x6d04f4>
    b8f0:	27010000 	strcs	r0, [r1, -r0]
    b8f4:	0008af03 	andeq	sl, r8, r3, lsl #30
    b8f8:	00500100 	subseq	r0, r0, r0, lsl #2
    b8fc:	001a3a20 	andseq	r3, sl, r0, lsr #20
    b900:	033c0100 	teqeq	ip, #0, 2
    b904:	08003c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp, ip, sp}
    b908:	00000018 	andeq	r0, r0, r8, lsl r0
    b90c:	09829c01 	stmibeq	r2, {r0, sl, fp, ip, pc}
    b910:	c1140000 	tstgt	r4, r0
    b914:	01000039 	tsteq	r0, r9, lsr r0
    b918:	04ac033c 	strteq	r0, [ip], #828	; 0x33c
    b91c:	50010000 	andpl	r0, r1, r0
    b920:	00113314 	andseq	r3, r1, r4, lsl r3
    b924:	033c0100 	teqeq	ip, #0, 2
    b928:	000000cf 	andeq	r0, r0, pc, asr #1
    b92c:	20005101 	andcs	r5, r0, r1, lsl #2
    b930:	0000186d 	andeq	r1, r0, sp, ror #16
    b934:	72035701 	andvc	r5, r3, #262144	; 0x40000
    b938:	1c08003c 	stcne	0, cr0, [r8], {60}	; 0x3c
    b93c:	01000000 	mrseq	r0, (UNDEF: 0)
    b940:	0009b59c 	muleq	r9, ip, r5
    b944:	39c11400 	stmibcc	r1, {sl, ip}^
    b948:	57010000 	strpl	r0, [r1, -r0]
    b94c:	0004ac03 	andeq	sl, r4, r3, lsl #24
    b950:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    b954:	00001133 	andeq	r1, r0, r3, lsr r1
    b958:	cf035701 	svcgt	0x00035701
    b95c:	01000000 	mrseq	r0, (UNDEF: 0)
    b960:	60200051 	eorvs	r0, r0, r1, asr r0
    b964:	01000018 	tsteq	r0, r8, lsl r0
    b968:	3c8e037d 	stccc	3, cr0, [lr], {125}	; 0x7d
    b96c:	00120800 	andseq	r0, r2, r0, lsl #16
    b970:	9c010000 	stcls	0, cr0, [r1], {-0}
    b974:	000009f8 	strdeq	r0, [r0], -r8
    b978:	0039c114 	eorseq	ip, r9, r4, lsl r1
    b97c:	037d0100 	cmneq	sp, #0, 2
    b980:	000004ac 	andeq	r0, r0, ip, lsr #9
    b984:	2d155001 	ldccs	0, cr5, [r5, #-4]
    b988:	01000040 	tsteq	r0, r0, asr #32
    b98c:	004c037d 	subeq	r0, ip, sp, ror r3
    b990:	432e0000 			; <UNDEFINED> instruction: 0x432e0000
    b994:	33140000 	tstcc	r4, #0
    b998:	01000011 	tsteq	r0, r1, lsl r0
    b99c:	00cf037d 	sbceq	r0, pc, sp, ror r3	; <UNPREDICTABLE>
    b9a0:	52010000 	andpl	r0, r1, #0
    b9a4:	3c5c2000 	mracc	r2, ip, acc0
    b9a8:	a0010000 	andge	r0, r1, r0
    b9ac:	003ca003 	eorseq	sl, ip, r3
    b9b0:	00000408 	andeq	r0, r0, r8, lsl #8
    b9b4:	2b9c0100 	blcs	fe70bdbc <SCS_BASE+0x1e6fddbc>
    b9b8:	1400000a 	strne	r0, [r0], #-10
    b9bc:	000039c1 	andeq	r3, r0, r1, asr #19
    b9c0:	ac03a001 	stcge	0, cr10, [r3], {1}
    b9c4:	01000004 	tsteq	r0, r4
    b9c8:	3dda1450 	cfldrdcc	mvd1, [sl, #320]	; 0x140
    b9cc:	a0010000 	andge	r0, r1, r0
    b9d0:	00004c03 	andeq	r4, r0, r3, lsl #24
    b9d4:	00510100 	subseq	r0, r1, r0, lsl #2
    b9d8:	003ad620 	eorseq	sp, sl, r0, lsr #12
    b9dc:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    b9e0:	08003ca4 	stmdaeq	r0, {r2, r5, r7, sl, fp, ip, sp}
    b9e4:	00000008 	andeq	r0, r0, r8
    b9e8:	0a6e9c01 	beq	1bb29f4 <__Stack_Size+0x1bb25f4>
    b9ec:	c1140000 	tstgt	r4, r0
    b9f0:	01000039 	tsteq	r0, r9, lsr r0
    b9f4:	04ac03bf 	strteq	r0, [ip], #959	; 0x3bf
    b9f8:	50010000 	andpl	r0, r1, r0
    b9fc:	003c2714 	eorseq	r2, ip, r4, lsl r7
    ba00:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    ba04:	0000004c 	andeq	r0, r0, ip, asr #32
    ba08:	7d155101 	ldfvcs	f5, [r5, #-4]
    ba0c:	0100003a 	tsteq	r0, sl, lsr r0
    ba10:	004c03bf 	strheq	r0, [ip], #-63	; 0xffffffc1
    ba14:	43680000 	cmnmi	r8, #0
    ba18:	20000000 	andcs	r0, r0, r0
    ba1c:	00003f67 	andeq	r3, r0, r7, ror #30
    ba20:	ac03dc01 	stcge	12, cr13, [r3], {1}
    ba24:	1208003c 	andne	r0, r8, #60	; 0x3c
    ba28:	01000000 	mrseq	r0, (UNDEF: 0)
    ba2c:	000ab19c 	muleq	sl, ip, r1
    ba30:	39c11400 	stmibcc	r1, {sl, ip}^
    ba34:	dc010000 	stcle	0, cr0, [r1], {-0}
    ba38:	0004ac03 	andeq	sl, r4, r3, lsl #24
    ba3c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    ba40:	00004060 	andeq	r4, r0, r0, rrx
    ba44:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    ba48:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    ba4c:	14000043 	strne	r0, [r0], #-67	; 0x43
    ba50:	00001133 	andeq	r1, r0, r3, lsr r1
    ba54:	cf03dc01 	svcgt	0x0003dc01
    ba58:	01000000 	mrseq	r0, (UNDEF: 0)
    ba5c:	3f200052 	svccc	0x00200052
    ba60:	0100003e 	tsteq	r0, lr, lsr r0
    ba64:	3cbe03f8 	ldccc	3, cr0, [lr], #992	; 0x3e0
    ba68:	000e0800 	andeq	r0, lr, r0, lsl #16
    ba6c:	9c010000 	stcls	0, cr0, [r1], {-0}
    ba70:	00000ad6 	ldrdeq	r0, [r0], -r6
    ba74:	0039c114 	eorseq	ip, r9, r4, lsl r1
    ba78:	03f80100 	mvnseq	r0, #0, 2
    ba7c:	000004ac 	andeq	r0, r0, ip, lsr #9
    ba80:	20005001 	andcs	r5, r0, r1
    ba84:	00003aba 			; <UNDEFINED> instruction: 0x00003aba
    ba88:	cc040e01 	stcgt	14, cr0, [r4], {1}
    ba8c:	1a08003c 	bne	20bb84 <__Stack_Size+0x20b784>
    ba90:	01000000 	mrseq	r0, (UNDEF: 0)
    ba94:	000b3f9c 	muleq	fp, ip, pc	; <UNPREDICTABLE>
    ba98:	39c11400 	stmibcc	r1, {sl, ip}^
    ba9c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    baa0:	0004ac04 	andeq	sl, r4, r4, lsl #24
    baa4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    baa8:	000038ca 	andeq	r3, r0, sl, asr #17
    baac:	4c040e01 	stcmi	14, cr0, [r4], {1}
    bab0:	c3000000 	movwgt	r0, #0
    bab4:	21000043 	tstcs	r0, r3, asr #32
    bab8:	0000047a 	andeq	r0, r0, sl, ror r4
    babc:	08003ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, ip, sp}
    bac0:	0000000e 	andeq	r0, r0, lr
    bac4:	22041501 	andcs	r1, r4, #4194304	; 0x400000
    bac8:	00000493 	muleq	r0, r3, r4
    bacc:	000043c3 	andeq	r4, r0, r3, asr #7
    bad0:	00048723 	andeq	r8, r4, r3, lsr #14
    bad4:	24500100 	ldrbcs	r0, [r0], #-256	; 0x100
    bad8:	08003ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, ip, sp}
    badc:	0000000e 	andeq	r0, r0, lr
    bae0:	00049f25 	andeq	r9, r4, r5, lsr #30
    bae4:	0043e400 	subeq	lr, r3, r0, lsl #8
    bae8:	00000000 	andeq	r0, r0, r0
    baec:	003f2420 	eorseq	r2, pc, r0, lsr #8
    baf0:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    baf4:	08003ce6 	stmdaeq	r0, {r1, r2, r5, r6, r7, sl, fp, ip, sp}
    baf8:	00000034 	andeq	r0, r0, r4, lsr r0
    bafc:	0bee9c01 	bleq	ffbb2b08 <SCS_BASE+0x1fba4b08>
    bb00:	c1150000 	tstgt	r5, r0
    bb04:	01000039 	tsteq	r0, r9, lsr r0
    bb08:	04ac042d 	strteq	r0, [ip], #1069	; 0x42d
    bb0c:	44190000 	ldrmi	r0, [r9], #-0
    bb10:	b0150000 	andslt	r0, r5, r0
    bb14:	0100003c 	tsteq	r0, ip, lsr r0
    bb18:	004c042d 	subeq	r0, ip, sp, lsr #8
    bb1c:	444d0000 	strbmi	r0, [sp], #-0
    bb20:	e3150000 	tst	r5, #0
    bb24:	0100003e 	tsteq	r0, lr, lsr r0
    bb28:	004c042e 	subeq	r0, ip, lr, lsr #8
    bb2c:	446e0000 	strbtmi	r0, [lr], #-0
    bb30:	57150000 	ldrpl	r0, [r5, -r0]
    bb34:	01000040 	tsteq	r0, r0, asr #32
    bb38:	004c042e 	subeq	r0, ip, lr, lsr #8
    bb3c:	448f0000 	strmi	r0, [pc], #0	; bb44 <__Stack_Size+0xb744>
    bb40:	7a260000 	bvc	98bb48 <__Stack_Size+0x98b748>
    bb44:	00000004 	andeq	r0, r0, r4
    bb48:	0e08003d 	mcreq	0, 0, r0, cr8, cr13, {1}
    bb4c:	01000000 	mrseq	r0, (UNDEF: 0)
    bb50:	0bcb0441 	bleq	ff2ccc5c <SCS_BASE+0x1f2bec5c>
    bb54:	93230000 			; <UNDEFINED> instruction: 0x93230000
    bb58:	01000004 	tsteq	r0, r4
    bb5c:	04872355 	streq	r2, [r7], #853	; 0x355
    bb60:	54010000 	strpl	r0, [r1], #-0
    bb64:	003d0024 	eorseq	r0, sp, r4, lsr #32
    bb68:	00000e08 	andeq	r0, r0, r8, lsl #28
    bb6c:	049f2500 	ldreq	r2, [pc], #1280	; bb74 <__Stack_Size+0xb774>
    bb70:	44c90000 	strbmi	r0, [r9], #0
    bb74:	00000000 	andeq	r0, r0, r0
    bb78:	003cfa1a 	eorseq	pc, ip, sl, lsl sl	; <UNPREDICTABLE>
    bb7c:	00052708 	andeq	r2, r5, r8, lsl #14
    bb80:	000be400 	andeq	lr, fp, r0, lsl #8
    bb84:	52011b00 	andpl	r1, r1, #0, 22
    bb88:	011b3101 	tsteq	fp, r1, lsl #2
    bb8c:	00740250 	rsbseq	r0, r4, r0, asr r2
    bb90:	3d002700 	stccc	7, cr2, [r0, #-0]
    bb94:	04b20800 	ldrteq	r0, [r2], #2048	; 0x800
    bb98:	20000000 	andcs	r0, r0, r0
    bb9c:	00003dab 	andeq	r3, r0, fp, lsr #27
    bba0:	1a04b101 	bne	137fac <__Stack_Size+0x137bac>
    bba4:	1408003d 	strne	r0, [r8], #-61	; 0x3d
    bba8:	01000000 	mrseq	r0, (UNDEF: 0)
    bbac:	000c519c 	muleq	ip, ip, r1
    bbb0:	39c11400 	stmibcc	r1, {sl, ip}^
    bbb4:	b1010000 	mrslt	r0, (UNDEF: 1)
    bbb8:	0004ac04 	andeq	sl, r4, r4, lsl #24
    bbbc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    bbc0:	000038e1 	andeq	r3, r0, r1, ror #17
    bbc4:	4c04b101 	stfmid	f3, [r4], {1}
    bbc8:	f3000000 	vhadd.u8	d0, d0, d0
    bbcc:	14000044 	strne	r0, [r0], #-68	; 0x44
    bbd0:	00004004 	andeq	r4, r0, r4
    bbd4:	4c04b101 	stfmid	f3, [r4], {1}
    bbd8:	01000000 	mrseq	r0, (UNDEF: 0)
    bbdc:	3d781552 	cfldr64cc	mvdx1, [r8, #-328]!	; 0xfffffeb8
    bbe0:	b2010000 	andlt	r0, r1, #0
    bbe4:	00004c04 	andeq	r4, r0, r4, lsl #24
    bbe8:	00451400 	subeq	r1, r5, r0, lsl #8
    bbec:	39a71600 	stmibcc	r7!, {r9, sl, ip}
    bbf0:	b4010000 	strlt	r0, [r1], #-0
    bbf4:	00004c04 	andeq	r4, r0, r4, lsl #24
    bbf8:	00453500 	subeq	r3, r5, r0, lsl #10
    bbfc:	97200000 	strls	r0, [r0, -r0]!
    bc00:	0100003e 	tsteq	r0, lr, lsr r0
    bc04:	3d2e045b 	cfstrscc	mvf0, [lr, #-364]!	; 0xfffffe94
    bc08:	001a0800 	andseq	r0, sl, r0, lsl #16
    bc0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    bc10:	00000cc8 	andeq	r0, r0, r8, asr #25
    bc14:	0039c115 	eorseq	ip, r9, r5, lsl r1
    bc18:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    bc1c:	000004ac 	andeq	r0, r0, ip, lsr #9
    bc20:	00004564 	andeq	r4, r0, r4, ror #10
    bc24:	0038e115 	eorseq	lr, r8, r5, lsl r1
    bc28:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    bc2c:	0000004c 	andeq	r0, r0, ip, asr #32
    bc30:	00004582 	andeq	r4, r0, r2, lsl #11
    bc34:	00400415 	subeq	r0, r0, r5, lsl r4
    bc38:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    bc3c:	0000004c 	andeq	r0, r0, ip, asr #32
    bc40:	000045a3 	andeq	r4, r0, r3, lsr #11
    bc44:	003d7815 	eorseq	r7, sp, r5, lsl r8
    bc48:	045c0100 	ldrbeq	r0, [ip], #-256	; 0x100
    bc4c:	0000004c 	andeq	r0, r0, ip, asr #32
    bc50:	000045c4 	andeq	r4, r0, r4, asr #11
    bc54:	0039a716 	eorseq	sl, r9, r6, lsl r7
    bc58:	045e0100 	ldrbeq	r0, [lr], #-256	; 0x100
    bc5c:	0000004c 	andeq	r0, r0, ip, asr #32
    bc60:	000045e5 	andeq	r4, r0, r5, ror #11
    bc64:	003d3628 	eorseq	r3, sp, r8, lsr #12
    bc68:	000bee08 	andeq	lr, fp, r8, lsl #28
    bc6c:	50011b00 	andpl	r1, r1, r0, lsl #22
    bc70:	00007402 	andeq	r7, r0, r2, lsl #8
    bc74:	3a2a2000 	bcc	a93c7c <__Stack_Size+0xa9387c>
    bc78:	8d010000 	stchi	0, cr0, [r1, #-0]
    bc7c:	003d4804 	eorseq	r4, sp, r4, lsl #16
    bc80:	00001408 	andeq	r1, r0, r8, lsl #8
    bc84:	2f9c0100 	svccs	0x009c0100
    bc88:	1500000d 	strne	r0, [r0, #-13]
    bc8c:	000039c1 	andeq	r3, r0, r1, asr #19
    bc90:	ac048d01 	stcge	13, cr8, [r4], {1}
    bc94:	22000004 	andcs	r0, r0, #4
    bc98:	15000046 	strne	r0, [r0, #-70]	; 0x46
    bc9c:	000038e1 	andeq	r3, r0, r1, ror #17
    bca0:	4c048d01 	stcmi	13, cr8, [r4], {1}
    bca4:	40000000 	andmi	r0, r0, r0
    bca8:	15000046 	strne	r0, [r0, #-70]	; 0x46
    bcac:	00004004 	andeq	r4, r0, r4
    bcb0:	4c048e01 	stcmi	14, cr8, [r4], {1}
    bcb4:	61000000 	mrsvs	r0, (UNDEF: 0)
    bcb8:	15000046 	strne	r0, [r0, #-70]	; 0x46
    bcbc:	00003d78 	andeq	r3, r0, r8, ror sp
    bcc0:	4c048e01 	stcmi	14, cr8, [r4], {1}
    bcc4:	82000000 	andhi	r0, r0, #0
    bcc8:	28000046 	stmdacs	r0, {r1, r2, r6}
    bccc:	08003d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip, sp}
    bcd0:	00000bee 	andeq	r0, r0, lr, ror #23
    bcd4:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    bcd8:	00000074 	andeq	r0, r0, r4, ror r0
    bcdc:	001a9f20 	andseq	r9, sl, r0, lsr #30
    bce0:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    bce4:	08003d5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, fp, ip, sp}
    bce8:	00000006 	andeq	r0, r0, r6
    bcec:	0d709c01 	ldcleq	12, cr9, [r0, #-4]!
    bcf0:	c1140000 	tstgt	r4, r0
    bcf4:	01000039 	tsteq	r0, r9, lsr r0
    bcf8:	04ac04d6 	strteq	r0, [ip], #1238	; 0x4d6
    bcfc:	50010000 	andpl	r0, r1, r0
    bd00:	003e6114 	eorseq	r6, lr, r4, lsl r1
    bd04:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    bd08:	0000004c 	andeq	r0, r0, ip, asr #32
    bd0c:	f9145101 			; <UNDEFINED> instruction: 0xf9145101
    bd10:	0100003b 	tsteq	r0, fp, lsr r0
    bd14:	004c04d6 	ldrdeq	r0, [ip], #-70	; 0xffffffba
    bd18:	52010000 	andpl	r0, r1, #0
    bd1c:	3d0e2000 	stccc	0, cr2, [lr, #-0]
    bd20:	f2010000 	vhadd.s8	d0, d1, d0
    bd24:	003d6204 	eorseq	r6, sp, r4, lsl #4
    bd28:	00001008 	andeq	r1, r0, r8
    bd2c:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    bd30:	1400000d 	strne	r0, [r0], #-13
    bd34:	000039c1 	andeq	r3, r0, r1, asr #19
    bd38:	ac04f201 	sfmge	f7, 1, [r4], {1}
    bd3c:	01000004 	tsteq	r0, r4
    bd40:	15ba1550 	ldrne	r1, [sl, #1360]!	; 0x550
    bd44:	f2010000 	vhadd.s8	d0, d1, d0
    bd48:	00004c04 	andeq	r4, r0, r4, lsl #24
    bd4c:	0046a300 	subeq	sl, r6, r0, lsl #6
    bd50:	3a171600 	bcc	5d1558 <__Stack_Size+0x5d1158>
    bd54:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    bd58:	00004c04 	andeq	r4, r0, r4, lsl #24
    bd5c:	0046c400 	subeq	ip, r6, r0, lsl #8
    bd60:	7a290000 	bvc	a4bd68 <__Stack_Size+0xa4b968>
    bd64:	72000004 	andvc	r0, r0, #4
    bd68:	1008003d 	andne	r0, r8, sp, lsr r0
    bd6c:	01000000 	mrseq	r0, (UNDEF: 0)
    bd70:	000de29c 	muleq	sp, ip, r2
    bd74:	04872300 	streq	r2, [r7], #768	; 0x300
    bd78:	50010000 	andpl	r0, r1, r0
    bd7c:	00049322 	andeq	r9, r4, r2, lsr #6
    bd80:	0046f900 	subeq	pc, r6, r0, lsl #18
    bd84:	049f2500 	ldreq	r2, [pc], #1280	; bd8c <__Stack_Size+0xb98c>
    bd88:	471a0000 	ldrmi	r0, [sl, -r0]
    bd8c:	20000000 	andcs	r0, r0, r0
    bd90:	00003c82 	andeq	r3, r0, r2, lsl #25
    bd94:	82054501 	andhi	r4, r5, #4194304	; 0x400000
    bd98:	3c08003d 	stccc	0, cr0, [r8], {61}	; 0x3d
    bd9c:	01000000 	mrseq	r0, (UNDEF: 0)
    bda0:	000e679c 	muleq	lr, ip, r7
    bda4:	39c11400 	stmibcc	r1, {sl, ip}^
    bda8:	45010000 	strmi	r0, [r1, #-0]
    bdac:	0004ac05 	andeq	sl, r4, r5, lsl #24
    bdb0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    bdb4:	00003bcd 	andeq	r3, r0, sp, asr #23
    bdb8:	4c054501 	cfstr32mi	mvfx4, [r5], {1}
    bdbc:	4f000000 	svcmi	0x00000000
    bdc0:	15000047 	strne	r0, [r0, #-71]	; 0x47
    bdc4:	00003987 	andeq	r3, r0, r7, lsl #19
    bdc8:	4c054601 	stcmi	6, cr4, [r5], {1}
    bdcc:	70000000 	andvc	r0, r0, r0
    bdd0:	15000047 	strne	r0, [r0, #-71]	; 0x47
    bdd4:	000039d7 	ldrdeq	r3, [r0], -r7
    bdd8:	4c054601 	stcmi	6, cr4, [r5], {1}
    bddc:	91000000 	mrsls	r0, (UNDEF: 0)
    bde0:	16000047 	strne	r0, [r0], -r7, asr #32
    bde4:	000039a7 	andeq	r3, r0, r7, lsr #19
    bde8:	4c054801 	stcmi	8, cr4, [r5], {1}
    bdec:	b2000000 	andlt	r0, r0, #0
    bdf0:	16000047 	strne	r0, [r0], -r7, asr #32
    bdf4:	00003dea 	andeq	r3, r0, sl, ror #27
    bdf8:	4c054901 	stcmi	9, cr4, [r5], {1}
    bdfc:	e7000000 	str	r0, [r0, -r0]
    be00:	16000047 	strne	r0, [r0], -r7, asr #32
    be04:	00003b2e 	andeq	r3, r0, lr, lsr #22
    be08:	4c054a01 	stcmi	10, cr4, [r5], {1}
    be0c:	11000000 	mrsne	r0, (UNDEF: 0)
    be10:	00000048 	andeq	r0, r0, r8, asr #32
    be14:	003f7220 	eorseq	r7, pc, r0, lsr #4
    be18:	057f0100 	ldrbeq	r0, [pc, #-256]!	; bd20 <__Stack_Size+0xb920>
    be1c:	08003dbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp}
    be20:	00000010 	andeq	r0, r0, r0, lsl r0
    be24:	0eac9c01 	cdpeq	12, 10, cr9, cr12, cr1, {0}
    be28:	c1140000 	tstgt	r4, r0
    be2c:	01000039 	tsteq	r0, r9, lsr r0
    be30:	04ac057f 	strteq	r0, [ip], #1407	; 0x57f
    be34:	50010000 	andpl	r0, r1, r0
    be38:	0039c615 	eorseq	ip, r9, r5, lsl r6
    be3c:	057f0100 	ldrbeq	r0, [pc, #-256]!	; bd44 <__Stack_Size+0xb944>
    be40:	0000004c 	andeq	r0, r0, ip, asr #32
    be44:	0000483b 	andeq	r4, r0, fp, lsr r8
    be48:	003dea16 	eorseq	lr, sp, r6, lsl sl
    be4c:	05810100 	streq	r0, [r1, #256]	; 0x100
    be50:	0000004c 	andeq	r0, r0, ip, asr #32
    be54:	0000485c 	andeq	r4, r0, ip, asr r8
    be58:	391f2000 	ldmdbcc	pc, {sp}	; <UNPREDICTABLE>
    be5c:	a1010000 	mrsge	r0, (UNDEF: 1)
    be60:	003dce05 	eorseq	ip, sp, r5, lsl #28
    be64:	00001408 	andeq	r1, r0, r8, lsl #8
    be68:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    be6c:	1400000e 	strne	r0, [r0], #-14
    be70:	000039c1 	andeq	r3, r0, r1, asr #19
    be74:	ac05a101 	stfged	f2, [r5], {1}
    be78:	01000004 	tsteq	r0, r4
    be7c:	39c61550 	stmibcc	r6, {r4, r6, r8, sl, ip}^
    be80:	a1010000 	mrsge	r0, (UNDEF: 1)
    be84:	00004c05 	andeq	r4, r0, r5, lsl #24
    be88:	00489100 	subeq	r9, r8, r0, lsl #2
    be8c:	3dea1600 	stclcc	6, cr1, [sl]
    be90:	a3010000 	movwge	r0, #4096	; 0x1000
    be94:	00004c05 	andeq	r4, r0, r5, lsl #24
    be98:	0048b200 	subeq	fp, r8, r0, lsl #4
    be9c:	34200000 	strtcc	r0, [r0], #-0
    bea0:	01000040 	tsteq	r0, r0, asr #32
    bea4:	3de205c3 	cfstr64cc	mvdx0, [r2, #780]!	; 0x30c
    bea8:	00100800 	andseq	r0, r0, r0, lsl #16
    beac:	9c010000 	stcls	0, cr0, [r1], {-0}
    beb0:	00000f36 	andeq	r0, r0, r6, lsr pc
    beb4:	0039c114 	eorseq	ip, r9, r4, lsl r1
    beb8:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    bebc:	000004ac 	andeq	r0, r0, ip, lsr #9
    bec0:	c6155001 	ldrgt	r5, [r5], -r1
    bec4:	01000039 	tsteq	r0, r9, lsr r0
    bec8:	004c05c3 	subeq	r0, ip, r3, asr #11
    becc:	48e70000 	stmiami	r7!, {}^	; <UNPREDICTABLE>
    bed0:	f3160000 	vhadd.u16	d0, d6, d0
    bed4:	0100003d 	tsteq	r0, sp, lsr r0
    bed8:	004c05c5 	subeq	r0, ip, r5, asr #11
    bedc:	49080000 	stmdbmi	r8, {}	; <UNPREDICTABLE>
    bee0:	20000000 	andcs	r0, r0, r0
    bee4:	00003d44 	andeq	r3, r0, r4, asr #26
    bee8:	f205e501 	vrshl.s8	d14, d1, d5
    beec:	1408003d 	strne	r0, [r8], #-61	; 0x3d
    bef0:	01000000 	mrseq	r0, (UNDEF: 0)
    bef4:	000f7b9c 	muleq	pc, ip, fp	; <UNPREDICTABLE>
    bef8:	39c11400 	stmibcc	r1, {sl, ip}^
    befc:	e5010000 	str	r0, [r1, #-0]
    bf00:	0004ac05 	andeq	sl, r4, r5, lsl #24
    bf04:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    bf08:	000039c6 	andeq	r3, r0, r6, asr #19
    bf0c:	4c05e501 	cfstr32mi	mvfx14, [r5], {1}
    bf10:	3d000000 	stccc	0, cr0, [r0, #-0]
    bf14:	16000049 	strne	r0, [r0], -r9, asr #32
    bf18:	00003df3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    bf1c:	4c05e701 	stcmi	7, cr14, [r5], {1}
    bf20:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    bf24:	00000049 	andeq	r0, r0, r9, asr #32
    bf28:	003ae420 	eorseq	lr, sl, r0, lsr #8
    bf2c:	06020100 	streq	r0, [r2], -r0, lsl #2
    bf30:	08003e06 	stmdaeq	r0, {r1, r2, r9, sl, fp, ip, sp}
    bf34:	00000018 	andeq	r0, r0, r8, lsl r0
    bf38:	0fae9c01 	svceq	0x00ae9c01
    bf3c:	c1140000 	tstgt	r4, r0
    bf40:	01000039 	tsteq	r0, r9, lsr r0
    bf44:	04ac0602 	strteq	r0, [ip], #1538	; 0x602
    bf48:	50010000 	andpl	r0, r1, r0
    bf4c:	00113314 	andseq	r3, r1, r4, lsl r3
    bf50:	06020100 	streq	r0, [r2], -r0, lsl #2
    bf54:	000000cf 	andeq	r0, r0, pc, asr #1
    bf58:	20005101 	andcs	r5, r0, r1, lsl #2
    bf5c:	00003e08 	andeq	r3, r0, r8, lsl #28
    bf60:	1e061d01 	cdpne	13, 0, cr1, cr6, cr1, {0}
    bf64:	1808003e 	stmdane	r8, {r1, r2, r3, r4, r5}
    bf68:	01000000 	mrseq	r0, (UNDEF: 0)
    bf6c:	000fe19c 	muleq	pc, ip, r1	; <UNPREDICTABLE>
    bf70:	39c11400 	stmibcc	r1, {sl, ip}^
    bf74:	1d010000 	stcne	0, cr0, [r1, #-0]
    bf78:	0004ac06 	andeq	sl, r4, r6, lsl #24
    bf7c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    bf80:	00001133 	andeq	r1, r0, r3, lsr r1
    bf84:	cf061d01 	svcgt	0x00061d01
    bf88:	01000000 	mrseq	r0, (UNDEF: 0)
    bf8c:	4b200051 	blmi	80c0d8 <__Stack_Size+0x80bcd8>
    bf90:	01000039 	tsteq	r0, r9, lsr r0
    bf94:	3e360639 	mrccc	6, 1, r0, cr6, cr9, {1}
    bf98:	00180800 	andseq	r0, r8, r0, lsl #16
    bf9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    bfa0:	00001014 	andeq	r1, r0, r4, lsl r0
    bfa4:	0039c114 	eorseq	ip, r9, r4, lsl r1
    bfa8:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    bfac:	000004ac 	andeq	r0, r0, ip, lsr #9
    bfb0:	33145001 	tstcc	r4, #1
    bfb4:	01000011 	tsteq	r0, r1, lsl r0
    bfb8:	00cf0639 	sbceq	r0, pc, r9, lsr r6	; <UNPREDICTABLE>
    bfbc:	51010000 	mrspl	r0, (UNDEF: 1)
    bfc0:	3e162000 	cdpcc	0, 1, cr2, cr6, cr0, {0}
    bfc4:	55010000 	strpl	r0, [r1, #-0]
    bfc8:	003e4e06 	eorseq	r4, lr, r6, lsl #28
    bfcc:	00001808 	andeq	r1, r0, r8, lsl #16
    bfd0:	479c0100 	ldrmi	r0, [ip, r0, lsl #2]
    bfd4:	14000010 	strne	r0, [r0], #-16
    bfd8:	000039c1 	andeq	r3, r0, r1, asr #19
    bfdc:	ac065501 	cfstr32ge	mvfx5, [r6], {1}
    bfe0:	01000004 	tsteq	r0, r4
    bfe4:	11331450 	teqne	r3, r0, asr r4
    bfe8:	55010000 	strpl	r0, [r1, #-0]
    bfec:	0000cf06 	andeq	ip, r0, r6, lsl #30
    bff0:	00510100 	subseq	r0, r1, r0, lsl #2
    bff4:	00397220 	eorseq	r7, r9, r0, lsr #4
    bff8:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    bffc:	08003e66 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, fp, ip, sp}
    c000:	00000010 	andeq	r0, r0, r0, lsl r0
    c004:	108c9c01 	addne	r9, ip, r1, lsl #24
    c008:	c1140000 	tstgt	r4, r0
    c00c:	01000039 	tsteq	r0, r9, lsr r0
    c010:	04ac0674 	strteq	r0, [ip], #1652	; 0x674
    c014:	50010000 	andpl	r0, r1, r0
    c018:	00386515 	eorseq	r6, r8, r5, lsl r5
    c01c:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    c020:	0000004c 	andeq	r0, r0, ip, asr #32
    c024:	00004993 	muleq	r0, r3, r9
    c028:	003dea16 	eorseq	lr, sp, r6, lsl sl
    c02c:	06760100 	ldrbteq	r0, [r6], -r0, lsl #2
    c030:	0000004c 	andeq	r0, r0, ip, asr #32
    c034:	000049b4 			; <UNDEFINED> instruction: 0x000049b4
    c038:	390a2000 	stmdbcc	sl, {sp}
    c03c:	95010000 	strls	r0, [r1, #-0]
    c040:	003e7606 	eorseq	r7, lr, r6, lsl #12
    c044:	00001408 	andeq	r1, r0, r8, lsl #8
    c048:	d19c0100 	orrsle	r0, ip, r0, lsl #2
    c04c:	14000010 	strne	r0, [r0], #-16
    c050:	000039c1 	andeq	r3, r0, r1, asr #19
    c054:	ac069501 	cfstr32ge	mvfx9, [r6], {1}
    c058:	01000004 	tsteq	r0, r4
    c05c:	38651550 	stmdacc	r5!, {r4, r6, r8, sl, ip}^
    c060:	95010000 	strls	r0, [r1, #-0]
    c064:	00004c06 	andeq	r4, r0, r6, lsl #24
    c068:	0049e900 	subeq	lr, r9, r0, lsl #18
    c06c:	3dea1600 	stclcc	6, cr1, [sl]
    c070:	97010000 	strls	r0, [r1, -r0]
    c074:	00004c06 	andeq	r4, r0, r6, lsl #24
    c078:	004a0a00 	subeq	r0, sl, r0, lsl #20
    c07c:	73200000 	nopvc	{0}	; <UNPREDICTABLE>
    c080:	01000038 	tsteq	r0, r8, lsr r0
    c084:	3e8a06b6 	mcrcc	6, 4, r0, cr10, cr6, {5}
    c088:	00100800 	andseq	r0, r0, r0, lsl #16
    c08c:	9c010000 	stcls	0, cr0, [r1], {-0}
    c090:	00001116 	andeq	r1, r0, r6, lsl r1
    c094:	0039c114 	eorseq	ip, r9, r4, lsl r1
    c098:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    c09c:	000004ac 	andeq	r0, r0, ip, lsr #9
    c0a0:	65155001 	ldrvs	r5, [r5, #-1]
    c0a4:	01000038 	tsteq	r0, r8, lsr r0
    c0a8:	004c06b6 	strheq	r0, [ip], #-102	; 0xffffff9a
    c0ac:	4a3f0000 	bmi	fcc0b4 <__Stack_Size+0xfcbcb4>
    c0b0:	f3160000 	vhadd.u16	d0, d6, d0
    c0b4:	0100003d 	tsteq	r0, sp, lsr r0
    c0b8:	004c06b8 	strheq	r0, [ip], #-104	; 0xffffff98
    c0bc:	4a600000 	bmi	180c0c4 <__Stack_Size+0x180bcc4>
    c0c0:	20000000 	andcs	r0, r0, r0
    c0c4:	00001188 	andeq	r1, r0, r8, lsl #3
    c0c8:	9a06d701 	bls	1c1cd4 <__Stack_Size+0x1c18d4>
    c0cc:	1408003e 	strne	r0, [r8], #-62	; 0x3e
    c0d0:	01000000 	mrseq	r0, (UNDEF: 0)
    c0d4:	00115b9c 	mulseq	r1, ip, fp
    c0d8:	39c11400 	stmibcc	r1, {sl, ip}^
    c0dc:	d7010000 	strle	r0, [r1, -r0]
    c0e0:	0004ac06 	andeq	sl, r4, r6, lsl #24
    c0e4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c0e8:	00003865 	andeq	r3, r0, r5, ror #16
    c0ec:	4c06d701 	stcmi	7, cr13, [r6], {1}
    c0f0:	95000000 	strls	r0, [r0, #-0]
    c0f4:	1600004a 	strne	r0, [r0], -sl, asr #32
    c0f8:	00003df3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    c0fc:	4c06d901 	stcmi	9, cr13, [r6], {1}
    c100:	b6000000 	strlt	r0, [r0], -r0
    c104:	0000004a 	andeq	r0, r0, sl, asr #32
    c108:	003d9920 	eorseq	r9, sp, r0, lsr #18
    c10c:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    c110:	08003eae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, fp, ip, sp}
    c114:	00000010 	andeq	r0, r0, r0, lsl r0
    c118:	11a09c01 	lslne	r9, r1, #24
    c11c:	c1140000 	tstgt	r4, r0
    c120:	01000039 	tsteq	r0, r9, lsr r0
    c124:	04ac06f7 	strteq	r0, [ip], #1783	; 0x6f7
    c128:	50010000 	andpl	r0, r1, r0
    c12c:	0038a515 	eorseq	sl, r8, r5, lsl r5
    c130:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    c134:	0000004c 	andeq	r0, r0, ip, asr #32
    c138:	00004aeb 	andeq	r4, r0, fp, ror #21
    c13c:	003dea16 	eorseq	lr, sp, r6, lsl sl
    c140:	06f90100 	ldrbteq	r0, [r9], r0, lsl #2
    c144:	0000004c 	andeq	r0, r0, ip, asr #32
    c148:	00004b0c 	andeq	r4, r0, ip, lsl #22
    c14c:	3b4b2000 	blcc	12d4154 <__Stack_Size+0x12d3d54>
    c150:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    c154:	003ebe07 	eorseq	fp, lr, r7, lsl #28
    c158:	00001408 	andeq	r1, r0, r8, lsl #8
    c15c:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    c160:	14000011 	strne	r0, [r0], #-17
    c164:	000039c1 	andeq	r3, r0, r1, asr #19
    c168:	ac071801 	stcge	8, cr1, [r7], {1}
    c16c:	01000004 	tsteq	r0, r4
    c170:	38a51550 	stmiacc	r5!, {r4, r6, r8, sl, ip}
    c174:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    c178:	00004c07 	andeq	r4, r0, r7, lsl #24
    c17c:	004b4100 	subeq	r4, fp, r0, lsl #2
    c180:	3dea1600 	stclcc	6, cr1, [sl]
    c184:	1a010000 	bne	4c18c <__Stack_Size+0x4bd8c>
    c188:	00004c07 	andeq	r4, r0, r7, lsl #24
    c18c:	004b6200 	subeq	r6, fp, r0, lsl #4
    c190:	af200000 	svcge	0x00200000
    c194:	01000039 	tsteq	r0, r9, lsr r0
    c198:	3ed20739 	mrccc	7, 6, r0, cr2, cr9, {1}
    c19c:	00100800 	andseq	r0, r0, r0, lsl #16
    c1a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    c1a4:	0000122a 	andeq	r1, r0, sl, lsr #4
    c1a8:	0039c114 	eorseq	ip, r9, r4, lsl r1
    c1ac:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    c1b0:	000004ac 	andeq	r0, r0, ip, lsr #9
    c1b4:	a5155001 	ldrge	r5, [r5, #-1]
    c1b8:	01000038 	tsteq	r0, r8, lsr r0
    c1bc:	004c0739 	subeq	r0, ip, r9, lsr r7
    c1c0:	4b970000 	blmi	fe5cc1c8 <SCS_BASE+0x1e5be1c8>
    c1c4:	f3160000 	vhadd.u16	d0, d6, d0
    c1c8:	0100003d 	tsteq	r0, sp, lsr r0
    c1cc:	004c073b 	subeq	r0, ip, fp, lsr r7
    c1d0:	4bb80000 	blmi	fee0c1d8 <SCS_BASE+0x1edfe1d8>
    c1d4:	20000000 	andcs	r0, r0, r0
    c1d8:	000037f5 	strdeq	r3, [r0], -r5
    c1dc:	e2075a01 	and	r5, r7, #4096	; 0x1000
    c1e0:	1408003e 	strne	r0, [r8], #-62	; 0x3e
    c1e4:	01000000 	mrseq	r0, (UNDEF: 0)
    c1e8:	00126f9c 	mulseq	r2, ip, pc	; <UNPREDICTABLE>
    c1ec:	39c11400 	stmibcc	r1, {sl, ip}^
    c1f0:	5a010000 	bpl	4c1f8 <__Stack_Size+0x4bdf8>
    c1f4:	0004ac07 	andeq	sl, r4, r7, lsl #24
    c1f8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c1fc:	000038a5 	andeq	r3, r0, r5, lsr #17
    c200:	4c075a01 	stcmi	10, cr5, [r7], {1}
    c204:	ed000000 	stc	0, cr0, [r0, #-0]
    c208:	1600004b 	strne	r0, [r0], -fp, asr #32
    c20c:	00003df3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    c210:	4c075c01 	stcmi	12, cr5, [r7], {1}
    c214:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    c218:	0000004c 	andeq	r0, r0, ip, asr #32
    c21c:	003fde20 	eorseq	sp, pc, r0, lsr #28
    c220:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    c224:	08003ef6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    c228:	00000010 	andeq	r0, r0, r0, lsl r0
    c22c:	12b49c01 	adcsne	r9, r4, #256	; 0x100
    c230:	c1140000 	tstgt	r4, r0
    c234:	01000039 	tsteq	r0, r9, lsr r0
    c238:	04ac077b 	strteq	r0, [ip], #1915	; 0x77b
    c23c:	50010000 	andpl	r0, r1, r0
    c240:	003bed15 	eorseq	lr, fp, r5, lsl sp
    c244:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    c248:	0000004c 	andeq	r0, r0, ip, asr #32
    c24c:	00004c43 	andeq	r4, r0, r3, asr #24
    c250:	003dea16 	eorseq	lr, sp, r6, lsl sl
    c254:	077d0100 	ldrbeq	r0, [sp, -r0, lsl #2]!
    c258:	0000004c 	andeq	r0, r0, ip, asr #32
    c25c:	00004c64 	andeq	r4, r0, r4, ror #24
    c260:	3f142000 	svccc	0x00142000
    c264:	9b010000 	blls	4c26c <__Stack_Size+0x4be6c>
    c268:	003f0607 	eorseq	r0, pc, r7, lsl #12
    c26c:	00001008 	andeq	r1, r0, r8
    c270:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    c274:	14000012 	strne	r0, [r0], #-18
    c278:	000039c1 	andeq	r3, r0, r1, asr #19
    c27c:	ac079b01 	stcge	11, cr9, [r7], {1}
    c280:	01000004 	tsteq	r0, r4
    c284:	3bed1550 	blcc	ffb517cc <SCS_BASE+0x1fb437cc>
    c288:	9b010000 	blls	4c290 <__Stack_Size+0x4be90>
    c28c:	00004c07 	andeq	r4, r0, r7, lsl #24
    c290:	004c9900 	subeq	r9, ip, r0, lsl #18
    c294:	3dea1600 	stclcc	6, cr1, [sl]
    c298:	9d010000 	stcls	0, cr0, [r1, #-0]
    c29c:	00004c07 	andeq	r4, r0, r7, lsl #24
    c2a0:	004cba00 	subeq	fp, ip, r0, lsl #20
    c2a4:	34200000 	strtcc	r0, [r0], #-0
    c2a8:	0100003d 	tsteq	r0, sp, lsr r0
    c2ac:	3f1607bb 	svccc	0x001607bb
    c2b0:	00100800 	andseq	r0, r0, r0, lsl #16
    c2b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    c2b8:	0000133e 	andeq	r1, r0, lr, lsr r3
    c2bc:	0039c114 	eorseq	ip, r9, r4, lsl r1
    c2c0:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    c2c4:	000004ac 	andeq	r0, r0, ip, lsr #9
    c2c8:	ed155001 	ldc	0, cr5, [r5, #-4]
    c2cc:	0100003b 	tsteq	r0, fp, lsr r0
    c2d0:	004c07bb 	strheq	r0, [ip], #-123	; 0xffffff85
    c2d4:	4ce40000 	stclmi	0, cr0, [r4]
    c2d8:	f3160000 	vhadd.u16	d0, d6, d0
    c2dc:	0100003d 	tsteq	r0, sp, lsr r0
    c2e0:	004c07bd 	strheq	r0, [ip], #-125	; 0xffffff83
    c2e4:	4d050000 	stcmi	0, cr0, [r5, #-0]
    c2e8:	20000000 	andcs	r0, r0, r0
    c2ec:	00003aaa 	andeq	r3, r0, sl, lsr #21
    c2f0:	2607db01 	strcs	sp, [r7], -r1, lsl #22
    c2f4:	1008003f 	andne	r0, r8, pc, lsr r0
    c2f8:	01000000 	mrseq	r0, (UNDEF: 0)
    c2fc:	0013839c 	mulseq	r3, ip, r3
    c300:	39c11400 	stmibcc	r1, {sl, ip}^
    c304:	db010000 	blle	4c30c <__Stack_Size+0x4bf0c>
    c308:	0004ac07 	andeq	sl, r4, r7, lsl #24
    c30c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c310:	00003bed 	andeq	r3, r0, sp, ror #23
    c314:	4c07db01 	stcmi	11, cr13, [r7], {1}
    c318:	3a000000 	bcc	c320 <__Stack_Size+0xbf20>
    c31c:	1600004d 	strne	r0, [r0], -sp, asr #32
    c320:	00003df3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    c324:	4c07dd01 	stcmi	13, cr13, [r7], {1}
    c328:	5b000000 	blpl	c330 <__Stack_Size+0xbf30>
    c32c:	0000004d 	andeq	r0, r0, sp, asr #32
    c330:	00380720 	eorseq	r0, r8, r0, lsr #14
    c334:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    c338:	08003f36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl, fp, ip, sp}
    c33c:	00000010 	andeq	r0, r0, r0, lsl r0
    c340:	13c89c01 	bicne	r9, r8, #256	; 0x100
    c344:	c1140000 	tstgt	r4, r0
    c348:	01000039 	tsteq	r0, r9, lsr r0
    c34c:	04ac07fb 	strteq	r0, [ip], #2043	; 0x7fb
    c350:	50010000 	andpl	r0, r1, r0
    c354:	0011d815 	andseq	sp, r1, r5, lsl r8
    c358:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    c35c:	0000004c 	andeq	r0, r0, ip, asr #32
    c360:	00004d85 	andeq	r4, r0, r5, lsl #27
    c364:	003b2e16 	eorseq	r2, fp, r6, lsl lr
    c368:	07fd0100 	ldrbeq	r0, [sp, r0, lsl #2]!
    c36c:	0000004c 	andeq	r0, r0, ip, asr #32
    c370:	00004da6 	andeq	r4, r0, r6, lsr #27
    c374:	3db92000 	ldccc	0, cr2, [r9]
    c378:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    c37c:	003f4608 	eorseq	r4, pc, r8, lsl #12
    c380:	00001008 	andeq	r1, r0, r8
    c384:	0d9c0100 	ldfeqs	f0, [ip]
    c388:	14000014 	strne	r0, [r0], #-20
    c38c:	000039c1 	andeq	r3, r0, r1, asr #19
    c390:	ac081801 	stcge	8, cr1, [r8], {1}
    c394:	01000004 	tsteq	r0, r4
    c398:	14fa1550 	ldrbtne	r1, [sl], #1360	; 0x550
    c39c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    c3a0:	00004c08 	andeq	r4, r0, r8, lsl #24
    c3a4:	004ddb00 	subeq	sp, sp, r0, lsl #22
    c3a8:	3b2e1600 	blcc	b91bb0 <__Stack_Size+0xb917b0>
    c3ac:	1a010000 	bne	4c3b4 <__Stack_Size+0x4bfb4>
    c3b0:	00004c08 	andeq	r4, r0, r8, lsl #24
    c3b4:	004dfc00 	subeq	pc, sp, r0, lsl #24
    c3b8:	9f200000 	svcls	0x00200000
    c3bc:	01000040 	tsteq	r0, r0, asr #32
    c3c0:	3f560836 	svccc	0x00560836
    c3c4:	00140800 	andseq	r0, r4, r0, lsl #16
    c3c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    c3cc:	00001452 	andeq	r1, r0, r2, asr r4
    c3d0:	0039c114 	eorseq	ip, r9, r4, lsl r1
    c3d4:	08360100 	ldmdaeq	r6!, {r8}
    c3d8:	000004ac 	andeq	r0, r0, ip, lsr #9
    c3dc:	d8155001 	ldmdale	r5, {r0, ip, lr}
    c3e0:	01000011 	tsteq	r0, r1, lsl r0
    c3e4:	004c0836 	subeq	r0, ip, r6, lsr r8
    c3e8:	4e310000 	cdpmi	0, 3, cr0, cr1, cr0, {0}
    c3ec:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
    c3f0:	0100003b 	tsteq	r0, fp, lsr r0
    c3f4:	004c0838 	subeq	r0, ip, r8, lsr r8
    c3f8:	4e520000 	cdpmi	0, 5, cr0, cr2, cr0, {0}
    c3fc:	20000000 	andcs	r0, r0, r0
    c400:	00003f9e 	muleq	r0, lr, pc	; <UNPREDICTABLE>
    c404:	6a085301 	bvs	221010 <__Stack_Size+0x220c10>
    c408:	1408003f 	strne	r0, [r8], #-63	; 0x3f
    c40c:	01000000 	mrseq	r0, (UNDEF: 0)
    c410:	0014979c 	mulseq	r4, ip, r7
    c414:	39c11400 	stmibcc	r1, {sl, ip}^
    c418:	53010000 	movwpl	r0, #4096	; 0x1000
    c41c:	0004ac08 	andeq	sl, r4, r8, lsl #24
    c420:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c424:	000014fa 	strdeq	r1, [r0], -sl
    c428:	4c085301 	stcmi	3, cr5, [r8], {1}
    c42c:	87000000 	strhi	r0, [r0, -r0]
    c430:	1600004e 	strne	r0, [r0], -lr, asr #32
    c434:	00003b2e 	andeq	r3, r0, lr, lsr #22
    c438:	4c085501 	cfstr32mi	mvfx5, [r8], {1}
    c43c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    c440:	0000004e 	andeq	r0, r0, lr, asr #32
    c444:	003fee20 	eorseq	lr, pc, r0, lsr #28
    c448:	08710100 	ldmdaeq	r1!, {r8}^
    c44c:	08003f7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp}
    c450:	00000014 	andeq	r0, r0, r4, lsl r0
    c454:	14dc9c01 	ldrbne	r9, [ip], #3073	; 0xc01
    c458:	c1140000 	tstgt	r4, r0
    c45c:	01000039 	tsteq	r0, r9, lsr r0
    c460:	04ac0871 	strteq	r0, [ip], #2161	; 0x871
    c464:	50010000 	andpl	r0, r1, r0
    c468:	0011d815 	andseq	sp, r1, r5, lsl r8
    c46c:	08710100 	ldmdaeq	r1!, {r8}^
    c470:	0000004c 	andeq	r0, r0, ip, asr #32
    c474:	00004edd 	ldrdeq	r4, [r0], -sp
    c478:	003b2e16 	eorseq	r2, fp, r6, lsl lr
    c47c:	08730100 	ldmdaeq	r3!, {r8}^
    c480:	0000004c 	andeq	r0, r0, ip, asr #32
    c484:	00004efe 	strdeq	r4, [r0], -lr
    c488:	384e2000 	stmdacc	lr, {sp}^
    c48c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    c490:	003f9208 	eorseq	r9, pc, r8, lsl #4
    c494:	00001408 	andeq	r1, r0, r8, lsl #8
    c498:	219c0100 	orrscs	r0, ip, r0, lsl #2
    c49c:	14000015 	strne	r0, [r0], #-21
    c4a0:	000039c1 	andeq	r3, r0, r1, asr #19
    c4a4:	ac088e01 	stcge	14, cr8, [r8], {1}
    c4a8:	01000004 	tsteq	r0, r4
    c4ac:	14fa1550 	ldrbtne	r1, [sl], #1360	; 0x550
    c4b0:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    c4b4:	00004c08 	andeq	r4, r0, r8, lsl #24
    c4b8:	004f3300 	subeq	r3, pc, r0, lsl #6
    c4bc:	3b2e1600 	blcc	b91cc4 <__Stack_Size+0xb918c4>
    c4c0:	90010000 	andls	r0, r1, r0
    c4c4:	00004c08 	andeq	r4, r0, r8, lsl #24
    c4c8:	004f5400 	subeq	r5, pc, r0, lsl #8
    c4cc:	b5200000 	strlt	r0, [r0, #-0]!
    c4d0:	0100003f 	tsteq	r0, pc, lsr r0
    c4d4:	3fa608ac 	svccc	0x00a608ac
    c4d8:	00140800 	andseq	r0, r4, r0, lsl #16
    c4dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    c4e0:	00001566 	andeq	r1, r0, r6, ror #10
    c4e4:	0039c114 	eorseq	ip, r9, r4, lsl r1
    c4e8:	08ac0100 	stmiaeq	ip!, {r8}
    c4ec:	000004ac 	andeq	r0, r0, ip, lsr #9
    c4f0:	d8155001 	ldmdale	r5, {r0, ip, lr}
    c4f4:	01000011 	tsteq	r0, r1, lsl r0
    c4f8:	004c08ac 	subeq	r0, ip, ip, lsr #17
    c4fc:	4f890000 	svcmi	0x00890000
    c500:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
    c504:	0100003b 	tsteq	r0, fp, lsr r0
    c508:	004c08ae 	subeq	r0, ip, lr, lsr #17
    c50c:	4faa0000 	svcmi	0x00aa0000
    c510:	20000000 	andcs	r0, r0, r0
    c514:	00003c0b 	andeq	r3, r0, fp, lsl #24
    c518:	ba08ce01 	blt	23fd24 <__Stack_Size+0x23f924>
    c51c:	1c08003f 	stcne	0, cr0, [r8], {63}	; 0x3f
    c520:	01000000 	mrseq	r0, (UNDEF: 0)
    c524:	0015a99c 	mulseq	r5, ip, r9
    c528:	39c11400 	stmibcc	r1, {sl, ip}^
    c52c:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    c530:	0004ac08 	andeq	sl, r4, r8, lsl #24
    c534:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c538:	00003dfc 	strdeq	r3, [r0], -ip
    c53c:	4c08ce01 	stcmi	14, cr12, [r8], {1}
    c540:	01000000 	mrseq	r0, (UNDEF: 0)
    c544:	3e6b1551 	mcrcc	5, 3, r1, cr11, cr1, {2}
    c548:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    c54c:	00004c08 	andeq	r4, r0, r8, lsl #24
    c550:	004fdf00 	subeq	sp, pc, r0, lsl #30
    c554:	f5200000 			; <UNDEFINED> instruction: 0xf5200000
    c558:	01000038 	tsteq	r0, r8, lsr r0
    c55c:	3fd608ea 	svccc	0x00d608ea
    c560:	001c0800 	andseq	r0, ip, r0, lsl #16
    c564:	9c010000 	stcls	0, cr0, [r1], {-0}
    c568:	000015ec 	andeq	r1, r0, ip, ror #11
    c56c:	0039c114 	eorseq	ip, r9, r4, lsl r1
    c570:	08ea0100 	stmiaeq	sl!, {r8}^
    c574:	000004ac 	andeq	r0, r0, ip, lsr #9
    c578:	fc145001 	ldc2	0, cr5, [r4], {1}
    c57c:	0100003d 	tsteq	r0, sp, lsr r0
    c580:	004c08ea 	subeq	r0, ip, sl, ror #17
    c584:	51010000 	mrspl	r0, (UNDEF: 1)
    c588:	003c9d15 	eorseq	r9, ip, r5, lsl sp
    c58c:	08ea0100 	stmiaeq	sl!, {r8}^
    c590:	0000004c 	andeq	r0, r0, ip, asr #32
    c594:	00005000 	andeq	r5, r0, r0
    c598:	3b9e2000 	blcc	fe7945a0 <SCS_BASE+0x1e7865a0>
    c59c:	12010000 	andne	r0, r1, #0
    c5a0:	003ff209 	eorseq	pc, pc, r9, lsl #4
    c5a4:	00004408 	andeq	r4, r0, r8, lsl #8
    c5a8:	339c0100 	orrscc	r0, ip, #0, 2
    c5ac:	15000016 	strne	r0, [r0, #-22]
    c5b0:	000039c1 	andeq	r3, r0, r1, asr #19
    c5b4:	ac091201 	sfmge	f1, 4, [r9], {1}
    c5b8:	21000004 	tstcs	r0, r4
    c5bc:	15000050 	strne	r0, [r0, #-80]	; 0x50
    c5c0:	00003dfc 	strdeq	r3, [r0], -ip
    c5c4:	4c091201 	sfmmi	f1, 4, [r9], {1}
    c5c8:	41000000 	mrsmi	r0, (UNDEF: 0)
    c5cc:	15000050 	strne	r0, [r0, #-80]	; 0x50
    c5d0:	0000180a 	andeq	r1, r0, sl, lsl #16
    c5d4:	4c091201 	sfmmi	f1, 4, [r9], {1}
    c5d8:	7b000000 	blvc	c5e0 <__Stack_Size+0xc1e0>
    c5dc:	00000050 	andeq	r0, r0, r0, asr r0
    c5e0:	003cc920 	eorseq	ip, ip, r0, lsr #18
    c5e4:	09380100 	ldmdbeq	r8!, {r8}
    c5e8:	08004036 	stmdaeq	r0, {r1, r2, r4, r5, lr}
    c5ec:	00000018 	andeq	r0, r0, r8, lsl r0
    c5f0:	16669c01 	strbtne	r9, [r6], -r1, lsl #24
    c5f4:	c1140000 	tstgt	r4, r0
    c5f8:	01000039 	tsteq	r0, r9, lsr r0
    c5fc:	04ac0938 	strteq	r0, [ip], #2360	; 0x938
    c600:	50010000 	andpl	r0, r1, r0
    c604:	00113314 	andseq	r3, r1, r4, lsl r3
    c608:	09380100 	ldmdbeq	r8!, {r8}
    c60c:	000000cf 	andeq	r0, r0, pc, asr #1
    c610:	20005101 	andcs	r5, r0, r1, lsl #2
    c614:	00003933 	andeq	r3, r0, r3, lsr r9
    c618:	4e095501 	cfsh32mi	mvfx5, mvfx9, #1
    c61c:	18080040 	stmdane	r8, {r6}
    c620:	01000000 	mrseq	r0, (UNDEF: 0)
    c624:	0016999c 	mulseq	r6, ip, r9
    c628:	39c11400 	stmibcc	r1, {sl, ip}^
    c62c:	55010000 	strpl	r0, [r1, #-0]
    c630:	0004ac09 	andeq	sl, r4, r9, lsl #24
    c634:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c638:	00003ce1 	andeq	r3, r0, r1, ror #25
    c63c:	4c095501 	cfstr32mi	mvfx5, [r9], {1}
    c640:	01000000 	mrseq	r0, (UNDEF: 0)
    c644:	47200051 			; <UNDEFINED> instruction: 0x47200051
    c648:	0100003c 	tsteq	r0, ip, lsr r0
    c64c:	40660970 	rsbmi	r0, r6, r0, ror r9
    c650:	00180800 	andseq	r0, r8, r0, lsl #16
    c654:	9c010000 	stcls	0, cr0, [r1], {-0}
    c658:	000016cc 	andeq	r1, r0, ip, asr #13
    c65c:	0039c114 	eorseq	ip, r9, r4, lsl r1
    c660:	09700100 	ldmdbeq	r0!, {r8}^
    c664:	000004ac 	andeq	r0, r0, ip, lsr #9
    c668:	33145001 	tstcc	r4, #1
    c66c:	01000011 	tsteq	r0, r1, lsl r0
    c670:	00cf0970 	sbceq	r0, pc, r0, ror r9	; <UNPREDICTABLE>
    c674:	51010000 	mrspl	r0, (UNDEF: 1)
    c678:	3eaf2000 	cdpcc	0, 10, cr2, cr15, cr0, {0}
    c67c:	8d010000 	stchi	0, cr0, [r1, #-0]
    c680:	00407e09 	subeq	r7, r0, r9, lsl #28
    c684:	00001608 	andeq	r1, r0, r8, lsl #12
    c688:	019c0100 	orrseq	r0, ip, r0, lsl #2
    c68c:	14000017 	strne	r0, [r0], #-23
    c690:	000039c1 	andeq	r3, r0, r1, asr #19
    c694:	ac098d01 	stcge	13, cr8, [r9], {1}
    c698:	01000004 	tsteq	r0, r4
    c69c:	395b1550 	ldmdbcc	fp, {r4, r6, r8, sl, ip}^
    c6a0:	8d010000 	stchi	0, cr0, [r1, #-0]
    c6a4:	00004c09 	andeq	r4, r0, r9, lsl #24
    c6a8:	00509c00 	subseq	r9, r0, r0, lsl #24
    c6ac:	6f200000 	svcvs	0x00200000
    c6b0:	0100003b 	tsteq	r0, fp, lsr r0
    c6b4:	409409ae 	addsmi	r0, r4, lr, lsr #19
    c6b8:	00160800 	andseq	r0, r6, r0, lsl #16
    c6bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    c6c0:	00001736 	andeq	r1, r0, r6, lsr r7
    c6c4:	0039c114 	eorseq	ip, r9, r4, lsl r1
    c6c8:	09ae0100 	stmibeq	lr!, {r8}
    c6cc:	000004ac 	andeq	r0, r0, ip, lsr #9
    c6d0:	c6155001 	ldrgt	r5, [r5], -r1
    c6d4:	0100003e 	tsteq	r0, lr, lsr r0
    c6d8:	004c09ae 	subeq	r0, ip, lr, lsr #19
    c6dc:	50bd0000 	adcspl	r0, sp, r0
    c6e0:	20000000 	andcs	r0, r0, r0
    c6e4:	00003d85 	andeq	r3, r0, r5, lsl #27
    c6e8:	aa09ca01 	bge	27eef4 <__Stack_Size+0x27eaf4>
    c6ec:	16080040 	strne	r0, [r8], -r0, asr #32
    c6f0:	01000000 	mrseq	r0, (UNDEF: 0)
    c6f4:	00176b9c 	mulseq	r7, ip, fp
    c6f8:	39c11400 	stmibcc	r1, {sl, ip}^
    c6fc:	ca010000 	bgt	4c704 <__Stack_Size+0x4c304>
    c700:	0004ac09 	andeq	sl, r4, r9, lsl #24
    c704:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c708:	000039fb 	strdeq	r3, [r0], -fp
    c70c:	4c09ca01 	stcmi	10, cr12, [r9], {1}
    c710:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    c714:	00000050 	andeq	r0, r0, r0, asr r0
    c718:	00406e20 	subeq	r6, r0, r0, lsr #28
    c71c:	09e40100 	stmibeq	r4!, {r8}^
    c720:	080040c0 	stmdaeq	r0, {r6, r7, lr}
    c724:	00000016 	andeq	r0, r0, r6, lsl r0
    c728:	17a09c01 	strne	r9, [r0, r1, lsl #24]!
    c72c:	c1140000 	tstgt	r4, r0
    c730:	01000039 	tsteq	r0, r9, lsr r0
    c734:	04ac09e4 	strteq	r0, [ip], #2532	; 0x9e4
    c738:	50010000 	andpl	r0, r1, r0
    c73c:	003f3f15 	eorseq	r3, pc, r5, lsl pc	; <UNPREDICTABLE>
    c740:	09e40100 	stmibeq	r4!, {r8}^
    c744:	0000004c 	andeq	r0, r0, ip, asr #32
    c748:	000050ff 	strdeq	r5, [r0], -pc	; <UNPREDICTABLE>
    c74c:	02932000 	addseq	r2, r3, #0
    c750:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    c754:	0040d609 	subeq	sp, r0, r9, lsl #12
    c758:	00000408 	andeq	r0, r0, r8, lsl #8
    c75c:	d39c0100 	orrsle	r0, ip, #0, 2
    c760:	14000017 	strne	r0, [r0], #-23
    c764:	000039c1 	andeq	r3, r0, r1, asr #19
    c768:	ac09f901 	stcge	9, cr15, [r9], {1}
    c76c:	01000004 	tsteq	r0, r4
    c770:	09aa1450 	stmibeq	sl!, {r4, r6, sl, ip}
    c774:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    c778:	00004c09 	andeq	r4, r0, r9, lsl #24
    c77c:	00510100 	subseq	r0, r1, r0, lsl #2
    c780:	001f6820 	andseq	r6, pc, r0, lsr #16
    c784:	0a0a0100 	beq	28cb8c <__Stack_Size+0x28c78c>
    c788:	080040da 	stmdaeq	r0, {r1, r3, r4, r6, r7, lr}
    c78c:	00000004 	andeq	r0, r0, r4
    c790:	18069c01 	stmdane	r6, {r0, sl, fp, ip, pc}
    c794:	c1140000 	tstgt	r4, r0
    c798:	01000039 	tsteq	r0, r9, lsr r0
    c79c:	04ac0a0a 	strteq	r0, [ip], #2570	; 0xa0a
    c7a0:	50010000 	andpl	r0, r1, r0
    c7a4:	001f6f14 	andseq	r6, pc, r4, lsl pc	; <UNPREDICTABLE>
    c7a8:	0a0a0100 	beq	28cbb0 <__Stack_Size+0x28c7b0>
    c7ac:	0000004c 	andeq	r0, r0, ip, asr #32
    c7b0:	20005101 	andcs	r5, r0, r1, lsl #2
    c7b4:	0000382e 	andeq	r3, r0, lr, lsr #16
    c7b8:	de0a1c01 	cdple	12, 0, cr1, cr10, cr1, {0}
    c7bc:	04080040 	streq	r0, [r8], #-64	; 0x40
    c7c0:	01000000 	mrseq	r0, (UNDEF: 0)
    c7c4:	0018399c 	mulseq	r8, ip, r9
    c7c8:	39c11400 	stmibcc	r1, {sl, ip}^
    c7cc:	1c010000 	stcne	0, cr0, [r1], {-0}
    c7d0:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    c7d4:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c7d8:	00003835 	andeq	r3, r0, r5, lsr r8
    c7dc:	4c0a1c01 	stcmi	12, cr1, [sl], {1}
    c7e0:	01000000 	mrseq	r0, (UNDEF: 0)
    c7e4:	3e200051 	mcrcc	0, 1, r0, cr0, cr1, {2}
    c7e8:	01000038 	tsteq	r0, r8, lsr r0
    c7ec:	40e20a2e 	rscmi	r0, r2, lr, lsr #20
    c7f0:	00040800 	andeq	r0, r4, r0, lsl #16
    c7f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    c7f8:	0000186c 	andeq	r1, r0, ip, ror #16
    c7fc:	0039c114 	eorseq	ip, r9, r4, lsl r1
    c800:	0a2e0100 	beq	b8cc08 <__Stack_Size+0xb8c808>
    c804:	000004ac 	andeq	r0, r0, ip, lsr #9
    c808:	45145001 	ldrmi	r5, [r4, #-1]
    c80c:	01000038 	tsteq	r0, r8, lsr r0
    c810:	004c0a2e 	subeq	r0, ip, lr, lsr #20
    c814:	51010000 	mrspl	r0, (UNDEF: 1)
    c818:	3d242000 	stccc	0, cr2, [r4, #-0]
    c81c:	40010000 	andmi	r0, r1, r0
    c820:	0040e60a 	subeq	lr, r0, sl, lsl #12
    c824:	00000408 	andeq	r0, r0, r8, lsl #8
    c828:	9f9c0100 	svcls	0x009c0100
    c82c:	14000018 	strne	r0, [r0], #-24
    c830:	000039c1 	andeq	r3, r0, r1, asr #19
    c834:	ac0a4001 	stcge	0, cr4, [sl], {1}
    c838:	01000004 	tsteq	r0, r4
    c83c:	3d2b1450 	cfstrscc	mvf1, [fp, #-320]!	; 0xfffffec0
    c840:	40010000 	andmi	r0, r1, r0
    c844:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c848:	00510100 	subseq	r0, r1, r0, lsl #2
    c84c:	00001320 	andeq	r1, r0, r0, lsr #6
    c850:	0a520100 	beq	148cc58 <__Stack_Size+0x148c858>
    c854:	080040ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, lr}
    c858:	00000006 	andeq	r0, r0, r6
    c85c:	18d29c01 	ldmne	r2, {r0, sl, fp, ip, pc}^
    c860:	c1140000 	tstgt	r4, r0
    c864:	01000039 	tsteq	r0, r9, lsr r0
    c868:	04ac0a52 	strteq	r0, [ip], #2642	; 0xa52
    c86c:	50010000 	andpl	r0, r1, r0
    c870:	00001a14 	andeq	r1, r0, r4, lsl sl
    c874:	0a520100 	beq	148cc7c <__Stack_Size+0x148c87c>
    c878:	0000004c 	andeq	r0, r0, ip, asr #32
    c87c:	20005101 	andcs	r5, r0, r1, lsl #2
    c880:	00003e57 	andeq	r3, r0, r7, asr lr
    c884:	f00a6a01 			; <UNDEFINED> instruction: 0xf00a6a01
    c888:	16080040 	strne	r0, [r8], -r0, asr #32
    c88c:	01000000 	mrseq	r0, (UNDEF: 0)
    c890:	0019079c 	mulseq	r9, ip, r7
    c894:	39c11400 	stmibcc	r1, {sl, ip}^
    c898:	6a010000 	bvs	4c8a0 <__Stack_Size+0x4c4a0>
    c89c:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    c8a0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c8a4:	00003dd0 	ldrdeq	r3, [r0], -r0
    c8a8:	4c0a6a01 	stcmi	10, cr6, [sl], {1}
    c8ac:	20000000 	andcs	r0, r0, r0
    c8b0:	00000051 	andeq	r0, r0, r1, asr r0
    c8b4:	003c6e20 	eorseq	r6, ip, r0, lsr #28
    c8b8:	0a860100 	beq	fe18ccc0 <SCS_BASE+0x1e17ecc0>
    c8bc:	08004106 	stmdaeq	r0, {r1, r2, r8, lr}
    c8c0:	0000001a 	andeq	r0, r0, sl, lsl r0
    c8c4:	193c9c01 	ldmdbne	ip!, {r0, sl, fp, ip, pc}
    c8c8:	c1140000 	tstgt	r4, r0
    c8cc:	01000039 	tsteq	r0, r9, lsr r0
    c8d0:	04ac0a86 	strteq	r0, [ip], #2694	; 0xa86
    c8d4:	50010000 	andpl	r0, r1, r0
    c8d8:	003dd015 	eorseq	sp, sp, r5, lsl r0
    c8dc:	0a860100 	beq	fe18cce4 <SCS_BASE+0x1e17ece4>
    c8e0:	0000004c 	andeq	r0, r0, ip, asr #32
    c8e4:	00005141 	andeq	r5, r0, r1, asr #2
    c8e8:	40172000 	andsmi	r2, r7, r0
    c8ec:	8a010000 	bhi	4c8f4 <__Stack_Size+0x4c4f4>
    c8f0:	00412002 	subeq	r2, r1, r2
    c8f4:	00006e08 	andeq	r6, r0, r8, lsl #28
    c8f8:	3e9c0100 	fmlcce	f0, f4, f0
    c8fc:	1500001a 	strne	r0, [r0, #-26]
    c900:	000039c1 	andeq	r3, r0, r1, asr #19
    c904:	ac028a01 	stcge	10, cr8, [r2], {1}
    c908:	62000004 	andvs	r0, r0, #4
    c90c:	15000051 	strne	r0, [r0, #-81]	; 0x51
    c910:	00003cf2 	strdeq	r3, [r0], -r2
    c914:	24028a01 	strcs	r8, [r2], #-2561	; 0xa01
    c918:	c8000009 	stmdagt	r0, {r0, r3}
    c91c:	16000051 			; <UNDEFINED> instruction: 0x16000051
    c920:	00003ef2 	strdeq	r3, [r0], -r2
    c924:	4c028c01 	stcmi	12, cr8, [r2], {1}
    c928:	0d000000 	stceq	0, cr0, [r0, #-0]
    c92c:	16000052 			; <UNDEFINED> instruction: 0x16000052
    c930:	00003e2b 	andeq	r3, r0, fp, lsr #28
    c934:	4c028d01 	stcmi	13, cr8, [r2], {1}
    c938:	37000000 	strcc	r0, [r0, -r0]
    c93c:	1a000052 	bne	ca8c <__Stack_Size+0xc68c>
    c940:	0800414a 	stmdaeq	r0, {r1, r3, r6, r8, lr}
    c944:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    c948:	000019a6 	andeq	r1, r0, r6, lsr #19
    c94c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    c950:	1a000075 	bne	cb2c <__Stack_Size+0xc72c>
    c954:	08004152 	stmdaeq	r0, {r1, r4, r6, r8, lr}
    c958:	000018d2 	ldrdeq	r1, [r0], -r2
    c95c:	000019ba 			; <UNDEFINED> instruction: 0x000019ba
    c960:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    c964:	1a000075 	bne	cb40 <__Stack_Size+0xc740>
    c968:	0800415e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, lr}
    c96c:	00000527 	andeq	r0, r0, r7, lsr #10
    c970:	000019da 	ldrdeq	r1, [r0], -sl
    c974:	0252011b 	subseq	r0, r2, #-1073741818	; 0xc0000006
    c978:	011b0076 	tsteq	fp, r6, ror r0
    c97c:	00770251 	rsbseq	r0, r7, r1, asr r2
    c980:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    c984:	1c000075 	stcne	0, cr0, [r0], {117}	; 0x75
    c988:	0800416a 	stmdaeq	r0, {r1, r3, r5, r6, r8, lr}
    c98c:	00001907 	andeq	r1, r0, r7, lsl #18
    c990:	000019ef 	andeq	r1, r0, pc, ror #19
    c994:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    c998:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    c99c:	00416e27 	subeq	r6, r1, r7, lsr #28
    c9a0:	00052708 	andeq	r2, r5, r8, lsl #14
    c9a4:	41761a00 	cmnmi	r6, r0, lsl #20
    c9a8:	19070800 	stmdbne	r7, {fp}
    c9ac:	1a0c0000 	bne	30c9b4 <__Stack_Size+0x30c5b4>
    c9b0:	011b0000 	tsteq	fp, r0
    c9b4:	00750250 	rsbseq	r0, r5, r0, asr r2
    c9b8:	41821a00 	orrmi	r1, r2, r0, lsl #20
    c9bc:	04b20800 	ldrteq	r0, [r2], #2048	; 0x800
    c9c0:	1a2c0000 	bne	b0c9c8 <__Stack_Size+0xb0c5c8>
    c9c4:	011b0000 	tsteq	fp, r0
    c9c8:	00760252 	rsbseq	r0, r6, r2, asr r2
    c9cc:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    c9d0:	011b0077 	tsteq	fp, r7, ror r0
    c9d4:	00750250 	rsbseq	r0, r5, r0, asr r2
    c9d8:	418e1d00 	orrmi	r1, lr, r0, lsl #26
    c9dc:	18d20800 	ldmne	r2, {fp}^
    c9e0:	011b0000 	tsteq	fp, r0
    c9e4:	01f30350 	mvnseq	r0, r0, asr r3
    c9e8:	20000050 	andcs	r0, r0, r0, asr r0
    c9ec:	00003e73 	andeq	r3, r0, r3, ror lr
    c9f0:	8e0aa201 	cdphi	2, 0, cr10, cr10, cr1, {0}
    c9f4:	16080041 	strne	r0, [r8], -r1, asr #32
    c9f8:	01000000 	mrseq	r0, (UNDEF: 0)
    c9fc:	001a739c 	mulseq	sl, ip, r3
    ca00:	39c11400 	stmibcc	r1, {sl, ip}^
    ca04:	a2010000 	andge	r0, r1, #0
    ca08:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    ca0c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    ca10:	00003dd0 	ldrdeq	r3, [r0], -r0
    ca14:	4c0aa201 	sfmmi	f2, 1, [sl], {1}
    ca18:	61000000 	mrsvs	r0, (UNDEF: 0)
    ca1c:	00000052 	andeq	r0, r0, r2, asr r0
    ca20:	0039e720 	eorseq	lr, r9, r0, lsr #14
    ca24:	0abe0100 	beq	fef8ce2c <SCS_BASE+0x1ef7ee2c>
    ca28:	080041a4 	stmdaeq	r0, {r2, r5, r7, r8, lr}
    ca2c:	0000001a 	andeq	r0, r0, sl, lsl r0
    ca30:	1aa89c01 	bne	fea33a3c <SCS_BASE+0x1ea25a3c>
    ca34:	c1140000 	tstgt	r4, r0
    ca38:	01000039 	tsteq	r0, r9, lsr r0
    ca3c:	04ac0abe 	strteq	r0, [ip], #2750	; 0xabe
    ca40:	50010000 	andpl	r0, r1, r0
    ca44:	003dd015 	eorseq	sp, sp, r5, lsl r0
    ca48:	0abe0100 	beq	fef8ce50 <SCS_BASE+0x1ef7ee50>
    ca4c:	0000004c 	andeq	r0, r0, ip, asr #32
    ca50:	00005282 	andeq	r5, r0, r2, lsl #5
    ca54:	3d032a00 	vstrcc	s4, [r3, #-0]
    ca58:	4b010000 	blmi	4ca60 <__Stack_Size+0x4c660>
    ca5c:	1b0a010c 	blne	28ce94 <__Stack_Size+0x28ca94>
    ca60:	c1100000 	tstgt	r0, r0
    ca64:	01000039 	tsteq	r0, r9, lsr r0
    ca68:	04ac0c4b 	strteq	r0, [ip], #3147	; 0xc4b
    ca6c:	e3100000 	tst	r0, #0
    ca70:	0100003e 	tsteq	r0, lr, lsr r0
    ca74:	004c0c4b 	subeq	r0, ip, fp, asr #24
    ca78:	87100000 	ldrhi	r0, [r0, -r0]
    ca7c:	0100003e 	tsteq	r0, lr, lsr r0
    ca80:	004c0c4b 	subeq	r0, ip, fp, asr #24
    ca84:	53100000 	tstpl	r0, #0
    ca88:	01000040 	tsteq	r0, r0, asr #32
    ca8c:	004c0c4c 	subeq	r0, ip, ip, asr #24
    ca90:	f3110000 	vhadd.u16	d0, d1, d0
    ca94:	0100003d 	tsteq	r0, sp, lsr r0
    ca98:	004c0c4e 	subeq	r0, ip, lr, asr #24
    ca9c:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
    caa0:	0100003b 	tsteq	r0, fp, lsr r0
    caa4:	004c0c4e 	subeq	r0, ip, lr, asr #24
    caa8:	742b0000 	strtvc	r0, [fp], #-0
    caac:	0100706d 	tsteq	r0, sp, rrx
    cab0:	004c0c4e 	subeq	r0, ip, lr, asr #24
    cab4:	2a000000 	bcs	cabc <__Stack_Size+0xc6bc>
    cab8:	00003f86 	andeq	r3, r0, r6, lsl #31
    cabc:	010c7a01 	tsteq	ip, r1, lsl #20
    cac0:	00001b6c 	andeq	r1, r0, ip, ror #22
    cac4:	0039c110 	eorseq	ip, r9, r0, lsl r1
    cac8:	0c7a0100 	ldfeqe	f0, [sl], #-0
    cacc:	000004ac 	andeq	r0, r0, ip, lsr #9
    cad0:	003ee310 	eorseq	lr, lr, r0, lsl r3
    cad4:	0c7a0100 	ldfeqe	f0, [sl], #-0
    cad8:	0000004c 	andeq	r0, r0, ip, asr #32
    cadc:	003e8710 	eorseq	r8, lr, r0, lsl r7
    cae0:	0c7a0100 	ldfeqe	f0, [sl], #-0
    cae4:	0000004c 	andeq	r0, r0, ip, asr #32
    cae8:	00405310 	subeq	r5, r0, r0, lsl r3
    caec:	0c7b0100 	ldfeqe	f0, [fp], #-0
    caf0:	0000004c 	andeq	r0, r0, ip, asr #32
    caf4:	003df311 	eorseq	pc, sp, r1, lsl r3	; <UNPREDICTABLE>
    caf8:	0c7d0100 	ldfeqe	f0, [sp], #-0
    cafc:	0000004c 	andeq	r0, r0, ip, asr #32
    cb00:	003b2e11 	eorseq	r2, fp, r1, lsl lr
    cb04:	0c7d0100 	ldfeqe	f0, [sp], #-0
    cb08:	0000004c 	andeq	r0, r0, ip, asr #32
    cb0c:	706d742b 	rsbvc	r7, sp, fp, lsr #8
    cb10:	0c7d0100 	ldfeqe	f0, [sp], #-0
    cb14:	0000004c 	andeq	r0, r0, ip, asr #32
    cb18:	40482000 	submi	r2, r8, r0
    cb1c:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    cb20:	0041be02 	subeq	fp, r1, r2, lsl #28
    cb24:	0000b608 	andeq	fp, r0, r8, lsl #12
    cb28:	c49c0100 	ldrgt	r0, [ip], #256	; 0x100
    cb2c:	1500001c 	strne	r0, [r0, #-28]
    cb30:	000039c1 	andeq	r3, r0, r1, asr #19
    cb34:	ac024901 	stcge	9, cr4, [r2], {1}
    cb38:	a3000004 	movwge	r0, #4
    cb3c:	15000052 	strne	r0, [r0, #-82]	; 0x52
    cb40:	00003cf2 	strdeq	r3, [r0], -r2
    cb44:	24024901 	strcs	r4, [r2], #-2305	; 0x901
    cb48:	3b000009 	blcc	cb74 <__Stack_Size+0xc774>
    cb4c:	2c000053 	stccs	0, cr0, [r0], {83}	; 0x53
    cb50:	00001aa8 	andeq	r1, r0, r8, lsr #21
    cb54:	080041f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, lr}
    cb58:	00000070 	andeq	r0, r0, r0, ror r0
    cb5c:	fc026a01 	stc2	10, cr6, [r2], {1}
    cb60:	2200001b 	andcs	r0, r0, #27
    cb64:	00001ad9 	ldrdeq	r1, [r0], -r9
    cb68:	00005399 	muleq	r0, r9, r3
    cb6c:	001acd22 	andseq	ip, sl, r2, lsr #26
    cb70:	0053ac00 	subseq	sl, r3, r0, lsl #24
    cb74:	1ac12200 	bne	ff05537c <SCS_BASE+0x1f04737c>
    cb78:	53bf0000 			; <UNDEFINED> instruction: 0x53bf0000
    cb7c:	b5220000 	strlt	r0, [r2, #-0]!
    cb80:	d200001a 	andle	r0, r0, #26
    cb84:	2d000053 	stccs	0, cr0, [r0, #-332]	; 0xfffffeb4
    cb88:	00000070 	andeq	r0, r0, r0, ror r0
    cb8c:	001ae525 	andseq	lr, sl, r5, lsr #10
    cb90:	0053f300 	subseq	pc, r3, r0, lsl #6
    cb94:	1af12500 	bne	ffc55f9c <SCS_BASE+0x1fc47f9c>
    cb98:	542e0000 	strtpl	r0, [lr], #-0
    cb9c:	fd250000 	stc2	0, cr0, [r5, #-0]
    cba0:	6400001a 	strvs	r0, [r0], #-26
    cba4:	00000054 	andeq	r0, r0, r4, asr r0
    cba8:	1b0a2c00 	blne	297bb0 <__Stack_Size+0x2977b0>
    cbac:	42360000 	eorsmi	r0, r6, #0
    cbb0:	00900800 	addseq	r0, r0, r0, lsl #16
    cbb4:	74010000 	strvc	r0, [r1], #-0
    cbb8:	001c5602 	andseq	r5, ip, r2, lsl #12
    cbbc:	1b3b2200 	blne	ed53c4 <__Stack_Size+0xed4fc4>
    cbc0:	54870000 	strpl	r0, [r7], #0
    cbc4:	2f220000 	svccs	0x00220000
    cbc8:	9a00001b 	bls	cc3c <__Stack_Size+0xc83c>
    cbcc:	22000054 	andcs	r0, r0, #84	; 0x54
    cbd0:	00001b23 	andeq	r1, r0, r3, lsr #22
    cbd4:	000054ad 	andeq	r5, r0, sp, lsr #9
    cbd8:	001b1722 	andseq	r1, fp, r2, lsr #14
    cbdc:	0054c000 	subseq	ip, r4, r0
    cbe0:	00902d00 	addseq	r2, r0, r0, lsl #26
    cbe4:	47250000 	strmi	r0, [r5, -r0]!
    cbe8:	e100001b 	tst	r0, fp, lsl r0
    cbec:	25000054 	strcs	r0, [r0, #-84]	; 0x54
    cbf0:	00001b53 	andeq	r1, r0, r3, asr fp
    cbf4:	00005528 	andeq	r5, r0, r8, lsr #10
    cbf8:	001b5f25 	andseq	r5, fp, r5, lsr #30
    cbfc:	00556300 	subseq	r6, r5, r0, lsl #6
    cc00:	1a000000 	bne	cc08 <__Stack_Size+0xc808>
    cc04:	080041d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, lr}
    cc08:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    cc0c:	00001c6a 	andeq	r1, r0, sl, ror #24
    cc10:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    cc14:	1c000074 	stcne	0, cr0, [r0], {116}	; 0x74
    cc18:	080041de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, lr}
    cc1c:	000018d2 	ldrdeq	r1, [r0], -r2
    cc20:	00001c7f 	andeq	r1, r0, pc, ror ip
    cc24:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    cc28:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    cc2c:	0041e627 	subeq	lr, r1, r7, lsr #12
    cc30:	00052708 	andeq	r2, r5, r8, lsl #14
    cc34:	41f21c00 	mvnsmi	r1, r0, lsl #24
    cc38:	19070800 	stmdbne	r7, {fp}
    cc3c:	1c9d0000 	ldcne	0, cr0, [sp], {0}
    cc40:	011b0000 	tsteq	fp, r0
    cc44:	01f30350 	mvnseq	r0, r0, asr r3
    cc48:	361c0050 			; <UNDEFINED> instruction: 0x361c0050
    cc4c:	3e080042 	cdpcc	0, 0, cr0, cr8, cr2, {2}
    cc50:	b200001a 	andlt	r0, r0, #26
    cc54:	1b00001c 	blne	cccc <__Stack_Size+0xc8cc>
    cc58:	f3035001 	vhadd.u8	d5, d3, d1
    cc5c:	1d005001 	stcne	0, cr5, [r0, #-4]
    cc60:	08004274 	stmdaeq	r0, {r2, r4, r5, r6, r9, lr}
    cc64:	00001a73 	andeq	r1, r0, r3, ror sl
    cc68:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    cc6c:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    cc70:	3b362000 	blcc	d94c78 <__Stack_Size+0xd94878>
    cc74:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    cc78:	0042740a 	subeq	r7, r2, sl, lsl #8
    cc7c:	00001008 	andeq	r1, r0, r8
    cc80:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    cc84:	1400001c 	strne	r0, [r0], #-28
    cc88:	000039c1 	andeq	r3, r0, r1, asr #19
    cc8c:	ac0ad801 	stcge	8, cr13, [sl], {1}
    cc90:	01000004 	tsteq	r0, r4
    cc94:	38b01550 	ldmcc	r0!, {r4, r6, r8, sl, ip}
    cc98:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    cc9c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    cca0:	00558600 	subseq	r8, r5, r0, lsl #12
    cca4:	972e0000 	strls	r0, [lr, -r0]!
    cca8:	01000039 	tsteq	r0, r9, lsr r0
    ccac:	004c0aec 	subeq	r0, ip, ip, ror #21
    ccb0:	42840000 	addmi	r0, r4, #0
    ccb4:	00060800 	andeq	r0, r6, r0, lsl #16
    ccb8:	9c010000 	stcls	0, cr0, [r1], {-0}
    ccbc:	00001d24 	andeq	r1, r0, r4, lsr #26
    ccc0:	0039c115 	eorseq	ip, r9, r5, lsl r1
    ccc4:	0aec0100 	beq	ffb0d0cc <SCS_BASE+0x1faff0cc>
    ccc8:	000004ac 	andeq	r0, r0, ip, lsr #9
    cccc:	000055a7 	andeq	r5, r0, r7, lsr #11
    ccd0:	3a4d2e00 	bcc	13584d8 <__Stack_Size+0x13580d8>
    ccd4:	fd010000 	stc2	0, cr0, [r1, #-0]
    ccd8:	00004c0a 	andeq	r4, r0, sl, lsl #24
    ccdc:	00428a00 	subeq	r8, r2, r0, lsl #20
    cce0:	00000608 	andeq	r0, r0, r8, lsl #12
    cce4:	4f9c0100 	svcmi	0x009c0100
    cce8:	1500001d 	strne	r0, [r0, #-29]
    ccec:	000039c1 	andeq	r3, r0, r1, asr #19
    ccf0:	ac0afd01 	stcge	13, cr15, [sl], {1}
    ccf4:	c8000004 	stmdagt	r0, {r2}
    ccf8:	00000055 	andeq	r0, r0, r5, asr r0
    ccfc:	003a5d2e 	eorseq	r5, sl, lr, lsr #26
    cd00:	0b0e0100 	bleq	38d108 <__Stack_Size+0x38cd08>
    cd04:	0000004c 	andeq	r0, r0, ip, asr #32
    cd08:	08004290 	stmdaeq	r0, {r4, r7, r9, lr}
    cd0c:	00000006 	andeq	r0, r0, r6
    cd10:	1d7a9c01 	ldclne	12, cr9, [sl, #-4]!
    cd14:	c1150000 	tstgt	r5, r0
    cd18:	01000039 	tsteq	r0, r9, lsr r0
    cd1c:	04ac0b0e 	strteq	r0, [ip], #2830	; 0xb0e
    cd20:	55e90000 	strbpl	r0, [r9, #0]!
    cd24:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    cd28:	00003a6d 	andeq	r3, r0, sp, ror #20
    cd2c:	4c0b1f01 	stcmi	15, cr1, [fp], {1}
    cd30:	96000000 	strls	r0, [r0], -r0
    cd34:	08080042 	stmdaeq	r8, {r1, r6}
    cd38:	01000000 	mrseq	r0, (UNDEF: 0)
    cd3c:	001da59c 	mulseq	sp, ip, r5
    cd40:	39c11500 	stmibcc	r1, {r8, sl, ip}^
    cd44:	1f010000 	svcne	0x00010000
    cd48:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    cd4c:	00560a00 	subseq	r0, r6, r0, lsl #20
    cd50:	582e0000 	stmdapl	lr!, {}	; <UNPREDICTABLE>
    cd54:	0100003d 	tsteq	r0, sp, lsr r0
    cd58:	004c0b2f 	subeq	r0, ip, pc, lsr #22
    cd5c:	429e0000 	addsmi	r0, lr, #0
    cd60:	00060800 	andeq	r0, r6, r0, lsl #16
    cd64:	9c010000 	stcls	0, cr0, [r1], {-0}
    cd68:	00001dd0 	ldrdeq	r1, [r0], -r0
    cd6c:	0039c115 	eorseq	ip, r9, r5, lsl r1
    cd70:	0b2f0100 	bleq	bcd178 <__Stack_Size+0xbccd78>
    cd74:	000004ac 	andeq	r0, r0, ip, lsr #9
    cd78:	0000562b 	andeq	r5, r0, fp, lsr #12
    cd7c:	3c162e00 	ldccc	14, cr2, [r6], {-0}
    cd80:	3f010000 	svccc	0x00010000
    cd84:	00004c0b 	andeq	r4, r0, fp, lsl #24
    cd88:	0042a400 	subeq	sl, r2, r0, lsl #8
    cd8c:	00000608 	andeq	r0, r0, r8, lsl #12
    cd90:	fb9c0100 	blx	fe70d19a <SCS_BASE+0x1e6ff19a>
    cd94:	1500001d 	strne	r0, [r0, #-29]
    cd98:	000039c1 	andeq	r3, r0, r1, asr #19
    cd9c:	ac0b3f01 	stcge	15, cr3, [fp], {1}
    cda0:	4c000004 	stcmi	0, cr0, [r0], {4}
    cda4:	00000056 	andeq	r0, r0, r6, asr r0
    cda8:	0038882e 	eorseq	r8, r8, lr, lsr #16
    cdac:	0b5d0100 	bleq	174d1b4 <__Stack_Size+0x174cdb4>
    cdb0:	000000a4 	andeq	r0, r0, r4, lsr #1
    cdb4:	080042aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, lr}
    cdb8:	0000000c 	andeq	r0, r0, ip
    cdbc:	1e449c01 	cdpne	12, 4, cr9, cr4, cr1, {0}
    cdc0:	c1150000 	tstgt	r5, r0
    cdc4:	01000039 	tsteq	r0, r9, lsr r0
    cdc8:	04ac0b5d 	strteq	r0, [ip], #2909	; 0xb5d
    cdcc:	566d0000 	strbtpl	r0, [sp], -r0
    cdd0:	b6140000 	ldrlt	r0, [r4], -r0
    cdd4:	0100003b 	tsteq	r0, fp, lsr r0
    cdd8:	004c0b5d 	subeq	r0, ip, sp, asr fp
    cddc:	51010000 	mrspl	r0, (UNDEF: 1)
    cde0:	00243816 	eoreq	r3, r4, r6, lsl r8
    cde4:	0b5f0100 	bleq	17cd1ec <__Stack_Size+0x17ccdec>
    cde8:	000000af 	andeq	r0, r0, pc, lsr #1
    cdec:	0000568e 	andeq	r5, r0, lr, lsl #13
    cdf0:	3a902000 	bcc	fe414df8 <SCS_BASE+0x1e406df8>
    cdf4:	86010000 	strhi	r0, [r1], -r0
    cdf8:	0042b60b 	subeq	fp, r2, fp, lsl #12
    cdfc:	00000808 	andeq	r0, r0, r8, lsl #16
    ce00:	799c0100 	ldmibvc	ip, {r8}
    ce04:	1400001e 	strne	r0, [r0], #-30
    ce08:	000039c1 	andeq	r3, r0, r1, asr #19
    ce0c:	ac0b8601 	stcge	6, cr8, [fp], {1}
    ce10:	01000004 	tsteq	r0, r4
    ce14:	3bb61550 	blcc	fed9235c <SCS_BASE+0x1ed8435c>
    ce18:	86010000 	strhi	r0, [r1], -r0
    ce1c:	00004c0b 	andeq	r4, r0, fp, lsl #24
    ce20:	0056b600 	subseq	fp, r6, r0, lsl #12
    ce24:	ec2e0000 	stc	0, cr0, [lr], #-0
    ce28:	01000007 	tsteq	r0, r7
    ce2c:	00af0ba2 	adceq	r0, pc, r2, lsr #23
    ce30:	42be0000 	adcsmi	r0, lr, #0
    ce34:	00160800 	andseq	r0, r6, r0, lsl #16
    ce38:	9c010000 	stcls	0, cr0, [r1], {-0}
    ce3c:	00001ee2 	andeq	r1, r0, r2, ror #29
    ce40:	0039c115 	eorseq	ip, r9, r5, lsl r1
    ce44:	0ba20100 	bleq	fe88d24c <SCS_BASE+0x1e87f24c>
    ce48:	000004ac 	andeq	r0, r0, ip, lsr #9
    ce4c:	000056d7 	ldrdeq	r5, [r0], -r7
    ce50:	00402d14 	subeq	r2, r0, r4, lsl sp
    ce54:	0ba20100 	bleq	fe88d25c <SCS_BASE+0x1e87f25c>
    ce58:	0000004c 	andeq	r0, r0, ip, asr #32
    ce5c:	38165101 	ldmdacc	r6, {r0, r8, ip, lr}
    ce60:	01000024 	tsteq	r0, r4, lsr #32
    ce64:	00af0ba4 	adceq	r0, pc, r4, lsr #23
    ce68:	56f80000 	ldrbtpl	r0, [r8], r0
    ce6c:	39160000 	ldmdbcc	r6, {}	; <UNPREDICTABLE>
    ce70:	01000024 	tsteq	r0, r4, lsr #32
    ce74:	004c0ba5 	subeq	r0, ip, r5, lsr #23
    ce78:	57170000 	ldrpl	r0, [r7, -r0]
    ce7c:	01160000 	tsteq	r6, r0
    ce80:	01000039 	tsteq	r0, r9, lsr r0
    ce84:	004c0ba5 	subeq	r0, ip, r5, lsr #23
    ce88:	573b0000 	ldrpl	r0, [fp, -r0]!
    ce8c:	20000000 	andcs	r0, r0, r0
    ce90:	000001b3 			; <UNDEFINED> instruction: 0x000001b3
    ce94:	d40bcd01 	strle	ip, [fp], #-3329	; 0xd01
    ce98:	08080042 	stmdaeq	r8, {r1, r6}
    ce9c:	01000000 	mrseq	r0, (UNDEF: 0)
    cea0:	001f179c 	mulseq	pc, ip, r7	; <UNPREDICTABLE>
    cea4:	39c11400 	stmibcc	r1, {sl, ip}^
    cea8:	cd010000 	stcgt	0, cr0, [r1, #-0]
    ceac:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    ceb0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    ceb4:	0000402d 	andeq	r4, r0, sp, lsr #32
    ceb8:	4c0bcd01 	stcmi	13, cr12, [fp], {1}
    cebc:	5f000000 	svcpl	0x00000000
    cec0:	00000057 	andeq	r0, r0, r7, asr r0
    cec4:	0031df2f 	eorseq	sp, r1, pc, lsr #30
    cec8:	01150500 	tsteq	r5, r0, lsl #10
    cecc:	00001f2e 	andeq	r1, r0, lr, lsr #30
    ced0:	00003a30 	andeq	r3, r0, r0, lsr sl
    ced4:	00cf3000 	sbceq	r3, pc, r0
    ced8:	31000000 	mrscc	r0, (UNDEF: 0)
    cedc:	00002411 	andeq	r2, r0, r1, lsl r4
    cee0:	30011405 	andcc	r1, r1, r5, lsl #8
    cee4:	0000003a 	andeq	r0, r0, sl, lsr r0
    cee8:	0000cf30 	andeq	ip, r0, r0, lsr pc
    ceec:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    cef0:	0400000a 	streq	r0, [r0], #-10
    cef4:	002d4100 	eoreq	r4, sp, r0, lsl #2
    cef8:	d4010400 	strle	r0, [r1], #-1024	; 0x400
    cefc:	01000004 	tsteq	r0, r4
    cf00:	00004355 	andeq	r4, r0, r5, asr r3
    cf04:	00000682 	andeq	r0, r0, r2, lsl #13
    cf08:	080042dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, lr}
    cf0c:	00000342 	andeq	r0, r0, r2, asr #6
    cf10:	00002829 	andeq	r2, r0, r9, lsr #16
    cf14:	4a070402 	bmi	1cdf24 <__Stack_Size+0x1cdb24>
    cf18:	02000006 	andeq	r0, r0, #6
    cf1c:	05e30504 	strbeq	r0, [r3, #1284]!	; 0x504
    cf20:	02020000 	andeq	r0, r2, #0
    cf24:	0005b405 	andeq	fp, r5, r5, lsl #8
    cf28:	06010200 	streq	r0, [r1], -r0, lsl #4
    cf2c:	0000071a 	andeq	r0, r0, sl, lsl r7
    cf30:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    cf34:	4c270200 	sfmmi	f0, 4, [r7], #-0
    cf38:	02000000 	andeq	r0, r0, #0
    cf3c:	06450704 	strbeq	r0, [r5], -r4, lsl #14
    cf40:	75030000 	strvc	r0, [r3, #-0]
    cf44:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    cf48:	00005e28 	andeq	r5, r0, r8, lsr #28
    cf4c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    cf50:	000007fc 	strdeq	r0, [r0], -ip
    cf54:	00387503 	eorseq	r7, r8, r3, lsl #10
    cf58:	006f2902 	rsbeq	r2, pc, r2, lsl #18
    cf5c:	01020000 	mrseq	r0, (UNDEF: 2)
    cf60:	00071808 	andeq	r1, r7, r8, lsl #16
    cf64:	0a9c0400 	beq	fe70df6c <SCS_BASE+0x1e6fff6c>
    cf68:	2f020000 	svccs	0x00020000
    cf6c:	00000081 	andeq	r0, r0, r1, lsl #1
    cf70:	00004c05 	andeq	r4, r0, r5, lsl #24
    cf74:	01ae0400 			; <UNDEFINED> instruction: 0x01ae0400
    cf78:	30020000 	andcc	r0, r2, r0
    cf7c:	00000091 	muleq	r0, r1, r0
    cf80:	00005e05 	andeq	r5, r0, r5, lsl #28
    cf84:	02010600 	andeq	r0, r1, #0, 12
    cf88:	0000ab39 	andeq	sl, r0, r9, lsr fp
    cf8c:	0c550700 	mrrceq	7, 0, r0, r5, cr0
    cf90:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    cf94:	00544553 	subseq	r4, r4, r3, asr r5
    cf98:	ed040001 	stc	0, cr0, [r4, #-4]
    cf9c:	02000017 	andeq	r0, r0, #23
    cfa0:	00009639 	andeq	r9, r0, r9, lsr r6
    cfa4:	32690400 	rsbcc	r0, r9, #0, 8
    cfa8:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    cfac:	00000096 	muleq	r0, r6, r0
    cfb0:	3b020106 	blcc	8d3d0 <__Stack_Size+0x8cfd0>
    cfb4:	000000d6 	ldrdeq	r0, [r0], -r6
    cfb8:	000e2107 	andeq	r2, lr, r7, lsl #2
    cfbc:	64070000 	strvs	r0, [r7], #-0
    cfc0:	01000020 	tsteq	r0, r0, lsr #32
    cfc4:	0c5b0400 	cfldrdeq	mvd0, [fp], {-0}
    cfc8:	3b020000 	blcc	8cfd0 <__Stack_Size+0x8cbd0>
    cfcc:	000000c1 	andeq	r0, r0, r1, asr #1
    cfd0:	3c070402 	cfstrscc	mvf0, [r7], {2}
    cfd4:	09000006 	stmdbeq	r0, {r1, r2}
    cfd8:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    cfdc:	000001a6 	andeq	r0, r0, r6, lsr #3
    cfe0:	0052530a 	subseq	r5, r2, sl, lsl #6
    cfe4:	86023a03 	strhi	r3, [r2], -r3, lsl #20
    cfe8:	00000000 	andeq	r0, r0, r0
    cfec:	00056e0b 	andeq	r6, r5, fp, lsl #28
    cff0:	023b0300 	eorseq	r0, fp, #0, 6
    cff4:	00000053 	andeq	r0, r0, r3, asr r0
    cff8:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    cffc:	023c0300 	eorseq	r0, ip, #0, 6
    d000:	00000086 	andeq	r0, r0, r6, lsl #1
    d004:	05780b04 	ldrbeq	r0, [r8, #-2820]!	; 0xb04
    d008:	3d030000 	stccc	0, cr0, [r3, #-0]
    d00c:	00005302 	andeq	r5, r0, r2, lsl #6
    d010:	420a0600 	andmi	r0, sl, #0, 12
    d014:	03005252 	movweq	r5, #594	; 0x252
    d018:	0086023e 	addeq	r0, r6, lr, lsr r2
    d01c:	0b080000 	bleq	20d024 <__Stack_Size+0x20cc24>
    d020:	00000582 	andeq	r0, r0, r2, lsl #11
    d024:	53023f03 	movwpl	r3, #12035	; 0x2f03
    d028:	0a000000 	beq	d030 <__Stack_Size+0xcc30>
    d02c:	3152430a 	cmpcc	r2, sl, lsl #6
    d030:	02400300 	subeq	r0, r0, #0, 6
    d034:	00000086 	andeq	r0, r0, r6, lsl #1
    d038:	058c0b0c 	streq	r0, [ip, #2828]	; 0xb0c
    d03c:	41030000 	mrsmi	r0, (UNDEF: 3)
    d040:	00005302 	andeq	r5, r0, r2, lsl #6
    d044:	430a0e00 	movwmi	r0, #44544	; 0xae00
    d048:	03003252 	movweq	r3, #594	; 0x252
    d04c:	00860242 	addeq	r0, r6, r2, asr #4
    d050:	0b100000 	bleq	40d058 <__Stack_Size+0x40cc58>
    d054:	00000596 	muleq	r0, r6, r5
    d058:	53024303 	movwpl	r4, #8963	; 0x2303
    d05c:	12000000 	andne	r0, r0, #0
    d060:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    d064:	02440300 	subeq	r0, r4, #0, 6
    d068:	00000086 	andeq	r0, r0, r6, lsl #1
    d06c:	05a00b14 	streq	r0, [r0, #2836]!	; 0xb14
    d070:	45030000 	strmi	r0, [r3, #-0]
    d074:	00005302 	andeq	r5, r0, r2, lsl #6
    d078:	f10b1600 			; <UNDEFINED> instruction: 0xf10b1600
    d07c:	03000009 	movweq	r0, #9
    d080:	00860246 	addeq	r0, r6, r6, asr #4
    d084:	0b180000 	bleq	60d08c <__Stack_Size+0x60cc8c>
    d088:	000005aa 	andeq	r0, r0, sl, lsr #11
    d08c:	53024703 	movwpl	r4, #9987	; 0x2703
    d090:	1a000000 	bne	d098 <__Stack_Size+0xcc98>
    d094:	095f0c00 	ldmdbeq	pc, {sl, fp}^	; <UNPREDICTABLE>
    d098:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    d09c:	0000e802 	andeq	lr, r0, r2, lsl #16
    d0a0:	04100d00 	ldreq	r0, [r0], #-3328	; 0xd00
    d0a4:	0002031a 	andeq	r0, r2, sl, lsl r3
    d0a8:	13670e00 	cmnne	r7, #0, 28
    d0ac:	1c040000 	stcne	0, cr0, [r4], {-0}
    d0b0:	00000041 	andeq	r0, r0, r1, asr #32
    d0b4:	12700e00 	rsbsne	r0, r0, #0, 28
    d0b8:	1d040000 	stcne	0, cr0, [r4, #-0]
    d0bc:	00000053 	andeq	r0, r0, r3, asr r0
    d0c0:	12950e04 	addsne	r0, r5, #4, 28	; 0x40
    d0c4:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    d0c8:	00000053 	andeq	r0, r0, r3, asr r0
    d0cc:	19af0e06 	stmibne	pc!, {r1, r2, r9, sl, fp}	; <UNPREDICTABLE>
    d0d0:	1f040000 	svcne	0x00040000
    d0d4:	00000053 	andeq	r0, r0, r3, asr r0
    d0d8:	15ca0e08 	strbne	r0, [sl, #3592]	; 0xe08
    d0dc:	20040000 	andcs	r0, r4, r0
    d0e0:	00000053 	andeq	r0, r0, r3, asr r0
    d0e4:	162e0e0a 	strtne	r0, [lr], -sl, lsl #28
    d0e8:	21040000 	mrscs	r0, (UNDEF: 4)
    d0ec:	00000053 	andeq	r0, r0, r3, asr r0
    d0f0:	e804000c 	stmda	r4, {r2, r3}
    d0f4:	04000014 	streq	r0, [r0], #-20
    d0f8:	0001b222 	andeq	fp, r1, r2, lsr #4
    d0fc:	04080d00 	streq	r0, [r8], #-3328	; 0xd00
    d100:	00024725 	andeq	r4, r2, r5, lsr #14
    d104:	428e0e00 	addmi	r0, lr, #0, 28
    d108:	27040000 	strcs	r0, [r4, -r0]
    d10c:	00000053 	andeq	r0, r0, r3, asr r0
    d110:	433c0e00 	teqmi	ip, #0, 28
    d114:	28040000 	stmdacs	r4, {}	; <UNPREDICTABLE>
    d118:	00000053 	andeq	r0, r0, r3, asr r0
    d11c:	40c40e02 	sbcmi	r0, r4, r2, lsl #28
    d120:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
    d124:	00000053 	andeq	r0, r0, r3, asr r0
    d128:	43470e04 	movtmi	r0, #32260	; 0x7e04
    d12c:	2a040000 	bcs	10d134 <__Stack_Size+0x10cd34>
    d130:	00000053 	andeq	r0, r0, r3, asr r0
    d134:	fd040006 	stc2	0, cr0, [r4, #-24]	; 0xffffffe8
    d138:	04000040 	streq	r0, [r0], #-64	; 0x40
    d13c:	00020e2b 	andeq	r0, r2, fp, lsr #28
    d140:	05140d00 	ldreq	r0, [r4, #-3328]	; 0xd00
    d144:	00029719 	andeq	r9, r2, r9, lsl r7
    d148:	33e40e00 	mvncc	r0, #0, 28
    d14c:	1b050000 	blne	14d154 <__Stack_Size+0x14cd54>
    d150:	00000041 	andeq	r0, r0, r1, asr #32
    d154:	32c30e00 	sbccc	r0, r3, #0, 28
    d158:	1c050000 	stcne	0, cr0, [r5], {-0}
    d15c:	00000041 	andeq	r0, r0, r1, asr #32
    d160:	343c0e04 	ldrtcc	r0, [ip], #-3588	; 0xe04
    d164:	1d050000 	stcne	0, cr0, [r5, #-0]
    d168:	00000041 	andeq	r0, r0, r1, asr #32
    d16c:	34000e08 	strcc	r0, [r0], #-3592	; 0xe08
    d170:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    d174:	00000041 	andeq	r0, r0, r1, asr #32
    d178:	33850e0c 	orrcc	r0, r5, #12, 28	; 0xc0
    d17c:	1f050000 	svcne	0x00050000
    d180:	00000041 	andeq	r0, r0, r1, asr #32
    d184:	90040010 	andls	r0, r4, r0, lsl r0
    d188:	05000032 	streq	r0, [r0, #-50]	; 0x32
    d18c:	00025220 	andeq	r5, r2, r0, lsr #4
    d190:	194d0f00 	stmdbne	sp, {r8, r9, sl, fp}^
    d194:	5a010000 	bpl	4d19c <__Stack_Size+0x4cd9c>
    d198:	080042dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, lr}
    d19c:	00000094 	muleq	r0, r4, r0
    d1a0:	03729c01 	cmneq	r2, #256	; 0x100
    d1a4:	40100000 	andsmi	r0, r0, r0
    d1a8:	01000042 	tsteq	r0, r2, asr #32
    d1ac:	0003725a 	andeq	r7, r3, sl, asr r2
    d1b0:	00578000 	subseq	r8, r7, r0
    d1b4:	43101100 	tstmi	r0, #0, 2
    d1b8:	09e50800 	stmibeq	r5!, {fp}^
    d1bc:	02e00000 	rsceq	r0, r0, #0
    d1c0:	01120000 	tsteq	r2, r0
    d1c4:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    d1c8:	0a035001 	beq	e11d4 <__Stack_Size+0xe0dd4>
    d1cc:	13004000 	movwne	r4, #0
    d1d0:	0800431e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, lr}
    d1d4:	000009e5 	andeq	r0, r0, r5, ror #19
    d1d8:	000002fa 	strdeq	r0, [r0], -sl
    d1dc:	01510112 	cmpeq	r1, r2, lsl r1
    d1e0:	50011230 	andpl	r1, r1, r0, lsr r2
    d1e4:	40000a03 	andmi	r0, r0, r3, lsl #20
    d1e8:	43281100 			; <UNDEFINED> instruction: 0x43281100
    d1ec:	09fc0800 	ldmibeq	ip!, {fp}^
    d1f0:	03140000 	tsteq	r4, #0
    d1f4:	01120000 	tsteq	r2, r0
    d1f8:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    d1fc:	40035001 	andmi	r5, r3, r1
    d200:	1100243d 	tstne	r0, sp, lsr r4
    d204:	08004338 	stmdaeq	r0, {r3, r4, r5, r8, r9, lr}
    d208:	000009fc 	strdeq	r0, [r0], -ip
    d20c:	0000032e 	andeq	r0, r0, lr, lsr #6
    d210:	01510112 	cmpeq	r1, r2, lsl r1
    d214:	50011231 	andpl	r1, r1, r1, lsr r2
    d218:	243e4003 	ldrtcs	r4, [lr], #-3
    d21c:	43481100 	movtmi	r1, #33024	; 0x8100
    d220:	09fc0800 	ldmibeq	ip!, {fp}^
    d224:	03480000 	movteq	r0, #32768	; 0x8000
    d228:	01120000 	tsteq	r2, r0
    d22c:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    d230:	40035001 	andmi	r5, r3, r1
    d234:	1100243f 	tstne	r0, pc, lsr r4
    d238:	08004358 	stmdaeq	r0, {r3, r4, r6, r8, r9, lr}
    d23c:	000009fc 	strdeq	r0, [r0], -ip
    d240:	00000362 	andeq	r0, r0, r2, ror #6
    d244:	01510112 	cmpeq	r1, r2, lsl r1
    d248:	50011231 	andpl	r1, r1, r1, lsr r2
    d24c:	24404003 	strbcs	r4, [r0], #-3
    d250:	43661400 	cmnmi	r6, #0, 8
    d254:	09fc0800 	ldmibeq	ip!, {fp}^
    d258:	01120000 	tsteq	r2, r0
    d25c:	00300151 	eorseq	r0, r0, r1, asr r1
    d260:	a6041500 	strge	r1, [r4], -r0, lsl #10
    d264:	0f000001 	svceq	0x00000001
    d268:	00001220 	andeq	r1, r0, r0, lsr #4
    d26c:	43708c01 	cmnmi	r0, #256	; 0x100
    d270:	00880800 	addeq	r0, r8, r0, lsl #16
    d274:	9c010000 	stcls	0, cr0, [r1], {-0}
    d278:	00000415 	andeq	r0, r0, r5, lsl r4
    d27c:	00424010 	subeq	r4, r2, r0, lsl r0
    d280:	728c0100 	addvc	r0, ip, #0, 2
    d284:	10000003 	andne	r0, r0, r3
    d288:	10000058 	andne	r0, r0, r8, asr r0
    d28c:	00004247 	andeq	r4, r0, r7, asr #4
    d290:	04158c01 	ldreq	r8, [r5], #-3073	; 0xc01
    d294:	583c0000 	ldmdapl	ip!, {}	; <UNPREDICTABLE>
    d298:	2d160000 	ldccs	0, cr0, [r6, #-0]
    d29c:	01000023 	tsteq	r0, r3, lsr #32
    d2a0:	0000418e 	andeq	r4, r0, lr, lsl #3
    d2a4:	00586800 	subseq	r6, r8, r0, lsl #16
    d2a8:	415a1600 	cmpmi	sl, r0, lsl #12
    d2ac:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    d2b0:	00000041 	andeq	r0, r0, r1, asr #32
    d2b4:	00005955 	andeq	r5, r0, r5, asr r9
    d2b8:	0040b516 	subeq	fp, r0, r6, lsl r5
    d2bc:	418f0100 	orrmi	r0, pc, r0, lsl #2
    d2c0:	cc000000 	stcgt	0, cr0, [r0], {-0}
    d2c4:	16000059 			; <UNDEFINED> instruction: 0x16000059
    d2c8:	000042cd 	andeq	r4, r0, sp, asr #5
    d2cc:	00419001 	subeq	r9, r1, r1
    d2d0:	5a450000 	bpl	114d2d8 <__Stack_Size+0x114ced8>
    d2d4:	f0160000 			; <UNDEFINED> instruction: 0xf0160000
    d2d8:	01000041 	tsteq	r0, r1, asr #32
    d2dc:	00004191 	muleq	r0, r1, r1
    d2e0:	00581000 	subseq	r1, r8, r0
    d2e4:	41fb1700 	mvnsmi	r1, r0, lsl #14
    d2e8:	92010000 	andls	r0, r1, #0
    d2ec:	00000297 	muleq	r0, r7, r2
    d2f0:	185c9102 	ldmdane	ip, {r1, r8, ip, pc}^
    d2f4:	080043b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, lr}
    d2f8:	00000a13 	andeq	r0, r0, r3, lsl sl
    d2fc:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    d300:	00005c91 	muleq	r0, r1, ip
    d304:	02030415 	andeq	r0, r3, #352321536	; 0x15000000
    d308:	750f0000 	strvc	r0, [pc, #-0]	; d310 <__Stack_Size+0xcf10>
    d30c:	01000014 	tsteq	r0, r4, lsl r0
    d310:	0043f8e8 	subeq	pc, r3, r8, ror #17
    d314:	00001608 	andeq	r1, r0, r8, lsl #12
    d318:	3e9c0100 	fmlcce	f0, f4, f0
    d31c:	19000004 	stmdbne	r0, {r2}
    d320:	00004247 	andeq	r4, r0, r7, asr #4
    d324:	0415e801 	ldreq	lr, [r5], #-2049	; 0x801
    d328:	50010000 	andpl	r0, r1, r0
    d32c:	43090f00 	movwmi	r0, #40704	; 0x9f00
    d330:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    d334:	0800440e 	stmdaeq	r0, {r1, r2, r3, sl, lr}
    d338:	00000020 	andeq	r0, r0, r0, lsr #32
    d33c:	04809c01 	streq	r9, [r0], #3073	; 0xc01
    d340:	40190000 	andsmi	r0, r9, r0
    d344:	01000042 	tsteq	r0, r2, asr #32
    d348:	000372ff 	strdeq	r7, [r3], -pc	; <UNPREDICTABLE>
    d34c:	10500100 	subsne	r0, r0, r0, lsl #2
    d350:	000041b7 			; <UNDEFINED> instruction: 0x000041b7
    d354:	0480ff01 	streq	pc, [r0], #3841	; 0xf01
    d358:	5ae30000 	bpl	ff8cd360 <SCS_BASE+0x1f8bf360>
    d35c:	2d1a0000 	ldccs	0, cr0, [sl, #-0]
    d360:	01000023 	tsteq	r0, r3, lsr #32
    d364:	00410101 	subeq	r0, r1, r1, lsl #2
    d368:	5b040000 	blpl	10d370 <__Stack_Size+0x10cf70>
    d36c:	15000000 	strne	r0, [r0, #-0]
    d370:	00024704 	andeq	r4, r2, r4, lsl #14
    d374:	41da1b00 	bicsmi	r1, sl, r0, lsl #22
    d378:	23010000 	movwcs	r0, #4096	; 0x1000
    d37c:	00442e01 	subeq	r2, r4, r1, lsl #28
    d380:	00000c08 	andeq	r0, r0, r8, lsl #24
    d384:	ab9c0100 	blge	fe70d78c <SCS_BASE+0x1e6ff78c>
    d388:	1c000004 	stcne	0, cr0, [r0], {4}
    d38c:	000041b7 			; <UNDEFINED> instruction: 0x000041b7
    d390:	80012301 	andhi	r2, r1, r1, lsl #6
    d394:	01000004 	tsteq	r0, r4
    d398:	731b0050 	tstvc	fp, #80	; 0x50
    d39c:	01000011 	tsteq	r0, r1, lsl r0
    d3a0:	443a0137 	ldrtmi	r0, [sl], #-311	; 0x137
    d3a4:	00180800 	andseq	r0, r8, r0, lsl #16
    d3a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    d3ac:	000004de 	ldrdeq	r0, [r0], -lr
    d3b0:	0042401c 	subeq	r4, r2, ip, lsl r0
    d3b4:	01370100 	teqeq	r7, r0, lsl #2
    d3b8:	00000372 	andeq	r0, r0, r2, ror r3
    d3bc:	331c5001 	tstcc	ip, #1
    d3c0:	01000011 	tsteq	r0, r1, lsl r0
    d3c4:	00d60137 	sbcseq	r0, r6, r7, lsr r1
    d3c8:	51010000 	mrspl	r0, (UNDEF: 1)
    d3cc:	0fd31b00 	svceq	0x00d31b00
    d3d0:	62010000 	andvs	r0, r1, #0
    d3d4:	00445201 	subeq	r5, r4, r1, lsl #4
    d3d8:	00003208 	andeq	r3, r0, r8, lsl #4
    d3dc:	639c0100 	orrsvs	r0, ip, #0, 2
    d3e0:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    d3e4:	00004240 	andeq	r4, r0, r0, asr #4
    d3e8:	72016201 	andvc	r6, r1, #268435456	; 0x10000000
    d3ec:	3e000003 	cdpcc	0, 0, cr0, cr0, cr3, {0}
    d3f0:	1d00005b 	stcne	0, cr0, [r0, #-364]	; 0xfffffe94
    d3f4:	00004142 	andeq	r4, r0, r2, asr #2
    d3f8:	53016201 	movwpl	r6, #4609	; 0x1201
    d3fc:	77000000 	strvc	r0, [r0, -r0]
    d400:	1d00005b 	stcne	0, cr0, [r0, #-364]	; 0xfffffe94
    d404:	00001133 	andeq	r1, r0, r3, lsr r1
    d408:	d6016201 	strle	r6, [r1], -r1, lsl #4
    d40c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    d410:	1a00005b 	bne	d584 <__Stack_Size+0xd184>
    d414:	00004379 	andeq	r4, r0, r9, ror r3
    d418:	41016401 	tstmi	r1, r1, lsl #8
    d41c:	d2000000 	andle	r0, r0, #0
    d420:	1a00005b 	bne	d594 <__Stack_Size+0xd194>
    d424:	00004267 	andeq	r4, r0, r7, ror #4
    d428:	41016401 	tstmi	r1, r1, lsl #8
    d42c:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    d430:	1a00005b 	bne	d5a4 <__Stack_Size+0xd1a4>
    d434:	00002517 	andeq	r2, r0, r7, lsl r5
    d438:	41016401 	tstmi	r1, r1, lsl #8
    d43c:	31000000 	mrscc	r0, (UNDEF: 0)
    d440:	1e00005c 	mcrne	0, 0, r0, cr0, cr12, {2}
    d444:	000041f0 	strdeq	r4, [r0], -r0
    d448:	41016501 	tstmi	r1, r1, lsl #10
    d44c:	01000000 	mrseq	r0, (UNDEF: 0)
    d450:	351b0050 	ldrcc	r0, [fp, #-80]	; 0x50
    d454:	01000041 	tsteq	r0, r1, asr #32
    d458:	4484019d 	strmi	r0, [r4], #413	; 0x19d
    d45c:	00120800 	andseq	r0, r2, r0, lsl #16
    d460:	9c010000 	stcls	0, cr0, [r1], {-0}
    d464:	000005a6 	andeq	r0, r0, r6, lsr #11
    d468:	0042401c 	subeq	r4, r2, ip, lsl r0
    d46c:	019d0100 	orrseq	r0, sp, r0, lsl #2
    d470:	00000372 	andeq	r0, r0, r2, ror r3
    d474:	cd1d5001 	ldcgt	0, cr5, [sp, #-4]
    d478:	01000041 	tsteq	r0, r1, asr #32
    d47c:	0053019d 			; <UNDEFINED> instruction: 0x0053019d
    d480:	5c790000 	ldclpl	0, cr0, [r9], #-0
    d484:	331c0000 	tstcc	ip, #0
    d488:	01000011 	tsteq	r0, r1, lsl r0
    d48c:	00d6019d 	smullseq	r0, r6, sp, r1
    d490:	52010000 	andpl	r0, r1, #0
    d494:	420c1b00 	andmi	r1, ip, #0, 22
    d498:	bc010000 	stclt	0, cr0, [r1], {-0}
    d49c:	00449601 	subeq	r9, r4, r1, lsl #12
    d4a0:	00001608 	andeq	r1, r0, r8, lsl #12
    d4a4:	db9c0100 	blle	fe70d8ac <SCS_BASE+0x1e6ff8ac>
    d4a8:	1c000005 	stcne	0, cr0, [r0], {5}
    d4ac:	00004240 	andeq	r4, r0, r0, asr #4
    d4b0:	7201bc01 	andvc	fp, r1, #256	; 0x100
    d4b4:	01000003 	tsteq	r0, r3
    d4b8:	42581d50 	subsmi	r1, r8, #80, 26	; 0x1400
    d4bc:	bc010000 	stclt	0, cr0, [r1], {-0}
    d4c0:	00006501 	andeq	r6, r0, r1, lsl #10
    d4c4:	005cb300 	subseq	fp, ip, r0, lsl #6
    d4c8:	191b0000 	ldmdbne	fp, {}	; <UNPREDICTABLE>
    d4cc:	01000043 	tsteq	r0, r3, asr #32
    d4d0:	44ac01d5 	strtmi	r0, [ip], #469	; 0x1d5
    d4d4:	00160800 	andseq	r0, r6, r0, lsl #16
    d4d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    d4dc:	00000610 	andeq	r0, r0, r0, lsl r6
    d4e0:	0042401c 	subeq	r4, r2, ip, lsl r0
    d4e4:	01d50100 	bicseq	r0, r5, r0, lsl #2
    d4e8:	00000372 	andeq	r0, r0, r2, ror r3
    d4ec:	281d5001 	ldmdacs	sp, {r0, ip, lr}
    d4f0:	01000041 	tsteq	r0, r1, asr #32
    d4f4:	005301d5 	ldrsbeq	r0, [r3], #-21	; 0xffffffeb
    d4f8:	5cd40000 	ldclpl	0, cr0, [r4], {0}
    d4fc:	1b000000 	blne	d504 <__Stack_Size+0xd104>
    d500:	0000429a 	muleq	r0, sl, r2
    d504:	c201ea01 	andgt	lr, r1, #4096	; 0x1000
    d508:	18080044 	stmdane	r8, {r2, r6}
    d50c:	01000000 	mrseq	r0, (UNDEF: 0)
    d510:	0006439c 	muleq	r6, ip, r3
    d514:	42401c00 	submi	r1, r0, #0, 24
    d518:	ea010000 	b	4d520 <__Stack_Size+0x4d120>
    d51c:	00037201 	andeq	r7, r3, r1, lsl #4
    d520:	1c500100 	ldfnee	f0, [r0], {-0}
    d524:	00001133 	andeq	r1, r0, r3, lsr r1
    d528:	d601ea01 	strle	lr, [r1], -r1, lsl #20
    d52c:	01000000 	mrseq	r0, (UNDEF: 0)
    d530:	8b1b0051 	blhi	6cd67c <__Stack_Size+0x6cd27c>
    d534:	01000041 	tsteq	r0, r1, asr #32
    d538:	44da020a 	ldrbmi	r0, [sl], #522	; 0x20a
    d53c:	00160800 	andseq	r0, r6, r0, lsl #16
    d540:	9c010000 	stcls	0, cr0, [r1], {-0}
    d544:	00000678 	andeq	r0, r0, r8, ror r6
    d548:	0042401c 	subeq	r4, r2, ip, lsl r0
    d54c:	020a0100 	andeq	r0, sl, #0, 2
    d550:	00000372 	andeq	r0, r0, r2, ror r3
    d554:	e21d5001 	ands	r5, sp, #1
    d558:	01000040 	tsteq	r0, r0, asr #32
    d55c:	0053020a 	subseq	r0, r3, sl, lsl #4
    d560:	5cf50000 	ldclpl	0, cr0, [r5]
    d564:	1b000000 	blne	d56c <__Stack_Size+0xd16c>
    d568:	000042c0 	andeq	r4, r0, r0, asr #5
    d56c:	f0021f01 			; <UNDEFINED> instruction: 0xf0021f01
    d570:	18080044 	stmdane	r8, {r2, r6}
    d574:	01000000 	mrseq	r0, (UNDEF: 0)
    d578:	0006ab9c 	muleq	r6, ip, fp
    d57c:	42401c00 	submi	r1, r0, #0, 24
    d580:	1f010000 	svcne	0x00010000
    d584:	00037202 	andeq	r7, r3, r2, lsl #4
    d588:	1c500100 	ldfnee	f0, [r0], {-0}
    d58c:	00001133 	andeq	r1, r0, r3, lsr r1
    d590:	d6021f01 	strle	r1, [r2], -r1, lsl #30
    d594:	01000000 	mrseq	r0, (UNDEF: 0)
    d598:	851b0051 	ldrhi	r0, [fp, #-81]	; 0x51
    d59c:	0100000d 	tsteq	r0, sp
    d5a0:	4508023b 	strmi	r0, [r8, #-571]	; 0x23b
    d5a4:	00080800 	andeq	r0, r8, r0, lsl #16
    d5a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    d5ac:	000006e0 	andeq	r0, r0, r0, ror #13
    d5b0:	0042401c 	subeq	r4, r2, ip, lsl r0
    d5b4:	023b0100 	eorseq	r0, fp, #0, 2
    d5b8:	00000372 	andeq	r0, r0, r2, ror r3
    d5bc:	771d5001 	ldrvc	r5, [sp, -r1]
    d5c0:	0100000a 	tsteq	r0, sl
    d5c4:	0053023b 	subseq	r0, r3, fp, lsr r2
    d5c8:	5d160000 	ldcpl	0, cr0, [r6, #-0]
    d5cc:	1f000000 	svcne	0x00000000
    d5d0:	00001d3d 	andeq	r1, r0, sp, lsr sp
    d5d4:	53024e01 	movwpl	r4, #11777	; 0x2e01
    d5d8:	10000000 	andne	r0, r0, r0
    d5dc:	08080045 	stmdaeq	r8, {r0, r2, r6}
    d5e0:	01000000 	mrseq	r0, (UNDEF: 0)
    d5e4:	00070b9c 	muleq	r7, ip, fp
    d5e8:	42401d00 	submi	r1, r0, #0, 26
    d5ec:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    d5f0:	00037202 	andeq	r7, r3, r2, lsl #4
    d5f4:	005d3700 	subseq	r3, sp, r0, lsl #14
    d5f8:	301b0000 	andscc	r0, fp, r0
    d5fc:	01000042 	tsteq	r0, r2, asr #32
    d600:	45180260 	ldrmi	r0, [r8, #-608]	; 0x260
    d604:	000c0800 	andeq	r0, ip, r0, lsl #16
    d608:	9c010000 	stcls	0, cr0, [r1], {-0}
    d60c:	00000730 	andeq	r0, r0, r0, lsr r7
    d610:	0042401c 	subeq	r4, r2, ip, lsl r0
    d614:	02600100 	rsbeq	r0, r0, #0, 2
    d618:	00000372 	andeq	r0, r0, r2, ror r3
    d61c:	1b005001 	blne	21628 <__Stack_Size+0x21228>
    d620:	0000421d 	andeq	r4, r0, sp, lsl r2
    d624:	24027301 	strcs	r7, [r2], #-769	; 0x301
    d628:	12080045 	andne	r0, r8, #69	; 0x45
    d62c:	01000000 	mrseq	r0, (UNDEF: 0)
    d630:	0007659c 	muleq	r7, ip, r5
    d634:	42401c00 	submi	r1, r0, #0, 24
    d638:	73010000 	movwvc	r0, #4096	; 0x1000
    d63c:	00037202 	andeq	r7, r3, r2, lsl #4
    d640:	1d500100 	ldfnee	f0, [r0, #-0]
    d644:	0000417b 	andeq	r4, r0, fp, ror r1
    d648:	65027301 	strvs	r7, [r2, #-769]	; 0x301
    d64c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    d650:	0000005d 	andeq	r0, r0, sp, asr r0
    d654:	0040cf1b 	subeq	ip, r0, fp, lsl pc
    d658:	02890100 	addeq	r0, r9, #0, 2
    d65c:	08004536 	stmdaeq	r0, {r1, r2, r4, r5, r8, sl, lr}
    d660:	00000012 	andeq	r0, r0, r2, lsl r0
    d664:	079a9c01 	ldreq	r9, [sl, r1, lsl #24]
    d668:	401c0000 	andsmi	r0, ip, r0
    d66c:	01000042 	tsteq	r0, r2, asr #32
    d670:	03720289 	cmneq	r2, #-1879048184	; 0x90000008
    d674:	50010000 	andpl	r0, r1, r0
    d678:	00432c1d 	subeq	r2, r3, sp, lsl ip
    d67c:	02890100 	addeq	r0, r9, #0, 2
    d680:	00000065 	andeq	r0, r0, r5, rrx
    d684:	00005d79 	andeq	r5, r0, r9, ror sp
    d688:	42f61b00 	rscsmi	r1, r6, #0, 22
    d68c:	9f010000 	svcls	0x00010000
    d690:	00454802 	subeq	r4, r5, r2, lsl #16
    d694:	00001808 	andeq	r1, r0, r8, lsl #16
    d698:	cd9c0100 	ldfgts	f0, [ip]
    d69c:	1c000007 	stcne	0, cr0, [r0], {7}
    d6a0:	00004240 	andeq	r4, r0, r0, asr #4
    d6a4:	72029f01 	andvc	r9, r2, #1, 30
    d6a8:	01000003 	tsteq	r0, r3
    d6ac:	11331c50 	teqne	r3, r0, asr ip
    d6b0:	9f010000 	svcls	0x00010000
    d6b4:	0000d602 	andeq	sp, r0, r2, lsl #12
    d6b8:	00510100 	subseq	r0, r1, r0, lsl #2
    d6bc:	0042df1b 	subeq	sp, r2, fp, lsl pc
    d6c0:	02bc0100 	adcseq	r0, ip, #0, 2
    d6c4:	08004560 	stmdaeq	r0, {r5, r6, r8, sl, lr}
    d6c8:	00000018 	andeq	r0, r0, r8, lsl r0
    d6cc:	08009c01 	stmdaeq	r0, {r0, sl, fp, ip, pc}
    d6d0:	401c0000 	andsmi	r0, ip, r0
    d6d4:	01000042 	tsteq	r0, r2, asr #32
    d6d8:	037202bc 	cmneq	r2, #188, 4	; 0xc000000b
    d6dc:	50010000 	andpl	r0, r1, r0
    d6e0:	0011331c 	andseq	r3, r1, ip, lsl r3
    d6e4:	02bc0100 	adcseq	r0, ip, #0, 2
    d6e8:	000000d6 	ldrdeq	r0, [r0], -r6
    d6ec:	1b005101 	blne	21af8 <__Stack_Size+0x216f8>
    d6f0:	00004114 	andeq	r4, r0, r4, lsl r1
    d6f4:	7802d901 	stmdavc	r2, {r0, r8, fp, ip, lr, pc}
    d6f8:	18080045 	stmdane	r8, {r0, r2, r6}
    d6fc:	01000000 	mrseq	r0, (UNDEF: 0)
    d700:	0008339c 	muleq	r8, ip, r3
    d704:	42401c00 	submi	r1, r0, #0, 24
    d708:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    d70c:	00037202 	andeq	r7, r3, r2, lsl #4
    d710:	1c500100 	ldfnee	f0, [r0], {-0}
    d714:	00001133 	andeq	r1, r0, r3, lsr r1
    d718:	d602d901 	strle	sp, [r2], -r1, lsl #18
    d71c:	01000000 	mrseq	r0, (UNDEF: 0)
    d720:	7d1b0051 	ldcvc	0, cr0, [fp, #-324]	; 0xfffffebc
    d724:	01000042 	tsteq	r0, r2, asr #32
    d728:	459002f8 	ldrmi	r0, [r0, #760]	; 0x2f8
    d72c:	00160800 	andseq	r0, r6, r0, lsl #16
    d730:	9c010000 	stcls	0, cr0, [r1], {-0}
    d734:	00000868 	andeq	r0, r0, r8, ror #16
    d738:	0042401c 	subeq	r4, r2, ip, lsl r0
    d73c:	02f80100 	rscseq	r0, r8, #0, 2
    d740:	00000372 	andeq	r0, r0, r2, ror r3
    d744:	4b1d5001 	blmi	761750 <__Stack_Size+0x761350>
    d748:	01000041 	tsteq	r0, r1, asr #32
    d74c:	005302f8 	ldrsheq	r0, [r3], #-40	; 0xffffffd8
    d750:	5d9a0000 	ldcpl	0, cr0, [sl]
    d754:	1b000000 	blne	d75c <__Stack_Size+0xd35c>
    d758:	000042b2 			; <UNDEFINED> instruction: 0x000042b2
    d75c:	a6030d01 	strge	r0, [r3], -r1, lsl #26
    d760:	18080045 	stmdane	r8, {r0, r2, r6}
    d764:	01000000 	mrseq	r0, (UNDEF: 0)
    d768:	00089b9c 	muleq	r8, ip, fp
    d76c:	42401c00 	submi	r1, r0, #0, 24
    d770:	0d010000 	stceq	0, cr0, [r1, #-0]
    d774:	00037203 	andeq	r7, r3, r3, lsl #4
    d778:	1c500100 	ldfnee	f0, [r0], {-0}
    d77c:	00001133 	andeq	r1, r0, r3, lsr r1
    d780:	d6030d01 	strle	r0, [r3], -r1, lsl #26
    d784:	01000000 	mrseq	r0, (UNDEF: 0)
    d788:	291f0051 	ldmdbcs	pc, {r0, r4, r6}	; <UNPREDICTABLE>
    d78c:	0100001d 	tsteq	r0, sp, lsl r0
    d790:	00ab0335 	adceq	r0, fp, r5, lsr r3
    d794:	45be0000 	ldrmi	r0, [lr, #0]!
    d798:	000c0800 	andeq	r0, ip, r0, lsl #16
    d79c:	9c010000 	stcls	0, cr0, [r1], {-0}
    d7a0:	000008e4 	andeq	r0, r0, r4, ror #17
    d7a4:	0042401d 	subeq	r4, r2, sp, lsl r0
    d7a8:	03350100 	teqeq	r5, #0, 2
    d7ac:	00000372 	andeq	r0, r0, r2, ror r3
    d7b0:	00005dbb 			; <UNDEFINED> instruction: 0x00005dbb
    d7b4:	0041ac1c 	subeq	sl, r1, ip, lsl ip
    d7b8:	03350100 	teqeq	r5, #0, 2
    d7bc:	00000053 	andeq	r0, r0, r3, asr r0
    d7c0:	381a5101 	ldmdacc	sl, {r0, r8, ip, lr}
    d7c4:	01000024 	tsteq	r0, r4, lsr #32
    d7c8:	00ab0337 	adceq	r0, fp, r7, lsr r3
    d7cc:	5ddc0000 	ldclpl	0, cr0, [ip]
    d7d0:	1b000000 	blne	d7d8 <__Stack_Size+0xd3d8>
    d7d4:	0000426d 	andeq	r4, r0, sp, ror #4
    d7d8:	ca036901 	bgt	e7be4 <__Stack_Size+0xe77e4>
    d7dc:	08080045 	stmdaeq	r8, {r0, r2, r6}
    d7e0:	01000000 	mrseq	r0, (UNDEF: 0)
    d7e4:	0009199c 	muleq	r9, ip, r9
    d7e8:	42401c00 	submi	r1, r0, #0, 24
    d7ec:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    d7f0:	00037203 	andeq	r7, r3, r3, lsl #4
    d7f4:	1d500100 	ldfnee	f0, [r0, #-0]
    d7f8:	000041ac 	andeq	r4, r0, ip, lsr #3
    d7fc:	53036901 	movwpl	r6, #14593	; 0x3901
    d800:	04000000 	streq	r0, [r0], #-0
    d804:	0000005e 	andeq	r0, r0, lr, asr r0
    d808:	001cff1f 	andseq	pc, ip, pc, lsl pc	; <UNPREDICTABLE>
    d80c:	038a0100 	orreq	r0, sl, #0, 2
    d810:	000000b6 	strheq	r0, [r0], -r6
    d814:	080045d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sl, lr}
    d818:	0000003e 	andeq	r0, r0, lr, lsr r0
    d81c:	09949c01 	ldmibeq	r4, {r0, sl, fp, ip, pc}
    d820:	401d0000 	andsmi	r0, sp, r0
    d824:	01000042 	tsteq	r0, r2, asr #32
    d828:	0372038a 	cmneq	r2, #671088642	; 0x28000002
    d82c:	5e250000 	cdppl	0, 2, cr0, cr5, cr0, {0}
    d830:	421d0000 	andsmi	r0, sp, #0
    d834:	01000041 	tsteq	r0, r1, asr #32
    d838:	0053038a 	subseq	r0, r3, sl, lsl #7
    d83c:	5e5f0000 	cdppl	0, 5, cr0, cr15, cr0, {0}
    d840:	661a0000 	ldrvs	r0, [sl], -r0
    d844:	01000042 	tsteq	r0, r2, asr #32
    d848:	0041038c 	subeq	r0, r1, ip, lsl #7
    d84c:	5e8b0000 	cdppl	0, 8, cr0, cr11, cr0, {0}
    d850:	171a0000 	ldrne	r0, [sl, -r0]
    d854:	01000025 	tsteq	r0, r5, lsr #32
    d858:	0041038c 	subeq	r0, r1, ip, lsl #7
    d85c:	5f090000 	svcpl	0x00090000
    d860:	791a0000 	ldmdbvc	sl, {}	; <UNPREDICTABLE>
    d864:	01000043 	tsteq	r0, r3, asr #32
    d868:	0041038c 	subeq	r0, r1, ip, lsl #7
    d86c:	5f510000 	svcpl	0x00510000
    d870:	381a0000 	ldmdacc	sl, {}	; <UNPREDICTABLE>
    d874:	01000024 	tsteq	r0, r4, lsr #32
    d878:	00b6038d 	adcseq	r0, r6, sp, lsl #7
    d87c:	5f750000 	svcpl	0x00750000
    d880:	1b000000 	blne	d888 <__Stack_Size+0xd488>
    d884:	00004163 	andeq	r4, r0, r3, ror #2
    d888:	1003da01 	andne	sp, r3, r1, lsl #20
    d88c:	0e080046 	cdpeq	0, 0, cr0, cr8, cr6, {2}
    d890:	01000000 	mrseq	r0, (UNDEF: 0)
    d894:	0009e59c 	muleq	r9, ip, r5
    d898:	42401c00 	submi	r1, r0, #0, 24
    d89c:	da010000 	ble	4d8a4 <__Stack_Size+0x4d4a4>
    d8a0:	00037203 	andeq	r7, r3, r3, lsl #4
    d8a4:	1d500100 	ldfnee	f0, [r0, #-0]
    d8a8:	00004142 	andeq	r4, r0, r2, asr #2
    d8ac:	5303da01 	movwpl	sp, #14849	; 0x3a01
    d8b0:	94000000 	strls	r0, [r0], #-0
    d8b4:	1a00005f 	bne	da38 <__Stack_Size+0xd638>
    d8b8:	00004266 	andeq	r4, r0, r6, ror #4
    d8bc:	5303dc01 	movwpl	sp, #15361	; 0x3c01
    d8c0:	b5000000 	strlt	r0, [r0, #-0]
    d8c4:	2000005f 	andcs	r0, r0, pc, asr r0
    d8c8:	00002517 	andeq	r2, r0, r7, lsl r5
    d8cc:	5303dc01 	movwpl	sp, #15361	; 0x3c01
    d8d0:	00000000 	andeq	r0, r0, r0
    d8d4:	00241121 	eoreq	r1, r4, r1, lsr #2
    d8d8:	01140500 	tsteq	r4, r0, lsl #10
    d8dc:	000009fc 	strdeq	r0, [r0], -ip
    d8e0:	00004122 	andeq	r4, r0, r2, lsr #2
    d8e4:	00d62200 	sbcseq	r2, r6, r0, lsl #4
    d8e8:	21000000 	mrscs	r0, (UNDEF: 0)
    d8ec:	000031df 	ldrdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    d8f0:	13011505 	movwne	r1, #5381	; 0x1505
    d8f4:	2200000a 	andcs	r0, r0, #10
    d8f8:	00000041 	andeq	r0, r0, r1, asr #32
    d8fc:	0000d622 	andeq	sp, r0, r2, lsr #12
    d900:	5d210000 	stcpl	0, cr0, [r1, #-0]
    d904:	05000034 	streq	r0, [r0, #-52]	; 0x34
    d908:	0a250110 	beq	94dd50 <__Stack_Size+0x94d950>
    d90c:	25220000 	strcs	r0, [r2, #-0]!
    d910:	0000000a 	andeq	r0, r0, sl
    d914:	02970415 	addseq	r0, r7, #352321536	; 0x15000000
    d918:	b5000000 	strlt	r0, [r0, #-0]
    d91c:	02000000 	andeq	r0, r0, #0
    d920:	002f2e00 	eoreq	r2, pc, r0, lsl #28
    d924:	03010400 	movweq	r0, #5120	; 0x1400
    d928:	2000002a 	andcs	r0, r0, sl, lsr #32
    d92c:	8e080046 	cdphi	0, 0, cr0, cr8, cr6, {2}
    d930:	73080046 	movwvc	r0, #32838	; 0x8046
    d934:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    d938:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    d93c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    d940:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    d944:	726f632f 	rsbvc	r6, pc, #-1140850688	; 0xbc000000
    d948:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    d94c:	616d5f33 	cmnvs	sp, r3, lsr pc
    d950:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    d954:	682f0073 	stmdavs	pc!, {r0, r1, r4, r5, r6}	; <UNPREDICTABLE>
    d958:	2f656d6f 	svccs	0x00656d6f
    d95c:	61726170 	cmnvs	r2, r0, ror r1
    d960:	6c656c6c 	stclvs	12, cr6, [r5], #-432	; 0xfffffe50
    d964:	65442f73 	strbvs	r2, [r4, #-3955]	; 0xf73
    d968:	6f746b73 	svcvs	0x00746b73
    d96c:	61502f70 	cmpvs	r0, r0, ror pc
    d970:	6c6c6172 	stfvse	f6, [ip], #-456	; 0xfffffe38
    d974:	20736c65 	rsbscs	r6, r3, r5, ror #24
    d978:	72616853 	rsbvc	r6, r1, #5439488	; 0x530000
    d97c:	46206465 	strtmi	r6, [r0], -r5, ror #8
    d980:	65646c6f 	strbvs	r6, [r4, #-3183]!	; 0xc6f
    d984:	482f7372 	stmdami	pc!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
    d988:	2f656d6f 	svccs	0x00656d6f
    d98c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xf44
    d990:	746e656d 	strbtvc	r6, [lr], #-1389	; 0x56d
    d994:	72412f73 	subvc	r2, r1, #460	; 0x1cc
    d998:	69746f62 	ldmdbvs	r4!, {r1, r5, r6, r8, r9, sl, fp, sp, lr}^
    d99c:	6f725078 	svcvs	0x00725078
    d9a0:	666f732f 	strbtvs	r7, [pc], -pc, lsr #6
    d9a4:	72617774 	rsbvc	r7, r1, #116, 14	; 0x1d00000
    d9a8:	72612f65 	rsbvc	r2, r1, #404	; 0x194
    d9ac:	69746f62 	ldmdbvs	r4!, {r1, r5, r6, r8, r9, sl, fp, sp, lr}^
    d9b0:	6f727078 	svcvs	0x00727078
    d9b4:	376d635f 			; <UNDEFINED> instruction: 0x376d635f
    d9b8:	665f3033 			; <UNDEFINED> instruction: 0x665f3033
    d9bc:	776d7269 	strbvc	r7, [sp, -r9, ror #4]!
    d9c0:	00657261 	rsbeq	r7, r5, r1, ror #4
    d9c4:	20554e47 	subscs	r4, r5, r7, asr #28
    d9c8:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    d9cc:	2e34322e 	cdpcs	2, 3, cr3, cr4, cr14, {1}
    d9d0:	80010030 	andhi	r0, r1, r0, lsr r0
    d9d4:	0000010f 	andeq	r0, r0, pc, lsl #2
    d9d8:	2f420004 	svccs	0x00420004
    d9dc:	01040000 	mrseq	r0, (UNDEF: 4)
    d9e0:	000004d4 	ldrdeq	r0, [r0], -r4
    d9e4:	0043bc01 	subeq	fp, r3, r1, lsl #24
    d9e8:	00068200 	andeq	r8, r6, r0, lsl #4
    d9ec:	00469000 	subeq	r9, r6, r0
    d9f0:	00005008 	andeq	r5, r0, r8
    d9f4:	002aa700 	eoreq	sl, sl, r0, lsl #14
    d9f8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    d9fc:	000005e3 	andeq	r0, r0, r3, ror #11
    da00:	b4050202 	strlt	r0, [r5], #-514	; 0x202
    da04:	02000005 	andeq	r0, r0, #5
    da08:	071a0601 	ldreq	r0, [sl, -r1, lsl #12]
    da0c:	04020000 	streq	r0, [r2], #-0
    da10:	00064507 	andeq	r4, r6, r7, lsl #10
    da14:	07020200 	streq	r0, [r2, -r0, lsl #4]
    da18:	000007fc 	strdeq	r0, [r0], -ip
    da1c:	18080102 	stmdane	r8, {r1, r8}
    da20:	02000007 	andeq	r0, r0, #7
    da24:	063c0704 	ldrteq	r0, [ip], -r4, lsl #14
    da28:	91030000 	mrsls	r0, (UNDEF: 3)
    da2c:	01000043 	tsteq	r0, r3, asr #32
    da30:	00469091 	umaaleq	r9, r6, r1, r0
    da34:	00005008 	andeq	r5, r0, r8
    da38:	8f9c0100 	svchi	0x009c0100
    da3c:	04000000 	streq	r0, [r0], #-0
    da40:	000043ee 	andeq	r4, r0, lr, ror #7
    da44:	008f9301 	addeq	r9, pc, r1, lsl #6
    da48:	9f050000 	svcls	0x00050000
    da4c:	01000043 	tsteq	r0, r3, asr #32
    da50:	00008f93 	muleq	r0, r3, pc	; <UNPREDICTABLE>
    da54:	005fdc00 	subseq	sp, pc, r0, lsl #24
    da58:	46c20600 	strbmi	r0, [r2], r0, lsl #12
    da5c:	01000800 	tsteq	r0, r0, lsl #16
    da60:	07000000 	streq	r0, [r0, -r0]
    da64:	00003a04 	andeq	r3, r0, r4, lsl #20
    da68:	43a70800 			; <UNDEFINED> instruction: 0x43a70800
    da6c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    da70:	0000003a 	andeq	r0, r0, sl, lsr r0
    da74:	00438a08 	subeq	r8, r3, r8, lsl #20
    da78:	3a1b0100 	bcc	6cde80 <__Stack_Size+0x6cda80>
    da7c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    da80:	000043b5 			; <UNDEFINED> instruction: 0x000043b5
    da84:	003a1d01 	eorseq	r1, sl, r1, lsl #26
    da88:	f5080000 			; <UNDEFINED> instruction: 0xf5080000
    da8c:	01000043 	tsteq	r0, r3, asr #32
    da90:	00003a20 	andeq	r3, r0, r0, lsr #20
    da94:	43af0800 			; <UNDEFINED> instruction: 0x43af0800
    da98:	22010000 	andcs	r0, r1, #0
    da9c:	0000003a 	andeq	r0, r0, sl, lsr r0
    daa0:	00438209 	subeq	r8, r3, r9, lsl #4
    daa4:	0a250100 	beq	94deac <__Stack_Size+0x94daac>
    daa8:	000000e3 	andeq	r0, r0, r3, ror #1
    daac:	000000e3 	andeq	r0, r0, r3, ror #1
    dab0:	00004f0b 	andeq	r4, r0, fp, lsl #30
    dab4:	07004c00 	streq	r4, [r0, -r0, lsl #24]
    dab8:	0000e904 	andeq	lr, r0, r4, lsl #18
    dabc:	e10d0c00 	tst	sp, r0, lsl #24
    dac0:	01000043 	tsteq	r0, r3, asr #32
    dac4:	0000fb39 	andeq	pc, r0, r9, lsr fp	; <UNPREDICTABLE>
    dac8:	00030500 	andeq	r0, r3, r0, lsl #10
    dacc:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    dad0:	000000d3 	ldrdeq	r0, [r0], -r3
    dad4:	0008bc0f 	andeq	fp, r8, pc, lsl #24
    dad8:	0b2c0100 	bleq	b0dee0 <__Stack_Size+0xb0dae0>
    dadc:	10000001 	andne	r0, r0, r1
    dae0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    dae4:	Address 0x000000000000dae4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
      98:	03193f00 	tsteq	r9, #0, 30
      9c:	3b0b3a0e 	blcc	2ce8dc <__Stack_Size+0x2ce4dc>
      a0:	1119270b 	tstne	r9, fp, lsl #14
      a4:	40061201 	andmi	r1, r6, r1, lsl #4
      a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      ac:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
      b0:	03193f01 	tsteq	r9, #1, 30
      b4:	3b0b3a0e 	blcc	2ce8f4 <__Stack_Size+0x2ce4f4>
      b8:	1119270b 	tstne	r9, fp, lsl #14
      bc:	40061201 	andmi	r1, r6, r1, lsl #4
      c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      c4:	00001301 	andeq	r1, r0, r1, lsl #6
      c8:	0182890f 	orreq	r8, r2, pc, lsl #18
      cc:	95011100 	strls	r1, [r1, #-256]	; 0x100
      d0:	13311942 	teqne	r1, #1081344	; 0x108000
      d4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
      d8:	03193f00 	tsteq	r9, #0, 30
      dc:	3b0b3a0e 	blcc	2ce91c <__Stack_Size+0x2ce51c>
      e0:	11192705 	tstne	r9, r5, lsl #14
      e4:	40061201 	andmi	r1, r6, r1, lsl #4
      e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      ec:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
      f0:	03193f01 	tsteq	r9, #1, 30
      f4:	3b0b3a0e 	blcc	2ce934 <__Stack_Size+0x2ce534>
      f8:	11192705 	tstne	r9, r5, lsl #14
      fc:	40061201 	andmi	r1, r6, r1, lsl #4
     100:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     104:	00001301 	andeq	r1, r0, r1, lsl #6
     108:	03003412 	movweq	r3, #1042	; 0x412
     10c:	3b0b3a0e 	blcc	2ce94c <__Stack_Size+0x2ce54c>
     110:	02134905 	andseq	r4, r3, #81920	; 0x14000
     114:	13000018 	movwne	r0, #24
     118:	0111010b 	tsteq	r1, fp, lsl #2
     11c:	13010612 	movwne	r0, #5650	; 0x1612
     120:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     124:	03193f01 	tsteq	r9, #1, 30
     128:	3b0b3a0e 	blcc	2ce968 <__Stack_Size+0x2ce568>
     12c:	3c134905 	ldccc	9, cr4, [r3], {5}
     130:	00130119 	andseq	r0, r3, r9, lsl r1
     134:	00181500 	andseq	r1, r8, r0, lsl #10
     138:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
     13c:	11000182 	smlabbne	r0, r2, r1, r0
     140:	00133101 	andseq	r3, r3, r1, lsl #2
     144:	82891700 	addhi	r1, r9, #0, 14
     148:	01110101 	tsteq	r1, r1, lsl #2
     14c:	13011331 	movwne	r1, #4913	; 0x1331
     150:	8a180000 	bhi	600158 <__Stack_Size+0x5ffd58>
     154:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     158:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     15c:	24190000 	ldrcs	r0, [r9], #-0
     160:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     164:	0008030b 	andeq	r0, r8, fp, lsl #6
     168:	01011a00 	tsteq	r1, r0, lsl #20
     16c:	13011349 	movwne	r1, #4937	; 0x1349
     170:	211b0000 	tstcs	fp, r0
     174:	1c000000 	stcne	0, cr0, [r0], {-0}
     178:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     17c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     180:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     184:	0000193c 	andeq	r1, r0, ip, lsr r9
     188:	0300341d 	movweq	r3, #1053	; 0x41d
     18c:	3b0b3a0e 	blcc	2ce9cc <__Stack_Size+0x2ce5cc>
     190:	3f13490b 	svccc	0x0013490b
     194:	00193c19 	andseq	r3, r9, r9, lsl ip
     198:	00341e00 	eorseq	r1, r4, r0, lsl #28
     19c:	0b3a0e03 	bleq	e839b0 <__Stack_Size+0xe835b0>
     1a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1a4:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     1a8:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     1ac:	03193f00 	tsteq	r9, #0, 30
     1b0:	3b0b3a0e 	blcc	2ce9f0 <__Stack_Size+0x2ce5f0>
     1b4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     1b8:	20000019 	andcs	r0, r0, r9, lsl r0
     1bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     1c0:	0b3a0e03 	bleq	e839d4 <__Stack_Size+0xe835d4>
     1c4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     1c8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     1cc:	00001301 	andeq	r1, r0, r1, lsl #6
     1d0:	49000521 	stmdbmi	r0, {r0, r5, r8, sl}
     1d4:	22000013 	andcs	r0, r0, #19
     1d8:	0b0b000f 	bleq	2c021c <__Stack_Size+0x2bfe1c>
     1dc:	00001349 	andeq	r1, r0, r9, asr #6
     1e0:	3f012e23 	svccc	0x00012e23
     1e4:	3a0e0319 	bcc	380e50 <__Stack_Size+0x380a50>
     1e8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     1ec:	01193c19 	tsteq	r9, r9, lsl ip
     1f0:	24000013 	strcs	r0, [r0], #-19
     1f4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     1f8:	0b3a0e03 	bleq	e83a0c <__Stack_Size+0xe8360c>
     1fc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     200:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     204:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
     208:	03193f01 	tsteq	r9, #1, 30
     20c:	3b0b3a0e 	blcc	2cea4c <__Stack_Size+0x2ce64c>
     210:	3c19270b 	ldccc	7, cr2, [r9], {11}
     214:	00130119 	andseq	r0, r3, r9, lsl r1
     218:	11010000 	mrsne	r0, (UNDEF: 1)
     21c:	130e2501 	movwne	r2, #58625	; 0xe501
     220:	1b0e030b 	blne	380e54 <__Stack_Size+0x380a54>
     224:	1117550e 	tstne	r7, lr, lsl #10
     228:	00171001 	andseq	r1, r7, r1
     22c:	00240200 	eoreq	r0, r4, r0, lsl #4
     230:	0b3e0b0b 	bleq	f82e64 <__Stack_Size+0xf82a64>
     234:	00000e03 	andeq	r0, r0, r3, lsl #28
     238:	03001603 	movweq	r1, #1539	; 0x603
     23c:	3b0b3a08 	blcc	2cea64 <__Stack_Size+0x2ce664>
     240:	0013490b 	andseq	r4, r3, fp, lsl #18
     244:	01040400 	tsteq	r4, r0, lsl #8
     248:	0b3a0b0b 	bleq	e82e7c <__Stack_Size+0xe82a7c>
     24c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     250:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
     254:	1c080300 	stcne	3, cr0, [r8], {-0}
     258:	0600000d 	streq	r0, [r0], -sp
     25c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     260:	0b3b0b3a 	bleq	ec2f50 <__Stack_Size+0xec2b50>
     264:	00001349 	andeq	r1, r0, r9, asr #6
     268:	3f012e07 	svccc	0x00012e07
     26c:	3a0e0319 	bcc	380ed8 <__Stack_Size+0x380ad8>
     270:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     274:	11134919 	tstne	r3, r9, lsl r9
     278:	40061201 	andmi	r1, r6, r1, lsl #4
     27c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     280:	00001301 	andeq	r1, r0, r1, lsl #6
     284:	03003408 	movweq	r3, #1032	; 0x408
     288:	3b0b3a0e 	blcc	2ceac8 <__Stack_Size+0x2ce6c8>
     28c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     290:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
     294:	00018289 	andeq	r8, r1, r9, lsl #5
     298:	13310111 	teqne	r1, #1073741828	; 0x40000004
     29c:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
     2a0:	11010182 	smlabbne	r1, r2, r1, r0
     2a4:	01133101 	tsteq	r3, r1, lsl #2
     2a8:	0b000013 	bleq	2fc <_Minimum_Stack_Size+0x1fc>
     2ac:	0001828a 	andeq	r8, r1, sl, lsl #5
     2b0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     2b4:	0c000018 	stceq	0, cr0, [r0], {24}
     2b8:	0b0b0024 	bleq	2c0350 <__Stack_Size+0x2bff50>
     2bc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     2c0:	010d0000 	mrseq	r0, (UNDEF: 13)
     2c4:	01134901 	tsteq	r3, r1, lsl #18
     2c8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     2cc:	00000021 	andeq	r0, r0, r1, lsr #32
     2d0:	0300340f 	movweq	r3, #1039	; 0x40f
     2d4:	3b0b3a0e 	blcc	2ceb14 <__Stack_Size+0x2ce714>
     2d8:	3f134905 	svccc	0x00134905
     2dc:	00193c19 	andseq	r3, r9, r9, lsl ip
     2e0:	00351000 	eorseq	r1, r5, r0
     2e4:	00001349 	andeq	r1, r0, r9, asr #6
     2e8:	3f002e11 	svccc	0x00002e11
     2ec:	3a0e0319 	bcc	380f58 <__Stack_Size+0x380b58>
     2f0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     2f4:	00193c19 	andseq	r3, r9, r9, lsl ip
     2f8:	012e1200 			; <UNDEFINED> instruction: 0x012e1200
     2fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     300:	0b3b0b3a 	bleq	ec2ff0 <__Stack_Size+0xec2bf0>
     304:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     308:	00001301 	andeq	r1, r0, r1, lsl #6
     30c:	49000513 	stmdbmi	r0, {r0, r1, r4, r8, sl}
     310:	14000013 	strne	r0, [r0], #-19
     314:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     318:	0b3a0e03 	bleq	e83b2c <__Stack_Size+0xe8372c>
     31c:	193c053b 	ldmdbne	ip!, {r0, r1, r3, r4, r5, r8, sl}
     320:	00001301 	andeq	r1, r0, r1, lsl #6
     324:	00001815 	andeq	r1, r0, r5, lsl r8
     328:	002e1600 	eoreq	r1, lr, r0, lsl #12
     32c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     330:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     334:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     338:	01000000 	mrseq	r0, (UNDEF: 0)
     33c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     340:	0e030b13 	vmoveq.32	d3[0], r0
     344:	01110e1b 	tsteq	r1, fp, lsl lr
     348:	17100612 			; <UNDEFINED> instruction: 0x17100612
     34c:	24020000 	strcs	r0, [r2], #-0
     350:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     354:	000e030b 	andeq	r0, lr, fp, lsl #6
     358:	00160300 	andseq	r0, r6, r0, lsl #6
     35c:	0b3a0803 	bleq	e82370 <__Stack_Size+0xe81f70>
     360:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     364:	16040000 	strne	r0, [r4], -r0
     368:	3a0e0300 	bcc	380f70 <__Stack_Size+0x380b70>
     36c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     370:	05000013 	streq	r0, [r0, #-19]
     374:	13490035 	movtne	r0, #36917	; 0x9035
     378:	13060000 	movwne	r0, #24576	; 0x6000
     37c:	3a0b0b01 	bcc	2c2f88 <__Stack_Size+0x2c2b88>
     380:	01053b0b 	tsteq	r5, fp, lsl #22
     384:	07000013 	smladeq	r0, r3, r0, r0
     388:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     38c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     390:	0b381349 	bleq	e050bc <__Stack_Size+0xe04cbc>
     394:	0d080000 	stceq	0, cr0, [r8, #-0]
     398:	3a0e0300 	bcc	380fa0 <__Stack_Size+0x380ba0>
     39c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     3a0:	000b3813 	andeq	r3, fp, r3, lsl r8
     3a4:	00160900 	andseq	r0, r6, r0, lsl #18
     3a8:	0b3a0e03 	bleq	e83bbc <__Stack_Size+0xe837bc>
     3ac:	1349053b 	movtne	r0, #38203	; 0x953b
     3b0:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     3b4:	03193f01 	tsteq	r9, #1, 30
     3b8:	3b0b3a0e 	blcc	2cebf8 <__Stack_Size+0x2ce7f8>
     3bc:	1119270b 	tstne	r9, fp, lsl #14
     3c0:	40061201 	andmi	r1, r6, r1, lsl #4
     3c4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     3c8:	00001301 	andeq	r1, r0, r1, lsl #6
     3cc:	0300340b 	movweq	r3, #1035	; 0x40b
     3d0:	3b0b3a0e 	blcc	2cec10 <__Stack_Size+0x2ce810>
     3d4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     3d8:	0c000018 	stceq	0, cr0, [r0], {24}
     3dc:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     3e0:	00001301 	andeq	r1, r0, r1, lsl #6
     3e4:	3f012e0d 	svccc	0x00012e0d
     3e8:	3a0e0319 	bcc	381054 <__Stack_Size+0x380c54>
     3ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3f0:	01193c13 	tsteq	r9, r3, lsl ip
     3f4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     3f8:	00000018 	andeq	r0, r0, r8, lsl r0
     3fc:	11010b0f 	tstne	r1, pc, lsl #22
     400:	01061201 	tsteq	r6, r1, lsl #4
     404:	10000013 	andne	r0, r0, r3, lsl r0
     408:	00018289 	andeq	r8, r1, r9, lsl #5
     40c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     410:	00133119 	andseq	r3, r3, r9, lsl r1
     414:	82891100 	addhi	r1, r9, #0, 2
     418:	01110101 	tsteq	r1, r1, lsl #2
     41c:	13011331 	movwne	r1, #4913	; 0x1331
     420:	8a120000 	bhi	480428 <__Stack_Size+0x480028>
     424:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     428:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     42c:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
     430:	11000182 	smlabbne	r0, r2, r1, r0
     434:	00133101 	andseq	r3, r3, r1, lsl #2
     438:	00241400 	eoreq	r1, r4, r0, lsl #8
     43c:	0b3e0b0b 	bleq	f83070 <__Stack_Size+0xf82c70>
     440:	00000803 	andeq	r0, r0, r3, lsl #16
     444:	3f002e15 	svccc	0x00002e15
     448:	3a0e0319 	bcc	3810b4 <__Stack_Size+0x380cb4>
     44c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     450:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     454:	97184006 	ldrls	r4, [r8, -r6]
     458:	00001942 	andeq	r1, r0, r2, asr #18
     45c:	01828916 	orreq	r8, r2, r6, lsl r9
     460:	95011101 	strls	r1, [r1, #-257]	; 0x101
     464:	13311942 	teqne	r1, #1081344	; 0x108000
     468:	34170000 	ldrcc	r0, [r7], #-0
     46c:	3a0e0300 	bcc	381074 <__Stack_Size+0x380c74>
     470:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     474:	3c193f13 	ldccc	15, cr3, [r9], {19}
     478:	18000019 	stmdane	r0, {r0, r3, r4}
     47c:	13490101 	movtne	r0, #37121	; 0x9101
     480:	00001301 	andeq	r1, r0, r1, lsl #6
     484:	00002119 	andeq	r2, r0, r9, lsl r1
     488:	00341a00 	eorseq	r1, r4, r0, lsl #20
     48c:	0b3a0e03 	bleq	e83ca0 <__Stack_Size+0xe838a0>
     490:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     494:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     498:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     49c:	03193f00 	tsteq	r9, #0, 30
     4a0:	3b0b3a0e 	blcc	2cece0 <__Stack_Size+0x2ce8e0>
     4a4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     4a8:	00193c13 	andseq	r3, r9, r3, lsl ip
     4ac:	002e1c00 	eoreq	r1, lr, r0, lsl #24
     4b0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     4b4:	0b3b0b3a 	bleq	ec31a4 <__Stack_Size+0xec2da4>
     4b8:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     4bc:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     4c0:	03193f01 	tsteq	r9, #1, 30
     4c4:	3b0b3a0e 	blcc	2ced04 <__Stack_Size+0x2ce904>
     4c8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     4cc:	00130119 	andseq	r0, r3, r9, lsl r1
     4d0:	00051e00 	andeq	r1, r5, r0, lsl #28
     4d4:	00001349 	andeq	r1, r0, r9, asr #6
     4d8:	0b000f1f 	bleq	415c <__Stack_Size+0x3d5c>
     4dc:	0013490b 	andseq	r4, r3, fp, lsl #18
     4e0:	11010000 	mrsne	r0, (UNDEF: 1)
     4e4:	130e2501 	movwne	r2, #58625	; 0xe501
     4e8:	1b0e030b 	blne	38111c <__Stack_Size+0x380d1c>
     4ec:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     4f0:	00171006 	andseq	r1, r7, r6
     4f4:	00240200 	eoreq	r0, r4, r0, lsl #4
     4f8:	0b3e0b0b 	bleq	f8312c <__Stack_Size+0xf82d2c>
     4fc:	00000e03 	andeq	r0, r0, r3, lsl #28
     500:	03001603 	movweq	r1, #1539	; 0x603
     504:	3b0b3a08 	blcc	2ced2c <__Stack_Size+0x2ce92c>
     508:	0013490b 	andseq	r4, r3, fp, lsl #18
     50c:	00160400 	andseq	r0, r6, r0, lsl #8
     510:	0b3a0e03 	bleq	e83d24 <__Stack_Size+0xe83924>
     514:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     518:	35050000 	strcc	r0, [r5, #-0]
     51c:	00134900 	andseq	r4, r3, r0, lsl #18
     520:	01040600 	tsteq	r4, r0, lsl #12
     524:	0b3a0b0b 	bleq	e83158 <__Stack_Size+0xe82d58>
     528:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     52c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     530:	1c080300 	stcne	3, cr0, [r8], {-0}
     534:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     538:	0b0b0113 	bleq	2c098c <__Stack_Size+0x2c058c>
     53c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     540:	00001301 	andeq	r1, r0, r1, lsl #6
     544:	03000d09 	movweq	r0, #3337	; 0xd09
     548:	3b0b3a08 	blcc	2ced70 <__Stack_Size+0x2ce970>
     54c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     550:	0a00000b 	beq	584 <__Stack_Size+0x184>
     554:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     558:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     55c:	0b381349 	bleq	e05288 <__Stack_Size+0xe04e88>
     560:	160b0000 	strne	r0, [fp], -r0
     564:	3a0e0300 	bcc	38116c <__Stack_Size+0x380d6c>
     568:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     56c:	0c000013 	stceq	0, cr0, [r0], {19}
     570:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     574:	0b3a0e03 	bleq	e83d88 <__Stack_Size+0xe83988>
     578:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     57c:	13010b20 	movwne	r0, #6944	; 0x1b20
     580:	050d0000 	streq	r0, [sp, #-0]
     584:	3a0e0300 	bcc	38118c <__Stack_Size+0x380d8c>
     588:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     58c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     590:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     594:	0b3a0e03 	bleq	e83da8 <__Stack_Size+0xe839a8>
     598:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     59c:	01111349 	tsteq	r1, r9, asr #6
     5a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     5a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     5a8:	0f000013 	svceq	0x00000013
     5ac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     5b0:	0b3b0b3a 	bleq	ec32a0 <__Stack_Size+0xec2ea0>
     5b4:	17021349 	strne	r1, [r2, -r9, asr #6]
     5b8:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     5bc:	11010182 	smlabbne	r1, r2, r1, r0
     5c0:	00133101 	andseq	r3, r3, r1, lsl #2
     5c4:	828a1100 	addhi	r1, sl, #0, 2
     5c8:	18020001 	stmdane	r2, {r0}
     5cc:	00184291 	mulseq	r8, r1, r2
     5d0:	00241200 	eoreq	r1, r4, r0, lsl #4
     5d4:	0b3e0b0b 	bleq	f83208 <__Stack_Size+0xf82e08>
     5d8:	00000803 	andeq	r0, r0, r3, lsl #16
     5dc:	3f012e13 	svccc	0x00012e13
     5e0:	3a0e0319 	bcc	38124c <__Stack_Size+0x380e4c>
     5e4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     5e8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     5ec:	97184006 	ldrls	r4, [r8, -r6]
     5f0:	13011942 	movwne	r1, #6466	; 0x1942
     5f4:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     5f8:	11000182 	smlabbne	r0, r2, r1, r0
     5fc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     600:	00001331 	andeq	r1, r0, r1, lsr r3
     604:	03003415 	movweq	r3, #1045	; 0x415
     608:	3b0b3a0e 	blcc	2cee48 <__Stack_Size+0x2cea48>
     60c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     610:	16000018 			; <UNDEFINED> instruction: 0x16000018
     614:	08030034 	stmdaeq	r3, {r2, r4, r5}
     618:	0b3b0b3a 	bleq	ec3308 <__Stack_Size+0xec2f08>
     61c:	17021349 	strne	r1, [r2, -r9, asr #6]
     620:	34170000 	ldrcc	r0, [r7], #-0
     624:	3a0e0300 	bcc	38122c <__Stack_Size+0x380e2c>
     628:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     62c:	00170213 	andseq	r0, r7, r3, lsl r2
     630:	01011800 	tsteq	r1, r0, lsl #16
     634:	13011349 	movwne	r1, #4937	; 0x1349
     638:	21190000 	tstcs	r9, r0
     63c:	2f134900 	svccs	0x00134900
     640:	1a00000b 	bne	674 <__Stack_Size+0x274>
     644:	00018289 	andeq	r8, r1, r9, lsl #5
     648:	13310111 	teqne	r1, #1073741828	; 0x40000004
     64c:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     650:	03193f00 	tsteq	r9, #0, 30
     654:	3b0b3a0e 	blcc	2cee94 <__Stack_Size+0x2cea94>
     658:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     65c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     660:	97184006 	ldrls	r4, [r8, -r6]
     664:	00001942 	andeq	r1, r0, r2, asr #18
     668:	31012e1c 	tstcc	r1, ip, lsl lr
     66c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     670:	97184006 	ldrls	r4, [r8, -r6]
     674:	13011942 	movwne	r1, #6466	; 0x1942
     678:	051d0000 	ldreq	r0, [sp, #-0]
     67c:	02133100 	andseq	r3, r3, #0, 2
     680:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
     684:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     688:	00001301 	andeq	r1, r0, r1, lsl #6
     68c:	0182891f 	orreq	r8, r2, pc, lsl r9
     690:	95011101 	strls	r1, [r1, #-257]	; 0x101
     694:	13311942 	teqne	r1, #1081344	; 0x108000
     698:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     69c:	03193f01 	tsteq	r9, #1, 30
     6a0:	3b0b3a0e 	blcc	2ceee0 <__Stack_Size+0x2ceae0>
     6a4:	3c13490b 	ldccc	9, cr4, [r3], {11}
     6a8:	00130119 	andseq	r0, r3, r9, lsl r1
     6ac:	00182100 	andseq	r2, r8, r0, lsl #2
     6b0:	0b220000 	bleq	8806b8 <__Stack_Size+0x8802b8>
     6b4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     6b8:	00130106 	andseq	r0, r3, r6, lsl #2
     6bc:	011d2300 	tsteq	sp, r0, lsl #6
     6c0:	01111331 	tsteq	r1, r1, lsr r3
     6c4:	0b580612 	bleq	1601f14 <__Stack_Size+0x1601b14>
     6c8:	13010b59 	movwne	r0, #7001	; 0x1b59
     6cc:	0b240000 	bleq	9006d4 <__Stack_Size+0x9002d4>
     6d0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     6d4:	25000006 	strcs	r0, [r0, #-6]
     6d8:	01018289 	smlabbeq	r1, r9, r2, r8
     6dc:	13310111 	teqne	r1, #1073741828	; 0x40000004
     6e0:	00001301 	andeq	r1, r0, r1, lsl #6
     6e4:	31000526 	tstcc	r0, r6, lsr #10
     6e8:	000b1c13 	andeq	r1, fp, r3, lsl ip
     6ec:	00342700 	eorseq	r2, r4, r0, lsl #14
     6f0:	0b3a0e03 	bleq	e83f04 <__Stack_Size+0xe83b04>
     6f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6f8:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     6fc:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
     700:	03193f01 	tsteq	r9, #1, 30
     704:	3b0b3a0e 	blcc	2cef44 <__Stack_Size+0x2ceb44>
     708:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     70c:	01193c13 	tsteq	r9, r3, lsl ip
     710:	29000013 	stmdbcs	r0, {r0, r1, r4}
     714:	13490005 	movtne	r0, #36869	; 0x9005
     718:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
     71c:	03193f00 	tsteq	r9, #0, 30
     720:	3b0b3a0e 	blcc	2cef60 <__Stack_Size+0x2ceb60>
     724:	3c19270b 	ldccc	7, cr2, [r9], {11}
     728:	2b000019 	blcs	794 <__Stack_Size+0x394>
     72c:	0b0b000f 	bleq	2c0770 <__Stack_Size+0x2c0370>
     730:	00001349 	andeq	r1, r0, r9, asr #6
     734:	3f012e2c 	svccc	0x00012e2c
     738:	3a0e0319 	bcc	3813a4 <__Stack_Size+0x380fa4>
     73c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     740:	01193c19 	tsteq	r9, r9, lsl ip
     744:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
     748:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     74c:	0b3a0e03 	bleq	e83f60 <__Stack_Size+0xe83b60>
     750:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     754:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     758:	01000000 	mrseq	r0, (UNDEF: 0)
     75c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     760:	0e030b13 	vmoveq.32	d3[0], r0
     764:	01110e1b 	tsteq	r1, fp, lsl lr
     768:	17100612 			; <UNDEFINED> instruction: 0x17100612
     76c:	24020000 	strcs	r0, [r2], #-0
     770:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     774:	000e030b 	andeq	r0, lr, fp, lsl #6
     778:	00160300 	andseq	r0, r6, r0, lsl #6
     77c:	0b3a0803 	bleq	e82790 <__Stack_Size+0xe82390>
     780:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     784:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     788:	03193f01 	tsteq	r9, #1, 30
     78c:	3b0b3a0e 	blcc	2cefcc <__Stack_Size+0x2cebcc>
     790:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     794:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     798:	97184006 	ldrls	r4, [r8, -r6]
     79c:	13011942 	movwne	r1, #6466	; 0x1942
     7a0:	05050000 	streq	r0, [r5, #-0]
     7a4:	3a0e0300 	bcc	3813ac <__Stack_Size+0x380fac>
     7a8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7ac:	00170213 	andseq	r0, r7, r3, lsl r2
     7b0:	82890600 	addhi	r0, r9, #0, 12
     7b4:	01110101 	tsteq	r1, r1, lsl #2
     7b8:	00001331 	andeq	r1, r0, r1, lsr r3
     7bc:	01828a07 	orreq	r8, r2, r7, lsl #20
     7c0:	91180200 	tstls	r8, r0, lsl #4
     7c4:	00001842 	andeq	r1, r0, r2, asr #16
     7c8:	0b002408 	bleq	97f0 <__Stack_Size+0x93f0>
     7cc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7d0:	09000008 	stmdbeq	r0, {r3}
     7d4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     7d8:	0b3a0e03 	bleq	e83fec <__Stack_Size+0xe83bec>
     7dc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     7e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     7e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     7e8:	0a000019 	beq	854 <__Stack_Size+0x454>
     7ec:	08030034 	stmdaeq	r3, {r2, r4, r5}
     7f0:	0b3b0b3a 	bleq	ec34e0 <__Stack_Size+0xec30e0>
     7f4:	17021349 	strne	r1, [r2, -r9, asr #6]
     7f8:	0f0b0000 	svceq	0x000b0000
     7fc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     800:	0c000013 	stceq	0, cr0, [r0], {19}
     804:	01018289 	smlabbeq	r1, r9, r2, r8
     808:	13310111 	teqne	r1, #1073741828	; 0x40000004
     80c:	00001301 	andeq	r1, r0, r1, lsl #6
     810:	3f012e0d 	svccc	0x00012e0d
     814:	3a0e0319 	bcc	381480 <__Stack_Size+0x381080>
     818:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     81c:	01193c19 	tsteq	r9, r9, lsl ip
     820:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     824:	13490005 	movtne	r0, #36869	; 0x9005
     828:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     82c:	03193f01 	tsteq	r9, #1, 30
     830:	3b0b3a0e 	blcc	2cf070 <__Stack_Size+0x2cec70>
     834:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     838:	01193c13 	tsteq	r9, r3, lsl ip
     83c:	10000013 	andne	r0, r0, r3, lsl r0
     840:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     844:	0b3a0e03 	bleq	e84058 <__Stack_Size+0xe83c58>
     848:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     84c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     850:	01000000 	mrseq	r0, (UNDEF: 0)
     854:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     858:	0e030b13 	vmoveq.32	d3[0], r0
     85c:	01110e1b 	tsteq	r1, fp, lsl lr
     860:	17100612 			; <UNDEFINED> instruction: 0x17100612
     864:	24020000 	strcs	r0, [r2], #-0
     868:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     86c:	000e030b 	andeq	r0, lr, fp, lsl #6
     870:	00160300 	andseq	r0, r6, r0, lsl #6
     874:	0b3a0803 	bleq	e82888 <__Stack_Size+0xe82488>
     878:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     87c:	16040000 	strne	r0, [r4], -r0
     880:	3a0e0300 	bcc	381488 <__Stack_Size+0x381088>
     884:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     888:	05000013 	streq	r0, [r0, #-19]
     88c:	13490035 	movtne	r0, #36917	; 0x9035
     890:	04060000 	streq	r0, [r6], #-0
     894:	3a0b0b01 	bcc	2c34a0 <__Stack_Size+0x2c30a0>
     898:	010b3b0b 	tsteq	fp, fp, lsl #22
     89c:	07000013 	smladeq	r0, r3, r0, r0
     8a0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     8a4:	00000d1c 	andeq	r0, r0, ip, lsl sp
     8a8:	03002808 	movweq	r2, #2056	; 0x808
     8ac:	000d1c08 	andeq	r1, sp, r8, lsl #24
     8b0:	01130900 	tsteq	r3, r0, lsl #18
     8b4:	0b3a0b0b 	bleq	e834e8 <__Stack_Size+0xe830e8>
     8b8:	1301053b 	movwne	r0, #5435	; 0x153b
     8bc:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     8c0:	3a080300 	bcc	2014c8 <__Stack_Size+0x2010c8>
     8c4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8c8:	000b3813 	andeq	r3, fp, r3, lsl r8
     8cc:	000d0b00 	andeq	r0, sp, r0, lsl #22
     8d0:	0b3a0e03 	bleq	e840e4 <__Stack_Size+0xe83ce4>
     8d4:	1349053b 	movtne	r0, #38203	; 0x953b
     8d8:	00000b38 	andeq	r0, r0, r8, lsr fp
     8dc:	0300160c 	movweq	r1, #1548	; 0x60c
     8e0:	3b0b3a0e 	blcc	2cf120 <__Stack_Size+0x2ced20>
     8e4:	00134905 	andseq	r4, r3, r5, lsl #18
     8e8:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
     8ec:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     8f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     8f4:	0b201927 	bleq	806d98 <__Stack_Size+0x806998>
     8f8:	00001301 	andeq	r1, r0, r1, lsl #6
     8fc:	0300050e 	movweq	r0, #1294	; 0x50e
     900:	3b0b3a0e 	blcc	2cf140 <__Stack_Size+0x2ced40>
     904:	00134905 	andseq	r4, r3, r5, lsl #18
     908:	00340f00 	eorseq	r0, r4, r0, lsl #30
     90c:	0b3a0e03 	bleq	e84120 <__Stack_Size+0xe83d20>
     910:	1349053b 	movtne	r0, #38203	; 0x953b
     914:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
     918:	03193f01 	tsteq	r9, #1, 30
     91c:	3b0b3a0e 	blcc	2cf15c <__Stack_Size+0x2ced5c>
     920:	11192705 	tstne	r9, r5, lsl #14
     924:	40061201 	andmi	r1, r6, r1, lsl #4
     928:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     92c:	00001301 	andeq	r1, r0, r1, lsl #6
     930:	01828911 	orreq	r8, r2, r1, lsl r9
     934:	31011101 	tstcc	r1, r1, lsl #2
     938:	00130113 	andseq	r0, r3, r3, lsl r1
     93c:	828a1200 	addhi	r1, sl, #0, 4
     940:	18020001 	stmdane	r2, {r0}
     944:	00184291 	mulseq	r8, r1, r2
     948:	82891300 	addhi	r1, r9, #0, 6
     94c:	01110101 	tsteq	r1, r1, lsl #2
     950:	31194295 			; <UNDEFINED> instruction: 0x31194295
     954:	14000013 	strne	r0, [r0], #-19
     958:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     95c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     960:	17021349 	strne	r1, [r2, -r9, asr #6]
     964:	89150000 	ldmdbhi	r5, {}	; <UNPREDICTABLE>
     968:	11000182 	smlabbne	r0, r2, r1, r0
     96c:	00133101 	andseq	r3, r3, r1, lsl #2
     970:	012e1600 			; <UNDEFINED> instruction: 0x012e1600
     974:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     978:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     97c:	13491927 	movtne	r1, #39207	; 0x9927
     980:	06120111 			; <UNDEFINED> instruction: 0x06120111
     984:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     988:	00130119 	andseq	r0, r3, r9, lsl r1
     98c:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
     990:	01111331 	tsteq	r1, r1, lsr r3
     994:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     998:	01194297 			; <UNDEFINED> instruction: 0x01194297
     99c:	18000013 	stmdane	r0, {r0, r1, r4}
     9a0:	13310005 	teqne	r1, #5
     9a4:	00001702 	andeq	r1, r0, r2, lsl #14
     9a8:	31003419 	tstcc	r0, r9, lsl r4
     9ac:	1a000013 	bne	a00 <__Stack_Size+0x600>
     9b0:	0111010b 	tsteq	r1, fp, lsl #2
     9b4:	00000612 	andeq	r0, r0, r2, lsl r6
     9b8:	3100341b 	tstcc	r0, fp, lsl r4
     9bc:	00170213 	andseq	r0, r7, r3, lsl r2
     9c0:	00341c00 	eorseq	r1, r4, r0, lsl #24
     9c4:	0b3a0e03 	bleq	e841d8 <__Stack_Size+0xe83dd8>
     9c8:	1349053b 	movtne	r0, #38203	; 0x953b
     9cc:	00000b1c 	andeq	r0, r0, ip, lsl fp
     9d0:	03000a1d 	movweq	r0, #2589	; 0xa1d
     9d4:	3b0b3a0e 	blcc	2cf214 <__Stack_Size+0x2cee14>
     9d8:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
     9dc:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     9e0:	00001301 	andeq	r1, r0, r1, lsl #6
     9e4:	0182891f 	orreq	r8, r2, pc, lsl r9
     9e8:	31011101 	tstcc	r1, r1, lsl #2
     9ec:	20000013 	andcs	r0, r0, r3, lsl r0
     9f0:	0111010b 	tsteq	r1, fp, lsl #2
     9f4:	13010612 	movwne	r0, #5650	; 0x1612
     9f8:	01210000 			; <UNDEFINED> instruction: 0x01210000
     9fc:	01134901 	tsteq	r3, r1, lsl #18
     a00:	22000013 	andcs	r0, r0, #19
     a04:	13490021 	movtne	r0, #36897	; 0x9021
     a08:	00000b2f 	andeq	r0, r0, pc, lsr #22
     a0c:	03003423 	movweq	r3, #1059	; 0x423
     a10:	3b0b3a0e 	blcc	2cf250 <__Stack_Size+0x2cee50>
     a14:	3f134905 	svccc	0x00134905
     a18:	00180219 	andseq	r0, r8, r9, lsl r2
     a1c:	00342400 	eorseq	r2, r4, r0, lsl #8
     a20:	0b3a0e03 	bleq	e84234 <__Stack_Size+0xe83e34>
     a24:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a28:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     a2c:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
     a30:	03193f01 	tsteq	r9, #1, 30
     a34:	3b0b3a0e 	blcc	2cf274 <__Stack_Size+0x2cee74>
     a38:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     a3c:	01193c13 	tsteq	r9, r3, lsl ip
     a40:	26000013 			; <UNDEFINED> instruction: 0x26000013
     a44:	13490005 	movtne	r0, #36869	; 0x9005
     a48:	0f270000 	svceq	0x00270000
     a4c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     a50:	28000013 	stmdacs	r0, {r0, r1, r4}
     a54:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a58:	0b3a0e03 	bleq	e8426c <__Stack_Size+0xe83e6c>
     a5c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a60:	1301193c 	movwne	r1, #6460	; 0x193c
     a64:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
     a68:	03193f00 	tsteq	r9, #0, 30
     a6c:	3b0b3a0e 	blcc	2cf2ac <__Stack_Size+0x2ceeac>
     a70:	3c19270b 	ldccc	7, cr2, [r9], {11}
     a74:	2a000019 	bcs	ae0 <__Stack_Size+0x6e0>
     a78:	0b0b0024 	bleq	2c0b10 <__Stack_Size+0x2c0710>
     a7c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     a80:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
     a84:	03193f01 	tsteq	r9, #1, 30
     a88:	3b0b3a0e 	blcc	2cf2c8 <__Stack_Size+0x2ceec8>
     a8c:	01193c0b 	tsteq	r9, fp, lsl #24
     a90:	2c000013 	stccs	0, cr0, [r0], {19}
     a94:	00000018 	andeq	r0, r0, r8, lsl r0
     a98:	3f002e2d 	svccc	0x00002e2d
     a9c:	3a0e0319 	bcc	381708 <__Stack_Size+0x381308>
     aa0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     aa4:	3c134919 	ldccc	9, cr4, [r3], {25}
     aa8:	2e000019 	mcrcs	0, 0, r0, cr0, cr9, {0}
     aac:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     ab0:	0b3a0e03 	bleq	e842c4 <__Stack_Size+0xe83ec4>
     ab4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     ab8:	0000193c 	andeq	r1, r0, ip, lsr r9
     abc:	01110100 	tsteq	r1, r0, lsl #2
     ac0:	0b130e25 	bleq	4c435c <__Stack_Size+0x4c3f5c>
     ac4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     ac8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     acc:	00001710 	andeq	r1, r0, r0, lsl r7
     ad0:	0b002402 	bleq	9ae0 <__Stack_Size+0x96e0>
     ad4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     ad8:	0300000e 	movweq	r0, #14
     adc:	08030016 	stmdaeq	r3, {r1, r2, r4}
     ae0:	0b3b0b3a 	bleq	ec37d0 <__Stack_Size+0xec33d0>
     ae4:	00001349 	andeq	r1, r0, r9, asr #6
     ae8:	03001604 	movweq	r1, #1540	; 0x604
     aec:	3b0b3a0e 	blcc	2cf32c <__Stack_Size+0x2cef2c>
     af0:	0013490b 	andseq	r4, r3, fp, lsl #18
     af4:	00350500 	eorseq	r0, r5, r0, lsl #10
     af8:	00001349 	andeq	r1, r0, r9, asr #6
     afc:	0b010406 	bleq	41b1c <__Stack_Size+0x4171c>
     b00:	3b0b3a0b 	blcc	2cf334 <__Stack_Size+0x2cef34>
     b04:	0013010b 	andseq	r0, r3, fp, lsl #2
     b08:	00280700 	eoreq	r0, r8, r0, lsl #14
     b0c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     b10:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     b14:	1c080300 	stcne	3, cr0, [r8], {-0}
     b18:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     b1c:	0b0b0113 	bleq	2c0f70 <__Stack_Size+0x2c0b70>
     b20:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     b24:	00001301 	andeq	r1, r0, r1, lsl #6
     b28:	03000d0a 	movweq	r0, #3338	; 0xd0a
     b2c:	3b0b3a08 	blcc	2cf354 <__Stack_Size+0x2cef54>
     b30:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     b34:	0b00000b 	bleq	b68 <__Stack_Size+0x768>
     b38:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     b3c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     b40:	0b381349 	bleq	e0586c <__Stack_Size+0xe0546c>
     b44:	160c0000 	strne	r0, [ip], -r0
     b48:	3a0e0300 	bcc	381750 <__Stack_Size+0x381350>
     b4c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b50:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     b54:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b58:	0b3a0e03 	bleq	e8436c <__Stack_Size+0xe83f6c>
     b5c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b60:	01111349 	tsteq	r1, r9, asr #6
     b64:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     b68:	01194297 			; <UNDEFINED> instruction: 0x01194297
     b6c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     b70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b74:	0b3b0b3a 	bleq	ec3864 <__Stack_Size+0xec3464>
     b78:	17021349 	strne	r1, [r2, -r9, asr #6]
     b7c:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     b80:	11010182 	smlabbne	r1, r2, r1, r0
     b84:	01133101 	tsteq	r3, r1, lsl #2
     b88:	10000013 	andne	r0, r0, r3, lsl r0
     b8c:	0001828a 	andeq	r8, r1, sl, lsl #5
     b90:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     b94:	11000018 	tstne	r0, r8, lsl r0
     b98:	01018289 	smlabbeq	r1, r9, r2, r8
     b9c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     ba0:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
     ba4:	03193f01 	tsteq	r9, #1, 30
     ba8:	3b0b3a0e 	blcc	2cf3e8 <__Stack_Size+0x2cefe8>
     bac:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     bb0:	01193c13 	tsteq	r9, r3, lsl ip
     bb4:	13000013 	movwne	r0, #19
     bb8:	13490005 	movtne	r0, #36869	; 0x9005
     bbc:	0f140000 	svceq	0x00140000
     bc0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     bc4:	00000013 	andeq	r0, r0, r3, lsl r0
     bc8:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     bcc:	030b130e 	movweq	r1, #45838	; 0xb30e
     bd0:	110e1b0e 	tstne	lr, lr, lsl #22
     bd4:	10061201 	andne	r1, r6, r1, lsl #4
     bd8:	02000017 	andeq	r0, r0, #23
     bdc:	0b0b0024 	bleq	2c0c74 <__Stack_Size+0x2c0874>
     be0:	0e030b3e 	vmoveq.16	d3[0], r0
     be4:	16030000 	strne	r0, [r3], -r0
     be8:	3a080300 	bcc	2017f0 <__Stack_Size+0x2013f0>
     bec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     bf0:	04000013 	streq	r0, [r0], #-19
     bf4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     bf8:	0b3b0b3a 	bleq	ec38e8 <__Stack_Size+0xec34e8>
     bfc:	00001349 	andeq	r1, r0, r9, asr #6
     c00:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     c04:	06000013 			; <UNDEFINED> instruction: 0x06000013
     c08:	0b0b0104 	bleq	2c1020 <__Stack_Size+0x2c0c20>
     c0c:	0b3b0b3a 	bleq	ec38fc <__Stack_Size+0xec34fc>
     c10:	00001301 	andeq	r1, r0, r1, lsl #6
     c14:	03002807 	movweq	r2, #2055	; 0x807
     c18:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     c1c:	00280800 	eoreq	r0, r8, r0, lsl #16
     c20:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     c24:	13090000 	movwne	r0, #36864	; 0x9000
     c28:	3a0b0b01 	bcc	2c3834 <__Stack_Size+0x2c3434>
     c2c:	01053b0b 	tsteq	r5, fp, lsl #22
     c30:	0a000013 	beq	c84 <__Stack_Size+0x884>
     c34:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     c38:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c3c:	0b381349 	bleq	e05968 <__Stack_Size+0xe05568>
     c40:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     c44:	3a0e0300 	bcc	38184c <__Stack_Size+0x38144c>
     c48:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c4c:	000b3813 	andeq	r3, fp, r3, lsl r8
     c50:	00160c00 	andseq	r0, r6, r0, lsl #24
     c54:	0b3a0e03 	bleq	e84468 <__Stack_Size+0xe84068>
     c58:	1349053b 	movtne	r0, #38203	; 0x953b
     c5c:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     c60:	03193f01 	tsteq	r9, #1, 30
     c64:	3b0b3a0e 	blcc	2cf4a4 <__Stack_Size+0x2cf0a4>
     c68:	1119270b 	tstne	r9, fp, lsl #14
     c6c:	40061201 	andmi	r1, r6, r1, lsl #4
     c70:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     c74:	00001301 	andeq	r1, r0, r1, lsl #6
     c78:	0300050e 	movweq	r0, #1294	; 0x50e
     c7c:	3b0b3a0e 	blcc	2cf4bc <__Stack_Size+0x2cf0bc>
     c80:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c84:	0f000017 	svceq	0x00000017
     c88:	01018289 	smlabbeq	r1, r9, r2, r8
     c8c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     c90:	00001301 	andeq	r1, r0, r1, lsl #6
     c94:	01828a10 	orreq	r8, r2, r0, lsl sl
     c98:	91180200 	tstls	r8, r0, lsl #4
     c9c:	00001842 	andeq	r1, r0, r2, asr #16
     ca0:	01828911 	orreq	r8, r2, r1, lsl r9
     ca4:	95011101 	strls	r1, [r1, #-257]	; 0x101
     ca8:	13311942 	teqne	r1, #1081344	; 0x108000
     cac:	00001301 	andeq	r1, r0, r1, lsl #6
     cb0:	01828912 	orreq	r8, r2, r2, lsl r9
     cb4:	95011101 	strls	r1, [r1, #-257]	; 0x101
     cb8:	13311942 	teqne	r1, #1081344	; 0x108000
     cbc:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     cc0:	03193f01 	tsteq	r9, #1, 30
     cc4:	3b0b3a0e 	blcc	2cf504 <__Stack_Size+0x2cf104>
     cc8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     ccc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     cd0:	97184006 	ldrls	r4, [r8, -r6]
     cd4:	13011942 	movwne	r1, #6466	; 0x1942
     cd8:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     cdc:	11000182 	smlabbne	r0, r2, r1, r0
     ce0:	00133101 	andseq	r3, r3, r1, lsl #2
     ce4:	00051500 	andeq	r1, r5, r0, lsl #10
     ce8:	0b3a0803 	bleq	e82cfc <__Stack_Size+0xe828fc>
     cec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cf0:	00001802 	andeq	r1, r0, r2, lsl #16
     cf4:	3f012e16 	svccc	0x00012e16
     cf8:	3a0e0319 	bcc	381964 <__Stack_Size+0x381564>
     cfc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d00:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d04:	97184006 	ldrls	r4, [r8, -r6]
     d08:	13011942 	movwne	r1, #6466	; 0x1942
     d0c:	34170000 	ldrcc	r0, [r7], #-0
     d10:	3a080300 	bcc	201918 <__Stack_Size+0x201518>
     d14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d18:	000b1c13 	andeq	r1, fp, r3, lsl ip
     d1c:	012e1800 			; <UNDEFINED> instruction: 0x012e1800
     d20:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d24:	0b3b0b3a 	bleq	ec3a14 <__Stack_Size+0xec3614>
     d28:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     d2c:	00001301 	andeq	r1, r0, r1, lsl #6
     d30:	49000519 	stmdbmi	r0, {r0, r3, r4, r8, sl}
     d34:	1a000013 	bne	d88 <__Stack_Size+0x988>
     d38:	0b0b000f 	bleq	2c0d7c <__Stack_Size+0x2c097c>
     d3c:	00001349 	andeq	r1, r0, r9, asr #6
     d40:	3f012e1b 	svccc	0x00012e1b
     d44:	3a0e0319 	bcc	3819b0 <__Stack_Size+0x3815b0>
     d48:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d4c:	3c134919 	ldccc	9, cr4, [r3], {25}
     d50:	00000019 	andeq	r0, r0, r9, lsl r0
     d54:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     d58:	030b130e 	movweq	r1, #45838	; 0xb30e
     d5c:	110e1b0e 	tstne	lr, lr, lsl #22
     d60:	10061201 	andne	r1, r6, r1, lsl #4
     d64:	02000017 	andeq	r0, r0, #23
     d68:	0b0b0024 	bleq	2c0e00 <__Stack_Size+0x2c0a00>
     d6c:	0e030b3e 	vmoveq.16	d3[0], r0
     d70:	16030000 	strne	r0, [r3], -r0
     d74:	3a080300 	bcc	20197c <__Stack_Size+0x20157c>
     d78:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d7c:	04000013 	streq	r0, [r0], #-19
     d80:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     d84:	0b3b0b3a 	bleq	ec3a74 <__Stack_Size+0xec3674>
     d88:	00001349 	andeq	r1, r0, r9, asr #6
     d8c:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     d90:	06000013 			; <UNDEFINED> instruction: 0x06000013
     d94:	0b0b0104 	bleq	2c11ac <__Stack_Size+0x2c0dac>
     d98:	0b3b0b3a 	bleq	ec3a88 <__Stack_Size+0xec3688>
     d9c:	00001301 	andeq	r1, r0, r1, lsl #6
     da0:	03002807 	movweq	r2, #2055	; 0x807
     da4:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     da8:	00280800 	eoreq	r0, r8, r0, lsl #16
     dac:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     db0:	13090000 	movwne	r0, #36864	; 0x9000
     db4:	3a0b0b01 	bcc	2c39c0 <__Stack_Size+0x2c35c0>
     db8:	010b3b0b 	tsteq	fp, fp, lsl #22
     dbc:	0a000013 	beq	e10 <__Stack_Size+0xa10>
     dc0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     dc4:	0b3b0b3a 	bleq	ec3ab4 <__Stack_Size+0xec36b4>
     dc8:	0b381349 	bleq	e05af4 <__Stack_Size+0xe056f4>
     dcc:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     dd0:	3a0e0300 	bcc	3819d8 <__Stack_Size+0x3815d8>
     dd4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     dd8:	000b3813 	andeq	r3, fp, r3, lsl r8
     ddc:	01130c00 	tsteq	r3, r0, lsl #24
     de0:	0b3a0b0b 	bleq	e83a14 <__Stack_Size+0xe83614>
     de4:	1301053b 	movwne	r0, #5435	; 0x153b
     de8:	0d0d0000 	stceq	0, cr0, [sp, #-0]
     dec:	3a080300 	bcc	2019f4 <__Stack_Size+0x2015f4>
     df0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     df4:	000b3813 	andeq	r3, fp, r3, lsl r8
     df8:	000d0e00 	andeq	r0, sp, r0, lsl #28
     dfc:	0b3a0e03 	bleq	e84610 <__Stack_Size+0xe84210>
     e00:	1349053b 	movtne	r0, #38203	; 0x953b
     e04:	00000b38 	andeq	r0, r0, r8, lsr fp
     e08:	0300160f 	movweq	r1, #1551	; 0x60f
     e0c:	3b0b3a0e 	blcc	2cf64c <__Stack_Size+0x2cf24c>
     e10:	00134905 	andseq	r4, r3, r5, lsl #18
     e14:	012e1000 			; <UNDEFINED> instruction: 0x012e1000
     e18:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e1c:	0b3b0b3a 	bleq	ec3b0c <__Stack_Size+0xec370c>
     e20:	01111927 	tsteq	r1, r7, lsr #18
     e24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e28:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e2c:	11000013 	tstne	r0, r3, lsl r0
     e30:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e34:	0b3b0b3a 	bleq	ec3b24 <__Stack_Size+0xec3724>
     e38:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     e3c:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
     e40:	11010182 	smlabbne	r1, r2, r1, r0
     e44:	01133101 	tsteq	r3, r1, lsl #2
     e48:	13000013 	movwne	r0, #19
     e4c:	0001828a 	andeq	r8, r1, sl, lsl #5
     e50:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     e54:	14000018 	strne	r0, [r0], #-24
     e58:	01018289 	smlabbeq	r1, r9, r2, r8
     e5c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     e60:	89150000 	ldmdbhi	r5, {}	; <UNPREDICTABLE>
     e64:	11010182 	smlabbne	r1, r2, r1, r0
     e68:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     e6c:	00001331 	andeq	r1, r0, r1, lsr r3
     e70:	03003416 	movweq	r3, #1046	; 0x416
     e74:	3b0b3a0e 	blcc	2cf6b4 <__Stack_Size+0x2cf2b4>
     e78:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e7c:	17000017 	smladne	r0, r7, r0, r0
     e80:	00018289 	andeq	r8, r1, r9, lsl #5
     e84:	13310111 	teqne	r1, #1073741828	; 0x40000004
     e88:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
     e8c:	11010182 	smlabbne	r1, r2, r1, r0
     e90:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     e94:	13011331 	movwne	r1, #4913	; 0x1331
     e98:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     e9c:	03193f01 	tsteq	r9, #1, 30
     ea0:	3b0b3a0e 	blcc	2cf6e0 <__Stack_Size+0x2cf2e0>
     ea4:	11192705 	tstne	r9, r5, lsl #14
     ea8:	40061201 	andmi	r1, r6, r1, lsl #4
     eac:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     eb0:	00001301 	andeq	r1, r0, r1, lsl #6
     eb4:	0300051a 	movweq	r0, #1306	; 0x51a
     eb8:	3b0b3a0e 	blcc	2cf6f8 <__Stack_Size+0x2cf2f8>
     ebc:	02134905 	andseq	r4, r3, #81920	; 0x14000
     ec0:	1b000017 	blne	f24 <__Stack_Size+0xb24>
     ec4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ec8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ecc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     ed0:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     ed4:	03193f01 	tsteq	r9, #1, 30
     ed8:	3b0b3a0e 	blcc	2cf718 <__Stack_Size+0x2cf318>
     edc:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     ee0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ee4:	97184006 	ldrls	r4, [r8, -r6]
     ee8:	13011942 	movwne	r1, #6466	; 0x1942
     eec:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     ef0:	03193f01 	tsteq	r9, #1, 30
     ef4:	3b0b3a0e 	blcc	2cf734 <__Stack_Size+0x2cf334>
     ef8:	3c13490b 	ldccc	9, cr4, [r3], {11}
     efc:	00130119 	andseq	r0, r3, r9, lsl r1
     f00:	00181e00 	andseq	r1, r8, r0, lsl #28
     f04:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
     f08:	11000182 	smlabbne	r0, r2, r1, r0
     f0c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     f10:	00001331 	andeq	r1, r0, r1, lsr r3
     f14:	0b002420 	bleq	9f9c <__Stack_Size+0x9b9c>
     f18:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     f1c:	21000008 	tstcs	r0, r8
     f20:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f24:	0b3b0b3a 	bleq	ec3c14 <__Stack_Size+0xec3814>
     f28:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     f2c:	00001802 	andeq	r1, r0, r2, lsl #16
     f30:	3f012e22 	svccc	0x00012e22
     f34:	3a0e0319 	bcc	381ba0 <__Stack_Size+0x3817a0>
     f38:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     f3c:	01193c19 	tsteq	r9, r9, lsl ip
     f40:	23000013 	movwcs	r0, #19
     f44:	13490005 	movtne	r0, #36869	; 0x9005
     f48:	0f240000 	svceq	0x00240000
     f4c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     f50:	25000013 	strcs	r0, [r0, #-19]
     f54:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f58:	0b3a0e03 	bleq	e8476c <__Stack_Size+0xe8436c>
     f5c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f60:	1301193c 	movwne	r1, #6460	; 0x193c
     f64:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
     f68:	03193f00 	tsteq	r9, #0, 30
     f6c:	3b0b3a0e 	blcc	2cf7ac <__Stack_Size+0x2cf3ac>
     f70:	3c19270b 	ldccc	7, cr2, [r9], {11}
     f74:	27000019 	smladcs	r0, r9, r0, r0
     f78:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     f7c:	0b3a0e03 	bleq	e84790 <__Stack_Size+0xe84390>
     f80:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f84:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     f88:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
     f8c:	03193f01 	tsteq	r9, #1, 30
     f90:	3b0b3a0e 	blcc	2cf7d0 <__Stack_Size+0x2cf3d0>
     f94:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     f98:	01193c13 	tsteq	r9, r3, lsl ip
     f9c:	29000013 	stmdbcs	r0, {r0, r1, r4}
     fa0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     fa4:	0b3a0e03 	bleq	e847b8 <__Stack_Size+0xe843b8>
     fa8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     fac:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     fb0:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
     fb4:	03193f01 	tsteq	r9, #1, 30
     fb8:	3b0b3a0e 	blcc	2cf7f8 <__Stack_Size+0x2cf3f8>
     fbc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     fc0:	01193c13 	tsteq	r9, r3, lsl ip
     fc4:	2b000013 	blcs	1018 <__Stack_Size+0xc18>
     fc8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fcc:	0b3a0e03 	bleq	e847e0 <__Stack_Size+0xe843e0>
     fd0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     fd4:	0000193c 	andeq	r1, r0, ip, lsr r9
     fd8:	01110100 	tsteq	r1, r0, lsl #2
     fdc:	0b130e25 	bleq	4c4878 <__Stack_Size+0x4c4478>
     fe0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     fe4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     fe8:	00001710 	andeq	r1, r0, r0, lsl r7
     fec:	0b002402 	bleq	9ffc <__Stack_Size+0x9bfc>
     ff0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     ff4:	0300000e 	movweq	r0, #14
     ff8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     ffc:	0b3b0b3a 	bleq	ec3cec <__Stack_Size+0xec38ec>
    1000:	00001349 	andeq	r1, r0, r9, asr #6
    1004:	03001604 	movweq	r1, #1540	; 0x604
    1008:	3b0b3a0e 	blcc	2cf848 <__Stack_Size+0x2cf448>
    100c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1010:	00350500 	eorseq	r0, r5, r0, lsl #10
    1014:	00001349 	andeq	r1, r0, r9, asr #6
    1018:	0b010406 	bleq	42038 <__Stack_Size+0x41c38>
    101c:	3b0b3a0b 	blcc	2cf850 <__Stack_Size+0x2cf450>
    1020:	0013010b 	andseq	r0, r3, fp, lsl #2
    1024:	00280700 	eoreq	r0, r8, r0, lsl #14
    1028:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    102c:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1030:	1c080300 	stcne	3, cr0, [r8], {-0}
    1034:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1038:	0b0b0113 	bleq	2c148c <__Stack_Size+0x2c108c>
    103c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1040:	00001301 	andeq	r1, r0, r1, lsl #6
    1044:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1048:	3b0b3a08 	blcc	2cf870 <__Stack_Size+0x2cf470>
    104c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1050:	0b00000b 	bleq	1084 <__Stack_Size+0xc84>
    1054:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1058:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    105c:	0b381349 	bleq	e05d88 <__Stack_Size+0xe05988>
    1060:	160c0000 	strne	r0, [ip], -r0
    1064:	3a0e0300 	bcc	381c6c <__Stack_Size+0x38186c>
    1068:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    106c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1070:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1074:	0b3a0e03 	bleq	e84888 <__Stack_Size+0xe84488>
    1078:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    107c:	0b201349 	bleq	805da8 <__Stack_Size+0x8059a8>
    1080:	00001301 	andeq	r1, r0, r1, lsl #6
    1084:	0300050e 	movweq	r0, #1294	; 0x50e
    1088:	3b0b3a08 	blcc	2cf8b0 <__Stack_Size+0x2cf4b0>
    108c:	00134905 	andseq	r4, r3, r5, lsl #18
    1090:	00050f00 	andeq	r0, r5, r0, lsl #30
    1094:	0b3a0e03 	bleq	e848a8 <__Stack_Size+0xe844a8>
    1098:	1349053b 	movtne	r0, #38203	; 0x953b
    109c:	34100000 	ldrcc	r0, [r0], #-0
    10a0:	3a080300 	bcc	201ca8 <__Stack_Size+0x2018a8>
    10a4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    10a8:	11000013 	tstne	r0, r3, lsl r0
    10ac:	0b0b000f 	bleq	2c10f0 <__Stack_Size+0x2c0cf0>
    10b0:	00001349 	andeq	r1, r0, r9, asr #6
    10b4:	3f012e12 	svccc	0x00012e12
    10b8:	3a0e0319 	bcc	381d24 <__Stack_Size+0x381924>
    10bc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    10c0:	11134919 	tstne	r3, r9, lsl r9
    10c4:	40061201 	andmi	r1, r6, r1, lsl #4
    10c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    10cc:	00001301 	andeq	r1, r0, r1, lsl #6
    10d0:	03003413 	movweq	r3, #1043	; 0x413
    10d4:	3b0b3a0e 	blcc	2cf914 <__Stack_Size+0x2cf514>
    10d8:	02134905 	andseq	r4, r3, #81920	; 0x14000
    10dc:	14000017 	strne	r0, [r0], #-23
    10e0:	01018289 	smlabbeq	r1, r9, r2, r8
    10e4:	13310111 	teqne	r1, #1073741828	; 0x40000004
    10e8:	00001301 	andeq	r1, r0, r1, lsl #6
    10ec:	01828a15 	orreq	r8, r2, r5, lsl sl
    10f0:	91180200 	tstls	r8, r0, lsl #4
    10f4:	00001842 	andeq	r1, r0, r2, asr #16
    10f8:	01828916 	orreq	r8, r2, r6, lsl r9
    10fc:	31011100 	mrscc	r1, (UNDEF: 17)
    1100:	17000013 	smladne	r0, r3, r0, r0
    1104:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1108:	0b3a0e03 	bleq	e8491c <__Stack_Size+0xe8451c>
    110c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1110:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1114:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1118:	00130119 	andseq	r0, r3, r9, lsl r1
    111c:	00051800 	andeq	r1, r5, r0, lsl #16
    1120:	0b3a0e03 	bleq	e84934 <__Stack_Size+0xe84534>
    1124:	1349053b 	movtne	r0, #38203	; 0x953b
    1128:	00001702 	andeq	r1, r0, r2, lsl #14
    112c:	01828919 	orreq	r8, r2, r9, lsl r9
    1130:	95011100 	strls	r1, [r1, #-256]	; 0x100
    1134:	13311942 	teqne	r1, #1081344	; 0x108000
    1138:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
    113c:	11133101 	tstne	r3, r1, lsl #2
    1140:	40061201 	andmi	r1, r6, r1, lsl #4
    1144:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1148:	00001301 	andeq	r1, r0, r1, lsl #6
    114c:	3100051b 	tstcc	r0, fp, lsl r5
    1150:	00180213 	andseq	r0, r8, r3, lsl r2
    1154:	00051c00 	andeq	r1, r5, r0, lsl #24
    1158:	0b3a0e03 	bleq	e8496c <__Stack_Size+0xe8456c>
    115c:	1349053b 	movtne	r0, #38203	; 0x953b
    1160:	00001802 	andeq	r1, r0, r2, lsl #16
    1164:	0300341d 	movweq	r3, #1053	; 0x41d
    1168:	3b0b3a08 	blcc	2cf990 <__Stack_Size+0x2cf590>
    116c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1170:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    1174:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1178:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    117c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1180:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    1184:	03193f00 	tsteq	r9, #0, 30
    1188:	3b0b3a0e 	blcc	2cf9c8 <__Stack_Size+0x2cf5c8>
    118c:	11192705 	tstne	r9, r5, lsl #14
    1190:	40061201 	andmi	r1, r6, r1, lsl #4
    1194:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1198:	89200000 	stmdbhi	r0!, {}	; <UNPREDICTABLE>
    119c:	11010182 	smlabbne	r1, r2, r1, r0
    11a0:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    11a4:	13011331 	movwne	r1, #4913	; 0x1331
    11a8:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
    11ac:	11010182 	smlabbne	r1, r2, r1, r0
    11b0:	00133101 	andseq	r3, r3, r1, lsl #2
    11b4:	00052200 	andeq	r2, r5, r0, lsl #4
    11b8:	17021331 	smladxne	r2, r1, r3, r1
    11bc:	34230000 	strtcc	r0, [r3], #-0
    11c0:	02133100 	andseq	r3, r3, #0, 2
    11c4:	24000017 	strcs	r0, [r0], #-23
    11c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    11cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    11d0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    11d4:	1d250000 	stcne	0, cr0, [r5, #-0]
    11d8:	11133101 	tstne	r3, r1, lsl #2
    11dc:	58061201 	stmdapl	r6, {r0, r9, ip}
    11e0:	0105590b 	tsteq	r5, fp, lsl #18
    11e4:	26000013 			; <UNDEFINED> instruction: 0x26000013
    11e8:	0111010b 	tsteq	r1, fp, lsl #2
    11ec:	00000612 	andeq	r0, r0, r2, lsl r6
    11f0:	49010127 	stmdbmi	r1, {r0, r1, r2, r5, r8}
    11f4:	00130113 	andseq	r0, r3, r3, lsl r1
    11f8:	00212800 	eoreq	r2, r1, r0, lsl #16
    11fc:	052f1349 	streq	r1, [pc, #-841]!	; ebb <__Stack_Size+0xabb>
    1200:	34290000 	strtcc	r0, [r9], #-0
    1204:	3a0e0300 	bcc	381e0c <__Stack_Size+0x381a0c>
    1208:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    120c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    1210:	2a000018 	bcs	1278 <__Stack_Size+0xe78>
    1214:	13490021 	movtne	r0, #36897	; 0x9021
    1218:	00000b2f 	andeq	r0, r0, pc, lsr #22
    121c:	3f012e2b 	svccc	0x00012e2b
    1220:	3a0e0319 	bcc	381e8c <__Stack_Size+0x381a8c>
    1224:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1228:	3c134919 	ldccc	9, cr4, [r3], {25}
    122c:	00130119 	andseq	r0, r3, r9, lsl r1
    1230:	00052c00 	andeq	r2, r5, r0, lsl #24
    1234:	00001349 	andeq	r1, r0, r9, asr #6
    1238:	3f002e2d 	svccc	0x00002e2d
    123c:	3a0e0319 	bcc	381ea8 <__Stack_Size+0x381aa8>
    1240:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1244:	00193c19 	andseq	r3, r9, r9, lsl ip
    1248:	012e2e00 			; <UNDEFINED> instruction: 0x012e2e00
    124c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1250:	0b3b0b3a 	bleq	ec3f40 <__Stack_Size+0xec3b40>
    1254:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1258:	00001301 	andeq	r1, r0, r1, lsl #6
    125c:	3f012e2f 	svccc	0x00012e2f
    1260:	3a0e0319 	bcc	381ecc <__Stack_Size+0x381acc>
    1264:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1268:	3c134919 	ldccc	9, cr4, [r3], {25}
    126c:	00130119 	andseq	r0, r3, r9, lsl r1
    1270:	002e3000 	eoreq	r3, lr, r0
    1274:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1278:	0b3b0b3a 	bleq	ec3f68 <__Stack_Size+0xec3b68>
    127c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1280:	01000000 	mrseq	r0, (UNDEF: 0)
    1284:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1288:	0e030b13 	vmoveq.32	d3[0], r0
    128c:	01110e1b 	tsteq	r1, fp, lsl lr
    1290:	17100612 			; <UNDEFINED> instruction: 0x17100612
    1294:	24020000 	strcs	r0, [r2], #-0
    1298:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    129c:	000e030b 	andeq	r0, lr, fp, lsl #6
    12a0:	00160300 	andseq	r0, r6, r0, lsl #6
    12a4:	0b3a0803 	bleq	e832b8 <__Stack_Size+0xe82eb8>
    12a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12ac:	16040000 	strne	r0, [r4], -r0
    12b0:	3a0e0300 	bcc	381eb8 <__Stack_Size+0x381ab8>
    12b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12b8:	05000013 	streq	r0, [r0, #-19]
    12bc:	13490035 	movtne	r0, #36917	; 0x9035
    12c0:	13060000 	movwne	r0, #24576	; 0x6000
    12c4:	3a0b0b01 	bcc	2c3ed0 <__Stack_Size+0x2c3ad0>
    12c8:	010b3b0b 	tsteq	fp, fp, lsl #22
    12cc:	07000013 	smladeq	r0, r3, r0, r0
    12d0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    12d4:	0b3b0b3a 	bleq	ec3fc4 <__Stack_Size+0xec3bc4>
    12d8:	0b381349 	bleq	e06004 <__Stack_Size+0xe05c04>
    12dc:	0d080000 	stceq	0, cr0, [r8, #-0]
    12e0:	3a0e0300 	bcc	381ee8 <__Stack_Size+0x381ae8>
    12e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12e8:	000b3813 	andeq	r3, fp, r3, lsl r8
    12ec:	012e0900 			; <UNDEFINED> instruction: 0x012e0900
    12f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    12f4:	0b3b0b3a 	bleq	ec3fe4 <__Stack_Size+0xec3be4>
    12f8:	13491927 	movtne	r1, #39207	; 0x9927
    12fc:	13010b20 	movwne	r0, #6944	; 0x1b20
    1300:	050a0000 	streq	r0, [sl, #-0]
    1304:	3a0e0300 	bcc	381f0c <__Stack_Size+0x381b0c>
    1308:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    130c:	0b000013 	bleq	1360 <__Stack_Size+0xf60>
    1310:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    1314:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1318:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    131c:	00130119 	andseq	r0, r3, r9, lsl r1
    1320:	00050c00 	andeq	r0, r5, r0, lsl #24
    1324:	17021331 	smladxne	r2, r1, r3, r1
    1328:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    132c:	03193f01 	tsteq	r9, #1, 30
    1330:	3b0b3a0e 	blcc	2cfb70 <__Stack_Size+0x2cf770>
    1334:	1119270b 	tstne	r9, fp, lsl #14
    1338:	40061201 	andmi	r1, r6, r1, lsl #4
    133c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1340:	00001301 	andeq	r1, r0, r1, lsl #6
    1344:	11010b0e 	tstne	r1, lr, lsl #22
    1348:	01061201 	tsteq	r6, r1, lsl #4
    134c:	0f000013 	svceq	0x00000013
    1350:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1354:	0b3b0b3a 	bleq	ec4044 <__Stack_Size+0xec3c44>
    1358:	17021349 	strne	r1, [r2, -r9, asr #6]
    135c:	1d100000 	ldcne	0, cr0, [r0, #-0]
    1360:	11133101 	tstne	r3, r1, lsl #2
    1364:	58061201 	stmdapl	r6, {r0, r9, ip}
    1368:	000b590b 	andeq	r5, fp, fp, lsl #18
    136c:	00051100 	andeq	r1, r5, r0, lsl #2
    1370:	00001331 	andeq	r1, r0, r1, lsr r3
    1374:	01828912 	orreq	r8, r2, r2, lsl r9
    1378:	31011101 	tstcc	r1, r1, lsl #2
    137c:	00130113 	andseq	r0, r3, r3, lsl r1
    1380:	828a1300 	addhi	r1, sl, #0, 6
    1384:	18020001 	stmdane	r2, {r0}
    1388:	00184291 	mulseq	r8, r1, r2
    138c:	82891400 	addhi	r1, r9, #0, 8
    1390:	01110101 	tsteq	r1, r1, lsl #2
    1394:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1398:	15000013 	strne	r0, [r0, #-19]
    139c:	13490101 	movtne	r0, #37121	; 0x9101
    13a0:	00001301 	andeq	r1, r0, r1, lsl #6
    13a4:	00002116 	andeq	r2, r0, r6, lsl r1
    13a8:	00341700 	eorseq	r1, r4, r0, lsl #14
    13ac:	0b3a0e03 	bleq	e84bc0 <__Stack_Size+0xe847c0>
    13b0:	1349053b 	movtne	r0, #38203	; 0x953b
    13b4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    13b8:	34180000 	ldrcc	r0, [r8], #-0
    13bc:	3a0e0300 	bcc	381fc4 <__Stack_Size+0x381bc4>
    13c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13c4:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    13c8:	19000018 	stmdbne	r0, {r3, r4}
    13cc:	13490021 	movtne	r0, #36897	; 0x9021
    13d0:	00000b2f 	andeq	r0, r0, pc, lsr #22
    13d4:	3f012e1a 	svccc	0x00012e1a
    13d8:	3a0e0319 	bcc	382044 <__Stack_Size+0x381c44>
    13dc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    13e0:	3c134919 	ldccc	9, cr4, [r3], {25}
    13e4:	00130119 	andseq	r0, r3, r9, lsl r1
    13e8:	00051b00 	andeq	r1, r5, r0, lsl #22
    13ec:	00001349 	andeq	r1, r0, r9, asr #6
    13f0:	0b000f1c 	bleq	5068 <__Stack_Size+0x4c68>
    13f4:	0013490b 	andseq	r4, r3, fp, lsl #18
    13f8:	012e1d00 			; <UNDEFINED> instruction: 0x012e1d00
    13fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1400:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1404:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1408:	01000000 	mrseq	r0, (UNDEF: 0)
    140c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1410:	0e030b13 	vmoveq.32	d3[0], r0
    1414:	01110e1b 	tsteq	r1, fp, lsl lr
    1418:	17100612 			; <UNDEFINED> instruction: 0x17100612
    141c:	24020000 	strcs	r0, [r2], #-0
    1420:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1424:	000e030b 	andeq	r0, lr, fp, lsl #6
    1428:	00160300 	andseq	r0, r6, r0, lsl #6
    142c:	0b3a0803 	bleq	e83440 <__Stack_Size+0xe83040>
    1430:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1434:	16040000 	strne	r0, [r4], -r0
    1438:	3a0e0300 	bcc	382040 <__Stack_Size+0x381c40>
    143c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1440:	05000013 	streq	r0, [r0, #-19]
    1444:	13490035 	movtne	r0, #36917	; 0x9035
    1448:	04060000 	streq	r0, [r6], #-0
    144c:	3a0b0b01 	bcc	2c4058 <__Stack_Size+0x2c3c58>
    1450:	010b3b0b 	tsteq	fp, fp, lsl #22
    1454:	07000013 	smladeq	r0, r3, r0, r0
    1458:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    145c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1460:	03002808 	movweq	r2, #2056	; 0x808
    1464:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1468:	01130900 	tsteq	r3, r0, lsl #18
    146c:	0b3a0b0b 	bleq	e840a0 <__Stack_Size+0xe83ca0>
    1470:	1301053b 	movwne	r0, #5435	; 0x153b
    1474:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1478:	3a080300 	bcc	202080 <__Stack_Size+0x201c80>
    147c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1480:	000b3813 	andeq	r3, fp, r3, lsl r8
    1484:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1488:	0b3a0e03 	bleq	e84c9c <__Stack_Size+0xe8489c>
    148c:	1349053b 	movtne	r0, #38203	; 0x953b
    1490:	00000b38 	andeq	r0, r0, r8, lsr fp
    1494:	0300160c 	movweq	r1, #1548	; 0x60c
    1498:	3b0b3a0e 	blcc	2cfcd8 <__Stack_Size+0x2cf8d8>
    149c:	00134905 	andseq	r4, r3, r5, lsl #18
    14a0:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
    14a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    14a8:	0b3b0b3a 	bleq	ec4198 <__Stack_Size+0xec3d98>
    14ac:	01111927 	tsteq	r1, r7, lsr #18
    14b0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    14b4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    14b8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    14bc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    14c0:	0b3b0b3a 	bleq	ec41b0 <__Stack_Size+0xec3db0>
    14c4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    14c8:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    14cc:	03193f01 	tsteq	r9, #1, 30
    14d0:	3b0b3a0e 	blcc	2cfd10 <__Stack_Size+0x2cf910>
    14d4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    14d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14dc:	97184006 	ldrls	r4, [r8, -r6]
    14e0:	13011942 	movwne	r1, #6466	; 0x1942
    14e4:	05100000 	ldreq	r0, [r0, #-0]
    14e8:	3a0e0300 	bcc	3820f0 <__Stack_Size+0x381cf0>
    14ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    14f0:	00170213 	andseq	r0, r7, r3, lsl r2
    14f4:	00051100 	andeq	r1, r5, r0, lsl #2
    14f8:	0b3a0803 	bleq	e8350c <__Stack_Size+0xe8310c>
    14fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1500:	00001702 	andeq	r1, r0, r2, lsl #14
    1504:	01828912 	orreq	r8, r2, r2, lsl r9
    1508:	31011101 	tstcc	r1, r1, lsl #2
    150c:	00130113 	andseq	r0, r3, r3, lsl r1
    1510:	828a1300 	addhi	r1, sl, #0, 6
    1514:	18020001 	stmdane	r2, {r0}
    1518:	00184291 	mulseq	r8, r1, r2
    151c:	82891400 	addhi	r1, r9, #0, 8
    1520:	01110101 	tsteq	r1, r1, lsl #2
    1524:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1528:	00130113 	andseq	r0, r3, r3, lsl r1
    152c:	82891500 	addhi	r1, r9, #0, 10
    1530:	01110001 	tsteq	r1, r1
    1534:	00001331 	andeq	r1, r0, r1, lsr r3
    1538:	01828916 	orreq	r8, r2, r6, lsl r9
    153c:	31011101 	tstcc	r1, r1, lsl #2
    1540:	17000013 	smladne	r0, r3, r0, r0
    1544:	01018289 	smlabbeq	r1, r9, r2, r8
    1548:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    154c:	00133119 	andseq	r3, r3, r9, lsl r1
    1550:	00341800 	eorseq	r1, r4, r0, lsl #16
    1554:	0b3a0e03 	bleq	e84d68 <__Stack_Size+0xe84968>
    1558:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    155c:	00001702 	andeq	r1, r0, r2, lsl #14
    1560:	01828919 	orreq	r8, r2, r9, lsl r9
    1564:	95011100 	strls	r1, [r1, #-256]	; 0x100
    1568:	13311942 	teqne	r1, #1081344	; 0x108000
    156c:	0f1a0000 	svceq	0x001a0000
    1570:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1574:	1b000013 	blne	15c8 <__Stack_Size+0x11c8>
    1578:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    157c:	0b3a0e03 	bleq	e84d90 <__Stack_Size+0xe84990>
    1580:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1584:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1588:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    158c:	1c000019 	stcne	0, cr0, [r0], {25}
    1590:	13490101 	movtne	r0, #37121	; 0x9101
    1594:	00001301 	andeq	r1, r0, r1, lsl #6
    1598:	0000211d 	andeq	r2, r0, sp, lsl r1
    159c:	00341e00 	eorseq	r1, r4, r0, lsl #28
    15a0:	0b3a0e03 	bleq	e84db4 <__Stack_Size+0xe849b4>
    15a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    15a8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    15ac:	341f0000 	ldrcc	r0, [pc], #-0	; 15b4 <__Stack_Size+0x11b4>
    15b0:	3a0e0300 	bcc	3821b8 <__Stack_Size+0x381db8>
    15b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    15b8:	3c193f13 	ldccc	15, cr3, [r9], {19}
    15bc:	20000019 	andcs	r0, r0, r9, lsl r0
    15c0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    15c4:	0b3b0b3a 	bleq	ec42b4 <__Stack_Size+0xec3eb4>
    15c8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    15cc:	00001802 	andeq	r1, r0, r2, lsl #16
    15d0:	49002121 	stmdbmi	r0, {r0, r5, r8, sp}
    15d4:	00052f13 	andeq	r2, r5, r3, lsl pc
    15d8:	012e2200 			; <UNDEFINED> instruction: 0x012e2200
    15dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    15e0:	0b3b0b3a 	bleq	ec42d0 <__Stack_Size+0xec3ed0>
    15e4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    15e8:	00001301 	andeq	r1, r0, r1, lsl #6
    15ec:	49000523 	stmdbmi	r0, {r0, r1, r5, r8, sl}
    15f0:	24000013 	strcs	r0, [r0], #-19
    15f4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    15f8:	0b3a0e03 	bleq	e84e0c <__Stack_Size+0xe84a0c>
    15fc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1600:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    1604:	00001301 	andeq	r1, r0, r1, lsl #6
    1608:	3f012e25 	svccc	0x00012e25
    160c:	3a0e0319 	bcc	382278 <__Stack_Size+0x381e78>
    1610:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1614:	3c134919 	ldccc	9, cr4, [r3], {25}
    1618:	00000019 	andeq	r0, r0, r9, lsl r0
    161c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1620:	030b130e 	movweq	r1, #45838	; 0xb30e
    1624:	110e1b0e 	tstne	lr, lr, lsl #22
    1628:	10061201 	andne	r1, r6, r1, lsl #4
    162c:	02000017 	andeq	r0, r0, #23
    1630:	0b0b0024 	bleq	2c16c8 <__Stack_Size+0x2c12c8>
    1634:	0e030b3e 	vmoveq.16	d3[0], r0
    1638:	16030000 	strne	r0, [r3], -r0
    163c:	3a080300 	bcc	202244 <__Stack_Size+0x201e44>
    1640:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1644:	04000013 	streq	r0, [r0], #-19
    1648:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    164c:	0b3b0b3a 	bleq	ec433c <__Stack_Size+0xec3f3c>
    1650:	00001349 	andeq	r1, r0, r9, asr #6
    1654:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1658:	06000013 			; <UNDEFINED> instruction: 0x06000013
    165c:	13490101 	movtne	r0, #37121	; 0x9101
    1660:	00001301 	andeq	r1, r0, r1, lsl #6
    1664:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
    1668:	000b2f13 	andeq	r2, fp, r3, lsl pc
    166c:	01130800 	tsteq	r3, r0, lsl #16
    1670:	0b3a0b0b 	bleq	e842a4 <__Stack_Size+0xe83ea4>
    1674:	1301053b 	movwne	r0, #5435	; 0x153b
    1678:	0d090000 	stceq	0, cr0, [r9, #-0]
    167c:	3a080300 	bcc	202284 <__Stack_Size+0x201e84>
    1680:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1684:	000b3813 	andeq	r3, fp, r3, lsl r8
    1688:	000d0a00 	andeq	r0, sp, r0, lsl #20
    168c:	0b3a0e03 	bleq	e84ea0 <__Stack_Size+0xe84aa0>
    1690:	1349053b 	movtne	r0, #38203	; 0x953b
    1694:	00000b38 	andeq	r0, r0, r8, lsr fp
    1698:	0300160b 	movweq	r1, #1547	; 0x60b
    169c:	3b0b3a0e 	blcc	2cfedc <__Stack_Size+0x2cfadc>
    16a0:	00134905 	andseq	r4, r3, r5, lsl #18
    16a4:	01040c00 	tsteq	r4, r0, lsl #24
    16a8:	0b3a0b0b 	bleq	e842dc <__Stack_Size+0xe83edc>
    16ac:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    16b0:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
    16b4:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    16b8:	0e00000d 	cdpeq	0, 0, cr0, cr0, cr13, {0}
    16bc:	08030028 	stmdaeq	r3, {r3, r5}
    16c0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    16c4:	3f012e0f 	svccc	0x00012e0f
    16c8:	3a0e0319 	bcc	382334 <__Stack_Size+0x381f34>
    16cc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    16d0:	010b2019 	tsteq	fp, r9, lsl r0
    16d4:	10000013 	andne	r0, r0, r3, lsl r0
    16d8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    16dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16e0:	00001349 	andeq	r1, r0, r9, asr #6
    16e4:	3f012e11 	svccc	0x00012e11
    16e8:	3a0e0319 	bcc	382354 <__Stack_Size+0x381f54>
    16ec:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    16f0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    16f4:	97184006 	ldrls	r4, [r8, -r6]
    16f8:	13011942 	movwne	r1, #6466	; 0x1942
    16fc:	05120000 	ldreq	r0, [r2, #-0]
    1700:	3a0e0300 	bcc	382308 <__Stack_Size+0x381f08>
    1704:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1708:	00180213 	andseq	r0, r8, r3, lsl r2
    170c:	002e1300 	eoreq	r1, lr, r0, lsl #6
    1710:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1714:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1718:	13491927 	movtne	r1, #39207	; 0x9927
    171c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1720:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1724:	14000019 	strne	r0, [r0], #-25
    1728:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    172c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1730:	17021349 	strne	r1, [r2, -r9, asr #6]
    1734:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    1738:	11133101 	tstne	r3, r1, lsl #2
    173c:	40061201 	andmi	r1, r6, r1, lsl #4
    1740:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1744:	00001301 	andeq	r1, r0, r1, lsl #6
    1748:	31000516 	tstcc	r0, r6, lsl r5
    174c:	00180213 	andseq	r0, r8, r3, lsl r2
    1750:	010b1700 	tsteq	fp, r0, lsl #14
    1754:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1758:	05180000 	ldreq	r0, [r8, #-0]
    175c:	02133100 	andseq	r3, r3, #0, 2
    1760:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    1764:	00018289 	andeq	r8, r1, r9, lsl #5
    1768:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    176c:	00133119 	andseq	r3, r3, r9, lsl r1
    1770:	82891a00 	addhi	r1, r9, #0, 20
    1774:	01110101 	tsteq	r1, r1, lsl #2
    1778:	13011331 	movwne	r1, #4913	; 0x1331
    177c:	8a1b0000 	bhi	6c1784 <__Stack_Size+0x6c1384>
    1780:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1784:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1788:	891c0000 	ldmdbhi	ip, {}	; <UNPREDICTABLE>
    178c:	11010182 	smlabbne	r1, r2, r1, r0
    1790:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1794:	00001331 	andeq	r1, r0, r1, lsr r3
    1798:	0182891d 	orreq	r8, r2, sp, lsl r9
    179c:	31011100 	mrscc	r1, (UNDEF: 17)
    17a0:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    17a4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    17a8:	0b3b0b3a 	bleq	ec4498 <__Stack_Size+0xec4098>
    17ac:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    17b0:	00001802 	andeq	r1, r0, r2, lsl #16
    17b4:	4900261f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r9, sl, sp}
    17b8:	20000013 	andcs	r0, r0, r3, lsl r0
    17bc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    17c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    17c4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    17c8:	00001802 	andeq	r1, r0, r2, lsl #16
    17cc:	0b000f21 	bleq	5458 <__Stack_Size+0x5058>
    17d0:	0013490b 	andseq	r4, r3, fp, lsl #18
    17d4:	012e2200 			; <UNDEFINED> instruction: 0x012e2200
    17d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    17dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    17e0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    17e4:	00001301 	andeq	r1, r0, r1, lsl #6
    17e8:	49000523 	stmdbmi	r0, {r0, r1, r5, r8, sl}
    17ec:	24000013 	strcs	r0, [r0], #-19
    17f0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    17f4:	0b3a0e03 	bleq	e85008 <__Stack_Size+0xe84c08>
    17f8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    17fc:	0000193c 	andeq	r1, r0, ip, lsr r9
    1800:	01110100 	tsteq	r1, r0, lsl #2
    1804:	0b130e25 	bleq	4c50a0 <__Stack_Size+0x4c4ca0>
    1808:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    180c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1810:	00001710 	andeq	r1, r0, r0, lsl r7
    1814:	03001602 	movweq	r1, #1538	; 0x602
    1818:	3b0b3a08 	blcc	2d0040 <__Stack_Size+0x2cfc40>
    181c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1820:	00240300 	eoreq	r0, r4, r0, lsl #6
    1824:	0b3e0b0b 	bleq	f84458 <__Stack_Size+0xf84058>
    1828:	00000e03 	andeq	r0, r0, r3, lsl #28
    182c:	03001604 	movweq	r1, #1540	; 0x604
    1830:	3b0b3a0e 	blcc	2d0070 <__Stack_Size+0x2cfc70>
    1834:	0013490b 	andseq	r4, r3, fp, lsl #18
    1838:	00350500 	eorseq	r0, r5, r0, lsl #10
    183c:	00001349 	andeq	r1, r0, r9, asr #6
    1840:	0b010406 	bleq	42860 <__Stack_Size+0x42460>
    1844:	3b0b3a0b 	blcc	2d0078 <__Stack_Size+0x2cfc78>
    1848:	0013010b 	andseq	r0, r3, fp, lsl #2
    184c:	00280700 	eoreq	r0, r8, r0, lsl #14
    1850:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1854:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1858:	1c080300 	stcne	3, cr0, [r8], {-0}
    185c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1860:	0b0b0113 	bleq	2c1cb4 <__Stack_Size+0x2c18b4>
    1864:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1868:	00001301 	andeq	r1, r0, r1, lsl #6
    186c:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1870:	3b0b3a08 	blcc	2d0098 <__Stack_Size+0x2cfc98>
    1874:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1878:	0b00000b 	bleq	18ac <__Stack_Size+0x14ac>
    187c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1880:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1884:	0b381349 	bleq	e065b0 <__Stack_Size+0xe061b0>
    1888:	160c0000 	strne	r0, [ip], -r0
    188c:	3a0e0300 	bcc	382494 <__Stack_Size+0x382094>
    1890:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1894:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1898:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    189c:	0b3a0e03 	bleq	e850b0 <__Stack_Size+0xe84cb0>
    18a0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    18a4:	00000b20 	andeq	r0, r0, r0, lsr #22
    18a8:	3f012e0e 	svccc	0x00012e0e
    18ac:	3a0e0319 	bcc	382518 <__Stack_Size+0x382118>
    18b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    18b4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    18b8:	97184006 	ldrls	r4, [r8, -r6]
    18bc:	13011942 	movwne	r1, #6466	; 0x1942
    18c0:	050f0000 	streq	r0, [pc, #-0]	; 18c8 <__Stack_Size+0x14c8>
    18c4:	3a080300 	bcc	2024cc <__Stack_Size+0x2020cc>
    18c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    18cc:	00170213 	andseq	r0, r7, r3, lsl r2
    18d0:	002e1000 	eoreq	r1, lr, r0
    18d4:	01111331 	tsteq	r1, r1, lsr r3
    18d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    18dc:	00194297 	mulseq	r9, r7, r2
    18e0:	00341100 	eorseq	r1, r4, r0, lsl #2
    18e4:	0b3a0e03 	bleq	e850f8 <__Stack_Size+0xe84cf8>
    18e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    18ec:	00001702 	andeq	r1, r0, r2, lsl #14
    18f0:	3f002e12 	svccc	0x00002e12
    18f4:	3a0e0319 	bcc	382560 <__Stack_Size+0x382160>
    18f8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    18fc:	11134919 	tstne	r3, r9, lsl r9
    1900:	40061201 	andmi	r1, r6, r1, lsl #4
    1904:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1908:	1d130000 	ldcne	0, cr0, [r3, #-0]
    190c:	11133100 	tstne	r3, r0, lsl #2
    1910:	58061201 	stmdapl	r6, {r0, r9, ip}
    1914:	0005590b 	andeq	r5, r5, fp, lsl #18
    1918:	82891400 	addhi	r1, r9, #0, 8
    191c:	01110101 	tsteq	r1, r1, lsl #2
    1920:	13011331 	movwne	r1, #4913	; 0x1331
    1924:	8a150000 	bhi	54192c <__Stack_Size+0x54152c>
    1928:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    192c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1930:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
    1934:	11000182 	smlabbne	r0, r2, r1, r0
    1938:	00133101 	andseq	r3, r3, r1, lsl #2
    193c:	82891700 	addhi	r1, r9, #0, 14
    1940:	01110101 	tsteq	r1, r1, lsl #2
    1944:	00001331 	andeq	r1, r0, r1, lsr r3
    1948:	3f012e18 	svccc	0x00012e18
    194c:	3a0e0319 	bcc	3825b8 <__Stack_Size+0x3821b8>
    1950:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1954:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1958:	97184006 	ldrls	r4, [r8, -r6]
    195c:	13011942 	movwne	r1, #6466	; 0x1942
    1960:	34190000 	ldrcc	r0, [r9], #-0
    1964:	3a080300 	bcc	20256c <__Stack_Size+0x20216c>
    1968:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    196c:	00170213 	andseq	r0, r7, r3, lsl r2
    1970:	00241a00 	eoreq	r1, r4, r0, lsl #20
    1974:	0b3e0b0b 	bleq	f845a8 <__Stack_Size+0xf841a8>
    1978:	00000803 	andeq	r0, r0, r3, lsl #16
    197c:	4901011b 	stmdbmi	r1, {r0, r1, r3, r4, r8}
    1980:	00130113 	andseq	r0, r3, r3, lsl r1
    1984:	00211c00 	eoreq	r1, r1, r0, lsl #24
    1988:	341d0000 	ldrcc	r0, [sp], #-0
    198c:	3a0e0300 	bcc	382594 <__Stack_Size+0x382194>
    1990:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1994:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1998:	1e000019 	mcrne	0, 0, r0, cr0, cr9, {0}
    199c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    19a0:	0b3b0b3a 	bleq	ec4690 <__Stack_Size+0xec4290>
    19a4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    19a8:	00001802 	andeq	r1, r0, r2, lsl #16
    19ac:	4900211f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r8, sp}
    19b0:	000b2f13 	andeq	r2, fp, r3, lsl pc
    19b4:	012e2000 			; <UNDEFINED> instruction: 0x012e2000
    19b8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    19bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    19c0:	13491927 	movtne	r1, #39207	; 0x9927
    19c4:	1301193c 	movwne	r1, #6460	; 0x193c
    19c8:	05210000 	streq	r0, [r1, #-0]!
    19cc:	00134900 	andseq	r4, r3, r0, lsl #18
    19d0:	000f2200 	andeq	r2, pc, r0, lsl #4
    19d4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    19d8:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
    19dc:	03193f01 	tsteq	r9, #1, 30
    19e0:	3b0b3a0e 	blcc	2d0220 <__Stack_Size+0x2cfe20>
    19e4:	3c19270b 	ldccc	7, cr2, [r9], {11}
    19e8:	00130119 	andseq	r0, r3, r9, lsl r1
    19ec:	012e2400 			; <UNDEFINED> instruction: 0x012e2400
    19f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    19f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    19f8:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    19fc:	00001301 	andeq	r1, r0, r1, lsl #6
    1a00:	3f012e25 	svccc	0x00012e25
    1a04:	3a0e0319 	bcc	382670 <__Stack_Size+0x382270>
    1a08:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1a0c:	00193c19 	andseq	r3, r9, r9, lsl ip
    1a10:	11010000 	mrsne	r0, (UNDEF: 1)
    1a14:	130e2501 	movwne	r2, #58625	; 0xe501
    1a18:	1b0e030b 	blne	38264c <__Stack_Size+0x38224c>
    1a1c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1a20:	00171006 	andseq	r1, r7, r6
    1a24:	00240200 	eoreq	r0, r4, r0, lsl #4
    1a28:	0b3e0b0b 	bleq	f8465c <__Stack_Size+0xf8425c>
    1a2c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1a30:	03001603 	movweq	r1, #1539	; 0x603
    1a34:	3b0b3a08 	blcc	2d025c <__Stack_Size+0x2cfe5c>
    1a38:	0013490b 	andseq	r4, r3, fp, lsl #18
    1a3c:	00160400 	andseq	r0, r6, r0, lsl #8
    1a40:	0b3a0e03 	bleq	e85254 <__Stack_Size+0xe84e54>
    1a44:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a48:	35050000 	strcc	r0, [r5, #-0]
    1a4c:	00134900 	andseq	r4, r3, r0, lsl #18
    1a50:	01040600 	tsteq	r4, r0, lsl #12
    1a54:	0b3a0b0b 	bleq	e84688 <__Stack_Size+0xe84288>
    1a58:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1a5c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1a60:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1a64:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1a68:	08030028 	stmdaeq	r3, {r3, r5}
    1a6c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1a70:	0b011309 	bleq	4669c <__Stack_Size+0x4629c>
    1a74:	3b0b3a0b 	blcc	2d02a8 <__Stack_Size+0x2cfea8>
    1a78:	0013010b 	andseq	r0, r3, fp, lsl #2
    1a7c:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1a80:	0b3a0803 	bleq	e83a94 <__Stack_Size+0xe83694>
    1a84:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a88:	00000b38 	andeq	r0, r0, r8, lsr fp
    1a8c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1a90:	3b0b3a0e 	blcc	2d02d0 <__Stack_Size+0x2cfed0>
    1a94:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1a98:	0c00000b 	stceq	0, cr0, [r0], {11}
    1a9c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1aa0:	0b3a0e03 	bleq	e852b4 <__Stack_Size+0xe84eb4>
    1aa4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1aa8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1aac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1ab0:	00130119 	andseq	r0, r3, r9, lsl r1
    1ab4:	00050d00 	andeq	r0, r5, r0, lsl #26
    1ab8:	0b3a0e03 	bleq	e852cc <__Stack_Size+0xe84ecc>
    1abc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ac0:	00001702 	andeq	r1, r0, r2, lsl #14
    1ac4:	0182890e 	orreq	r8, r2, lr, lsl #18
    1ac8:	31011101 	tstcc	r1, r1, lsl #2
    1acc:	00130113 	andseq	r0, r3, r3, lsl r1
    1ad0:	828a0f00 	addhi	r0, sl, #0, 30
    1ad4:	18020001 	stmdane	r2, {r0}
    1ad8:	00184291 	mulseq	r8, r1, r2
    1adc:	82891000 	addhi	r1, r9, #0
    1ae0:	01110101 	tsteq	r1, r1, lsl #2
    1ae4:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1ae8:	11000013 	tstne	r0, r3, lsl r0
    1aec:	0b0b000f 	bleq	2c1b30 <__Stack_Size+0x2c1730>
    1af0:	00001349 	andeq	r1, r0, r9, asr #6
    1af4:	03000512 	movweq	r0, #1298	; 0x512
    1af8:	3b0b3a0e 	blcc	2d0338 <__Stack_Size+0x2cff38>
    1afc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b00:	13000018 	movwne	r0, #24
    1b04:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1b08:	0b3b0b3a 	bleq	ec47f8 <__Stack_Size+0xec43f8>
    1b0c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1b10:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    1b14:	03193f01 	tsteq	r9, #1, 30
    1b18:	3b0b3a0e 	blcc	2d0358 <__Stack_Size+0x2cff58>
    1b1c:	11192705 	tstne	r9, r5, lsl #14
    1b20:	40061201 	andmi	r1, r6, r1, lsl #4
    1b24:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b28:	00001301 	andeq	r1, r0, r1, lsl #6
    1b2c:	03000515 	movweq	r0, #1301	; 0x515
    1b30:	3b0b3a0e 	blcc	2d0370 <__Stack_Size+0x2cff70>
    1b34:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1b38:	16000018 			; <UNDEFINED> instruction: 0x16000018
    1b3c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1b40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b44:	17021349 	strne	r1, [r2, -r9, asr #6]
    1b48:	34170000 	ldrcc	r0, [r7], #-0
    1b4c:	3a0e0300 	bcc	382754 <__Stack_Size+0x382354>
    1b50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b54:	00170213 	andseq	r0, r7, r3, lsl r2
    1b58:	012e1800 			; <UNDEFINED> instruction: 0x012e1800
    1b5c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1b60:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b64:	13491927 	movtne	r1, #39207	; 0x9927
    1b68:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1b6c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1b70:	00130119 	andseq	r0, r3, r9, lsl r1
    1b74:	002e1900 	eoreq	r1, lr, r0, lsl #18
    1b78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1b7c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b80:	13491927 	movtne	r1, #39207	; 0x9927
    1b84:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1b88:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1b8c:	1a000019 	bne	1bf8 <__Stack_Size+0x17f8>
    1b90:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1b94:	0b3a0e03 	bleq	e853a8 <__Stack_Size+0xe84fa8>
    1b98:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1b9c:	0000193c 	andeq	r1, r0, ip, lsr r9
    1ba0:	4900051b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sl}
    1ba4:	00000013 	andeq	r0, r0, r3, lsl r0
    1ba8:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1bac:	030b130e 	movweq	r1, #45838	; 0xb30e
    1bb0:	110e1b0e 	tstne	lr, lr, lsl #22
    1bb4:	10061201 	andne	r1, r6, r1, lsl #4
    1bb8:	02000017 	andeq	r0, r0, #23
    1bbc:	0b0b0024 	bleq	2c1c54 <__Stack_Size+0x2c1854>
    1bc0:	0e030b3e 	vmoveq.16	d3[0], r0
    1bc4:	16030000 	strne	r0, [r3], -r0
    1bc8:	3a080300 	bcc	2027d0 <__Stack_Size+0x2023d0>
    1bcc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bd0:	04000013 	streq	r0, [r0], #-19
    1bd4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1bd8:	0b3b0b3a 	bleq	ec48c8 <__Stack_Size+0xec44c8>
    1bdc:	00001349 	andeq	r1, r0, r9, asr #6
    1be0:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1be4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1be8:	0b0b0104 	bleq	2c2000 <__Stack_Size+0x2c1c00>
    1bec:	0b3b0b3a 	bleq	ec48dc <__Stack_Size+0xec44dc>
    1bf0:	00001301 	andeq	r1, r0, r1, lsl #6
    1bf4:	03002807 	movweq	r2, #2055	; 0x807
    1bf8:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1bfc:	00280800 	eoreq	r0, r8, r0, lsl #16
    1c00:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1c04:	13090000 	movwne	r0, #36864	; 0x9000
    1c08:	3a0b0b01 	bcc	2c4814 <__Stack_Size+0x2c4414>
    1c0c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1c10:	0a000013 	beq	1c64 <__Stack_Size+0x1864>
    1c14:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1c18:	0b3b0b3a 	bleq	ec4908 <__Stack_Size+0xec4508>
    1c1c:	0b381349 	bleq	e06948 <__Stack_Size+0xe06548>
    1c20:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1c24:	3a080300 	bcc	20282c <__Stack_Size+0x20242c>
    1c28:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c2c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c30:	01010c00 	tsteq	r1, r0, lsl #24
    1c34:	13011349 	movwne	r1, #4937	; 0x1349
    1c38:	210d0000 	mrscs	r0, (UNDEF: 13)
    1c3c:	2f134900 	svccs	0x00134900
    1c40:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1c44:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1c48:	0b3a0e03 	bleq	e8545c <__Stack_Size+0xe8505c>
    1c4c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1c50:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c54:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1c58:	00130119 	andseq	r0, r3, r9, lsl r1
    1c5c:	82890f00 	addhi	r0, r9, #0, 30
    1c60:	01110101 	tsteq	r1, r1, lsl #2
    1c64:	13011331 	movwne	r1, #4913	; 0x1331
    1c68:	8a100000 	bhi	401c70 <__Stack_Size+0x401870>
    1c6c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1c70:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1c74:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    1c78:	11010182 	smlabbne	r1, r2, r1, r0
    1c7c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1c80:	00001331 	andeq	r1, r0, r1, lsr r3
    1c84:	03000512 	movweq	r0, #1298	; 0x512
    1c88:	3b0b3a0e 	blcc	2d04c8 <__Stack_Size+0x2d00c8>
    1c8c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1c90:	13000018 	movwne	r0, #24
    1c94:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1c98:	0b3b0b3a 	bleq	ec4988 <__Stack_Size+0xec4588>
    1c9c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1ca0:	34140000 	ldrcc	r0, [r4], #-0
    1ca4:	3a0e0300 	bcc	3828ac <__Stack_Size+0x3824ac>
    1ca8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cac:	00170213 	andseq	r0, r7, r3, lsl r2
    1cb0:	012e1500 			; <UNDEFINED> instruction: 0x012e1500
    1cb4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1cb8:	0b3b0b3a 	bleq	ec49a8 <__Stack_Size+0xec45a8>
    1cbc:	13491927 	movtne	r1, #39207	; 0x9927
    1cc0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1cc4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1cc8:	00130119 	andseq	r0, r3, r9, lsl r1
    1ccc:	002e1600 	eoreq	r1, lr, r0, lsl #12
    1cd0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1cd4:	0b3b0b3a 	bleq	ec49c4 <__Stack_Size+0xec45c4>
    1cd8:	13491927 	movtne	r1, #39207	; 0x9927
    1cdc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1ce0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1ce4:	17000019 	smladne	r0, r9, r0, r0
    1ce8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1cec:	0b3a0e03 	bleq	e85500 <__Stack_Size+0xe85100>
    1cf0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1cf4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1cf8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1cfc:	18000019 	stmdane	r0, {r0, r3, r4}
    1d00:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1d04:	0b3a0e03 	bleq	e85518 <__Stack_Size+0xe85118>
    1d08:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1d0c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1d10:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1d14:	19000019 	stmdbne	r0, {r0, r3, r4}
    1d18:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1d1c:	0b3a0e03 	bleq	e85530 <__Stack_Size+0xe85130>
    1d20:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1d24:	0000193c 	andeq	r1, r0, ip, lsr r9
    1d28:	4900051a 	stmdbmi	r0, {r1, r3, r4, r8, sl}
    1d2c:	00000013 	andeq	r0, r0, r3, lsl r0
    1d30:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1d34:	030b130e 	movweq	r1, #45838	; 0xb30e
    1d38:	110e1b0e 	tstne	lr, lr, lsl #22
    1d3c:	10061201 	andne	r1, r6, r1, lsl #4
    1d40:	02000017 	andeq	r0, r0, #23
    1d44:	0b0b0024 	bleq	2c1ddc <__Stack_Size+0x2c19dc>
    1d48:	0e030b3e 	vmoveq.16	d3[0], r0
    1d4c:	16030000 	strne	r0, [r3], -r0
    1d50:	3a080300 	bcc	202958 <__Stack_Size+0x202558>
    1d54:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d58:	04000013 	streq	r0, [r0], #-19
    1d5c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1d60:	0b3b0b3a 	bleq	ec4a50 <__Stack_Size+0xec4650>
    1d64:	00001349 	andeq	r1, r0, r9, asr #6
    1d68:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1d6c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1d70:	0b0b0104 	bleq	2c2188 <__Stack_Size+0x2c1d88>
    1d74:	0b3b0b3a 	bleq	ec4a64 <__Stack_Size+0xec4664>
    1d78:	00001301 	andeq	r1, r0, r1, lsl #6
    1d7c:	03002807 	movweq	r2, #2055	; 0x807
    1d80:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1d84:	00280800 	eoreq	r0, r8, r0, lsl #16
    1d88:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1d8c:	13090000 	movwne	r0, #36864	; 0x9000
    1d90:	3a0b0b01 	bcc	2c499c <__Stack_Size+0x2c459c>
    1d94:	01053b0b 	tsteq	r5, fp, lsl #22
    1d98:	0a000013 	beq	1dec <__Stack_Size+0x19ec>
    1d9c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1da0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1da4:	0b381349 	bleq	e06ad0 <__Stack_Size+0xe066d0>
    1da8:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1dac:	3a0e0300 	bcc	3829b4 <__Stack_Size+0x3825b4>
    1db0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1db4:	000b3813 	andeq	r3, fp, r3, lsl r8
    1db8:	00160c00 	andseq	r0, r6, r0, lsl #24
    1dbc:	0b3a0e03 	bleq	e855d0 <__Stack_Size+0xe851d0>
    1dc0:	1349053b 	movtne	r0, #38203	; 0x953b
    1dc4:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    1dc8:	03193f01 	tsteq	r9, #1, 30
    1dcc:	3b0b3a0e 	blcc	2d060c <__Stack_Size+0x2d020c>
    1dd0:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1dd4:	010b2013 	tsteq	fp, r3, lsl r0
    1dd8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1ddc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1de0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1de4:	00001349 	andeq	r1, r0, r9, asr #6
    1de8:	3f012e0f 	svccc	0x00012e0f
    1dec:	3a0e0319 	bcc	382a58 <__Stack_Size+0x382658>
    1df0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1df4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1df8:	97184006 	ldrls	r4, [r8, -r6]
    1dfc:	13011942 	movwne	r1, #6466	; 0x1942
    1e00:	05100000 	ldreq	r0, [r0, #-0]
    1e04:	3a0e0300 	bcc	382a0c <__Stack_Size+0x38260c>
    1e08:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e0c:	00170213 	andseq	r0, r7, r3, lsl r2
    1e10:	002e1100 	eoreq	r1, lr, r0, lsl #2
    1e14:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1e18:	0b3b0b3a 	bleq	ec4b08 <__Stack_Size+0xec4708>
    1e1c:	01111927 	tsteq	r1, r7, lsr #18
    1e20:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1e24:	00194297 	mulseq	r9, r7, r2
    1e28:	002e1200 	eoreq	r1, lr, r0, lsl #4
    1e2c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1e30:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1e34:	13491927 	movtne	r1, #39207	; 0x9927
    1e38:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1e3c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1e40:	13000019 	movwne	r0, #25
    1e44:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1e48:	0b3a0e03 	bleq	e8565c <__Stack_Size+0xe8525c>
    1e4c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1e50:	01111349 	tsteq	r1, r9, asr #6
    1e54:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1e58:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1e5c:	14000013 	strne	r0, [r0], #-19
    1e60:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e64:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1e68:	17021349 	strne	r1, [r2, -r9, asr #6]
    1e6c:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    1e70:	03193f01 	tsteq	r9, #1, 30
    1e74:	3b0b3a0e 	blcc	2d06b4 <__Stack_Size+0x2d02b4>
    1e78:	11192705 	tstne	r9, r5, lsl #14
    1e7c:	40061201 	andmi	r1, r6, r1, lsl #4
    1e80:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1e84:	00001301 	andeq	r1, r0, r1, lsl #6
    1e88:	03000516 	movweq	r0, #1302	; 0x516
    1e8c:	3b0b3a0e 	blcc	2d06cc <__Stack_Size+0x2d02cc>
    1e90:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1e94:	17000017 	smladne	r0, r7, r0, r0
    1e98:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1e9c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1ea0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1ea4:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    1ea8:	11133101 	tstne	r3, r1, lsl #2
    1eac:	40061201 	andmi	r1, r6, r1, lsl #4
    1eb0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1eb4:	00001301 	andeq	r1, r0, r1, lsl #6
    1eb8:	31003419 	tstcc	r0, r9, lsl r4
    1ebc:	00170213 	andseq	r0, r7, r3, lsl r2
    1ec0:	010b1a00 	tsteq	fp, r0, lsl #20
    1ec4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1ec8:	341b0000 	ldrcc	r0, [fp], #-0
    1ecc:	00133100 	andseq	r3, r3, r0, lsl #2
    1ed0:	012e1c00 			; <UNDEFINED> instruction: 0x012e1c00
    1ed4:	0b3a0e03 	bleq	e856e8 <__Stack_Size+0xe852e8>
    1ed8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1edc:	13010b20 	movwne	r0, #6944	; 0x1b20
    1ee0:	341d0000 	ldrcc	r0, [sp], #-0
    1ee4:	3a080300 	bcc	202aec <__Stack_Size+0x2026ec>
    1ee8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1eec:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1ef0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1ef4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1ef8:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    1efc:	00001301 	andeq	r1, r0, r1, lsl #6
    1f00:	3100341f 	tstcc	r0, pc, lsl r4
    1f04:	00180213 	andseq	r0, r8, r3, lsl r2
    1f08:	82892000 	addhi	r2, r9, #0
    1f0c:	01110001 	tsteq	r1, r1
    1f10:	00001331 	andeq	r1, r0, r1, lsr r3
    1f14:	3f012e21 	svccc	0x00012e21
    1f18:	3a0e0319 	bcc	382b84 <__Stack_Size+0x382784>
    1f1c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1f20:	11134919 	tstne	r3, r9, lsl r9
    1f24:	40061201 	andmi	r1, r6, r1, lsl #4
    1f28:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1f2c:	00001301 	andeq	r1, r0, r1, lsl #6
    1f30:	03003422 	movweq	r3, #1058	; 0x422
    1f34:	3b0b3a0e 	blcc	2d0774 <__Stack_Size+0x2d0374>
    1f38:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1f3c:	23000017 	movwcs	r0, #23
    1f40:	01018289 	smlabbeq	r1, r9, r2, r8
    1f44:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1f48:	00001301 	andeq	r1, r0, r1, lsl #6
    1f4c:	01828a24 	orreq	r8, r2, r4, lsr #20
    1f50:	91180200 	tstls	r8, r0, lsl #4
    1f54:	00001842 	andeq	r1, r0, r2, asr #16
    1f58:	01828925 	orreq	r8, r2, r5, lsr #18
    1f5c:	31011101 	tstcc	r1, r1, lsl #2
    1f60:	26000013 			; <UNDEFINED> instruction: 0x26000013
    1f64:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1f68:	0b3a0e03 	bleq	e8577c <__Stack_Size+0xe8537c>
    1f6c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1f70:	01111349 	tsteq	r1, r9, asr #6
    1f74:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1f78:	00194297 	mulseq	r9, r7, r2
    1f7c:	11010000 	mrsne	r0, (UNDEF: 1)
    1f80:	130e2501 	movwne	r2, #58625	; 0xe501
    1f84:	1b0e030b 	blne	382bb8 <__Stack_Size+0x3827b8>
    1f88:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1f8c:	00171006 	andseq	r1, r7, r6
    1f90:	00240200 	eoreq	r0, r4, r0, lsl #4
    1f94:	0b3e0b0b 	bleq	f84bc8 <__Stack_Size+0xf847c8>
    1f98:	00000e03 	andeq	r0, r0, r3, lsl #28
    1f9c:	03001603 	movweq	r1, #1539	; 0x603
    1fa0:	3b0b3a08 	blcc	2d07c8 <__Stack_Size+0x2d03c8>
    1fa4:	0013490b 	andseq	r4, r3, fp, lsl #18
    1fa8:	00160400 	andseq	r0, r6, r0, lsl #8
    1fac:	0b3a0e03 	bleq	e857c0 <__Stack_Size+0xe853c0>
    1fb0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1fb4:	35050000 	strcc	r0, [r5, #-0]
    1fb8:	00134900 	andseq	r4, r3, r0, lsl #18
    1fbc:	01040600 	tsteq	r4, r0, lsl #12
    1fc0:	0b3a0b0b 	bleq	e84bf4 <__Stack_Size+0xe847f4>
    1fc4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1fc8:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1fcc:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1fd0:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1fd4:	0b0b0113 	bleq	2c2428 <__Stack_Size+0x2c2028>
    1fd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1fdc:	00001301 	andeq	r1, r0, r1, lsl #6
    1fe0:	03000d09 	movweq	r0, #3337	; 0xd09
    1fe4:	3b0b3a08 	blcc	2d080c <__Stack_Size+0x2d040c>
    1fe8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1fec:	0a00000b 	beq	2020 <__Stack_Size+0x1c20>
    1ff0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1ff4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1ff8:	0b381349 	bleq	e06d24 <__Stack_Size+0xe06924>
    1ffc:	160b0000 	strne	r0, [fp], -r0
    2000:	3a0e0300 	bcc	382c08 <__Stack_Size+0x382808>
    2004:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2008:	0c000013 	stceq	0, cr0, [r0], {19}
    200c:	13490101 	movtne	r0, #37121	; 0x9101
    2010:	00001301 	andeq	r1, r0, r1, lsl #6
    2014:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
    2018:	000b2f13 	andeq	r2, fp, r3, lsl pc
    201c:	01130e00 	tsteq	r3, r0, lsl #28
    2020:	0b3a0b0b 	bleq	e84c54 <__Stack_Size+0xe84854>
    2024:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2028:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 2030 <__Stack_Size+0x1c30>
    202c:	3a0e0300 	bcc	382c34 <__Stack_Size+0x382834>
    2030:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2034:	000b3813 	andeq	r3, fp, r3, lsl r8
    2038:	012e1000 			; <UNDEFINED> instruction: 0x012e1000
    203c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2040:	0b3b0b3a 	bleq	ec4d30 <__Stack_Size+0xec4930>
    2044:	01111927 	tsteq	r1, r7, lsr #18
    2048:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    204c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2050:	11000013 	tstne	r0, r3, lsl r0
    2054:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2058:	0b3b0b3a 	bleq	ec4d48 <__Stack_Size+0xec4948>
    205c:	17021349 	strne	r1, [r2, -r9, asr #6]
    2060:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
    2064:	11010182 	smlabbne	r1, r2, r1, r0
    2068:	01133101 	tsteq	r3, r1, lsl #2
    206c:	13000013 	movwne	r0, #19
    2070:	0001828a 	andeq	r8, r1, sl, lsl #5
    2074:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    2078:	14000018 	strne	r0, [r0], #-24
    207c:	01018289 	smlabbeq	r1, r9, r2, r8
    2080:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    2084:	00133119 	andseq	r3, r3, r9, lsl r1
    2088:	000f1500 	andeq	r1, pc, r0, lsl #10
    208c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2090:	05160000 	ldreq	r0, [r6, #-0]
    2094:	3a0e0300 	bcc	382c9c <__Stack_Size+0x38289c>
    2098:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    209c:	00180213 	andseq	r0, r8, r3, lsl r2
    20a0:	00341700 	eorseq	r1, r4, r0, lsl #14
    20a4:	0b3a0e03 	bleq	e858b8 <__Stack_Size+0xe854b8>
    20a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20ac:	00001702 	andeq	r1, r0, r2, lsl #14
    20b0:	03003418 	movweq	r3, #1048	; 0x418
    20b4:	3b0b3a08 	blcc	2d08dc <__Stack_Size+0x2d04dc>
    20b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    20bc:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    20c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    20c4:	0b3a0e03 	bleq	e858d8 <__Stack_Size+0xe854d8>
    20c8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    20cc:	01111349 	tsteq	r1, r9, asr #6
    20d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    20d4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    20d8:	1a000013 	bne	212c <__Stack_Size+0x1d2c>
    20dc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    20e0:	0b3a0e03 	bleq	e858f4 <__Stack_Size+0xe854f4>
    20e4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    20e8:	01111349 	tsteq	r1, r9, asr #6
    20ec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    20f0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    20f4:	1b000013 	blne	2148 <__Stack_Size+0x1d48>
    20f8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    20fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2100:	17021349 	strne	r1, [r2, -r9, asr #6]
    2104:	051c0000 	ldreq	r0, [ip, #-0]
    2108:	3a0e0300 	bcc	382d10 <__Stack_Size+0x382910>
    210c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2110:	00180213 	andseq	r0, r8, r3, lsl r2
    2114:	00341d00 	eorseq	r1, r4, r0, lsl #26
    2118:	0b3a0e03 	bleq	e8592c <__Stack_Size+0xe8552c>
    211c:	1349053b 	movtne	r0, #38203	; 0x953b
    2120:	00001702 	andeq	r1, r0, r2, lsl #14
    2124:	3f012e1e 	svccc	0x00012e1e
    2128:	3a0e0319 	bcc	382d94 <__Stack_Size+0x382994>
    212c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2130:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2134:	97184006 	ldrls	r4, [r8, -r6]
    2138:	13011942 	movwne	r1, #6466	; 0x1942
    213c:	341f0000 	ldrcc	r0, [pc], #-0	; 2144 <__Stack_Size+0x1d44>
    2140:	3a080300 	bcc	202d48 <__Stack_Size+0x202948>
    2144:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2148:	00170213 	andseq	r0, r7, r3, lsl r2
    214c:	012e2000 			; <UNDEFINED> instruction: 0x012e2000
    2150:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2154:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2158:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    215c:	05210000 	streq	r0, [r1, #-0]!
    2160:	00134900 	andseq	r4, r3, r0, lsl #18
    2164:	11010000 	mrsne	r0, (UNDEF: 1)
    2168:	130e2501 	movwne	r2, #58625	; 0xe501
    216c:	1b0e030b 	blne	382da0 <__Stack_Size+0x3829a0>
    2170:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    2174:	00171006 	andseq	r1, r7, r6
    2178:	00240200 	eoreq	r0, r4, r0, lsl #4
    217c:	0b3e0b0b 	bleq	f84db0 <__Stack_Size+0xf849b0>
    2180:	00000e03 	andeq	r0, r0, r3, lsl #28
    2184:	03001603 	movweq	r1, #1539	; 0x603
    2188:	3b0b3a08 	blcc	2d09b0 <__Stack_Size+0x2d05b0>
    218c:	0013490b 	andseq	r4, r3, fp, lsl #18
    2190:	00160400 	andseq	r0, r6, r0, lsl #8
    2194:	0b3a0e03 	bleq	e859a8 <__Stack_Size+0xe855a8>
    2198:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    219c:	35050000 	strcc	r0, [r5, #-0]
    21a0:	00134900 	andseq	r4, r3, r0, lsl #18
    21a4:	00260600 	eoreq	r0, r6, r0, lsl #12
    21a8:	00001349 	andeq	r1, r0, r9, asr #6
    21ac:	0b010407 	bleq	431d0 <__Stack_Size+0x42dd0>
    21b0:	3b0b3a0b 	blcc	2d09e4 <__Stack_Size+0x2d05e4>
    21b4:	0013010b 	andseq	r0, r3, fp, lsl #2
    21b8:	00280800 	eoreq	r0, r8, r0, lsl #16
    21bc:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    21c0:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    21c4:	1c080300 	stcne	3, cr0, [r8], {-0}
    21c8:	0a00000d 	beq	2204 <__Stack_Size+0x1e04>
    21cc:	050b0113 	streq	r0, [fp, #-275]	; 0x113
    21d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21d4:	00001301 	andeq	r1, r0, r1, lsl #6
    21d8:	03000d0b 	movweq	r0, #3339	; 0xd0b
    21dc:	3b0b3a0e 	blcc	2d0a1c <__Stack_Size+0x2d061c>
    21e0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    21e4:	0c00000b 	stceq	0, cr0, [r0], {11}
    21e8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    21ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21f0:	05381349 	ldreq	r1, [r8, #-841]!	; 0x349
    21f4:	0d0d0000 	stceq	0, cr0, [sp, #-0]
    21f8:	3a080300 	bcc	202e00 <__Stack_Size+0x202a00>
    21fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2200:	00053813 	andeq	r3, r5, r3, lsl r8
    2204:	01010e00 	tsteq	r1, r0, lsl #28
    2208:	13011349 	movwne	r1, #4937	; 0x1349
    220c:	210f0000 	mrscs	r0, CPSR
    2210:	2f134900 	svccs	0x00134900
    2214:	1000000b 	andne	r0, r0, fp
    2218:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    221c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2220:	00001349 	andeq	r1, r0, r9, asr #6
    2224:	0b011311 	bleq	46e70 <__Stack_Size+0x46a70>
    2228:	3b0b3a0b 	blcc	2d0a5c <__Stack_Size+0x2d065c>
    222c:	00130105 	andseq	r0, r3, r5, lsl #2
    2230:	000d1200 	andeq	r1, sp, r0, lsl #4
    2234:	0b3a0803 	bleq	e84248 <__Stack_Size+0xe83e48>
    2238:	1349053b 	movtne	r0, #38203	; 0x953b
    223c:	00000b38 	andeq	r0, r0, r8, lsr fp
    2240:	0b011313 	bleq	46e94 <__Stack_Size+0x46a94>
    2244:	3b0b3a0b 	blcc	2d0a78 <__Stack_Size+0x2d0678>
    2248:	0013010b 	andseq	r0, r3, fp, lsl #2
    224c:	000d1400 	andeq	r1, sp, r0, lsl #8
    2250:	0b3a0e03 	bleq	e85a64 <__Stack_Size+0xe85664>
    2254:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2258:	00000b38 	andeq	r0, r0, r8, lsr fp
    225c:	3f012e15 	svccc	0x00012e15
    2260:	3a0e0319 	bcc	382ecc <__Stack_Size+0x382acc>
    2264:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2268:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    226c:	97184006 	ldrls	r4, [r8, -r6]
    2270:	13011942 	movwne	r1, #6466	; 0x1942
    2274:	34160000 	ldrcc	r0, [r6], #-0
    2278:	3a0e0300 	bcc	382e80 <__Stack_Size+0x382a80>
    227c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2280:	00170213 	andseq	r0, r7, r3, lsl r2
    2284:	00051700 	andeq	r1, r5, r0, lsl #14
    2288:	0b3a0e03 	bleq	e85a9c <__Stack_Size+0xe8569c>
    228c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2290:	00001702 	andeq	r1, r0, r2, lsl #14
    2294:	03000518 	movweq	r0, #1304	; 0x518
    2298:	3b0b3a0e 	blcc	2d0ad8 <__Stack_Size+0x2d06d8>
    229c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    22a0:	19000018 	stmdbne	r0, {r3, r4}
    22a4:	0b0b000f 	bleq	2c22e8 <__Stack_Size+0x2c1ee8>
    22a8:	00001349 	andeq	r1, r0, r9, asr #6
    22ac:	0182891a 	orreq	r8, r2, sl, lsl r9
    22b0:	95011100 	strls	r1, [r1, #-256]	; 0x100
    22b4:	13311942 	teqne	r1, #1081344	; 0x108000
    22b8:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    22bc:	11010182 	smlabbne	r1, r2, r1, r0
    22c0:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    22c4:	00001331 	andeq	r1, r0, r1, lsr r3
    22c8:	01828a1c 	orreq	r8, r2, ip, lsl sl
    22cc:	91180200 	tstls	r8, r0, lsl #4
    22d0:	00001842 	andeq	r1, r0, r2, asr #16
    22d4:	3f012e1d 	svccc	0x00012e1d
    22d8:	3a0e0319 	bcc	382f44 <__Stack_Size+0x382b44>
    22dc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    22e0:	11134919 	tstne	r3, r9, lsl r9
    22e4:	40061201 	andmi	r1, r6, r1, lsl #4
    22e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    22ec:	00001301 	andeq	r1, r0, r1, lsl #6
    22f0:	3f002e1e 	svccc	0x00002e1e
    22f4:	3a0e0319 	bcc	382f60 <__Stack_Size+0x382b60>
    22f8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    22fc:	11134919 	tstne	r3, r9, lsl r9
    2300:	40061201 	andmi	r1, r6, r1, lsl #4
    2304:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2308:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    230c:	03193f01 	tsteq	r9, #1, 30
    2310:	3b0b3a0e 	blcc	2d0b50 <__Stack_Size+0x2d0750>
    2314:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    2318:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    231c:	97184006 	ldrls	r4, [r8, -r6]
    2320:	13011942 	movwne	r1, #6466	; 0x1942
    2324:	05200000 	streq	r0, [r0, #-0]!
    2328:	3a0e0300 	bcc	382f30 <__Stack_Size+0x382b30>
    232c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2330:	00170213 	andseq	r0, r7, r3, lsl r2
    2334:	00342100 	eorseq	r2, r4, r0, lsl #2
    2338:	0b3a0e03 	bleq	e85b4c <__Stack_Size+0xe8574c>
    233c:	1349053b 	movtne	r0, #38203	; 0x953b
    2340:	00001702 	andeq	r1, r0, r2, lsl #14
    2344:	03003422 	movweq	r3, #1058	; 0x422
    2348:	3b0b3a08 	blcc	2d0b70 <__Stack_Size+0x2d0770>
    234c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2350:	23000017 	movwcs	r0, #23
    2354:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2358:	0b3a0e03 	bleq	e85b6c <__Stack_Size+0xe8576c>
    235c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2360:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2364:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2368:	00130119 	andseq	r0, r3, r9, lsl r1
    236c:	00052400 	andeq	r2, r5, r0, lsl #8
    2370:	0b3a0e03 	bleq	e85b84 <__Stack_Size+0xe85784>
    2374:	1349053b 	movtne	r0, #38203	; 0x953b
    2378:	00001802 	andeq	r1, r0, r2, lsl #16
    237c:	3f002e25 	svccc	0x00002e25
    2380:	3a0e0319 	bcc	382fec <__Stack_Size+0x382bec>
    2384:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2388:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    238c:	97184006 	ldrls	r4, [r8, -r6]
    2390:	00001942 	andeq	r1, r0, r2, asr #18
    2394:	3f002e26 	svccc	0x00002e26
    2398:	3a0e0319 	bcc	383004 <__Stack_Size+0x382c04>
    239c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    23a0:	00193c19 	andseq	r3, r9, r9, lsl ip
    23a4:	012e2700 			; <UNDEFINED> instruction: 0x012e2700
    23a8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    23ac:	0b3b0b3a 	bleq	ec509c <__Stack_Size+0xec4c9c>
    23b0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    23b4:	00001301 	andeq	r1, r0, r1, lsl #6
    23b8:	49000528 	stmdbmi	r0, {r3, r5, r8, sl}
    23bc:	29000013 	stmdbcs	r0, {r0, r1, r4}
    23c0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    23c4:	0b3a0e03 	bleq	e85bd8 <__Stack_Size+0xe857d8>
    23c8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    23cc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    23d0:	01000000 	mrseq	r0, (UNDEF: 0)
    23d4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    23d8:	0e030b13 	vmoveq.32	d3[0], r0
    23dc:	01110e1b 	tsteq	r1, fp, lsl lr
    23e0:	17100612 			; <UNDEFINED> instruction: 0x17100612
    23e4:	24020000 	strcs	r0, [r2], #-0
    23e8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    23ec:	000e030b 	andeq	r0, lr, fp, lsl #6
    23f0:	00160300 	andseq	r0, r6, r0, lsl #6
    23f4:	0b3a0803 	bleq	e84408 <__Stack_Size+0xe84008>
    23f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    23fc:	16040000 	strne	r0, [r4], -r0
    2400:	3a0e0300 	bcc	383008 <__Stack_Size+0x382c08>
    2404:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2408:	05000013 	streq	r0, [r0, #-19]
    240c:	13490035 	movtne	r0, #36917	; 0x9035
    2410:	04060000 	streq	r0, [r6], #-0
    2414:	3a0b0b01 	bcc	2c5020 <__Stack_Size+0x2c4c20>
    2418:	010b3b0b 	tsteq	fp, fp, lsl #22
    241c:	07000013 	smladeq	r0, r3, r0, r0
    2420:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    2424:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2428:	03002808 	movweq	r2, #2056	; 0x808
    242c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    2430:	01130900 	tsteq	r3, r0, lsl #18
    2434:	0b3a0b0b 	bleq	e85068 <__Stack_Size+0xe84c68>
    2438:	1301053b 	movwne	r0, #5435	; 0x153b
    243c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    2440:	3a080300 	bcc	203048 <__Stack_Size+0x202c48>
    2444:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2448:	000b3813 	andeq	r3, fp, r3, lsl r8
    244c:	00160b00 	andseq	r0, r6, r0, lsl #22
    2450:	0b3a0e03 	bleq	e85c64 <__Stack_Size+0xe85864>
    2454:	1349053b 	movtne	r0, #38203	; 0x953b
    2458:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    245c:	03193f01 	tsteq	r9, #1, 30
    2460:	3b0b3a0e 	blcc	2d0ca0 <__Stack_Size+0x2d08a0>
    2464:	1119270b 	tstne	r9, fp, lsl #14
    2468:	40061201 	andmi	r1, r6, r1, lsl #4
    246c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2470:	00001301 	andeq	r1, r0, r1, lsl #6
    2474:	0182890d 	orreq	r8, r2, sp, lsl #18
    2478:	31011101 	tstcc	r1, r1, lsl #2
    247c:	00130113 	andseq	r0, r3, r3, lsl r1
    2480:	828a0e00 	addhi	r0, sl, #0, 28
    2484:	18020001 	stmdane	r2, {r0}
    2488:	00184291 	mulseq	r8, r1, r2
    248c:	82890f00 	addhi	r0, r9, #0, 30
    2490:	01110101 	tsteq	r1, r1, lsl #2
    2494:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2498:	10000013 	andne	r0, r0, r3, lsl r0
    249c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    24a0:	0b3b0b3a 	bleq	ec5190 <__Stack_Size+0xec4d90>
    24a4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    24a8:	05110000 	ldreq	r0, [r1, #-0]
    24ac:	3a0e0300 	bcc	3830b4 <__Stack_Size+0x382cb4>
    24b0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    24b4:	00170213 	andseq	r0, r7, r3, lsl r2
    24b8:	00341200 	eorseq	r1, r4, r0, lsl #4
    24bc:	0b3a0e03 	bleq	e85cd0 <__Stack_Size+0xe858d0>
    24c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    24c4:	00001702 	andeq	r1, r0, r2, lsl #14
    24c8:	01828913 	orreq	r8, r2, r3, lsl r9
    24cc:	95011100 	strls	r1, [r1, #-256]	; 0x100
    24d0:	13311942 	teqne	r1, #1081344	; 0x108000
    24d4:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    24d8:	03193f01 	tsteq	r9, #1, 30
    24dc:	3b0b3a0e 	blcc	2d0d1c <__Stack_Size+0x2d091c>
    24e0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    24e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    24e8:	97184006 	ldrls	r4, [r8, -r6]
    24ec:	13011942 	movwne	r1, #6466	; 0x1942
    24f0:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    24f4:	03193f01 	tsteq	r9, #1, 30
    24f8:	3b0b3a0e 	blcc	2d0d38 <__Stack_Size+0x2d0938>
    24fc:	11192705 	tstne	r9, r5, lsl #14
    2500:	40061201 	andmi	r1, r6, r1, lsl #4
    2504:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2508:	00001301 	andeq	r1, r0, r1, lsl #6
    250c:	03000516 	movweq	r0, #1302	; 0x516
    2510:	3b0b3a0e 	blcc	2d0d50 <__Stack_Size+0x2d0950>
    2514:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2518:	17000017 	smladne	r0, r7, r0, r0
    251c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2520:	0b3a0e03 	bleq	e85d34 <__Stack_Size+0xe85934>
    2524:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2528:	1301193c 	movwne	r1, #6460	; 0x193c
    252c:	05180000 	ldreq	r0, [r8, #-0]
    2530:	00134900 	andseq	r4, r3, r0, lsl #18
    2534:	002e1900 	eoreq	r1, lr, r0, lsl #18
    2538:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    253c:	0b3b0b3a 	bleq	ec522c <__Stack_Size+0xec4e2c>
    2540:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    2544:	01000000 	mrseq	r0, (UNDEF: 0)
    2548:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    254c:	0e030b13 	vmoveq.32	d3[0], r0
    2550:	01110e1b 	tsteq	r1, fp, lsl lr
    2554:	17100612 			; <UNDEFINED> instruction: 0x17100612
    2558:	24020000 	strcs	r0, [r2], #-0
    255c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2560:	000e030b 	andeq	r0, lr, fp, lsl #6
    2564:	00160300 	andseq	r0, r6, r0, lsl #6
    2568:	0b3a0803 	bleq	e8457c <__Stack_Size+0xe8417c>
    256c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2570:	26040000 	strcs	r0, [r4], -r0
    2574:	00134900 	andseq	r4, r3, r0, lsl #18
    2578:	00160500 	andseq	r0, r6, r0, lsl #10
    257c:	0b3a0e03 	bleq	e85d90 <__Stack_Size+0xe85990>
    2580:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2584:	35060000 	strcc	r0, [r6, #-0]
    2588:	00134900 	andseq	r4, r3, r0, lsl #18
    258c:	01040700 	tsteq	r4, r0, lsl #14
    2590:	0b3a0b0b 	bleq	e851c4 <__Stack_Size+0xe84dc4>
    2594:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2598:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    259c:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    25a0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    25a4:	08030028 	stmdaeq	r3, {r3, r5}
    25a8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    25ac:	0b01130a 	bleq	471dc <__Stack_Size+0x46ddc>
    25b0:	3b0b3a0b 	blcc	2d0de4 <__Stack_Size+0x2d09e4>
    25b4:	00130105 	andseq	r0, r3, r5, lsl #2
    25b8:	000d0b00 	andeq	r0, sp, r0, lsl #22
    25bc:	0b3a0803 	bleq	e845d0 <__Stack_Size+0xe841d0>
    25c0:	1349053b 	movtne	r0, #38203	; 0x953b
    25c4:	00000b38 	andeq	r0, r0, r8, lsr fp
    25c8:	03000d0c 	movweq	r0, #3340	; 0xd0c
    25cc:	3b0b3a0e 	blcc	2d0e0c <__Stack_Size+0x2d0a0c>
    25d0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    25d4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    25d8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    25dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    25e0:	00001349 	andeq	r1, r0, r9, asr #6
    25e4:	0b01130e 	bleq	47224 <__Stack_Size+0x46e24>
    25e8:	3b0b3a0b 	blcc	2d0e1c <__Stack_Size+0x2d0a1c>
    25ec:	0013010b 	andseq	r0, r3, fp, lsl #2
    25f0:	000d0f00 	andeq	r0, sp, r0, lsl #30
    25f4:	0b3a0e03 	bleq	e85e08 <__Stack_Size+0xe85a08>
    25f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    25fc:	00000b38 	andeq	r0, r0, r8, lsr fp
    2600:	3f002e10 	svccc	0x00002e10
    2604:	3a0e0319 	bcc	383270 <__Stack_Size+0x382e70>
    2608:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    260c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2610:	97184006 	ldrls	r4, [r8, -r6]
    2614:	00001942 	andeq	r1, r0, r2, asr #18
    2618:	3f012e11 	svccc	0x00012e11
    261c:	3a0e0319 	bcc	383288 <__Stack_Size+0x382e88>
    2620:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2624:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2628:	97184006 	ldrls	r4, [r8, -r6]
    262c:	13011942 	movwne	r1, #6466	; 0x1942
    2630:	05120000 	ldreq	r0, [r2, #-0]
    2634:	3a0e0300 	bcc	38323c <__Stack_Size+0x382e3c>
    2638:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    263c:	00180213 	andseq	r0, r8, r3, lsl r2
    2640:	00051300 	andeq	r1, r5, r0, lsl #6
    2644:	0b3a0e03 	bleq	e85e58 <__Stack_Size+0xe85a58>
    2648:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    264c:	00001702 	andeq	r1, r0, r2, lsl #14
    2650:	03003414 	movweq	r3, #1044	; 0x414
    2654:	3b0b3a0e 	blcc	2d0e94 <__Stack_Size+0x2d0a94>
    2658:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    265c:	15000017 	strne	r0, [r0, #-23]
    2660:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2664:	0b3a0e03 	bleq	e85e78 <__Stack_Size+0xe85a78>
    2668:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    266c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2670:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2674:	00130119 	andseq	r0, r3, r9, lsl r1
    2678:	00051600 	andeq	r1, r5, r0, lsl #12
    267c:	0b3a0e03 	bleq	e85e90 <__Stack_Size+0xe85a90>
    2680:	1349053b 	movtne	r0, #38203	; 0x953b
    2684:	00001802 	andeq	r1, r0, r2, lsl #16
    2688:	03000517 	movweq	r0, #1303	; 0x517
    268c:	3b0b3a0e 	blcc	2d0ecc <__Stack_Size+0x2d0acc>
    2690:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2694:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    2698:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    269c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    26a0:	17021349 	strne	r1, [r2, -r9, asr #6]
    26a4:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
    26a8:	03193f00 	tsteq	r9, #0, 30
    26ac:	3b0b3a0e 	blcc	2d0eec <__Stack_Size+0x2d0aec>
    26b0:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    26b4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    26b8:	97184006 	ldrls	r4, [r8, -r6]
    26bc:	00001942 	andeq	r1, r0, r2, asr #18
    26c0:	0300341a 	movweq	r3, #1050	; 0x41a
    26c4:	3b0b3a08 	blcc	2d0eec <__Stack_Size+0x2d0aec>
    26c8:	02134905 	andseq	r4, r3, #81920	; 0x14000
    26cc:	1b000017 	blne	2730 <__Stack_Size+0x2330>
    26d0:	0b0b000f 	bleq	2c2714 <__Stack_Size+0x2c2314>
    26d4:	00001349 	andeq	r1, r0, r9, asr #6
    26d8:	3f012e1c 	svccc	0x00012e1c
    26dc:	3a0e0319 	bcc	383348 <__Stack_Size+0x382f48>
    26e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    26e4:	11134919 	tstne	r3, r9, lsl r9
    26e8:	40061201 	andmi	r1, r6, r1, lsl #4
    26ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    26f0:	00001301 	andeq	r1, r0, r1, lsl #6
    26f4:	3f012e1d 	svccc	0x00012e1d
    26f8:	3a0e0319 	bcc	383364 <__Stack_Size+0x382f64>
    26fc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2700:	11134919 	tstne	r3, r9, lsl r9
    2704:	40061201 	andmi	r1, r6, r1, lsl #4
    2708:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    270c:	00001301 	andeq	r1, r0, r1, lsl #6
    2710:	0300341e 	movweq	r3, #1054	; 0x41e
    2714:	3b0b3a0e 	blcc	2d0f54 <__Stack_Size+0x2d0b54>
    2718:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    271c:	1f000018 	svcne	0x00000018
    2720:	01018289 	smlabbeq	r1, r9, r2, r8
    2724:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2728:	00001301 	andeq	r1, r0, r1, lsl #6
    272c:	01828a20 	orreq	r8, r2, r0, lsr #20
    2730:	91180200 	tstls	r8, r0, lsl #4
    2734:	00001842 	andeq	r1, r0, r2, asr #16
    2738:	01828921 	orreq	r8, r2, r1, lsr #18
    273c:	31011101 	tstcc	r1, r1, lsl #2
    2740:	22000013 	andcs	r0, r0, #19
    2744:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2748:	0b3a0e03 	bleq	e85f5c <__Stack_Size+0xe85b5c>
    274c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2750:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2754:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2758:	23000019 	movwcs	r0, #25
    275c:	13490101 	movtne	r0, #37121	; 0x9101
    2760:	00001301 	andeq	r1, r0, r1, lsl #6
    2764:	49002124 	stmdbmi	r0, {r2, r5, r8, sp}
    2768:	000b2f13 	andeq	r2, fp, r3, lsl pc
    276c:	11010000 	mrsne	r0, (UNDEF: 1)
    2770:	130e2501 	movwne	r2, #58625	; 0xe501
    2774:	1b0e030b 	blne	3833a8 <__Stack_Size+0x382fa8>
    2778:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    277c:	00171006 	andseq	r1, r7, r6
    2780:	00240200 	eoreq	r0, r4, r0, lsl #4
    2784:	0b3e0b0b 	bleq	f853b8 <__Stack_Size+0xf84fb8>
    2788:	00000e03 	andeq	r0, r0, r3, lsl #28
    278c:	03001603 	movweq	r1, #1539	; 0x603
    2790:	3b0b3a08 	blcc	2d0fb8 <__Stack_Size+0x2d0bb8>
    2794:	0013490b 	andseq	r4, r3, fp, lsl #18
    2798:	00160400 	andseq	r0, r6, r0, lsl #8
    279c:	0b3a0e03 	bleq	e85fb0 <__Stack_Size+0xe85bb0>
    27a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    27a4:	35050000 	strcc	r0, [r5, #-0]
    27a8:	00134900 	andseq	r4, r3, r0, lsl #18
    27ac:	01040600 	tsteq	r4, r0, lsl #12
    27b0:	0b3a0b0b 	bleq	e853e4 <__Stack_Size+0xe84fe4>
    27b4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    27b8:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    27bc:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    27c0:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    27c4:	08030028 	stmdaeq	r3, {r3, r5}
    27c8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    27cc:	0b011309 	bleq	473f8 <__Stack_Size+0x46ff8>
    27d0:	3b0b3a0b 	blcc	2d1004 <__Stack_Size+0x2d0c04>
    27d4:	00130105 	andseq	r0, r3, r5, lsl #2
    27d8:	000d0a00 	andeq	r0, sp, r0, lsl #20
    27dc:	0b3a0803 	bleq	e847f0 <__Stack_Size+0xe843f0>
    27e0:	1349053b 	movtne	r0, #38203	; 0x953b
    27e4:	00000b38 	andeq	r0, r0, r8, lsr fp
    27e8:	03000d0b 	movweq	r0, #3339	; 0xd0b
    27ec:	3b0b3a0e 	blcc	2d102c <__Stack_Size+0x2d0c2c>
    27f0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    27f4:	0c00000b 	stceq	0, cr0, [r0], {11}
    27f8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    27fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2800:	00001349 	andeq	r1, r0, r9, asr #6
    2804:	0b01130d 	bleq	47440 <__Stack_Size+0x47040>
    2808:	3b0b3a0b 	blcc	2d103c <__Stack_Size+0x2d0c3c>
    280c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2810:	000d0e00 	andeq	r0, sp, r0, lsl #28
    2814:	0b3a0e03 	bleq	e86028 <__Stack_Size+0xe85c28>
    2818:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    281c:	00000b38 	andeq	r0, r0, r8, lsr fp
    2820:	3f012e0f 	svccc	0x00012e0f
    2824:	3a0e0319 	bcc	383490 <__Stack_Size+0x383090>
    2828:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    282c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2830:	97184006 	ldrls	r4, [r8, -r6]
    2834:	13011942 	movwne	r1, #6466	; 0x1942
    2838:	05100000 	ldreq	r0, [r0, #-0]
    283c:	3a0e0300 	bcc	383444 <__Stack_Size+0x383044>
    2840:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2844:	00170213 	andseq	r0, r7, r3, lsl r2
    2848:	82891100 	addhi	r1, r9, #0, 2
    284c:	01110101 	tsteq	r1, r1, lsl #2
    2850:	13011331 	movwne	r1, #4913	; 0x1331
    2854:	8a120000 	bhi	48285c <__Stack_Size+0x48245c>
    2858:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    285c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    2860:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
    2864:	11010182 	smlabbne	r1, r2, r1, r0
    2868:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    286c:	13011331 	movwne	r1, #4913	; 0x1331
    2870:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
    2874:	11010182 	smlabbne	r1, r2, r1, r0
    2878:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    287c:	00001331 	andeq	r1, r0, r1, lsr r3
    2880:	0b000f15 	bleq	64dc <__Stack_Size+0x60dc>
    2884:	0013490b 	andseq	r4, r3, fp, lsl #18
    2888:	00051600 	andeq	r1, r5, r0, lsl #12
    288c:	0b3a0e03 	bleq	e860a0 <__Stack_Size+0xe85ca0>
    2890:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2894:	00001802 	andeq	r1, r0, r2, lsl #16
    2898:	03003417 	movweq	r3, #1047	; 0x417
    289c:	3b0b3a0e 	blcc	2d10dc <__Stack_Size+0x2d0cdc>
    28a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    28a4:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    28a8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    28ac:	0b3b0b3a 	bleq	ec559c <__Stack_Size+0xec519c>
    28b0:	17021349 	strne	r1, [r2, -r9, asr #6]
    28b4:	34190000 	ldrcc	r0, [r9], #-0
    28b8:	3a0e0300 	bcc	3834c0 <__Stack_Size+0x3830c0>
    28bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    28c0:	00180213 	andseq	r0, r8, r3, lsl r2
    28c4:	82891a00 	addhi	r1, r9, #0, 20
    28c8:	01110101 	tsteq	r1, r1, lsl #2
    28cc:	00001331 	andeq	r1, r0, r1, lsr r3
    28d0:	3f012e1b 	svccc	0x00012e1b
    28d4:	3a0e0319 	bcc	383540 <__Stack_Size+0x383140>
    28d8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    28dc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    28e0:	97184006 	ldrls	r4, [r8, -r6]
    28e4:	13011942 	movwne	r1, #6466	; 0x1942
    28e8:	051c0000 	ldreq	r0, [ip, #-0]
    28ec:	3a0e0300 	bcc	3834f4 <__Stack_Size+0x3830f4>
    28f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    28f4:	00180213 	andseq	r0, r8, r3, lsl r2
    28f8:	00051d00 	andeq	r1, r5, r0, lsl #26
    28fc:	0b3a0e03 	bleq	e86110 <__Stack_Size+0xe85d10>
    2900:	1349053b 	movtne	r0, #38203	; 0x953b
    2904:	00001702 	andeq	r1, r0, r2, lsl #14
    2908:	0300341e 	movweq	r3, #1054	; 0x41e
    290c:	3b0b3a0e 	blcc	2d114c <__Stack_Size+0x2d0d4c>
    2910:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2914:	1f000017 	svcne	0x00000017
    2918:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    291c:	0b3a0e03 	bleq	e86130 <__Stack_Size+0xe85d30>
    2920:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2924:	01111349 	tsteq	r1, r9, asr #6
    2928:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    292c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2930:	20000013 	andcs	r0, r0, r3, lsl r0
    2934:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2938:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    293c:	00001349 	andeq	r1, r0, r9, asr #6
    2940:	3f012e21 	svccc	0x00012e21
    2944:	3a0e0319 	bcc	3835b0 <__Stack_Size+0x3831b0>
    2948:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    294c:	01193c19 	tsteq	r9, r9, lsl ip
    2950:	22000013 	andcs	r0, r0, #19
    2954:	13490005 	movtne	r0, #36869	; 0x9005
    2958:	01000000 	mrseq	r0, (UNDEF: 0)
    295c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2960:	0e030b13 	vmoveq.32	d3[0], r0
    2964:	01110e1b 	tsteq	r1, fp, lsl lr
    2968:	17100612 			; <UNDEFINED> instruction: 0x17100612
    296c:	24020000 	strcs	r0, [r2], #-0
    2970:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2974:	000e030b 	andeq	r0, lr, fp, lsl #6
    2978:	00160300 	andseq	r0, r6, r0, lsl #6
    297c:	0b3a0803 	bleq	e84990 <__Stack_Size+0xe84590>
    2980:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2984:	16040000 	strne	r0, [r4], -r0
    2988:	3a0e0300 	bcc	383590 <__Stack_Size+0x383190>
    298c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2990:	05000013 	streq	r0, [r0, #-19]
    2994:	13490035 	movtne	r0, #36917	; 0x9035
    2998:	26060000 	strcs	r0, [r6], -r0
    299c:	00134900 	andseq	r4, r3, r0, lsl #18
    29a0:	01040700 	tsteq	r4, r0, lsl #14
    29a4:	0b3a0b0b 	bleq	e855d8 <__Stack_Size+0xe851d8>
    29a8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    29ac:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    29b0:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    29b4:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    29b8:	08030028 	stmdaeq	r3, {r3, r5}
    29bc:	00000d1c 	andeq	r0, r0, ip, lsl sp
    29c0:	0b01130a 	bleq	475f0 <__Stack_Size+0x471f0>
    29c4:	3b0b3a0b 	blcc	2d11f8 <__Stack_Size+0x2d0df8>
    29c8:	00130105 	andseq	r0, r3, r5, lsl #2
    29cc:	000d0b00 	andeq	r0, sp, r0, lsl #22
    29d0:	0b3a0e03 	bleq	e861e4 <__Stack_Size+0xe85de4>
    29d4:	1349053b 	movtne	r0, #38203	; 0x953b
    29d8:	00000b38 	andeq	r0, r0, r8, lsr fp
    29dc:	03000d0c 	movweq	r0, #3340	; 0xd0c
    29e0:	3b0b3a08 	blcc	2d1208 <__Stack_Size+0x2d0e08>
    29e4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    29e8:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    29ec:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    29f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    29f4:	00001349 	andeq	r1, r0, r9, asr #6
    29f8:	3f012e0e 	svccc	0x00012e0e
    29fc:	3a0e0319 	bcc	383668 <__Stack_Size+0x383268>
    2a00:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2a04:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2a08:	97184006 	ldrls	r4, [r8, -r6]
    2a0c:	13011942 	movwne	r1, #6466	; 0x1942
    2a10:	050f0000 	streq	r0, [pc, #-0]	; 2a18 <__Stack_Size+0x2618>
    2a14:	3a0e0300 	bcc	38361c <__Stack_Size+0x38321c>
    2a18:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2a1c:	00180213 	andseq	r0, r8, r3, lsl r2
    2a20:	00051000 	andeq	r1, r5, r0
    2a24:	0b3a0e03 	bleq	e86238 <__Stack_Size+0xe85e38>
    2a28:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2a2c:	00001702 	andeq	r1, r0, r2, lsl #14
    2a30:	3f002e11 	svccc	0x00002e11
    2a34:	3a0e0319 	bcc	3836a0 <__Stack_Size+0x3832a0>
    2a38:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2a3c:	11134919 	tstne	r3, r9, lsl r9
    2a40:	40061201 	andmi	r1, r6, r1, lsl #4
    2a44:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2a48:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    2a4c:	03193f01 	tsteq	r9, #1, 30
    2a50:	3b0b3a0e 	blcc	2d1290 <__Stack_Size+0x2d0e90>
    2a54:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2a58:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2a5c:	97184006 	ldrls	r4, [r8, -r6]
    2a60:	00001942 	andeq	r1, r0, r2, asr #18
    2a64:	03003413 	movweq	r3, #1043	; 0x413
    2a68:	3b0b3a0e 	blcc	2d12a8 <__Stack_Size+0x2d0ea8>
    2a6c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2a70:	14000017 	strne	r0, [r0], #-23
    2a74:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2a78:	0b3b0b3a 	bleq	ec5768 <__Stack_Size+0xec5368>
    2a7c:	17021349 	strne	r1, [r2, -r9, asr #6]
    2a80:	01000000 	mrseq	r0, (UNDEF: 0)
    2a84:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2a88:	0e030b13 	vmoveq.32	d3[0], r0
    2a8c:	01110e1b 	tsteq	r1, fp, lsl lr
    2a90:	17100612 			; <UNDEFINED> instruction: 0x17100612
    2a94:	24020000 	strcs	r0, [r2], #-0
    2a98:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2a9c:	000e030b 	andeq	r0, lr, fp, lsl #6
    2aa0:	00160300 	andseq	r0, r6, r0, lsl #6
    2aa4:	0b3a0803 	bleq	e84ab8 <__Stack_Size+0xe846b8>
    2aa8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2aac:	16040000 	strne	r0, [r4], -r0
    2ab0:	3a0e0300 	bcc	3836b8 <__Stack_Size+0x3832b8>
    2ab4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2ab8:	05000013 	streq	r0, [r0, #-19]
    2abc:	13490035 	movtne	r0, #36917	; 0x9035
    2ac0:	04060000 	streq	r0, [r6], #-0
    2ac4:	3a0b0b01 	bcc	2c56d0 <__Stack_Size+0x2c52d0>
    2ac8:	010b3b0b 	tsteq	fp, fp, lsl #22
    2acc:	07000013 	smladeq	r0, r3, r0, r0
    2ad0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    2ad4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2ad8:	03002808 	movweq	r2, #2056	; 0x808
    2adc:	000d1c08 	andeq	r1, sp, r8, lsl #24
    2ae0:	01130900 	tsteq	r3, r0, lsl #18
    2ae4:	0b3a0b0b 	bleq	e85718 <__Stack_Size+0xe85318>
    2ae8:	1301053b 	movwne	r0, #5435	; 0x153b
    2aec:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    2af0:	3a080300 	bcc	2036f8 <__Stack_Size+0x2032f8>
    2af4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2af8:	000b3813 	andeq	r3, fp, r3, lsl r8
    2afc:	000d0b00 	andeq	r0, sp, r0, lsl #22
    2b00:	0b3a0e03 	bleq	e86314 <__Stack_Size+0xe85f14>
    2b04:	1349053b 	movtne	r0, #38203	; 0x953b
    2b08:	00000b38 	andeq	r0, r0, r8, lsr fp
    2b0c:	0300160c 	movweq	r1, #1548	; 0x60c
    2b10:	3b0b3a0e 	blcc	2d1350 <__Stack_Size+0x2d0f50>
    2b14:	00134905 	andseq	r4, r3, r5, lsl #18
    2b18:	01130d00 	tsteq	r3, r0, lsl #26
    2b1c:	0b3a0b0b 	bleq	e85750 <__Stack_Size+0xe85350>
    2b20:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2b24:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    2b28:	3a0e0300 	bcc	383730 <__Stack_Size+0x383330>
    2b2c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2b30:	000b3813 	andeq	r3, fp, r3, lsl r8
    2b34:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
    2b38:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2b3c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2b40:	0b201927 	bleq	808fe4 <__Stack_Size+0x808be4>
    2b44:	00001301 	andeq	r1, r0, r1, lsl #6
    2b48:	03000510 	movweq	r0, #1296	; 0x510
    2b4c:	3b0b3a0e 	blcc	2d138c <__Stack_Size+0x2d0f8c>
    2b50:	00134905 	andseq	r4, r3, r5, lsl #18
    2b54:	00341100 	eorseq	r1, r4, r0, lsl #2
    2b58:	0b3a0e03 	bleq	e8636c <__Stack_Size+0xe85f6c>
    2b5c:	1349053b 	movtne	r0, #38203	; 0x953b
    2b60:	0f120000 	svceq	0x00120000
    2b64:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2b68:	13000013 	movwne	r0, #19
    2b6c:	0e03012e 	adfeqsp	f0, f3, #0.5
    2b70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2b74:	01111927 	tsteq	r1, r7, lsr #18
    2b78:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2b7c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2b80:	14000013 	strne	r0, [r0], #-19
    2b84:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2b88:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2b8c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2b90:	05150000 	ldreq	r0, [r5, #-0]
    2b94:	3a0e0300 	bcc	38379c <__Stack_Size+0x38339c>
    2b98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2b9c:	00170213 	andseq	r0, r7, r3, lsl r2
    2ba0:	00341600 	eorseq	r1, r4, r0, lsl #12
    2ba4:	0b3a0e03 	bleq	e863b8 <__Stack_Size+0xe85fb8>
    2ba8:	1349053b 	movtne	r0, #38203	; 0x953b
    2bac:	00001702 	andeq	r1, r0, r2, lsl #14
    2bb0:	03003417 	movweq	r3, #1047	; 0x417
    2bb4:	3b0b3a08 	blcc	2d13dc <__Stack_Size+0x2d0fdc>
    2bb8:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2bbc:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    2bc0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2bc4:	0b3a0e03 	bleq	e863d8 <__Stack_Size+0xe85fd8>
    2bc8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2bcc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2bd0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2bd4:	00130119 	andseq	r0, r3, r9, lsl r1
    2bd8:	00051900 	andeq	r1, r5, r0, lsl #18
    2bdc:	0b3a0e03 	bleq	e863f0 <__Stack_Size+0xe85ff0>
    2be0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2be4:	00001702 	andeq	r1, r0, r2, lsl #14
    2be8:	0182891a 	orreq	r8, r2, sl, lsl r9
    2bec:	31011101 	tstcc	r1, r1, lsl #2
    2bf0:	00130113 	andseq	r0, r3, r3, lsl r1
    2bf4:	828a1b00 	addhi	r1, sl, #0, 22
    2bf8:	18020001 	stmdane	r2, {r0}
    2bfc:	00184291 	mulseq	r8, r1, r2
    2c00:	82891c00 	addhi	r1, r9, #0, 24
    2c04:	01110101 	tsteq	r1, r1, lsl #2
    2c08:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2c0c:	00130113 	andseq	r0, r3, r3, lsl r1
    2c10:	82891d00 	addhi	r1, r9, #0, 26
    2c14:	01110101 	tsteq	r1, r1, lsl #2
    2c18:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2c1c:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    2c20:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2c24:	0b3b0b3a 	bleq	ec5914 <__Stack_Size+0xec5514>
    2c28:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2c2c:	341f0000 	ldrcc	r0, [pc], #-0	; 2c34 <__Stack_Size+0x2834>
    2c30:	3a0e0300 	bcc	383838 <__Stack_Size+0x383438>
    2c34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2c38:	00170213 	andseq	r0, r7, r3, lsl r2
    2c3c:	012e2000 			; <UNDEFINED> instruction: 0x012e2000
    2c40:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2c44:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2c48:	01111927 	tsteq	r1, r7, lsr #18
    2c4c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2c50:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2c54:	21000013 	tstcs	r0, r3, lsl r0
    2c58:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    2c5c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2c60:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    2c64:	05220000 	streq	r0, [r2, #-0]!
    2c68:	02133100 	andseq	r3, r3, #0, 2
    2c6c:	23000017 	movwcs	r0, #23
    2c70:	13310005 	teqne	r1, #5
    2c74:	00001802 	andeq	r1, r0, r2, lsl #16
    2c78:	11010b24 	tstne	r1, r4, lsr #22
    2c7c:	00061201 	andeq	r1, r6, r1, lsl #4
    2c80:	00342500 	eorseq	r2, r4, r0, lsl #10
    2c84:	17021331 	smladxne	r2, r1, r3, r1
    2c88:	1d260000 	stcne	0, cr0, [r6, #-0]
    2c8c:	11133101 	tstne	r3, r1, lsl #2
    2c90:	58061201 	stmdapl	r6, {r0, r9, ip}
    2c94:	0105590b 	tsteq	r5, fp, lsl #18
    2c98:	27000013 	smladcs	r0, r3, r0, r0
    2c9c:	00018289 	andeq	r8, r1, r9, lsl #5
    2ca0:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2ca4:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
    2ca8:	11010182 	smlabbne	r1, r2, r1, r0
    2cac:	00133101 	andseq	r3, r3, r1, lsl #2
    2cb0:	012e2900 			; <UNDEFINED> instruction: 0x012e2900
    2cb4:	01111331 	tsteq	r1, r1, lsr r3
    2cb8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2cbc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2cc0:	2a000013 	bcs	2d14 <__Stack_Size+0x2914>
    2cc4:	0e03012e 	adfeqsp	f0, f3, #0.5
    2cc8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2ccc:	0b201927 	bleq	809170 <__Stack_Size+0x808d70>
    2cd0:	00001301 	andeq	r1, r0, r1, lsl #6
    2cd4:	0300342b 	movweq	r3, #1067	; 0x42b
    2cd8:	3b0b3a08 	blcc	2d1500 <__Stack_Size+0x2d1100>
    2cdc:	00134905 	andseq	r4, r3, r5, lsl #18
    2ce0:	011d2c00 	tsteq	sp, r0, lsl #24
    2ce4:	01521331 	cmpeq	r2, r1, lsr r3
    2ce8:	0b581755 	bleq	1608a44 <__Stack_Size+0x1608644>
    2cec:	13010559 	movwne	r0, #5465	; 0x1559
    2cf0:	0b2d0000 	bleq	b42cf8 <__Stack_Size+0xb428f8>
    2cf4:	00175501 	andseq	r5, r7, r1, lsl #10
    2cf8:	012e2e00 			; <UNDEFINED> instruction: 0x012e2e00
    2cfc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2d00:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2d04:	13491927 	movtne	r1, #39207	; 0x9927
    2d08:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2d0c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2d10:	00130119 	andseq	r0, r3, r9, lsl r1
    2d14:	012e2f00 			; <UNDEFINED> instruction: 0x012e2f00
    2d18:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2d1c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2d20:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    2d24:	00001301 	andeq	r1, r0, r1, lsl #6
    2d28:	49000530 	stmdbmi	r0, {r4, r5, r8, sl}
    2d2c:	31000013 	tstcc	r0, r3, lsl r0
    2d30:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2d34:	0b3a0e03 	bleq	e86548 <__Stack_Size+0xe86148>
    2d38:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2d3c:	0000193c 	andeq	r1, r0, ip, lsr r9
    2d40:	01110100 	tsteq	r1, r0, lsl #2
    2d44:	0b130e25 	bleq	4c65e0 <__Stack_Size+0x4c61e0>
    2d48:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2d4c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2d50:	00001710 	andeq	r1, r0, r0, lsl r7
    2d54:	0b002402 	bleq	bd64 <__Stack_Size+0xb964>
    2d58:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2d5c:	0300000e 	movweq	r0, #14
    2d60:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2d64:	0b3b0b3a 	bleq	ec5a54 <__Stack_Size+0xec5654>
    2d68:	00001349 	andeq	r1, r0, r9, asr #6
    2d6c:	03001604 	movweq	r1, #1540	; 0x604
    2d70:	3b0b3a0e 	blcc	2d15b0 <__Stack_Size+0x2d11b0>
    2d74:	0013490b 	andseq	r4, r3, fp, lsl #18
    2d78:	00350500 	eorseq	r0, r5, r0, lsl #10
    2d7c:	00001349 	andeq	r1, r0, r9, asr #6
    2d80:	0b010406 	bleq	43da0 <__Stack_Size+0x439a0>
    2d84:	3b0b3a0b 	blcc	2d15b8 <__Stack_Size+0x2d11b8>
    2d88:	0013010b 	andseq	r0, r3, fp, lsl #2
    2d8c:	00280700 	eoreq	r0, r8, r0, lsl #14
    2d90:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2d94:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    2d98:	1c080300 	stcne	3, cr0, [r8], {-0}
    2d9c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    2da0:	0b0b0113 	bleq	2c31f4 <__Stack_Size+0x2c2df4>
    2da4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2da8:	00001301 	andeq	r1, r0, r1, lsl #6
    2dac:	03000d0a 	movweq	r0, #3338	; 0xd0a
    2db0:	3b0b3a08 	blcc	2d15d8 <__Stack_Size+0x2d11d8>
    2db4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2db8:	0b00000b 	bleq	2dec <__Stack_Size+0x29ec>
    2dbc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2dc0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2dc4:	0b381349 	bleq	e07af0 <__Stack_Size+0xe076f0>
    2dc8:	160c0000 	strne	r0, [ip], -r0
    2dcc:	3a0e0300 	bcc	3839d4 <__Stack_Size+0x3835d4>
    2dd0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2dd4:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    2dd8:	0b0b0113 	bleq	2c322c <__Stack_Size+0x2c2e2c>
    2ddc:	0b3b0b3a 	bleq	ec5acc <__Stack_Size+0xec56cc>
    2de0:	00001301 	andeq	r1, r0, r1, lsl #6
    2de4:	03000d0e 	movweq	r0, #3342	; 0xd0e
    2de8:	3b0b3a0e 	blcc	2d1628 <__Stack_Size+0x2d1228>
    2dec:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2df0:	0f00000b 	svceq	0x0000000b
    2df4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2df8:	0b3a0e03 	bleq	e8660c <__Stack_Size+0xe8620c>
    2dfc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2e00:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2e04:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2e08:	00130119 	andseq	r0, r3, r9, lsl r1
    2e0c:	00051000 	andeq	r1, r5, r0
    2e10:	0b3a0e03 	bleq	e86624 <__Stack_Size+0xe86224>
    2e14:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2e18:	00001702 	andeq	r1, r0, r2, lsl #14
    2e1c:	01828911 	orreq	r8, r2, r1, lsl r9
    2e20:	31011101 	tstcc	r1, r1, lsl #2
    2e24:	00130113 	andseq	r0, r3, r3, lsl r1
    2e28:	828a1200 	addhi	r1, sl, #0, 4
    2e2c:	18020001 	stmdane	r2, {r0}
    2e30:	00184291 	mulseq	r8, r1, r2
    2e34:	82891300 	addhi	r1, r9, #0, 6
    2e38:	01110101 	tsteq	r1, r1, lsl #2
    2e3c:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2e40:	00130113 	andseq	r0, r3, r3, lsl r1
    2e44:	82891400 	addhi	r1, r9, #0, 8
    2e48:	01110101 	tsteq	r1, r1, lsl #2
    2e4c:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2e50:	15000013 	strne	r0, [r0, #-19]
    2e54:	0b0b000f 	bleq	2c2e98 <__Stack_Size+0x2c2a98>
    2e58:	00001349 	andeq	r1, r0, r9, asr #6
    2e5c:	03003416 	movweq	r3, #1046	; 0x416
    2e60:	3b0b3a0e 	blcc	2d16a0 <__Stack_Size+0x2d12a0>
    2e64:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2e68:	17000017 	smladne	r0, r7, r0, r0
    2e6c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2e70:	0b3b0b3a 	bleq	ec5b60 <__Stack_Size+0xec5760>
    2e74:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2e78:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
    2e7c:	11010182 	smlabbne	r1, r2, r1, r0
    2e80:	00133101 	andseq	r3, r3, r1, lsl #2
    2e84:	00051900 	andeq	r1, r5, r0, lsl #18
    2e88:	0b3a0e03 	bleq	e8669c <__Stack_Size+0xe8629c>
    2e8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2e90:	00001802 	andeq	r1, r0, r2, lsl #16
    2e94:	0300341a 	movweq	r3, #1050	; 0x41a
    2e98:	3b0b3a0e 	blcc	2d16d8 <__Stack_Size+0x2d12d8>
    2e9c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2ea0:	1b000017 	blne	2f04 <__Stack_Size+0x2b04>
    2ea4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2ea8:	0b3a0e03 	bleq	e866bc <__Stack_Size+0xe862bc>
    2eac:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2eb0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2eb4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2eb8:	00130119 	andseq	r0, r3, r9, lsl r1
    2ebc:	00051c00 	andeq	r1, r5, r0, lsl #24
    2ec0:	0b3a0e03 	bleq	e866d4 <__Stack_Size+0xe862d4>
    2ec4:	1349053b 	movtne	r0, #38203	; 0x953b
    2ec8:	00001802 	andeq	r1, r0, r2, lsl #16
    2ecc:	0300051d 	movweq	r0, #1309	; 0x51d
    2ed0:	3b0b3a0e 	blcc	2d1710 <__Stack_Size+0x2d1310>
    2ed4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2ed8:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    2edc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2ee0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2ee4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2ee8:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    2eec:	03193f01 	tsteq	r9, #1, 30
    2ef0:	3b0b3a0e 	blcc	2d1730 <__Stack_Size+0x2d1330>
    2ef4:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    2ef8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2efc:	97184006 	ldrls	r4, [r8, -r6]
    2f00:	13011942 	movwne	r1, #6466	; 0x1942
    2f04:	34200000 	strtcc	r0, [r0], #-0
    2f08:	3a0e0300 	bcc	383b10 <__Stack_Size+0x383710>
    2f0c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2f10:	21000013 	tstcs	r0, r3, lsl r0
    2f14:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2f18:	0b3a0e03 	bleq	e8672c <__Stack_Size+0xe8632c>
    2f1c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2f20:	1301193c 	movwne	r1, #6460	; 0x193c
    2f24:	05220000 	streq	r0, [r2, #-0]!
    2f28:	00134900 	andseq	r4, r3, r0, lsl #18
    2f2c:	11010000 	mrsne	r0, (UNDEF: 1)
    2f30:	11061000 	mrsne	r1, (UNDEF: 6)
    2f34:	03011201 	movweq	r1, #4609	; 0x1201
    2f38:	25081b08 	strcs	r1, [r8, #-2824]	; 0xb08
    2f3c:	00051308 	andeq	r1, r5, r8, lsl #6
    2f40:	11010000 	mrsne	r0, (UNDEF: 1)
    2f44:	130e2501 	movwne	r2, #58625	; 0xe501
    2f48:	1b0e030b 	blne	383b7c <__Stack_Size+0x38377c>
    2f4c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    2f50:	00171006 	andseq	r1, r7, r6
    2f54:	00240200 	eoreq	r0, r4, r0, lsl #4
    2f58:	0b3e0b0b 	bleq	f85b8c <__Stack_Size+0xf8578c>
    2f5c:	00000e03 	andeq	r0, r0, r3, lsl #28
    2f60:	3f012e03 	svccc	0x00012e03
    2f64:	3a0e0319 	bcc	383bd0 <__Stack_Size+0x3837d0>
    2f68:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2f6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2f70:	97184006 	ldrls	r4, [r8, -r6]
    2f74:	13011942 	movwne	r1, #6466	; 0x1942
    2f78:	34040000 	strcc	r0, [r4], #-0
    2f7c:	3a0e0300 	bcc	383b84 <__Stack_Size+0x383784>
    2f80:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2f84:	05000013 	streq	r0, [r0, #-19]
    2f88:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2f8c:	0b3b0b3a 	bleq	ec5c7c <__Stack_Size+0xec587c>
    2f90:	17021349 	strne	r1, [r2, -r9, asr #6]
    2f94:	89060000 	stmdbhi	r6, {}	; <UNPREDICTABLE>
    2f98:	11000182 	smlabbne	r0, r2, r1, r0
    2f9c:	00133101 	andseq	r3, r3, r1, lsl #2
    2fa0:	000f0700 	andeq	r0, pc, r0, lsl #14
    2fa4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2fa8:	34080000 	strcc	r0, [r8], #-0
    2fac:	3a0e0300 	bcc	383bb4 <__Stack_Size+0x3837b4>
    2fb0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2fb4:	3c193f13 	ldccc	15, cr3, [r9], {19}
    2fb8:	09000019 	stmdbeq	r0, {r0, r3, r4}
    2fbc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2fc0:	0b3b0b3a 	bleq	ec5cb0 <__Stack_Size+0xec58b0>
    2fc4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    2fc8:	010a0000 	mrseq	r0, (UNDEF: 10)
    2fcc:	01134901 	tsteq	r3, r1, lsl #18
    2fd0:	0b000013 	bleq	3024 <__Stack_Size+0x2c24>
    2fd4:	13490021 	movtne	r0, #36897	; 0x9021
    2fd8:	00000b2f 	andeq	r0, r0, pc, lsr #22
    2fdc:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
    2fe0:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
    2fe4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2fe8:	0b3b0b3a 	bleq	ec5cd8 <__Stack_Size+0xec58d8>
    2fec:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    2ff0:	00001802 	andeq	r1, r0, r2, lsl #16
    2ff4:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
    2ff8:	0f000013 	svceq	0x00000013
    2ffc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    3000:	0b3a0e03 	bleq	e86814 <__Stack_Size+0xe86414>
    3004:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    3008:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    300c:	24100000 	ldrcs	r0, [r0], #-0
    3010:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    3014:	0008030b 	andeq	r0, r8, fp, lsl #6
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000001fd 	strdeq	r0, [r0], -sp
       4:	00e90002 	rsceq	r0, r9, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	43010000 	movwmi	r0, #4096	; 0x1000
      1c:	3033374d 	eorscc	r3, r3, sp, asr #14
      20:	5050415f 	subspl	r4, r0, pc, asr r1
      24:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
      28:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      2c:	31663233 	cmncc	r6, r3, lsr r2
      30:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
      34:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
      38:	4300636e 	movwmi	r6, #878	; 0x36e
      3c:	3033374d 	eorscc	r3, r3, sp, asr #14
      40:	5050415f 	subspl	r4, r0, pc, asr r1
      44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      48:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
      4c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
      50:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
      54:	73000063 	movwvc	r0, #99	; 0x63
      58:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      5c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      60:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
      64:	00010063 	andeq	r0, r1, r3, rrx
      68:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      6c:	31663233 	cmncc	r6, r3, lsr r2
      70:	745f7830 	ldrbvc	r7, [pc], #-2096	; 78 <_Minimum_Stack_Size-0x88>
      74:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
      78:	00020068 	andeq	r0, r2, r8, rrx
      7c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      80:	31663233 	cmncc	r6, r3, lsr r2
      84:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; ffffffcc <SCS_BASE+0x1fff1fcc>
      88:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
      8c:	00000200 	andeq	r0, r0, r0, lsl #4
      90:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
      94:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; 9c <_Minimum_Stack_Size-0x64>
      98:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
      9c:	00030068 	andeq	r0, r3, r8, rrx
      a0:	5f4d4300 	svcpl	0x004d4300
      a4:	5f4c5844 	svcpl	0x004c5844
      a8:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
      ac:	00030068 	andeq	r0, r3, r8, rrx
      b0:	73797300 	cmnvc	r9, #0, 6
      b4:	5f6d6574 	svcpl	0x006d6574
      b8:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
      bc:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
      c0:	73690000 	cmnvc	r9, #0
      c4:	00682e72 	rsbeq	r2, r8, r2, ror lr
      c8:	73000003 	movwvc	r0, #3
      cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      d0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      d4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
      d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
      dc:	6f730000 	svcvs	0x00730000
      e0:	2e646e75 	mcrcs	14, 3, r6, cr4, cr5, {3}
      e4:	00040068 	andeq	r0, r4, r8, rrx
      e8:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xc00
      ec:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
      f0:	00000000 	andeq	r0, r0, r0
      f4:	01340205 	teqeq	r4, r5, lsl #4
      f8:	39030800 	stmdbcc	r3, {fp}
      fc:	200b0301 	andcs	r0, fp, r1, lsl #6
     100:	01040200 	mrseq	r0, R12_usr
     104:	200b0316 	andcs	r0, fp, r6, lsl r3
     108:	01040200 	mrseq	r0, R12_usr
     10c:	200b0316 	andcs	r0, fp, r6, lsl r3
     110:	01040200 	mrseq	r0, R12_usr
     114:	200b0316 	andcs	r0, fp, r6, lsl r3
     118:	01040200 	mrseq	r0, R12_usr
     11c:	200b0316 	andcs	r0, fp, r6, lsl r3
     120:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     124:	0b03200b 	bleq	c8158 <__Stack_Size+0xc7d58>
     128:	0b031320 	bleq	c4db0 <__Stack_Size+0xc49b0>
     12c:	200b032e 	andcs	r0, fp, lr, lsr #6
     130:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     134:	0b03200b 	bleq	c8168 <__Stack_Size+0xc7d68>
     138:	200b0320 	andcs	r0, fp, r0, lsr #6
     13c:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     140:	0b03200b 	bleq	c8174 <__Stack_Size+0xc7d74>
     144:	200b0320 	andcs	r0, fp, r0, lsr #6
     148:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     14c:	0b03200d 	bleq	c8188 <__Stack_Size+0xc7d88>
     150:	200b0320 	andcs	r0, fp, r0, lsr #6
     154:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     158:	0b03200b 	bleq	c818c <__Stack_Size+0xc7d8c>
     15c:	200b0320 	andcs	r0, fp, r0, lsr #6
     160:	13200b03 			; <UNDEFINED> instruction: 0x13200b03
     164:	032e0c03 			; <UNDEFINED> instruction: 0x032e0c03
     168:	0b03200c 	bleq	c81a0 <__Stack_Size+0xc7da0>
     16c:	200b0320 	andcs	r0, fp, r0, lsr #6
     170:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     174:	0c03200b 	stceq	0, cr2, [r3], {11}
     178:	200c0320 	andcs	r0, ip, r0, lsr #6
     17c:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     180:	2301200d 	movwcs	r2, #4109	; 0x100d
     184:	592f5976 	stmdbpl	pc!, {r1, r2, r4, r5, r6, r8, fp, ip, lr}	; <UNPREDICTABLE>
     188:	3e691d23 	cdpcc	13, 6, cr1, cr9, cr3, {1}
     18c:	3e313e31 	mrccc	14, 1, r3, cr1, cr1, {1}
     190:	4c4d2f2f 	mcrrmi	15, 2, r2, sp, cr15
     194:	314c4c4b 	cmpcc	ip, fp, asr #24
     198:	033c0d03 	teqeq	ip, #3, 26	; 0xc0
     19c:	0b03ac0c 	bleq	eb1d4 <__Stack_Size+0xeadd4>
     1a0:	200b0320 	andcs	r0, fp, r0, lsr #6
     1a4:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1a8:	0b03200b 	bleq	c81dc <__Stack_Size+0xc7ddc>
     1ac:	200b0320 	andcs	r0, fp, r0, lsr #6
     1b0:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1b4:	03132019 	tsteq	r3, #25
     1b8:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
     1bc:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
     1c0:	14032e0b 	strne	r2, [r3], #-3595	; 0xe0b
     1c4:	200b0320 	andcs	r0, fp, r0, lsr #6
     1c8:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1cc:	0c03200c 	stceq	0, cr2, [r3], {12}
     1d0:	200b0320 	andcs	r0, fp, r0, lsr #6
     1d4:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1d8:	0b03200b 	bleq	c820c <__Stack_Size+0xc7e0c>
     1dc:	200b0320 	andcs	r0, fp, r0, lsr #6
     1e0:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1e4:	0b03200b 	bleq	c8218 <__Stack_Size+0xc7e18>
     1e8:	0b031320 	bleq	c4e70 <__Stack_Size+0xc4a70>
     1ec:	200b032e 	andcs	r0, fp, lr, lsr #6
     1f0:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1f4:	0b03200b 	bleq	c8228 <__Stack_Size+0xc7e28>
     1f8:	200c0320 	andcs	r0, ip, r0, lsr #6
     1fc:	01000102 	tsteq	r0, r2, lsl #2
     200:	00011c01 	andeq	r1, r1, r1, lsl #24
     204:	ce000200 	cdpgt	2, 0, cr0, cr0, cr0, {0}
     208:	02000000 	andeq	r0, r0, #0
     20c:	0d0efb01 	vstreq	d15, [lr, #-4]
     210:	01010100 	mrseq	r0, (UNDEF: 17)
     214:	00000001 	andeq	r0, r0, r1
     218:	01000001 	tsteq	r0, r1
     21c:	33374d43 	teqcc	r7, #4288	; 0x10c0
     220:	50415f30 	subpl	r5, r1, r0, lsr pc
     224:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     228:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     22c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     230:	5f783031 	svcpl	0x00783031
     234:	2f62696c 	svccs	0x0062696c
     238:	00636e69 	rsbeq	r6, r3, r9, ror #28
     23c:	33374d43 	teqcc	r7, #4288	; 0x10c0
     240:	50415f30 	subpl	r5, r1, r0, lsr pc
     244:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     248:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     24c:	5f303337 	svcpl	0x00303337
     250:	692f5748 	stmdbvs	pc!, {r3, r6, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
     254:	0000636e 	andeq	r6, r0, lr, ror #6
     258:	6e69616d 	powvsez	f6, f1, #5.0
     25c:	0100632e 	tsteq	r0, lr, lsr #6
     260:	74730000 	ldrbtvc	r0, [r3], #-0
     264:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     268:	5f783031 	svcpl	0x00783031
     26c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     270:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     274:	4d430000 	stclmi	0, cr0, [r3, #-0]
     278:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
     27c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 108 <_Minimum_Stack_Size+0x8>
     280:	0300682e 	movweq	r6, #2094	; 0x82e
     284:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
     288:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     28c:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
     290:	00682e63 	rsbeq	r2, r8, r3, ror #28
     294:	75000004 	strvc	r0, [r0, #-4]
     298:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
     29c:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     2a0:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
     2a4:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     2a8:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     2ac:	00682e74 	rsbeq	r2, r8, r4, ror lr
     2b0:	73000004 	movwvc	r0, #4
     2b4:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
     2b8:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     2bc:	656c0000 	strbvs	r0, [ip, #-0]!
     2c0:	00682e64 	rsbeq	r2, r8, r4, ror #28
     2c4:	63000004 	movwvs	r0, #4
     2c8:	6f6d6d6f 	svcvs	0x006d6d6f
     2cc:	79745f6e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     2d0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     2d4:	00000300 	andeq	r0, r0, r0, lsl #6
     2d8:	02050000 	andeq	r0, r5, #0
     2dc:	080046e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, lr}
     2e0:	25012b03 	strcs	r2, [r1, #-2819]	; 0xb03
     2e4:	3d433d30 	stclcc	13, cr3, [r3, #-192]	; 0xffffff40
     2e8:	02003e3d 	andeq	r3, r0, #976	; 0x3d0
     2ec:	3d030304 	stccc	3, cr0, [r3, #-16]
     2f0:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     2f4:	0d035603 	stceq	6, cr5, [r3, #-12]
     2f8:	0200402e 	andeq	r4, r0, #46	; 0x2e
     2fc:	003f0304 	eorseq	r0, pc, r4, lsl #6
     300:	4b030402 	blmi	c1310 <__Stack_Size+0xc0f10>
     304:	03040200 	movweq	r0, #16896	; 0x4200
     308:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     30c:	02005903 	andeq	r5, r0, #49152	; 0xc000
     310:	42380304 	eorsmi	r0, r8, #4, 6	; 0x10000000
     314:	003c1803 	eorseq	r1, ip, r3, lsl #16
     318:	30010402 	andcc	r0, r1, r2, lsl #8
     31c:	01000702 	tsteq	r0, r2, lsl #14
     320:	0000f601 	andeq	pc, r0, r1, lsl #12
     324:	b3000200 	movwlt	r0, #512	; 0x200
     328:	02000000 	andeq	r0, r0, #0
     32c:	0d0efb01 	vstreq	d15, [lr, #-4]
     330:	01010100 	mrseq	r0, (UNDEF: 17)
     334:	00000001 	andeq	r0, r0, r1
     338:	01000001 	tsteq	r0, r1
     33c:	33374d43 	teqcc	r7, #4288	; 0x10c0
     340:	50415f30 	subpl	r5, r1, r0, lsr pc
     344:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     348:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     34c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     350:	5f783031 	svcpl	0x00783031
     354:	2f62696c 	svccs	0x0062696c
     358:	00636e69 	rsbeq	r6, r3, r9, ror #28
     35c:	33374d43 	teqcc	r7, #4288	; 0x10c0
     360:	50415f30 	subpl	r5, r1, r0, lsr pc
     364:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     368:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     36c:	5f303337 	svcpl	0x00303337
     370:	692f5748 	stmdbvs	pc!, {r3, r6, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
     374:	0000636e 	andeq	r6, r0, lr, ror #6
     378:	2e727369 	cdpcs	3, 7, cr7, cr2, cr9, {3}
     37c:	00010063 	andeq	r0, r1, r3, rrx
     380:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     384:	31663233 	cmncc	r6, r3, lsr r2
     388:	745f7830 	ldrbvc	r7, [pc], #-2096	; 390 <_Minimum_Stack_Size+0x290>
     38c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     390:	00020068 	andeq	r0, r2, r8, rrx
     394:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     398:	31663233 	cmncc	r6, r3, lsr r2
     39c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 2e4 <_Minimum_Stack_Size+0x1e4>
     3a0:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     3a4:	00000200 	andeq	r0, r0, r0, lsl #4
     3a8:	445f4d43 	ldrbmi	r4, [pc], #-3395	; 3b0 <_Minimum_Stack_Size+0x2b0>
     3ac:	435f4c58 	cmpmi	pc, #88, 24	; 0x5800
     3b0:	682e4d4f 	stmdavs	lr!, {r0, r1, r2, r3, r6, r8, sl, fp, lr}
     3b4:	00000300 	andeq	r0, r0, r0, lsl #6
     3b8:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     3bc:	00682e74 	rsbeq	r2, r8, r4, ror lr
     3c0:	73000004 	movwvc	r0, #4
     3c4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
     3c8:	75665f6d 	strbvc	r5, [r6, #-3949]!	; 0xf6d
     3cc:	682e636e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}
     3d0:	00000400 	andeq	r0, r0, r0, lsl #8
     3d4:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     3d8:	00040068 	andeq	r0, r4, r8, rrx
     3dc:	05000000 	streq	r0, [r0, #-0]
     3e0:	00026c02 	andeq	r6, r2, r2, lsl #24
     3e4:	013f0308 	teqeq	pc, r8, lsl #6
     3e8:	02005b23 	andeq	r5, r0, #35840	; 0x8c00
     3ec:	58060104 	stmdapl	r6, {r2, r8}
     3f0:	02004b06 	andeq	r4, r0, #6144	; 0x1800
     3f4:	3c060104 	stfccs	f0, [r6], {4}
     3f8:	3e313106 	rsfccs	f3, f1, f6
     3fc:	2a433f3d 	bcs	10d00f8 <__Stack_Size+0x10cfcf8>
     400:	13861389 	orrne	r1, r6, #603979778	; 0x24000002
     404:	14321332 	ldrtne	r1, [r2], #-818	; 0x332
     408:	136a136d 	cmnne	sl, #-1275068415	; 0xb4000001
     40c:	00ee036b 	rsceq	r0, lr, fp, ror #6
     410:	13321320 	teqne	r2, #32, 6	; 0x80000000
     414:	01022532 	tsteq	r2, r2, lsr r5
     418:	62010100 	andvs	r0, r1, #0, 2
     41c:	02000001 	andeq	r0, r0, #1
     420:	0000be00 	andeq	fp, r0, r0, lsl #28
     424:	fb010200 	blx	40c2e <__Stack_Size+0x4082e>
     428:	01000d0e 	tsteq	r0, lr, lsl #26
     42c:	00010101 	andeq	r0, r1, r1, lsl #2
     430:	00010000 	andeq	r0, r1, r0
     434:	4d430100 	stfmie	f0, [r3, #-0]
     438:	5f303337 	svcpl	0x00303337
     43c:	2f505041 	svccs	0x00505041
     440:	00637273 	rsbeq	r7, r3, r3, ror r2
     444:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     448:	30316632 	eorscc	r6, r1, r2, lsr r6
     44c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     450:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     454:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     458:	5f303337 	svcpl	0x00303337
     45c:	2f505041 	svccs	0x00505041
     460:	00636e69 	rsbeq	r6, r3, r9, ror #28
     464:	33374d43 	teqcc	r7, #4288	; 0x10c0
     468:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
     46c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     470:	697a0000 	ldmdbvs	sl!, {}^	; <UNPREDICTABLE>
     474:	65656267 	strbvs	r6, [r5, #-615]!	; 0x267
     478:	0100632e 	tsteq	r0, lr, lsr #6
     47c:	74730000 	ldrbtvc	r0, [r3], #-0
     480:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     484:	5f783031 	svcpl	0x00783031
     488:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     48c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     490:	6f630000 	svcvs	0x00630000
     494:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
     498:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     49c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     4a0:	73000003 	movwvc	r0, #3
     4a4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     4a8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     4ac:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     4b0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     4b4:	677a0000 	ldrbvs	r0, [sl, -r0]!
     4b8:	61685f62 	cmnvs	r8, r2, ror #30
     4bc:	00682e6c 	rsbeq	r2, r8, ip, ror #28
     4c0:	73000003 	movwvc	r0, #3
     4c4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     4c8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     4cc:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     4d0:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     4d4:	75000002 	strvc	r0, [r0, #-2]
     4d8:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
     4dc:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     4e0:	00000000 	andeq	r0, r0, r0
     4e4:	03100205 	tsteq	r0, #1342177280	; 0x50000000
     4e8:	10030800 	andne	r0, r3, r0, lsl #16
     4ec:	3d4d2101 	stfcce	f2, [sp, #-4]
     4f0:	5b212121 	blpl	84897c <__Stack_Size+0x84857c>
     4f4:	21233213 			; <UNDEFINED> instruction: 0x21233213
     4f8:	2f1d2f34 	svccs	0x001d2f34
     4fc:	262a411d 			; <UNDEFINED> instruction: 0x262a411d
     500:	32342c2a 	eorscc	r2, r4, #10752	; 0x2a00
     504:	3e4e2569 	cdpcc	5, 4, cr2, cr14, cr9, {3}
     508:	004e2167 	subeq	r2, lr, r7, ror #2
     50c:	68010402 	stmdavs	r1, {r1, sl}
     510:	003e4c30 	eorseq	r4, lr, r0, lsr ip
     514:	03020402 	movweq	r0, #9218	; 0x2402
     518:	0c033c7a 	stceq	12, cr3, [r3], {122}	; 0x7a
     51c:	3d31222e 	lfmcc	f2, 4, [r1, #-184]!	; 0xffffff48
     520:	04020040 	streq	r0, [r2], #-64	; 0x40
     524:	00200601 	eoreq	r0, r0, r1, lsl #12
     528:	06030402 	streq	r0, [r3], -r2, lsl #8
     52c:	04020030 	streq	r0, [r2], #-48	; 0x30
     530:	33323a03 	teqcc	r2, #12288	; 0x3000
     534:	0402004c 	streq	r0, [r2], #-76	; 0x4c
     538:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     53c:	211f213e 	tstcs	pc, lr, lsr r1	; <UNPREDICTABLE>
     540:	211f213e 	tstcs	pc, lr, lsr r1	; <UNPREDICTABLE>
     544:	211f3d31 	tstcs	pc, r1, lsr sp	; <UNPREDICTABLE>
     548:	21232f25 			; <UNDEFINED> instruction: 0x21232f25
     54c:	5b3e135b 	blpl	f852c0 <__Stack_Size+0xf84ec0>
     550:	245d7514 	ldrbcs	r7, [sp], #-1300	; 0x514
     554:	01040200 	mrseq	r0, R12_usr
     558:	3e2f304c 	cdpcc	0, 2, cr3, cr15, cr12, {2}
     55c:	033c6f03 	teqeq	ip, #3, 30
     560:	4b3d5814 	blmi	f565b8 <__Stack_Size+0xf561b8>
     564:	02004d4b 	andeq	r4, r0, #4800	; 0x12c0
     568:	5a4d0104 	bpl	1340980 <__Stack_Size+0x1340580>
     56c:	2e6b035a 	mcrcs	3, 3, r0, cr11, cr10, {2}
     570:	404a1c03 	submi	r1, sl, r3, lsl #24
     574:	3c53033d 	mrrccc	3, 3, r0, r3, cr13
     578:	21583003 	cmpcs	r8, r3
     57c:	01000602 	tsteq	r0, r2, lsl #12
     580:	0000b701 	andeq	fp, r0, r1, lsl #14
     584:	7d000200 	sfmvc	f0, 4, [r0, #-0]
     588:	02000000 	andeq	r0, r0, #0
     58c:	0d0efb01 	vstreq	d15, [lr, #-4]
     590:	01010100 	mrseq	r0, (UNDEF: 17)
     594:	00000001 	andeq	r0, r0, r1
     598:	01000001 	tsteq	r0, r1
     59c:	33374d43 	teqcc	r7, #4288	; 0x10c0
     5a0:	50415f30 	subpl	r5, r1, r0, lsr pc
     5a4:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     5a8:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     5ac:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     5b0:	5f783031 	svcpl	0x00783031
     5b4:	2f62696c 	svccs	0x0062696c
     5b8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     5bc:	33374d43 	teqcc	r7, #4288	; 0x10c0
     5c0:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
     5c4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     5c8:	677a0000 	ldrbvs	r0, [sl, -r0]!
     5cc:	61685f62 	cmnvs	r8, r2, ror #30
     5d0:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     5d4:	73000001 	movwvc	r0, #1
     5d8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     5dc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5e0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     5e4:	00682e65 	rsbeq	r2, r8, r5, ror #28
     5e8:	73000002 	movwvc	r0, #2
     5ec:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
     5f0:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
     5f4:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     5f8:	00000300 	andeq	r0, r0, r0, lsl #6
     5fc:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     600:	00682e74 	rsbeq	r2, r8, r4, ror lr
     604:	00000003 	andeq	r0, r0, r3
     608:	ec020500 	cfstr32	mvfx0, [r2], {-0}
     60c:	1a080004 	bne	200624 <__Stack_Size+0x200224>
     610:	58090326 	stmdapl	r9, {r1, r2, r5, r8, r9}
     614:	20012631 	andcs	r2, r1, r1, lsr r6
     618:	04020031 	streq	r0, [r2], #-49	; 0x31
     61c:	002e0601 	eoreq	r0, lr, r1, lsl #12
     620:	06030402 	streq	r0, [r3], -r2, lsl #8
     624:	6609032f 	strvs	r0, [r9], -pc, lsr #6
     628:	1b252031 	blne	9486f4 <__Stack_Size+0x9482f4>
     62c:	675a5025 	ldrbvs	r5, [sl, -r5, lsr #32]
     630:	58710334 	ldmdapl	r1!, {r2, r4, r5, r8, r9}^
     634:	022e1603 	eoreq	r1, lr, #3145728	; 0x300000
     638:	01010001 	tsteq	r1, r1
     63c:	000003d1 	ldrdeq	r0, [r0], -r1
     640:	01330002 	teqeq	r3, r2
     644:	01020000 	mrseq	r0, (UNDEF: 2)
     648:	000d0efb 	strdeq	r0, [sp], -fp
     64c:	01010101 	tsteq	r1, r1, lsl #2
     650:	01000000 	mrseq	r0, (UNDEF: 0)
     654:	43010000 	movwmi	r0, #4096	; 0x1000
     658:	3033374d 	eorscc	r3, r3, sp, asr #14
     65c:	5050415f 	subspl	r4, r0, pc, asr r1
     660:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     664:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     668:	31663233 	cmncc	r6, r3, lsr r2
     66c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     670:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     674:	4300636e 	movwmi	r6, #878	; 0x36e
     678:	3033374d 	eorscc	r3, r3, sp, asr #14
     67c:	5050415f 	subspl	r4, r0, pc, asr r1
     680:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     684:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     688:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     68c:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
     690:	43000063 	movwmi	r0, #99	; 0x63
     694:	58445f4d 	stmdapl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     698:	4f435f4c 	svcmi	0x00435f4c
     69c:	00632e4d 	rsbeq	r2, r3, sp, asr #28
     6a0:	73000001 	movwvc	r0, #1
     6a4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     6a8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     6ac:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     6b0:	00682e65 	rsbeq	r2, r8, r5, ror #28
     6b4:	63000002 	movwvs	r0, #2
     6b8:	6f6d6d6f 	svcvs	0x006d6d6f
     6bc:	79745f6e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     6c0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     6c4:	00000300 	andeq	r0, r0, r0, lsl #6
     6c8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     6cc:	30316632 	eorscc	r6, r1, r2, lsr r6
     6d0:	616d5f78 	smcvs	54776	; 0xd5f8
     6d4:	00682e70 	rsbeq	r2, r8, r0, ror lr
     6d8:	73000002 	movwvc	r0, #2
     6dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     6e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     6e4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     6e8:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     6ec:	73000002 	movwvc	r0, #2
     6f0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     6f4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     6f8:	6173755f 	cmnvs	r3, pc, asr r5
     6fc:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     700:	00000200 	andeq	r0, r0, r0, lsl #4
     704:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     708:	30316632 	eorscc	r6, r1, r2, lsr r6
     70c:	6b625f78 	blvs	18984f4 <__Stack_Size+0x18980f4>
     710:	00682e70 	rsbeq	r2, r8, r0, ror lr
     714:	73000002 	movwvc	r0, #2
     718:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
     71c:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
     720:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     724:	00000400 	andeq	r0, r0, r0, lsl #8
     728:	6267697a 	rsbvs	r6, r7, #1998848	; 0x1e8000
     72c:	682e6565 	stmdavs	lr!, {r0, r2, r5, r6, r8, sl, sp, lr}
     730:	00000300 	andeq	r0, r0, r0, lsl #6
     734:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
     738:	665f6d65 	ldrbvs	r6, [pc], -r5, ror #26
     73c:	2e636e75 	mcrcs	14, 3, r6, cr3, cr5, {3}
     740:	00040068 	andeq	r0, r4, r8, rrx
     744:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xc00
     748:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     74c:	6f730000 	svcvs	0x00730000
     750:	2e646e75 	mcrcs	14, 3, r6, cr4, cr5, {3}
     754:	00040068 	andeq	r0, r4, r8, rrx
     758:	61737500 	cmnvs	r3, r0, lsl #10
     75c:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     760:	00000400 	andeq	r0, r0, r0, lsl #8
     764:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     768:	30316632 	eorscc	r6, r1, r2, lsr r6
     76c:	766e5f78 	uqsub16vc	r5, lr, r8
     770:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
     774:	00000200 	andeq	r0, r0, r0, lsl #4
     778:	02050000 	andeq	r0, r5, #0
     77c:	08000558 	stmdaeq	r0, {r3, r4, r6, r8, sl}
     780:	0102db03 	tsteq	r2, r3, lsl #22
     784:	75834b21 	strvc	r4, [r3, #2849]	; 0xb21
     788:	20790327 	rsbscs	r0, r9, r7, lsr #6
     78c:	83838375 	orrhi	r8, r3, #-738197503	; 0xd4000001
     790:	762c2275 			; <UNDEFINED> instruction: 0x762c2275
     794:	a15a4b3f 	cmpge	sl, pc, lsr fp
     798:	03dd032c 	bicseq	r0, sp, #44, 6	; 0xb0000000
     79c:	020022f2 	andeq	r2, r0, #536870927	; 0x2000000f
     7a0:	20060104 	andcs	r0, r6, r4, lsl #2
     7a4:	2f2d7806 	svccs	0x002d7806
     7a8:	211f593f 	tstcs	pc, pc, lsr r9	; <UNPREDICTABLE>
     7ac:	01040200 	mrseq	r0, R12_usr
     7b0:	4b062006 	blmi	1887d0 <__Stack_Size+0x1883d0>
     7b4:	593c0d03 	ldmdbpl	ip!, {r0, r1, r8, sl, fp}
     7b8:	02002f1f 	andeq	r2, r0, #31, 30	; 0x7c
     7bc:	20060104 	andcs	r0, r6, r4, lsl #2
     7c0:	02040200 	andeq	r0, r4, #0, 4
     7c4:	74690306 	strbtvc	r0, [r9], #-774	; 0x306
     7c8:	693c1a03 	ldmdbvs	ip!, {r0, r1, r9, fp, ip}
     7cc:	04020023 	streq	r0, [r2], #-35	; 0x23
     7d0:	00660602 	rsbeq	r0, r6, r2, lsl #12
     7d4:	06010402 	streq	r0, [r1], -r2, lsl #8
     7d8:	02004092 	andeq	r4, r0, #146	; 0x92
     7dc:	002f0104 	eoreq	r0, pc, r4, lsl #2
     7e0:	57010402 	strpl	r0, [r1, -r2, lsl #8]
     7e4:	01040200 	mrseq	r0, R12_usr
     7e8:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     7ec:	57301f01 	ldrpl	r1, [r0, -r1, lsl #30]!
     7f0:	2e720397 	mrccs	3, 3, r0, cr2, cr7, {4}
     7f4:	6a200f03 	bvs	804408 <__Stack_Size+0x804008>
     7f8:	04020023 	streq	r0, [r2], #-35	; 0x23
     7fc:	00580601 	subseq	r0, r8, r1, lsl #12
     800:	4a020402 	bmi	81810 <__Stack_Size+0x81410>
     804:	1b334c06 	blne	cd3824 <__Stack_Size+0xcd3424>
     808:	2aad3122 	bcs	feb4cc98 <SCS_BASE+0x1eb3ec98>
     80c:	25298332 	strcs	r8, [r9, #-818]!	; 0x332
     810:	a19fadad 	orrsge	sl, pc, sp, lsr #27
     814:	0026892f 	eoreq	r8, r6, pc, lsr #18
     818:	06010402 	streq	r0, [r1], -r2, lsl #8
     81c:	b2760620 	rsbslt	r0, r6, #32, 12	; 0x2000000
     820:	034c4b67 	movteq	r4, #52071	; 0xcb67
     824:	1f032076 	svcne	0x00032076
     828:	2d2f6758 	stccs	7, cr6, [pc, #-352]!	; 6d0 <__Stack_Size+0x2d0>
     82c:	5e032f2f 	cdppl	15, 0, cr2, cr3, cr15, {1}
     830:	4a3d0320 	bmi	f414b8 <__Stack_Size+0xf410b8>
     834:	204d034d 	subcs	r0, sp, sp, asr #6
     838:	4b304c4b 	blmi	c1396c <__Stack_Size+0xc1356c>
     83c:	22755922 	rsbscs	r5, r5, #557056	; 0x88000
     840:	2f2d2f67 	svccs	0x002d2f67
     844:	200a032f 	andcs	r0, sl, pc, lsr #6
     848:	4b4c424c 	blmi	1311180 <__Stack_Size+0x1310d80>
     84c:	3d033e41 	stccc	14, cr3, [r3, #-260]	; 0xfffffefc
     850:	7adc034a 	bvc	ff701580 <SCS_BASE+0x1f6f3580>
     854:	55232566 	strpl	r2, [r3, #-1382]!	; 0x566
     858:	321c2f23 	andscc	r2, ip, #35, 30	; 0x8c
     85c:	2009032d 	andcs	r0, r9, sp, lsr #6
     860:	2e79031f 	mrccs	3, 3, r0, cr9, cr15, {0}
     864:	2f302f36 	svccs	0x00302f36
     868:	2003302f 	andcs	r3, r3, pc, lsr #32
     86c:	20720366 	rsbscs	r0, r2, r6, ror #6
     870:	0079773e 	rsbseq	r7, r9, lr, lsr r7
     874:	06010402 	streq	r0, [r1], -r2, lsl #8
     878:	333f06c8 	teqcc	pc, #200, 12	; 0xc800000
     87c:	01040200 	mrseq	r0, R12_usr
     880:	31066606 	tstcc	r6, r6, lsl #12
     884:	a65b773e 			; <UNDEFINED> instruction: 0xa65b773e
     888:	22207803 	eorcs	r7, r0, #196608	; 0x30000
     88c:	5b773050 	blpl	1dcc9d4 <__Stack_Size+0x1dcc5d4>
     890:	020030d7 	andeq	r3, r0, #215	; 0xd7
     894:	3c060104 	stfccs	f0, [r6], {4}
     898:	773e3106 	ldrvc	r3, [lr, -r6, lsl #2]!
     89c:	02040200 	andeq	r0, r4, #0, 4
     8a0:	3023085b 	eorcc	r0, r3, fp, asr r8
     8a4:	0402001e 	streq	r0, [r2], #-30
     8a8:	02003001 	andeq	r3, r0, #1
     8ac:	4c850304 	stcmi	3, cr0, [r5], {4}
     8b0:	3d1f2f4d 	ldccc	15, cr2, [pc, #-308]	; 784 <__Stack_Size+0x384>
     8b4:	5b3e3331 	blpl	f8d580 <__Stack_Size+0xf8d180>
     8b8:	04020021 	streq	r0, [r2], #-33	; 0x21
     8bc:	06200601 	strteq	r0, [r0], -r1, lsl #12
     8c0:	0335924c 	teqeq	r5, #76, 4	; 0xc0000004
     8c4:	4c2f2079 	stcmi	0, cr2, [pc], #-484	; 6e8 <__Stack_Size+0x2e8>
     8c8:	1f212d2f 	svcne	0x00212d2f
     8cc:	3f2f2d2f 	svccc	0x002f2d2f
     8d0:	252e0a03 	strcs	r0, [lr, #-2563]!	; 0xa03
     8d4:	005d763e 	subseq	r7, sp, lr, lsr r6
     8d8:	06010402 	streq	r0, [r1], -r2, lsl #8
     8dc:	504006c8 	subpl	r0, r0, r8, asr #13
     8e0:	5b762f30 	blpl	1d8c5a8 <__Stack_Size+0x1d8c1a8>
     8e4:	2f331ba5 	svccs	0x00331ba5
     8e8:	1d315b76 	vldmdbne	r1!, {d5-<overflow reg d63>}
     8ec:	01040200 	mrseq	r0, R12_usr
     8f0:	762f5a93 			; <UNDEFINED> instruction: 0x762f5a93
     8f4:	02040200 	andeq	r0, r4, #0, 4
     8f8:	0402005a 	streq	r0, [r2], #-90	; 0x5a
     8fc:	0200be01 	andeq	fp, r0, #1, 28
     900:	03760304 	cmneq	r6, #4, 6	; 0x10000000
     904:	004a7fb4 	strheq	r7, [sl], #-244	; 0xffffff0c
     908:	03020402 	movweq	r0, #9218	; 0x2402
     90c:	002000dd 	ldrdeq	r0, [r0], -sp	; <UNPREDICTABLE>
     910:	03020402 	movweq	r0, #9218	; 0x2402
     914:	003c7f9d 	mlaseq	ip, sp, pc, r7	; <UNPREDICTABLE>
     918:	03020402 	movweq	r0, #9218	; 0x2402
     91c:	002000e3 	eoreq	r0, r0, r3, ror #1
     920:	03020402 	movweq	r0, #9218	; 0x2402
     924:	5e207f9d 	mcrpl	15, 1, r7, cr0, cr13, {4}
     928:	2000e103 	andcs	lr, r0, r3, lsl #2
     92c:	001d2377 	andseq	r2, sp, r7, ror r3
     930:	3f010402 	svccc	0x00010402
     934:	0200773e 	andeq	r7, r0, #16252928	; 0xf80000
     938:	2e060104 	adfcss	f0, f6, f4
     93c:	03040200 	movweq	r0, #16896	; 0x4200
     940:	02003e06 	andeq	r3, r0, #6, 28	; 0x60
     944:	00560304 	subseq	r0, r6, r4, lsl #6
     948:	22030402 	andcs	r0, r3, #33554432	; 0x2000000
     94c:	03040200 	movweq	r0, #16896	; 0x4200
     950:	1e30322c 	cdpne	2, 3, cr3, cr0, cr12, {1}
     954:	5a5d2f30 	bpl	174c61c <__Stack_Size+0x174c21c>
     958:	2f3e2f3d 	svccs	0x003e2f3d
     95c:	02003f3f 	andeq	r3, r0, #63, 30	; 0xfc
     960:	58060104 	stmdapl	r6, {r2, r8}
     964:	2f2f5c06 	svccs	0x002f5c06
     968:	bb242a31 	bllt	90b234 <__Stack_Size+0x90ae34>
     96c:	299f2529 	ldmibcs	pc, {r0, r3, r5, r8, sl, sp}	; <UNPREDICTABLE>
     970:	03c9d733 	biceq	sp, r9, #13369344	; 0xcc0000
     974:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     978:	7603a12e 	strvc	sl, [r3], -lr, lsr #2
     97c:	200a0320 	andcs	r0, sl, r0, lsr #6
     980:	2073039f 			; <UNDEFINED> instruction: 0x2073039f
     984:	9f200d03 	svcls	0x00200d03
     988:	03207203 			; <UNDEFINED> instruction: 0x03207203
     98c:	03d7200e 	bicseq	r2, r7, #14
     990:	0f032071 	svceq	0x00032071
     994:	72039120 	andvc	r9, r3, #32, 2
     998:	200e0320 	andcs	r0, lr, r0, lsr #6
     99c:	01040200 	mrseq	r0, R12_usr
     9a0:	68303369 	ldmdavs	r0!, {r0, r3, r5, r6, r8, r9, ip, sp}
     9a4:	02004d30 	andeq	r4, r0, #48, 26	; 0xc00
     9a8:	4a060104 	bmi	180dc0 <__Stack_Size+0x1809c0>
     9ac:	222c3206 	eorcs	r3, ip, #1610612736	; 0x60000000
     9b0:	211f221e 	tstcs	pc, lr, lsl r2	; <UNPREDICTABLE>
     9b4:	691e2267 	ldmdbvs	lr, {r0, r1, r2, r5, r6, r9, sp}
     9b8:	22831d31 	addcs	r1, r3, #3136	; 0xc40
     9bc:	242f751e 	strtcs	r7, [pc], #-1310	; 9c4 <__Stack_Size+0x5c4>
     9c0:	83212d3d 			; <UNDEFINED> instruction: 0x83212d3d
     9c4:	04020075 	streq	r0, [r2], #-117	; 0x75
     9c8:	2e600302 	cdpcs	3, 6, cr0, cr0, cr2, {0}
     9cc:	223c2303 	eorscs	r2, ip, #201326592	; 0xc000000
     9d0:	1f83222c 	svcne	0x0083222c
     9d4:	69306821 	ldmdbvs	r0!, {r0, r5, fp, sp, lr}
     9d8:	009f5a4b 	addseq	r5, pc, fp, asr #20
     9dc:	6b010402 	blvs	419ec <__Stack_Size+0x415ec>
     9e0:	5800cb03 	stmdapl	r0, {r0, r1, r8, r9, fp, lr, pc}
     9e4:	04020030 	streq	r0, [r2], #-48	; 0x30
     9e8:	00580601 	subseq	r0, r8, r1, lsl #12
     9ec:	06020402 	streq	r0, [r2], -r2, lsl #8
     9f0:	04020059 	streq	r0, [r2], #-89	; 0x59
     9f4:	003d2d02 	eorseq	r2, sp, r2, lsl #26
     9f8:	06010402 	streq	r0, [r1], -r2, lsl #8
     9fc:	595b0658 	ldmdbpl	fp, {r3, r4, r6, r9, sl}^
     a00:	30740903 	rsbscc	r0, r4, r3, lsl #18
     a04:	3ed84c4d 	cdpcc	12, 13, cr4, cr8, cr13, {2}
     a08:	3c0c0340 	stccc	3, cr0, [ip], {64}	; 0x40
     a0c:	01000402 	tsteq	r0, r2, lsl #8
     a10:	00009501 	andeq	r9, r0, r1, lsl #10
     a14:	79000200 	stmdbvc	r0, {r9}
     a18:	02000000 	andeq	r0, r0, #0
     a1c:	0d0efb01 	vstreq	d15, [lr, #-4]
     a20:	01010100 	mrseq	r0, (UNDEF: 17)
     a24:	00000001 	andeq	r0, r0, r1
     a28:	01000001 	tsteq	r0, r1
     a2c:	33374d43 	teqcc	r7, #4288	; 0x10c0
     a30:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
     a34:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     a38:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     a3c:	31663233 	cmncc	r6, r3, lsr r2
     a40:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     a44:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     a48:	0000636e 	andeq	r6, r0, lr, ror #6
     a4c:	74747562 	ldrbtvc	r7, [r4], #-1378	; 0x562
     a50:	632e6e6f 			; <UNDEFINED> instruction: 0x632e6e6f
     a54:	00000100 	andeq	r0, r0, r0, lsl #2
     a58:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a5c:	30316632 	eorscc	r6, r1, r2, lsr r6
     a60:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a64:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     a68:	00000200 	andeq	r0, r0, r0, lsl #4
     a6c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a70:	30316632 	eorscc	r6, r1, r2, lsr r6
     a74:	616d5f78 	smcvs	54776	; 0xd5f8
     a78:	00682e70 	rsbeq	r2, r8, r0, ror lr
     a7c:	73000002 	movwvc	r0, #2
     a80:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     a84:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a88:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     a8c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     a90:	00000002 	andeq	r0, r0, r2
     a94:	8c020500 	cfstr32hi	mvfx0, [r2], {-0}
     a98:	0308000f 	movweq	r0, #32783	; 0x800f
     a9c:	59230121 	stmdbpl	r3!, {r0, r5, r8}
     aa0:	311d312b 	tstcc	sp, fp, lsr #2
     aa4:	00040277 	andeq	r0, r4, r7, ror r2
     aa8:	01220101 			; <UNDEFINED> instruction: 0x01220101
     aac:	00020000 	andeq	r0, r2, r0
     ab0:	00000095 	muleq	r0, r5, r0
     ab4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     ab8:	0101000d 	tsteq	r1, sp
     abc:	00000101 	andeq	r0, r0, r1, lsl #2
     ac0:	00000100 	andeq	r0, r0, r0, lsl #2
     ac4:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     ac8:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     acc:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
     ad0:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     ad4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ad8:	5f783031 	svcpl	0x00783031
     adc:	2f62696c 	svccs	0x0062696c
     ae0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     ae4:	33374d43 	teqcc	r7, #4288	; 0x10c0
     ae8:	50415f30 	subpl	r5, r1, r0, lsr pc
     aec:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     af0:	6c000063 	stcvs	0, cr0, [r0], {99}	; 0x63
     af4:	632e6465 			; <UNDEFINED> instruction: 0x632e6465
     af8:	00000100 	andeq	r0, r0, r0, lsl #2
     afc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b00:	30316632 	eorscc	r6, r1, r2, lsr r6
     b04:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     b08:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     b0c:	00000200 	andeq	r0, r0, r0, lsl #4
     b10:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b14:	30316632 	eorscc	r6, r1, r2, lsr r6
     b18:	616d5f78 	smcvs	54776	; 0xd5f8
     b1c:	00682e70 	rsbeq	r2, r8, r0, ror lr
     b20:	63000002 	movwvs	r0, #2
     b24:	6f6d6d6f 	svcvs	0x006d6d6f
     b28:	79745f6e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     b2c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     b30:	00000300 	andeq	r0, r0, r0, lsl #6
     b34:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b38:	30316632 	eorscc	r6, r1, r2, lsr r6
     b3c:	70675f78 	rsbvc	r5, r7, r8, ror pc
     b40:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     b44:	00000200 	andeq	r0, r0, r0, lsl #4
     b48:	02050000 	andeq	r0, r5, #0
     b4c:	08000fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp}
     b50:	13011703 	movwne	r1, #5891	; 0x1703
     b54:	0022ad1f 	eoreq	sl, r2, pc, lsl sp
     b58:	06010402 	streq	r0, [r1], -r2, lsl #8
     b5c:	00590620 	subseq	r0, r9, r0, lsr #12
     b60:	06010402 	streq	r0, [r1], -r2, lsl #8
     b64:	00590620 	subseq	r0, r9, r0, lsr #12
     b68:	06010402 	streq	r0, [r1], -r2, lsl #8
     b6c:	004b0620 	subeq	r0, fp, r0, lsr #12
     b70:	06010402 	streq	r0, [r1], -r2, lsl #8
     b74:	00590620 	subseq	r0, r9, r0, lsr #12
     b78:	03010402 	movweq	r0, #5122	; 0x1402
     b7c:	0200200e 	andeq	r2, r0, #14
     b80:	72030104 	andvc	r0, r3, #4, 2
     b84:	02005e2e 	andeq	r5, r0, #736	; 0x2e0
     b88:	20060104 	andcs	r0, r6, r4, lsl #2
     b8c:	02005906 	andeq	r5, r0, #98304	; 0x18000
     b90:	20060104 	andcs	r0, r6, r4, lsl #2
     b94:	02005906 	andeq	r5, r0, #98304	; 0x18000
     b98:	20060104 	andcs	r0, r6, r4, lsl #2
     b9c:	02004b06 	andeq	r4, r0, #6144	; 0x1800
     ba0:	20060104 	andcs	r0, r6, r4, lsl #2
     ba4:	02005906 	andeq	r5, r0, #98304	; 0x18000
     ba8:	00240104 	eoreq	r0, r4, r4, lsl #2
     bac:	2a010402 	bcs	41bbc <__Stack_Size+0x417bc>
     bb0:	211f13a5 	tstcs	pc, r5, lsr #7
     bb4:	4d304d22 	ldcmi	13, cr4, [r0, #-136]!	; 0xffffff78
     bb8:	4d303f30 	ldcmi	15, cr3, [r0, #-192]!	; 0xffffff40
     bbc:	586c0330 	stmdapl	ip!, {r4, r5, r8, r9}^
     bc0:	21582803 	cmpcs	r8, r3, lsl #16
     bc4:	200e035b 	andcs	r0, lr, fp, asr r3
     bc8:	02010903 	andeq	r0, r1, #49152	; 0xc000
     bcc:	01010002 	tsteq	r1, r2
     bd0:	0000031c 	andeq	r0, r0, ip, lsl r3
     bd4:	01600002 	cmneq	r0, r2
     bd8:	01020000 	mrseq	r0, (UNDEF: 2)
     bdc:	000d0efb 	strdeq	r0, [sp], -fp
     be0:	01010101 	tsteq	r1, r1, lsl #2
     be4:	01000000 	mrseq	r0, (UNDEF: 0)
     be8:	43010000 	movwmi	r0, #4096	; 0x1000
     bec:	3033374d 	eorscc	r3, r3, sp, asr #14
     bf0:	2f57485f 	svccs	0x0057485f
     bf4:	00637273 	rsbeq	r7, r3, r3, ror r2
     bf8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     bfc:	30316632 	eorscc	r6, r1, r2, lsr r6
     c00:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     c04:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     c08:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     c0c:	5f303337 	svcpl	0x00303337
     c10:	2f505041 	svccs	0x00505041
     c14:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c18:	73797300 	cmnvc	r9, #0, 6
     c1c:	5f6d6574 	svcpl	0x006d6574
     c20:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     c24:	0100632e 	tsteq	r0, lr, lsr #6
     c28:	74730000 	ldrbtvc	r0, [r3], #-0
     c2c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c30:	5f783031 	svcpl	0x00783031
     c34:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     c38:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c3c:	74730000 	ldrbtvc	r0, [r3], #-0
     c40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c44:	5f783031 	svcpl	0x00783031
     c48:	2e70616d 	rpwcssz	f6, f0, #5.0
     c4c:	00020068 	andeq	r0, r2, r8, rrx
     c50:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c54:	31663233 	cmncc	r6, r3, lsr r2
     c58:	615f7830 	cmpvs	pc, r0, lsr r8	; <UNPREDICTABLE>
     c5c:	682e6364 	stmdavs	lr!, {r2, r5, r6, r8, r9, sp, lr}
     c60:	00000200 	andeq	r0, r0, r0, lsl #4
     c64:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c68:	30316632 	eorscc	r6, r1, r2, lsr r6
     c6c:	70675f78 	rsbvc	r5, r7, r8, ror pc
     c70:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     c74:	00000200 	andeq	r0, r0, r0, lsl #4
     c78:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c7c:	30316632 	eorscc	r6, r1, r2, lsr r6
     c80:	766e5f78 	uqsub16vc	r5, lr, r8
     c84:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
     c88:	00000200 	andeq	r0, r0, r0, lsl #4
     c8c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c90:	30316632 	eorscc	r6, r1, r2, lsr r6
     c94:	70735f78 	rsbsvc	r5, r3, r8, ror pc
     c98:	00682e69 	rsbeq	r2, r8, r9, ror #28
     c9c:	73000002 	movwvc	r0, #2
     ca0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     ca4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     ca8:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
     cac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     cb0:	74730000 	ldrbtvc	r0, [r3], #-0
     cb4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     cb8:	5f783031 	svcpl	0x00783031
     cbc:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     cc0:	00682e74 	rsbeq	r2, r8, r4, ror lr
     cc4:	73000002 	movwvc	r0, #2
     cc8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     ccc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     cd0:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     cd4:	6b636974 	blvs	18db2ac <__Stack_Size+0x18daeac>
     cd8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     cdc:	74730000 	ldrbtvc	r0, [r3], #-0
     ce0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ce4:	5f783031 	svcpl	0x00783031
     ce8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     cec:	00020068 	andeq	r0, r2, r8, rrx
     cf0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     cf4:	31663233 	cmncc	r6, r3, lsr r2
     cf8:	705f7830 	subsvc	r7, pc, r0, lsr r8	; <UNPREDICTABLE>
     cfc:	682e7277 	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, r9, ip, sp, lr}
     d00:	00000200 	andeq	r0, r0, r0, lsl #4
     d04:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d08:	30316632 	eorscc	r6, r1, r2, lsr r6
     d0c:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     d10:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     d14:	00020068 	andeq	r0, r2, r8, rrx
     d18:	726f6300 	rsbvc	r6, pc, #0, 6
     d1c:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
     d20:	616d5f33 	cmnvs	sp, r3, lsr pc
     d24:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
     d28:	00020068 	andeq	r0, r2, r8, rrx
     d2c:	67697a00 	strbvs	r7, [r9, -r0, lsl #20]!
     d30:	2e656562 	cdpcs	5, 6, cr6, cr5, cr2, {3}
     d34:	00030068 	andeq	r0, r3, r8, rrx
     d38:	05000000 	streq	r0, [r0, #-0]
     d3c:	0010b802 	andseq	fp, r0, r2, lsl #16
     d40:	00ed0308 	rsceq	r0, sp, r8, lsl #6
     d44:	2e0a0301 	cdpcs	3, 0, cr0, cr10, cr1, {0}
     d48:	3f207903 	svccc	0x00207903
     d4c:	1f213d40 	svcne	0x00213d40
     d50:	1d311d33 	ldcne	13, cr1, [r1, #-204]!	; 0xffffff34
     d54:	2f2f302d 	svccs	0x002f302d
     d58:	222c3f31 	eorcs	r3, ip, #49, 30	; 0xc4
     d5c:	1f211f3e 	svcne	0x00211f3e
     d60:	30312f2b 	eorscc	r2, r1, fp, lsr #30
     d64:	4f4d4b4b 	svcmi	0x004d4b4b
     d68:	4d3e3d32 	ldcmi	13, cr3, [lr, #-200]!	; 0xffffff38
     d6c:	2f37242f 	svccs	0x0037242f
     d70:	31302f2f 	teqcc	r0, pc, lsr #30
     d74:	21741903 	cmncs	r4, r3, lsl #18
     d78:	032d211f 			; <UNDEFINED> instruction: 0x032d211f
     d7c:	2f2f2e6a 	svccs	0x002f2e6a
     d80:	2f2e1503 	svccs	0x002e1503
     d84:	0359695c 	cmpeq	r9, #92, 18	; 0x170000
     d88:	4e224a0c 	vmulmi.f32	s8, s4, s24
     d8c:	3c0e032d 	stccc	3, cr0, [lr], {45}	; 0x2d
     d90:	304d3123 	subcc	r3, sp, r3, lsr #2
     d94:	2903221e 	stmdbcs	r3, {r1, r2, r3, r4, r9, sp}
     d98:	2d4f5c20 	stclcs	12, cr5, [pc, #-128]	; d20 <__Stack_Size+0x920>
     d9c:	3f3c5203 	svccc	0x003c5203
     da0:	4d3f3f3f 	ldcmi	15, cr3, [pc, #-252]!	; cac <__Stack_Size+0x8ac>
     da4:	04020069 	streq	r0, [r2], #-105	; 0x69
     da8:	005d3f01 	subseq	r3, sp, r1, lsl #30
     dac:	3f010402 	svccc	0x00010402
     db0:	4d741703 	ldclmi	7, cr1, [r4, #-12]!
     db4:	2f2f3d40 	svccs	0x002f3d40
     db8:	31251b2f 			; <UNDEFINED> instruction: 0x31251b2f
     dbc:	221e2222 	andscs	r2, lr, #536870914	; 0x20000002
     dc0:	306a4d30 	rsbcc	r4, sl, r0, lsr sp
     dc4:	221e2230 	andscs	r2, lr, #48, 4
     dc8:	3e694e30 	mcrcc	14, 3, r4, cr9, cr0, {1}
     dcc:	221e2230 	andscs	r2, lr, #48, 4
     dd0:	326a4d31 	rsbcc	r4, sl, #3136	; 0xc40
     dd4:	221e2230 	andscs	r2, lr, #48, 4
     dd8:	4e6a4d31 	mcrmi	13, 3, r4, cr10, cr1, {1}
     ddc:	3e2214bc 	mcrcc	4, 1, r1, cr2, cr12, {5}
     de0:	3e223e30 	mcrcc	14, 1, r3, cr2, cr0, {1}
     de4:	41324d21 	teqmi	r2, r1, lsr #26
     de8:	2a32231e 	bcs	c89a68 <__Stack_Size+0xc89668>
     dec:	302f211d 	eorcc	r2, pc, sp, lsl r1	; <UNPREDICTABLE>
     df0:	4d303021 	ldcmi	0, cr3, [r0, #-132]!	; 0xffffff7c
     df4:	6c676967 	stclvs	9, cr6, [r7], #-412	; 0xfffffe64
     df8:	02004f4b 	andeq	r4, r0, #300	; 0x12c
     dfc:	5b3d0104 	blpl	f41214 <__Stack_Size+0xf40e14>
     e00:	01040200 	mrseq	r0, R12_usr
     e04:	02005e3d 	andeq	r5, r0, #976	; 0x3d0
     e08:	5a3d0104 	bpl	f41220 <__Stack_Size+0xf40e20>
     e0c:	01040200 	mrseq	r0, R12_usr
     e10:	4b4b5c3d 	blmi	12d7f0c <__Stack_Size+0x12d7b0c>
     e14:	7a03266a 	bvc	ca7c4 <__Stack_Size+0xca3c4>
     e18:	5b592620 	blpl	164a6a0 <__Stack_Size+0x164a2a0>
     e1c:	034a0a03 	movteq	r0, #43523	; 0xaa03
     e20:	231d2078 	tstcs	sp, #120	; 0x78
     e24:	30302930 	eorscc	r2, r0, r0, lsr r9
     e28:	222d3021 	eorcs	r3, sp, #33	; 0x21
     e2c:	2a302923 	bcs	c0b2c0 <__Stack_Size+0xc0aec0>
     e30:	2e0b0335 	mcrcs	3, 0, r0, cr11, cr5, {1}
     e34:	740c034d 	strvc	r0, [ip], #-845	; 0x34d
     e38:	032e0f03 			; <UNDEFINED> instruction: 0x032e0f03
     e3c:	18032074 	stmdane	r3, {r2, r4, r5, r6, sp}
     e40:	20680320 	rsbcs	r0, r8, r0, lsr #6
     e44:	212e0a03 			; <UNDEFINED> instruction: 0x212e0a03
     e48:	2f2b312c 	svccs	0x002b312c
     e4c:	33362f2f 	teqcc	r6, #47, 30	; 0xbc
     e50:	20740343 	rsbscs	r0, r4, r3, asr #6
     e54:	25312f32 	ldrcs	r2, [r1, #-3890]!	; 0xf32
     e58:	2e730344 	cdpcs	3, 7, cr0, cr3, cr4, {2}
     e5c:	34312f32 	ldrtcc	r2, [r1], #-3890	; 0xf32
     e60:	323c7a03 	eorscc	r7, ip, #12288	; 0x3000
     e64:	4c302f2f 	ldcmi	15, cr2, [r0], #-188	; 0xffffff44
     e68:	2f2d211f 	svccs	0x002d211f
     e6c:	312e0a03 			; <UNDEFINED> instruction: 0x312e0a03
     e70:	2f2f2f55 	svccs	0x002f2f55
     e74:	2f3a3031 	svccs	0x003a3031
     e78:	2e0e032f 	cdpcs	3, 0, cr0, cr14, cr15, {1}
     e7c:	2f2f3931 	svccs	0x002f3931
     e80:	2f3a332f 	svccs	0x003a332f
     e84:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
     e88:	2f2f5531 	svccs	0x002f5531
     e8c:	3931312f 	ldmdbcc	r1!, {r0, r1, r2, r3, r5, r8, ip, sp}
     e90:	312f2f2f 			; <UNDEFINED> instruction: 0x312f2f2f
     e94:	2f2f3a22 	svccs	0x002f3a22
     e98:	3a2e0b03 	bcc	b83aac <__Stack_Size+0xb836ac>
     e9c:	4c312f2f 	ldcmi	15, cr2, [r1], #-188	; 0xffffff44
     ea0:	03820a03 	orreq	r0, r2, #12288	; 0x3000
     ea4:	4f5d200d 	svcmi	0x005d200d
     ea8:	1c241f1f 	stcne	15, cr1, [r4], #-124	; 0xffffff84
     eac:	2f2f2f2f 	svccs	0x002f2f2f
     eb0:	3b1e4031 	blcc	790f7c <__Stack_Size+0x790b7c>
     eb4:	40312f30 	eorsmi	r2, r1, r0, lsr pc
     eb8:	2f303b1e 	svccs	0x00303b1e
     ebc:	2f1b2533 	svccs	0x001b2533
     ec0:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
     ec4:	e6032e14 			; <UNDEFINED> instruction: 0xe6032e14
     ec8:	13032e7a 	movwne	r2, #15994	; 0x3e7a
     ecc:	206f0320 	rsbcs	r0, pc, r0, lsr #6
     ed0:	33323130 	teqcc	r2, #48, 2
     ed4:	03414c31 	movteq	r4, #7217	; 0x1c31
     ed8:	6b032e15 	blvs	cc734 <__Stack_Size+0xcc334>
     edc:	324e3120 	subcc	r3, lr, #32, 2
     ee0:	31303130 	teqcc	r0, r0, lsr r1
     ee4:	5a594b59 	bpl	1653c50 <__Stack_Size+0x1653850>
     ee8:	022a3332 	eoreq	r3, sl, #-939524096	; 0xc8000000
     eec:	0101000b 	tsteq	r1, fp
     ef0:	000001ae 	andeq	r0, r0, lr, lsr #3
     ef4:	00f20002 	rscseq	r0, r2, r2
     ef8:	01020000 	mrseq	r0, (UNDEF: 2)
     efc:	000d0efb 	strdeq	r0, [sp], -fp
     f00:	01010101 	tsteq	r1, r1, lsl #2
     f04:	01000000 	mrseq	r0, (UNDEF: 0)
     f08:	43010000 	movwmi	r0, #4096	; 0x1000
     f0c:	3033374d 	eorscc	r3, r3, sp, asr #14
     f10:	2f57485f 	svccs	0x0057485f
     f14:	00637273 	rsbeq	r7, r3, r3, ror r2
     f18:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f1c:	30316632 	eorscc	r6, r1, r2, lsr r6
     f20:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f24:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     f28:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     f2c:	5f303337 	svcpl	0x00303337
     f30:	2f505041 	svccs	0x00505041
     f34:	00636e69 	rsbeq	r6, r3, r9, ror #28
     f38:	33374d43 	teqcc	r7, #4288	; 0x10c0
     f3c:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
     f40:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     f44:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
     f48:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     f4c:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
     f50:	00632e63 	rsbeq	r2, r3, r3, ror #28
     f54:	73000001 	movwvc	r0, #1
     f58:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f5c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f60:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     f64:	00682e65 	rsbeq	r2, r8, r5, ror #28
     f68:	73000002 	movwvc	r0, #2
     f6c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f70:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f74:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     f78:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f7c:	74730000 	ldrbtvc	r0, [r3], #-0
     f80:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f84:	5f783031 	svcpl	0x00783031
     f88:	73616c66 	cmnvc	r1, #26112	; 0x6600
     f8c:	00682e68 	rsbeq	r2, r8, r8, ror #28
     f90:	63000002 	movwvs	r0, #2
     f94:	6f6d6d6f 	svcvs	0x006d6d6f
     f98:	79745f6e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     f9c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     fa0:	00000300 	andeq	r0, r0, r0, lsl #6
     fa4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     fa8:	30316632 	eorscc	r6, r1, r2, lsr r6
     fac:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     fb0:	00682e63 	rsbeq	r2, r8, r3, ror #28
     fb4:	73000002 	movwvc	r0, #2
     fb8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     fbc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     fc0:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     fc4:	6b636974 	blvs	18db59c <__Stack_Size+0x18db19c>
     fc8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     fcc:	74730000 	ldrbtvc	r0, [r3], #-0
     fd0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fd4:	5f783031 	svcpl	0x00783031
     fd8:	6f697067 	svcvs	0x00697067
     fdc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     fe0:	64610000 	strbtvs	r0, [r1], #-0
     fe4:	00682e63 	rsbeq	r2, r8, r3, ror #28
     fe8:	00000004 	andeq	r0, r0, r4
     fec:	18020500 	stmdane	r2, {r8, sl}
     ff0:	03080017 	movweq	r0, #32791	; 0x8017
     ff4:	230102a9 	movwcs	r0, #4777	; 0x12a9
     ff8:	5a5a5a5a 	bpl	1697968 <__Stack_Size+0x1697568>
     ffc:	76034b5a 			; <UNDEFINED> instruction: 0x76034b5a
    1000:	3030304a 	eorscc	r3, r0, sl, asr #32
    1004:	03312430 	teqeq	r1, #48, 8	; 0x30000000
    1008:	23202e0c 			; <UNDEFINED> instruction: 0x23202e0c
    100c:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    1010:	4c3f3001 	ldcmi	0, cr3, [pc], #-4	; 1014 <__Stack_Size+0xc14>
    1014:	144f2c22 	strbne	r2, [pc], #-3106	; 101c <__Stack_Size+0xc1c>
    1018:	02004022 	andeq	r4, r0, #34	; 0x22
    101c:	20060104 	andcs	r0, r6, r4, lsl #2
    1020:	03040200 	movweq	r0, #16896	; 0x4200
    1024:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    1028:	00240603 	eoreq	r0, r4, r3, lsl #12
    102c:	1e030402 	cdpne	4, 0, cr0, cr3, cr2, {0}
    1030:	02040200 	andeq	r0, r4, #0, 4
    1034:	135c433a 	cmpne	ip, #-402653184	; 0xe8000000
    1038:	00137a3e 	andseq	r7, r3, lr, lsr sl
    103c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1040:	5d2f0658 	stcpl	6, cr0, [pc, #-352]!	; ee8 <__Stack_Size+0xae8>
    1044:	2f1f3d21 	svccs	0x001f3d21
    1048:	4b21145c 	blmi	8461c0 <__Stack_Size+0x845dc0>
    104c:	035a2631 	cmpeq	sl, #51380224	; 0x3100000
    1050:	03362078 	teqeq	r6, #120	; 0x78
    1054:	00282078 	eoreq	r2, r8, r8, ror r0
    1058:	06010402 	streq	r0, [r1], -r2, lsl #8
    105c:	04020020 	streq	r0, [r2], #-32
    1060:	73030603 	movwvc	r0, #13827	; 0x3603
    1064:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    1068:	02002103 	andeq	r2, r0, #-1073741824	; 0xc0000000
    106c:	10030304 	andne	r0, r3, r4, lsl #6
    1070:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    1074:	30405603 	subcc	r5, r0, r3, lsl #12
    1078:	79683e30 	stmdbvc	r8!, {r4, r5, r9, sl, fp, ip, sp}^
    107c:	006c1e3e 	rsbeq	r1, ip, lr, lsr lr
    1080:	06010402 	streq	r0, [r1], -r2, lsl #8
    1084:	04020058 	streq	r0, [r2], #-88	; 0x58
    1088:	00560602 	subseq	r0, r6, r2, lsl #12
    108c:	23020402 	movwcs	r0, #9218	; 0x2402
    1090:	02040200 	andeq	r0, r4, #0, 4
    1094:	8530351d 	ldrhi	r3, [r0, #-1309]!	; 0x51d
    1098:	593d2f23 	ldmdbpl	sp!, {r0, r1, r5, r8, r9, sl, fp, sp}
    109c:	0005022f 	andeq	r0, r5, pc, lsr #4
    10a0:	00da0101 	sbcseq	r0, sl, r1, lsl #2
    10a4:	00020000 	andeq	r0, r2, r0
    10a8:	00000093 	muleq	r0, r3, r0
    10ac:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    10b0:	0101000d 	tsteq	r1, sp
    10b4:	00000101 	andeq	r0, r0, r1, lsl #2
    10b8:	00000100 	andeq	r0, r0, r0, lsl #2
    10bc:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
    10c0:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    10c4:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    10c8:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    10cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10d0:	5f783031 	svcpl	0x00783031
    10d4:	2f62696c 	svccs	0x0062696c
    10d8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    10dc:	33374d43 	teqcc	r7, #4288	; 0x10c0
    10e0:	50415f30 	subpl	r5, r1, r0, lsr pc
    10e4:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
    10e8:	61000063 	tstvs	r0, r3, rrx
    10ec:	632e6364 			; <UNDEFINED> instruction: 0x632e6364
    10f0:	00000100 	andeq	r0, r0, r0, lsl #2
    10f4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10f8:	30316632 	eorscc	r6, r1, r2, lsr r6
    10fc:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1100:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1104:	00000200 	andeq	r0, r0, r0, lsl #4
    1108:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    110c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1110:	616d5f78 	smcvs	54776	; 0xd5f8
    1114:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1118:	43000002 	movwmi	r0, #2
    111c:	58445f4d 	stmdapl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1120:	4f435f4c 	svcmi	0x00435f4c
    1124:	00682e4d 	rsbeq	r2, r8, sp, asr #28
    1128:	73000003 	movwvc	r0, #3
    112c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1134:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    1138:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    113c:	00000000 	andeq	r0, r0, r0
    1140:	18e40205 	stmiane	r4!, {r0, r2, r9}^
    1144:	32030800 	andcc	r0, r3, #0, 16
    1148:	5d3d1301 	ldcpl	3, cr1, [sp, #-4]!
    114c:	68849122 	stmvs	r4, {r1, r5, r8, ip, pc}
    1150:	bb4a0b03 	bllt	1283d64 <__Stack_Size+0x1283964>
    1154:	77032d91 			; <UNDEFINED> instruction: 0x77032d91
    1158:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    115c:	02003f03 	andeq	r3, r0, #3, 30
    1160:	6d030304 	stcvs	3, cr0, [r3, #-16]
    1164:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    1168:	2e130303 	cdpcs	3, 1, cr0, cr3, cr3, {0}
    116c:	03040200 	movweq	r0, #16896	; 0x4200
    1170:	04020048 	streq	r0, [r2], #-72	; 0x48
    1174:	02002203 	andeq	r2, r0, #805306368	; 0x30000000
    1178:	021e0304 	andseq	r0, lr, #4, 6	; 0x10000000
    117c:	0101000c 	tsteq	r1, ip
    1180:	00000142 	andeq	r0, r0, r2, asr #2
    1184:	00ab0002 	adceq	r0, fp, r2
    1188:	01020000 	mrseq	r0, (UNDEF: 2)
    118c:	000d0efb 	strdeq	r0, [sp], -fp
    1190:	01010101 	tsteq	r1, r1, lsl #2
    1194:	01000000 	mrseq	r0, (UNDEF: 0)
    1198:	43010000 	movwmi	r0, #4096	; 0x1000
    119c:	3033374d 	eorscc	r3, r3, sp, asr #14
    11a0:	2f57485f 	svccs	0x0057485f
    11a4:	00637273 	rsbeq	r7, r3, r3, ror r2
    11a8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11ac:	30316632 	eorscc	r6, r1, r2, lsr r6
    11b0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    11b4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    11b8:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
    11bc:	5f303337 	svcpl	0x00303337
    11c0:	2f505041 	svccs	0x00505041
    11c4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    11c8:	61737500 	cmnvs	r3, r0, lsl #10
    11cc:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
    11d0:	00000100 	andeq	r0, r0, r0, lsl #2
    11d4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11d8:	30316632 	eorscc	r6, r1, r2, lsr r6
    11dc:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    11e0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    11e4:	00000200 	andeq	r0, r0, r0, lsl #4
    11e8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11ec:	30316632 	eorscc	r6, r1, r2, lsr r6
    11f0:	616d5f78 	smcvs	54776	; 0xd5f8
    11f4:	00682e70 	rsbeq	r2, r8, r0, ror lr
    11f8:	73000002 	movwvc	r0, #2
    11fc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1200:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1204:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1208:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    120c:	43000002 	movwmi	r0, #2
    1210:	58445f4d 	stmdapl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1214:	4f435f4c 	svcmi	0x00435f4c
    1218:	00682e4d 	rsbeq	r2, r8, sp, asr #28
    121c:	73000003 	movwvc	r0, #3
    1220:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1224:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1228:	6173755f 	cmnvs	r3, pc, asr r5
    122c:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
    1230:	00000200 	andeq	r0, r0, r0, lsl #4
    1234:	02050000 	andeq	r0, r5, #0
    1238:	08001990 	stmdaeq	r0, {r4, r7, r8, fp, ip}
    123c:	13012f03 	movwne	r2, #7939	; 0x1f03
    1240:	30139622 	andscc	r9, r3, r2, lsr #12
    1244:	144d2193 	strbne	r2, [sp], #-403	; 0x193
    1248:	21857522 	orrcs	r7, r5, r2, lsr #10
    124c:	2221203f 	eorcs	r2, r1, #63	; 0x3f
    1250:	02005a4b 	andeq	r5, r0, #307200	; 0x4b000
    1254:	684b0104 	stmdavs	fp, {r2, r8}^
    1258:	03580d03 	cmpeq	r8, #3, 26	; 0xc0
    125c:	304c2e74 	subcc	r2, ip, r4, ror lr
    1260:	01040200 	mrseq	r0, R12_usr
    1264:	0030763d 	eorseq	r7, r0, sp, lsr r6
    1268:	4b010402 	blmi	42278 <__Stack_Size+0x41e78>
    126c:	3d211708 	stccc	7, cr1, [r1, #-32]!	; 0xffffffe0
    1270:	ad211f21 	stcge	15, cr1, [r1, #-132]!	; 0xffffff7c
    1274:	19032b31 	stmdbne	r3, {r0, r4, r5, r8, r9, fp, sp}
    1278:	232b23d6 			; <UNDEFINED> instruction: 0x232b23d6
    127c:	33311d3f 	teqcc	r1, #4032	; 0xfc0
    1280:	241c2438 	ldrcs	r2, [ip], #-1080	; 0x438
    1284:	504b4bbb 	strhpl	r4, [fp], #-187	; 0xffffff45
    1288:	5a4b765a 	bpl	12debf8 <__Stack_Size+0x12de7f8>
    128c:	675a5da0 	ldrbvs	r5, [sl, -r0, lsr #27]
    1290:	03820a03 	orreq	r0, r2, #12288	; 0x3000
    1294:	49342e76 	ldmdbmi	r4!, {r1, r2, r4, r5, r6, r9, sl, fp, sp}
    1298:	23022a33 	movwcs	r2, #10803	; 0x2a33
    129c:	1d69281a 	stclne	8, cr2, [r9, #-104]!	; 0xffffff98
    12a0:	4bad3631 	blmi	feb4eb6c <SCS_BASE+0x1eb40b6c>
    12a4:	4b4a0c03 	blmi	12842b8 <__Stack_Size+0x1283eb8>
    12a8:	2369682f 	cmncs	r9, #3080192	; 0x2f0000
    12ac:	0b033f1d 	bleq	d0f28 <__Stack_Size+0xd0b28>
    12b0:	03675a4a 	cmneq	r7, #303104	; 0x4a000
    12b4:	70037410 	andvc	r7, r3, r0, lsl r4
    12b8:	4d59442e 	cfldrdmi	mvd4, [r9, #-184]	; 0xffffff48
    12bc:	eb082a4e 	bl	20bbfc <__Stack_Size+0x20b7fc>
    12c0:	00080213 	andeq	r0, r8, r3, lsl r2
    12c4:	01110101 	tsteq	r1, r1, lsl #2
    12c8:	00020000 	andeq	r0, r2, r0
    12cc:	00000077 	andeq	r0, r0, r7, ror r0
    12d0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    12d4:	0101000d 	tsteq	r1, sp
    12d8:	00000101 	andeq	r0, r0, r1, lsl #2
    12dc:	00000100 	andeq	r0, r0, r0, lsl #2
    12e0:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
    12e4:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    12e8:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    12ec:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    12f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    12f4:	5f783031 	svcpl	0x00783031
    12f8:	2f62696c 	svccs	0x0062696c
    12fc:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1300:	756f7300 	strbvc	r7, [pc, #-768]!	; 1008 <__Stack_Size+0xc08>
    1304:	632e646e 			; <UNDEFINED> instruction: 0x632e646e
    1308:	00000100 	andeq	r0, r0, r0, lsl #2
    130c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1310:	30316632 	eorscc	r6, r1, r2, lsr r6
    1314:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1318:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    131c:	00000200 	andeq	r0, r0, r0, lsl #4
    1320:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1324:	30316632 	eorscc	r6, r1, r2, lsr r6
    1328:	616d5f78 	smcvs	54776	; 0xd5f8
    132c:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1330:	73000002 	movwvc	r0, #2
    1334:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1338:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    133c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    1340:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1344:	00000000 	andeq	r0, r0, r0
    1348:	1cec0205 	sfmne	f0, 2, [ip], #20
    134c:	ac030800 	stcge	8, cr0, [r3], {-0}
    1350:	6a130103 	bvs	4c1764 <__Stack_Size+0x4c1364>
    1354:	6a136914 	bvs	4db7ac <__Stack_Size+0x4db3ac>
    1358:	00136914 	andseq	r6, r3, r4, lsl r9
    135c:	06020402 	streq	r0, [r2], -r2, lsl #8
    1360:	2106583c 	tstcs	r6, ip, lsr r8
    1364:	3c00fb03 	stccc	11, cr15, [r0], {3}
    1368:	3a213040 	bcc	84d470 <__Stack_Size+0x84d070>
    136c:	1e4b2124 	dvfneep	f2, f3, f4
    1370:	134f2121 	movtne	r2, #61729	; 0xf121
    1374:	1e2f233f 	mcrne	3, 1, r2, cr15, cr15, {1}
    1378:	7ef00322 	cdpvc	3, 15, cr0, cr0, cr2, {1}
    137c:	325a134a 	subscc	r1, sl, #671088641	; 0x28000001
    1380:	58018e03 	stmdapl	r1, {r0, r1, r9, sl, fp, pc}
    1384:	30592220 	subscc	r2, r9, r0, lsr #4
    1388:	7ef4032c 	cdpvc	3, 15, cr0, cr4, cr12, {1}
    138c:	4e4b1358 	mcrmi	3, 2, r1, cr11, cr8, {2}
    1390:	20090321 	andcs	r0, r9, r1, lsr #6
    1394:	03207703 			; <UNDEFINED> instruction: 0x03207703
    1398:	30222e09 	eorcc	r2, r2, r9, lsl #28
    139c:	325e3033 	subscc	r3, lr, #51	; 0x33
    13a0:	91843d3f 	orrls	r3, r4, pc, lsr sp
    13a4:	21212c2f 			; <UNDEFINED> instruction: 0x21212c2f
    13a8:	34212223 	strtcc	r2, [r1], #-547	; 0x223
    13ac:	2230214d 	eorscs	r2, r0, #1073741843	; 0x40000013
    13b0:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    13b4:	20790321 	rsbscs	r0, r9, r1, lsr #6
    13b8:	26212126 	strtcs	r2, [r1], -r6, lsr #2
    13bc:	2f22231d 	svccs	0x0022231d
    13c0:	221f211f 	andscs	r2, pc, #-1073741817	; 0xc0000007
    13c4:	222c4023 	eorcs	r4, ip, #35	; 0x23
    13c8:	67221e22 	strvs	r1, [r2, -r2, lsr #28]!
    13cc:	1e434d67 	cdpne	13, 4, cr4, cr3, cr7, {3}
    13d0:	22221e22 	eorcs	r1, r2, #544	; 0x220
    13d4:	0a022a5d 	beq	8bd50 <__Stack_Size+0x8b950>
    13d8:	24010100 	strcs	r0, [r1], #-256	; 0x100
    13dc:	02000002 	andeq	r0, r0, #2
    13e0:	0000ac00 	andeq	sl, r0, r0, lsl #24
    13e4:	fb010200 	blx	41bee <__Stack_Size+0x417ee>
    13e8:	01000d0e 	tsteq	r0, lr, lsl #26
    13ec:	00010101 	andeq	r0, r1, r1, lsl #2
    13f0:	00010000 	andeq	r0, r1, r0
    13f4:	4d430100 	stfmie	f0, [r3, #-0]
    13f8:	5f303337 	svcpl	0x00303337
    13fc:	732f5748 			; <UNDEFINED> instruction: 0x732f5748
    1400:	73006372 	movwvc	r6, #882	; 0x372
    1404:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1408:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    140c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1410:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1414:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    1418:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
    141c:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
    1420:	0000636e 	andeq	r6, r0, lr, ror #6
    1424:	6f727967 	svcvs	0x00727967
    1428:	6363615f 	cmnvs	r3, #-1073741801	; 0xc0000017
    142c:	0100632e 	tsteq	r0, lr, lsr #6
    1430:	74730000 	ldrbtvc	r0, [r3], #-0
    1434:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1438:	5f783031 	svcpl	0x00783031
    143c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1440:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1444:	74730000 	ldrbtvc	r0, [r3], #-0
    1448:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    144c:	5f783031 	svcpl	0x00783031
    1450:	2e70616d 	rpwcssz	f6, f0, #5.0
    1454:	00020068 	andeq	r0, r2, r8, rrx
    1458:	5f4d4300 	svcpl	0x004d4300
    145c:	5f4c5844 	svcpl	0x004c5844
    1460:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
    1464:	00030068 	andeq	r0, r3, r8, rrx
    1468:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    146c:	31663233 	cmncc	r6, r3, lsr r2
    1470:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    1474:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1478:	00020068 	andeq	r0, r2, r8, rrx
    147c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1480:	31663233 	cmncc	r6, r3, lsr r2
    1484:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    1488:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
    148c:	00000200 	andeq	r0, r0, r0, lsl #4
    1490:	02050000 	andeq	r0, r5, #0
    1494:	08001ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp, ip}
    1498:	13013803 	movwne	r3, #6147	; 0x1803
    149c:	236a13be 	cmncs	sl, #-134217726	; 0xf8000002
    14a0:	212f1f3d 			; <UNDEFINED> instruction: 0x212f1f3d
    14a4:	1e222f1f 	mcrne	15, 1, r2, cr2, cr15, {0}
    14a8:	2f1f2130 	svccs	0x001f2130
    14ac:	032f1f21 			; <UNDEFINED> instruction: 0x032f1f21
    14b0:	3534207a 	ldrcc	r2, [r4, #-122]!	; 0x7a
    14b4:	5a2f594b 	bpl	bd79e8 <__Stack_Size+0xbd75e8>
    14b8:	6f033d1f 	svcvs	0x00033d1f
    14bc:	21222120 			; <UNDEFINED> instruction: 0x21222120
    14c0:	22211b21 	eorcs	r1, r1, #33792	; 0x8400
    14c4:	0c032121 	stfeqs	f2, [r3], {33}	; 0x21
    14c8:	231d2320 	tstcs	sp, #32, 6	; 0x80000000
    14cc:	592f593d 	stmdbpl	pc!, {r0, r2, r3, r4, r5, r8, fp, ip, lr}	; <UNPREDICTABLE>
    14d0:	231d312f 	tstcs	sp, #-1073741813	; 0xc000000b
    14d4:	592f593d 	stmdbpl	pc!, {r0, r2, r3, r4, r5, r8, fp, ip, lr}	; <UNPREDICTABLE>
    14d8:	031c322f 	tsteq	ip, #-268435454	; 0xf0000002
    14dc:	7703200d 	strvc	r2, [r3, -sp]
    14e0:	3c090320 	stccc	3, cr0, [r9], {32}
    14e4:	032e7a03 			; <UNDEFINED> instruction: 0x032e7a03
    14e8:	70032e0f 	andvc	r2, r3, pc, lsl #28
    14ec:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
    14f0:	2e710335 	mrccs	3, 3, r0, cr1, cr5, {1}
    14f4:	524a0903 	subpl	r0, sl, #49152	; 0xc000
    14f8:	032e7103 			; <UNDEFINED> instruction: 0x032e7103
    14fc:	09032009 	stmdbeq	r3, {r0, r3, sp}
    1500:	206e0320 	rsbcs	r0, lr, r0, lsr #6
    1504:	032e0903 			; <UNDEFINED> instruction: 0x032e0903
    1508:	30032e09 	andcc	r2, r3, r9, lsl #28
    150c:	14681482 	strbtne	r1, [r8], #-1154	; 0x482
    1510:	14691468 	strbtne	r1, [r9], #-1128	; 0x468
    1514:	14681469 	strbtne	r1, [r8], #-1129	; 0x469
    1518:	1468146c 	strbtne	r1, [r8], #-1132	; 0x46c
    151c:	14691468 	strbtne	r1, [r9], #-1128	; 0x468
    1520:	14681469 	strbtne	r1, [r8], #-1129	; 0x469
    1524:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    1528:	5a672401 	bpl	19ca534 <__Stack_Size+0x19ca134>
    152c:	01040200 	mrseq	r0, R12_usr
    1530:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1534:	5a676701 	bpl	19db140 <__Stack_Size+0x19dad40>
    1538:	01040200 	mrseq	r0, R12_usr
    153c:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1540:	5a676701 	bpl	19db14c <__Stack_Size+0x19dad4c>
    1544:	01040200 	mrseq	r0, R12_usr
    1548:	005a675c 	subseq	r6, sl, ip, asr r7
    154c:	4b010402 	blmi	4255c <__Stack_Size+0x4215c>
    1550:	01040200 	mrseq	r0, R12_usr
    1554:	005a6767 	subseq	r6, sl, r7, ror #14
    1558:	4b010402 	blmi	42568 <__Stack_Size+0x42168>
    155c:	01040200 	mrseq	r0, R12_usr
    1560:	035a6767 	cmpeq	sl, #27000832	; 0x19c0000
    1564:	03587eb0 	cmpeq	r8, #176, 28	; 0xb00
    1568:	00ac01d8 	ldrdeq	r0, [ip], r8	; <UNPREDICTABLE>
    156c:	23010402 	movwcs	r0, #5122	; 0x1402
    1570:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    1574:	004b0104 	subeq	r0, fp, r4, lsl #2
    1578:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    157c:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    1580:	004b0104 	subeq	r0, fp, r4, lsl #2
    1584:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    1588:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    158c:	675e0104 	ldrbvs	r0, [lr, -r4, lsl #2]
    1590:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    1594:	02004b01 	andeq	r4, r0, #1024	; 0x400
    1598:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    159c:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    15a0:	02004b01 	andeq	r4, r0, #1024	; 0x400
    15a4:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    15a8:	7e85035a 	mcrvc	3, 4, r0, cr5, cr10, {2}
    15ac:	02840358 	addeq	r0, r4, #88, 6	; 0x60000001
    15b0:	020025ac 	andeq	r2, r0, #172, 10	; 0x2b000000
    15b4:	69220104 	stmdbvs	r2!, {r2, r8}
    15b8:	02005a1e 	andeq	r5, r0, #122880	; 0x1e000
    15bc:	004b0104 	subeq	r0, fp, r4, lsl #2
    15c0:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    15c4:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    15c8:	82060104 	andhi	r0, r6, #4, 2
    15cc:	01040200 	mrseq	r0, R12_usr
    15d0:	58760306 	ldmdapl	r6!, {r1, r2, r8, r9}^
    15d4:	01040200 	mrseq	r0, R12_usr
    15d8:	673c1203 	ldrvs	r1, [ip, -r3, lsl #4]!
    15dc:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    15e0:	02004b01 	andeq	r4, r0, #1024	; 0x400
    15e4:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    15e8:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    15ec:	00820601 	addeq	r0, r2, r1, lsl #12
    15f0:	06010402 	streq	r0, [r1], -r2, lsl #8
    15f4:	03587603 	cmpeq	r8, #3145728	; 0x300000
    15f8:	d9032e0e 	stmdble	r3, {r1, r2, r3, r9, sl, fp, sp}
    15fc:	0c022e7d 	stceq	14, cr2, [r2], {125}	; 0x7d
    1600:	0c010100 	stfeqs	f0, [r1], {-0}
    1604:	02000002 	andeq	r0, r0, #2
    1608:	00009700 	andeq	r9, r0, r0, lsl #14
    160c:	fb010200 	blx	41e16 <__Stack_Size+0x41a16>
    1610:	01000d0e 	tsteq	r0, lr, lsl #26
    1614:	00010101 	andeq	r0, r1, r1, lsl #2
    1618:	00010000 	andeq	r0, r1, r0
    161c:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    1620:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1624:	5f783031 	svcpl	0x00783031
    1628:	2f62696c 	svccs	0x0062696c
    162c:	00637273 	rsbeq	r7, r3, r3, ror r2
    1630:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1634:	30316632 	eorscc	r6, r1, r2, lsr r6
    1638:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    163c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1640:	73000063 	movwvc	r0, #99	; 0x63
    1644:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1648:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    164c:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    1650:	0100632e 	tsteq	r0, lr, lsr #6
    1654:	74730000 	ldrbtvc	r0, [r3], #-0
    1658:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    165c:	5f783031 	svcpl	0x00783031
    1660:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1664:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1668:	74730000 	ldrbtvc	r0, [r3], #-0
    166c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1670:	5f783031 	svcpl	0x00783031
    1674:	2e70616d 	rpwcssz	f6, f0, #5.0
    1678:	00020068 	andeq	r0, r2, r8, rrx
    167c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1680:	31663233 	cmncc	r6, r3, lsr r2
    1684:	615f7830 	cmpvs	pc, r0, lsr r8	; <UNPREDICTABLE>
    1688:	682e6364 	stmdavs	lr!, {r2, r5, r6, r8, r9, sp, lr}
    168c:	00000200 	andeq	r0, r0, r0, lsl #4
    1690:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1694:	30316632 	eorscc	r6, r1, r2, lsr r6
    1698:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    169c:	00682e63 	rsbeq	r2, r8, r3, ror #28
    16a0:	00000002 	andeq	r0, r0, r2
    16a4:	78020500 	stmdavc	r2, {r8, sl}
    16a8:	03080023 	movweq	r0, #32803	; 0x8023
    16ac:	24010182 	strcs	r0, [r1], #-386	; 0x182
    16b0:	5a415ab0 	bpl	1058178 <__Stack_Size+0x1057d78>
    16b4:	03425a41 	movteq	r5, #10817	; 0x2a41
    16b8:	14032e7a 	strne	r2, [r3], #-3706	; 0xe7a
    16bc:	010f0366 	tsteq	pc, r6, ror #6
    16c0:	03207103 			; <UNDEFINED> instruction: 0x03207103
    16c4:	3e6a2011 	mcrcc	0, 3, r2, cr10, cr1, {0}
    16c8:	1f423040 	svcne	0x00423040
    16cc:	31222431 			; <UNDEFINED> instruction: 0x31222431
    16d0:	0c033e2f 	stceq	14, cr3, [r3], {47}	; 0x2f
    16d4:	23311558 	teqcs	r1, #88, 10	; 0x16000000
    16d8:	03232323 			; <UNDEFINED> instruction: 0x03232323
    16dc:	1d1a3c0d 	ldcne	12, cr3, [sl, #-52]	; 0xffffffcc
    16e0:	0f034123 	svceq	0x00034123
    16e4:	231d1a4a 	tstcs	sp, #303104	; 0x4a000
    16e8:	4a140341 	bmi	5023f4 <__Stack_Size+0x501ff4>
    16ec:	25010903 	strcs	r0, [r1, #-2307]	; 0x903
    16f0:	0333231d 	teqeq	r3, #1946157056	; 0x74000000
    16f4:	03174a0c 	tsteq	r7, #12, 20	; 0xc000
    16f8:	0319580b 	tsteq	r9, #720896	; 0xb0000
    16fc:	0a03200d 	beq	c9738 <__Stack_Size+0xc9338>
    1700:	0b03173c 	bleq	c73f8 <__Stack_Size+0xc6ff8>
    1704:	0d031958 	stceq	9, cr1, [r3, #-352]	; 0xfffffea0
    1708:	3c0c0320 	stccc	3, cr0, [ip], {32}
    170c:	1c010903 	stcne	9, cr0, [r1], {3}
    1710:	0c034224 	sfmeq	f4, 4, [r3], {36}	; 0x24
    1714:	0d03194a 	stceq	9, cr1, [r3, #-296]	; 0xfffffed8
    1718:	3c0d0320 	stccc	3, cr0, [sp], {32}
    171c:	24010903 	strcs	r0, [r1], #-2307	; 0x903
    1720:	0330311e 	teqeq	r0, #-2147483641	; 0x80000007
    1724:	1d1a2e0f 	ldcne	14, cr2, [sl, #-60]	; 0xffffffc4
    1728:	2e034123 	adfcssp	f4, f3, f3
    172c:	010a034a 	tsteq	sl, sl, asr #6
    1730:	03207603 			; <UNDEFINED> instruction: 0x03207603
    1734:	2c25200a 	stccs	0, cr2, [r5], #-40	; 0xffffffd8
    1738:	22304c22 	eorscs	r4, r0, #8704	; 0x2200
    173c:	4c223322 	stcmi	3, cr3, [r2], #-136	; 0xffffff78
    1740:	23222230 			; <UNDEFINED> instruction: 0x23222230
    1744:	4c221e33 	stcmi	14, cr1, [r2], #-204	; 0xffffff34
    1748:	31222230 			; <UNDEFINED> instruction: 0x31222230
    174c:	4c221e33 	stcmi	14, cr1, [r2], #-204	; 0xffffff34
    1750:	36222230 			; <UNDEFINED> instruction: 0x36222230
    1754:	304c221e 	subcc	r2, ip, lr, lsl r2
    1758:	0f032222 	svceq	0x00032222
    175c:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    1760:	4a0c0341 	bmi	30246c <__Stack_Size+0x30206c>
    1764:	09032117 	stmdbeq	r3, {r0, r1, r2, r4, r8, sp}
    1768:	032f142e 			; <UNDEFINED> instruction: 0x032f142e
    176c:	1d1a4a0e 	vldrne	s8, [sl, #-56]	; 0xffffffc8
    1770:	10034123 	andne	r4, r3, r3, lsr #2
    1774:	231d1a4a 	tstcs	sp, #303104	; 0x4a000
    1778:	4a2b0341 	bmi	ac2484 <__Stack_Size+0xac2084>
    177c:	2230221a 	eorscs	r2, r0, #-1610612735	; 0xa0000001
    1780:	1a2e0f03 	bne	b85394 <__Stack_Size+0xb84f94>
    1784:	0341231d 	movteq	r2, #4893	; 0x131d
    1788:	09034a10 	stmdbeq	r3, {r4, r9, fp, lr}
    178c:	42241c01 	eormi	r1, r4, #256	; 0x100
    1790:	194a0c03 	stmdbne	sl, {r0, r1, sl, fp}^
    1794:	03200d03 			; <UNDEFINED> instruction: 0x03200d03
    1798:	0a033c2c 	beq	d0850 <__Stack_Size+0xd0450>
    179c:	20760301 	rsbscs	r0, r6, r1, lsl #6
    17a0:	25200a03 	strcs	r0, [r0, #-2563]!	; 0xa03
    17a4:	304c222c 	subcc	r2, ip, ip, lsr #4
    17a8:	22332222 	eorscs	r2, r3, #536870914	; 0x20000002
    17ac:	2222304c 	eorcs	r3, r2, #76	; 0x4c
    17b0:	68303025 	ldmdavs	r0!, {r0, r2, r5, ip, sp}
    17b4:	03222230 			; <UNDEFINED> instruction: 0x03222230
    17b8:	09032e0d 	stmdbeq	r3, {r0, r2, r3, r9, sl, fp, sp}
    17bc:	311e2401 	tstcc	lr, r1, lsl #8
    17c0:	2e140330 	mrccs	3, 0, r0, cr4, cr0, {1}
    17c4:	2e110319 	mrccs	3, 0, r0, cr1, cr9, {0}
    17c8:	1b032126 	blne	c9c68 <__Stack_Size+0xc9868>
    17cc:	4c221a2e 	stcmi	10, cr1, [r2], #-184	; 0xffffff48
    17d0:	2e100322 	cdpcs	3, 1, cr0, cr0, cr2, {1}
    17d4:	20032219 	andcs	r2, r3, r9, lsl r2
    17d8:	30221a2e 	eorcc	r1, r2, lr, lsr #20
    17dc:	2e0c0322 	cdpcs	3, 0, cr0, cr12, cr2, {1}
    17e0:	41231d27 			; <UNDEFINED> instruction: 0x41231d27
    17e4:	1a741303 	bne	1d063f8 <__Stack_Size+0x1d05ff8>
    17e8:	032e0d03 			; <UNDEFINED> instruction: 0x032e0d03
    17ec:	03184a11 	tsteq	r8, #69632	; 0x11000
    17f0:	0c033c10 	stceq	12, cr3, [r3], {16}
    17f4:	02002301 	andeq	r2, r0, #67108864	; 0x4000000
    17f8:	00470104 	subeq	r0, r7, r4, lsl #2
    17fc:	23010402 	movwcs	r0, #5122	; 0x1402
    1800:	01040200 	mrseq	r0, R12_usr
    1804:	3c0a0323 	stccc	3, cr0, [sl], {35}	; 0x23
    1808:	03200f03 			; <UNDEFINED> instruction: 0x03200f03
    180c:	0402010b 	streq	r0, [r2], #-267	; 0x10b
    1810:	d2010100 	andle	r0, r1, #0, 2
    1814:	02000000 	andeq	r0, r0, #0
    1818:	00008400 	andeq	r8, r0, r0, lsl #8
    181c:	fb010200 	blx	42026 <__Stack_Size+0x41c26>
    1820:	01000d0e 	tsteq	r0, lr, lsl #26
    1824:	00010101 	andeq	r0, r1, r1, lsl #2
    1828:	00010000 	andeq	r0, r1, r0
    182c:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    1830:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1834:	5f783031 	svcpl	0x00783031
    1838:	2f62696c 	svccs	0x0062696c
    183c:	00637273 	rsbeq	r7, r3, r3, ror r2
    1840:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1844:	30316632 	eorscc	r6, r1, r2, lsr r6
    1848:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    184c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1850:	73000063 	movwvc	r0, #99	; 0x63
    1854:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1858:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    185c:	706b625f 	rsbvc	r6, fp, pc, asr r2
    1860:	0100632e 	tsteq	r0, lr, lsr #6
    1864:	74730000 	ldrbtvc	r0, [r3], #-0
    1868:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    186c:	5f783031 	svcpl	0x00783031
    1870:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1874:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1878:	74730000 	ldrbtvc	r0, [r3], #-0
    187c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1880:	5f783031 	svcpl	0x00783031
    1884:	2e70616d 	rpwcssz	f6, f0, #5.0
    1888:	00020068 	andeq	r0, r2, r8, rrx
    188c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1890:	31663233 	cmncc	r6, r3, lsr r2
    1894:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1898:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    189c:	00000200 	andeq	r0, r0, r0, lsl #4
    18a0:	02050000 	andeq	r0, r5, #0
    18a4:	080026a0 	stmdaeq	r0, {r5, r7, r9, sl, sp}
    18a8:	0100c803 	tsteq	r0, r3, lsl #16
    18ac:	032d3e21 			; <UNDEFINED> instruction: 0x032d3e21
    18b0:	03163c0e 	tsteq	r6, #3584	; 0xe00
    18b4:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
    18b8:	0316660c 	tsteq	r6, #12, 12	; 0xc00000
    18bc:	31186613 	tstcc	r8, r3, lsl r6
    18c0:	0c03234d 	stceq	3, cr2, [r3], {77}	; 0x4d
    18c4:	4d311858 	ldcmi	8, cr1, [r1, #-352]!	; 0xfffffea0
    18c8:	580d0323 	stmdapl	sp, {r0, r1, r5, r8, r9}
    18cc:	660c0316 			; <UNDEFINED> instruction: 0x660c0316
    18d0:	0a035916 	beq	d7d30 <__Stack_Size+0xd7930>
    18d4:	032f132e 			; <UNDEFINED> instruction: 0x032f132e
    18d8:	0314580a 	tsteq	r4, #655360	; 0xa0000
    18dc:	2f139e0b 	svccs	0x00139e0b
    18e0:	144a0a03 	strbne	r0, [sl], #-2563	; 0xa03
    18e4:	01000a02 	tsteq	r0, r2, lsl #20
    18e8:	00020601 	andeq	r0, r2, r1, lsl #12
    18ec:	88000200 	stmdahi	r0, {r9}
    18f0:	02000000 	andeq	r0, r0, #0
    18f4:	0d0efb01 	vstreq	d15, [lr, #-4]
    18f8:	01010100 	mrseq	r0, (UNDEF: 17)
    18fc:	00000001 	andeq	r0, r0, r1
    1900:	01000001 	tsteq	r0, r1
    1904:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1908:	30316632 	eorscc	r6, r1, r2, lsr r6
    190c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1910:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1914:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    1918:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    191c:	5f783031 	svcpl	0x00783031
    1920:	2f62696c 	svccs	0x0062696c
    1924:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1928:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    192c:	31663233 	cmncc	r6, r3, lsr r2
    1930:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    1934:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1938:	0100632e 	tsteq	r0, lr, lsr #6
    193c:	74730000 	ldrbtvc	r0, [r3], #-0
    1940:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1944:	5f783031 	svcpl	0x00783031
    1948:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    194c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1950:	74730000 	ldrbtvc	r0, [r3], #-0
    1954:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1958:	5f783031 	svcpl	0x00783031
    195c:	2e70616d 	rpwcssz	f6, f0, #5.0
    1960:	00020068 	andeq	r0, r2, r8, rrx
    1964:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1968:	31663233 	cmncc	r6, r3, lsr r2
    196c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    1970:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1974:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1978:	00000000 	andeq	r0, r0, r0
    197c:	27600205 	strbcs	r0, [r0, -r5, lsl #4]!
    1980:	d6030800 	strle	r0, [r3], -r0, lsl #16
    1984:	59170100 	ldmdbpl	r7, {r8}
    1988:	17740e03 	ldrbne	r0, [r4, -r3, lsl #28]!
    198c:	740e0359 	strvc	r0, [lr], #-857	; 0x359
    1990:	0c035917 	stceq	9, cr5, [r3], {23}
    1994:	033d1474 	teqeq	sp, #116, 8	; 0x74000000
    1998:	0314900b 	tsteq	r4, #11
    199c:	148203f6 	strne	r0, [r2], #1014	; 0x3f6
    19a0:	4a0a032f 	bmi	282664 <__Stack_Size+0x282264>
    19a4:	0b032f14 	bleq	cd5fc <__Stack_Size+0xcd1fc>
    19a8:	0903154a 	stmdbeq	r3, {r1, r3, r6, r8, sl, ip}
    19ac:	660a032e 	strvs	r0, [sl], -lr, lsr #6
    19b0:	2e0a0315 	mcrcs	3, 0, r0, cr10, cr5, {0}
    19b4:	28660e03 	stmdacs	r6!, {r0, r1, r9, sl, fp}^
    19b8:	0333231d 	teqeq	r3, #1946157056	; 0x74000000
    19bc:	3e187412 	cfmvrdlcc	r7, mvd8
    19c0:	03294126 			; <UNDEFINED> instruction: 0x03294126
    19c4:	0f033c10 	svceq	0x00033c10
    19c8:	0c03174a 	stceq	7, cr1, [r3], {74}	; 0x4a
    19cc:	42501566 	subsmi	r1, r0, #427819008	; 0x19800000
    19d0:	4a700342 	bmi	1c026e0 <__Stack_Size+0x1c022e0>
    19d4:	20100334 	andscs	r0, r0, r4, lsr r3
    19d8:	203c0c03 	eorscs	r0, ip, r3, lsl #24
    19dc:	02003124 	andeq	r3, r0, #36, 2
    19e0:	2e060104 	adfcss	f0, f6, f4
    19e4:	20190306 	andscs	r0, r9, r6, lsl #6
    19e8:	74680330 	strbtvc	r0, [r8], #-816	; 0x330
    19ec:	035d332f 	cmpeq	sp, #-1140850688	; 0xbc000000
    19f0:	202e7ab2 	strhtcs	r7, [lr], -r2
    19f4:	25314c27 	ldrcs	r4, [r1, #-3111]!	; 0xc27
    19f8:	4d214b29 	fstmdbxmi	r1!, {d4-d23}	;@ Deprecated
    19fc:	036b2330 	cmneq	fp, #48, 6	; 0xc0000000
    1a00:	4c244a0c 	stcmi	10, cr4, [r4], #-48	; 0xffffffd0
    1a04:	4b2a2431 	blmi	a8aad0 <__Stack_Size+0xa8a6d0>
    1a08:	6b23304d 	blvs	8cdb44 <__Stack_Size+0x8cd744>
    1a0c:	243c0c03 	ldrtcs	r0, [ip], #-3075	; 0xc03
    1a10:	0336314c 	teqeq	r6, #76, 2
    1a14:	3f212e78 	svccc	0x00212e78
    1a18:	31304d4b 	teqcc	r0, fp, asr #26
    1a1c:	033c0903 	teqeq	ip, #49152	; 0xc000
    1a20:	23312077 	teqcs	r1, #119	; 0x77
    1a24:	03313f1d 	teqeq	r1, #29, 30	; 0x74
    1a28:	6c232e0a 	stcvs	14, cr2, [r3], #-40	; 0xffffffd8
    1a2c:	20740d03 	rsbscs	r0, r4, r3, lsl #26
    1a30:	20790327 	rsbscs	r0, r9, r7, lsr #6
    1a34:	25323027 	ldrcs	r3, [r2, #-39]!	; 0x27
    1a38:	30314c1b 	eorscc	r4, r1, fp, lsl ip
    1a3c:	0a033132 	beq	cdf0c <__Stack_Size+0xcdb0c>
    1a40:	036c233c 	cmneq	ip, #60, 6	; 0xf0000000
    1a44:	27204a0d 	strcs	r4, [r0, -sp, lsl #20]!
    1a48:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1a4c:	1c243130 	stfnes	f3, [r4], #-192	; 0xffffff40
    1a50:	2330224c 	teqcs	r0, #76, 4	; 0xc0000004
    1a54:	4a0e036b 	bmi	382808 <__Stack_Size+0x382408>
    1a58:	7a032620 	bvc	cb2e0 <__Stack_Size+0xcaee0>
    1a5c:	31302620 	teqcc	r0, r0, lsr #12
    1a60:	3f211b33 	svccc	0x00211b33
    1a64:	233d1c24 	teqcs	sp, #36, 24	; 0x2400
    1a68:	036b2330 	cmneq	fp, #48, 6	; 0xc0000000
    1a6c:	03206614 			; <UNDEFINED> instruction: 0x03206614
    1a70:	033e200f 	teqeq	lr, #15
    1a74:	0c032e77 	stceq	14, cr2, [r3], {119}	; 0x77
    1a78:	2e750320 	cdpcs	3, 7, cr0, cr5, cr0, {1}
    1a7c:	21200b03 			; <UNDEFINED> instruction: 0x21200b03
    1a80:	3e1e223d 	mrccc	2, 0, r2, cr14, cr13, {1}
    1a84:	03207203 			; <UNDEFINED> instruction: 0x03207203
    1a88:	23372e15 	teqcs	r7, #336	; 0x150
    1a8c:	3e30231d 	mrccc	3, 1, r2, cr0, cr13, {0}
    1a90:	03206903 			; <UNDEFINED> instruction: 0x03206903
    1a94:	3f232017 	svccc	0x00232017
    1a98:	032e6403 			; <UNDEFINED> instruction: 0x032e6403
    1a9c:	03302e1c 	teqeq	r0, #28, 28	; 0x1c0
    1aa0:	1e032062 	cdpne	0, 0, cr2, cr3, cr2, {3}
    1aa4:	033f2320 	teqeq	pc, #32, 6	; 0x80000000
    1aa8:	23032e5d 	movwcs	r2, #15965	; 0x3e5d
    1aac:	5b034c20 	blpl	d4b34 <__Stack_Size+0xd4734>
    1ab0:	20250320 	eorcs	r0, r5, r0, lsr #6
    1ab4:	6b313f23 	blvs	c51748 <__Stack_Size+0xc51348>
    1ab8:	20741003 	rsbscs	r1, r4, r3
    1abc:	35314c26 	ldrcc	r4, [r1, #-3110]!	; 0xc26
    1ac0:	212e7903 			; <UNDEFINED> instruction: 0x212e7903
    1ac4:	304d4b3e 	subcc	r4, sp, lr, lsr fp
    1ac8:	225a5b31 	subscs	r5, sl, #50176	; 0xc400
    1acc:	314c3232 	cmpcc	ip, r2, lsr r2
    1ad0:	036c2379 	cmneq	ip, #-469762047	; 0xe4000001
    1ad4:	09037418 	stmdbeq	r3, {r3, r4, sl, ip, sp, lr}
    1ad8:	2e770320 	cdpcs	3, 7, cr0, cr7, cr0, {1}
    1adc:	21200903 			; <UNDEFINED> instruction: 0x21200903
    1ae0:	2073033f 	rsbscs	r0, r3, pc, lsr r3
    1ae4:	302e0d03 	eorcc	r0, lr, r3, lsl #26
    1ae8:	3e3f7631 	mrccc	6, 1, r7, cr15, cr1, {1}
    1aec:	07026b23 	streq	r6, [r2, -r3, lsr #22]
    1af0:	7e010100 	adfvcs	f0, f1, f0
    1af4:	02000001 	andeq	r0, r0, #1
    1af8:	00009900 	andeq	r9, r0, r0, lsl #18
    1afc:	fb010200 	blx	42306 <__Stack_Size+0x41f06>
    1b00:	01000d0e 	tsteq	r0, lr, lsl #26
    1b04:	00010101 	andeq	r0, r1, r1, lsl #2
    1b08:	00010000 	andeq	r0, r1, r0
    1b0c:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    1b10:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b14:	5f783031 	svcpl	0x00783031
    1b18:	2f62696c 	svccs	0x0062696c
    1b1c:	00637273 	rsbeq	r7, r3, r3, ror r2
    1b20:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1b24:	30316632 	eorscc	r6, r1, r2, lsr r6
    1b28:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1b2c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1b30:	73000063 	movwvc	r0, #99	; 0x63
    1b34:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b38:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b3c:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1b40:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1b44:	73000001 	movwvc	r0, #1
    1b48:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b4c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b50:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1b54:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1b58:	73000002 	movwvc	r0, #2
    1b5c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b60:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b64:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1b68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1b6c:	74730000 	ldrbtvc	r0, [r3], #-0
    1b70:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b74:	5f783031 	svcpl	0x00783031
    1b78:	6f697067 	svcvs	0x00697067
    1b7c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1b80:	74730000 	ldrbtvc	r0, [r3], #-0
    1b84:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b88:	5f783031 	svcpl	0x00783031
    1b8c:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1b90:	00020068 	andeq	r0, r2, r8, rrx
    1b94:	05000000 	streq	r0, [r0, #-0]
    1b98:	002be002 	eoreq	lr, fp, r2
    1b9c:	01330308 	teqeq	r3, r8, lsl #6
    1ba0:	2a4bf524 	bcs	12ff038 <__Stack_Size+0x12fec38>
    1ba4:	4bac1703 	blmi	feb077b8 <SCS_BASE+0x1eaf97b8>
    1ba8:	4b2e7003 	blmi	b9dbbc <__Stack_Size+0xb9d7bc>
    1bac:	4b324b32 	blmi	c9487c <__Stack_Size+0xc9447c>
    1bb0:	4b2e0903 	blmi	b83fc4 <__Stack_Size+0xb83bc4>
    1bb4:	03425932 	movteq	r5, #10546	; 0x2932
    1bb8:	12032e7a 	andne	r2, r3, #1952	; 0x7a0
    1bbc:	2d4c2182 	stfcse	f2, [ip, #-520]	; 0xfffffdf8
    1bc0:	034a0f03 	movteq	r0, #44803	; 0xaf03
    1bc4:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1bc8:	200c0320 	andcs	r0, ip, r0, lsr #6
    1bcc:	74033325 	strvc	r3, [r3], #-805	; 0x325
    1bd0:	3e333520 	cfabs64cc	mvdx3, mvdx3
    1bd4:	30302222 	eorscc	r2, r0, r2, lsr #4
    1bd8:	343d3030 	ldrtcc	r3, [sp], #-48	; 0x30
    1bdc:	33224d1d 			; <UNDEFINED> instruction: 0x33224d1d
    1be0:	04020022 	streq	r0, [r2], #-34	; 0x22
    1be4:	2e660302 	cdpcs	3, 6, cr0, cr6, cr2, {0}
    1be8:	253c1f03 	ldrcs	r1, [ip, #-3843]!	; 0xf03
    1bec:	303e2130 	eorscc	r2, lr, r0, lsr r1
    1bf0:	3d30302f 	ldccc	0, cr3, [r0, #-188]!	; 0xffffff44
    1bf4:	224d1d34 	subcs	r1, sp, #52, 26	; 0xd00
    1bf8:	02002231 	andeq	r2, r0, #268435459	; 0x10000003
    1bfc:	69030204 	stmdbvs	r3, {r2, r9}
    1c00:	3c1b032e 	ldccc	3, cr0, [fp], {46}	; 0x2e
    1c04:	142e0d03 	strtne	r0, [lr], #-3331	; 0xd03
    1c08:	0d032f3d 	stceq	15, cr2, [r3, #-244]	; 0xffffff0c
    1c0c:	0903193c 	stmdbeq	r3, {r2, r3, r4, r5, r8, fp, ip}
    1c10:	4a0a032e 	bmi	2828d0 <__Stack_Size+0x2824d0>
    1c14:	0c032116 	stfeqs	f2, [r3], {22}
    1c18:	0903192e 	stmdbeq	r3, {r1, r2, r3, r5, r8, fp, ip}
    1c1c:	4a0a032e 	bmi	2828dc <__Stack_Size+0x2824dc>
    1c20:	0d032116 	stfeqs	f2, [r3, #-88]	; 0xffffffa8
    1c24:	0e03172e 	cdpeq	7, 0, cr1, cr3, cr14, {1}
    1c28:	1103172e 	tstne	r3, lr, lsr #14
    1c2c:	3222182e 	eorcc	r1, r2, #3014656	; 0x2e0000
    1c30:	162e0e03 	strtne	r0, [lr], -r3, lsl #28
    1c34:	192e0e03 	stmdbne	lr!, {r0, r1, r9, sl, fp}
    1c38:	22222230 	eorcs	r2, r2, #48, 4
    1c3c:	2e100322 	cdpcs	3, 1, cr0, cr0, cr2, {1}
    1c40:	305a3019 	subscc	r3, sl, r9, lsl r0
    1c44:	16580c03 	ldrbne	r0, [r8], -r3, lsl #24
    1c48:	27662703 	strbcs	r2, [r6, -r3, lsl #14]!
    1c4c:	22234525 	eorcs	r4, r3, #155189248	; 0x9400000
    1c50:	4c2f1f23 	stcmi	15, cr1, [pc], #-140	; 1bcc <__Stack_Size+0x17cc>
    1c54:	2e7a0328 	cdpcs	3, 7, cr0, cr10, cr8, {1}
    1c58:	20700326 	rsbscs	r0, r0, r6, lsr #6
    1c5c:	342e0a03 	strtcc	r0, [lr], #-2563	; 0xa03
    1c60:	4d22314b 	stfmis	f3, [r2, #-300]!	; 0xfffffed4
    1c64:	19661003 	stmdbne	r6!, {r0, r1, ip}^
    1c68:	27827903 	strcs	r7, [r2, r3, lsl #18]
    1c6c:	3d301e22 	ldccc	14, cr1, [r0, #-136]!	; 0xffffff78
    1c70:	01000502 	tsteq	r0, r2, lsl #10
    1c74:	0001ce01 	andeq	ip, r1, r1, lsl #28
    1c78:	9a000200 	bls	2480 <__Stack_Size+0x2080>
    1c7c:	02000000 	andeq	r0, r0, #0
    1c80:	0d0efb01 	vstreq	d15, [lr, #-4]
    1c84:	01010100 	mrseq	r0, (UNDEF: 17)
    1c88:	00000001 	andeq	r0, r0, r1
    1c8c:	01000001 	tsteq	r0, r1
    1c90:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1c94:	30316632 	eorscc	r6, r1, r2, lsr r6
    1c98:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1c9c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1ca0:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    1ca4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1ca8:	5f783031 	svcpl	0x00783031
    1cac:	2f62696c 	svccs	0x0062696c
    1cb0:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1cb4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1cb8:	31663233 	cmncc	r6, r3, lsr r2
    1cbc:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    1cc0:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    1cc4:	00010063 	andeq	r0, r1, r3, rrx
    1cc8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1ccc:	31663233 	cmncc	r6, r3, lsr r2
    1cd0:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1cd8 <__Stack_Size+0x18d8>
    1cd4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1cd8:	00020068 	andeq	r0, r2, r8, rrx
    1cdc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1ce0:	31663233 	cmncc	r6, r3, lsr r2
    1ce4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1c2c <__Stack_Size+0x182c>
    1ce8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1cec:	00000200 	andeq	r0, r0, r0, lsl #4
    1cf0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1cf4:	30316632 	eorscc	r6, r1, r2, lsr r6
    1cf8:	766e5f78 	uqsub16vc	r5, lr, r8
    1cfc:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
    1d00:	00000200 	andeq	r0, r0, r0, lsl #4
    1d04:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    1d08:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1d0c:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    1d10:	682e6f72 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    1d14:	00000200 	andeq	r0, r0, r0, lsl #4
    1d18:	02050000 	andeq	r0, r5, #0
    1d1c:	08002e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, sp}
    1d20:	15012403 	strne	r2, [r1, #-1027]	; 0x403
    1d24:	2f4b2d21 	svccs	0x004b2d21
    1d28:	0200302f 	andeq	r3, r0, #47	; 0x2f
    1d2c:	00220304 	eoreq	r0, r2, r4, lsl #6
    1d30:	2c030402 	cfstrscs	mvf0, [r3], {2}
    1d34:	03040200 	movweq	r0, #16896	; 0x4200
    1d38:	04020022 	streq	r0, [r2], #-34	; 0x22
    1d3c:	02001e03 	andeq	r1, r0, #3, 28	; 0x30
    1d40:	00220304 	eoreq	r0, r2, r4, lsl #6
    1d44:	2c030402 	cfstrscs	mvf0, [r3], {2}
    1d48:	4a0b0324 	bmi	2c29e0 <__Stack_Size+0x2c25e0>
    1d4c:	211e3e15 	tstcs	lr, r5, lsl lr
    1d50:	2321212f 			; <UNDEFINED> instruction: 0x2321212f
    1d54:	213d213e 	teqcs	sp, lr, lsr r1
    1d58:	17661703 	strbne	r1, [r6, -r3, lsl #14]!
    1d5c:	039e0e03 	orrseq	r0, lr, #3, 28	; 0x30
    1d60:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1d64:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    1d68:	78032823 	stmdavc	r3, {r0, r1, r5, fp, sp}
    1d6c:	3d1c242e 	cfldrscc	mvf2, [ip, #-184]	; 0xffffff48
    1d70:	95312c31 	ldrls	r2, [r1, #-3121]!	; 0xc31
    1d74:	2b241f2c 	blcs	909a2c <__Stack_Size+0x90962c>
    1d78:	22212f24 	eorcs	r2, r1, #36, 30	; 0x90
    1d7c:	211f2131 	tstcs	pc, r1, lsr r1	; <UNPREDICTABLE>
    1d80:	49215049 	stmdbmi	r1!, {r0, r3, r6, ip, lr}
    1d84:	149e0e03 	ldrne	r0, [lr], #3587	; 0xe03
    1d88:	0321212f 			; <UNDEFINED> instruction: 0x0321212f
    1d8c:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
    1d90:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
    1d94:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
    1d98:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
    1d9c:	03162e0d 	tsteq	r6, #13, 28	; 0xd0
    1da0:	03133c0b 	tsteq	r3, #2816	; 0xb00
    1da4:	2f132e0b 	svccs	0x00132e0b
    1da8:	19580b03 	ldmdbne	r8, {r0, r1, r8, r9, fp}^
    1dac:	6609034c 	strvs	r0, [r9], -ip, asr #6
    1db0:	16660a03 	strbtne	r0, [r6], -r3, lsl #20
    1db4:	16660b03 	strbtne	r0, [r6], -r3, lsl #22
    1db8:	13ba0c03 			; <UNDEFINED> instruction: 0x13ba0c03
    1dbc:	660b032f 	strvs	r0, [fp], -pc, lsr #6
    1dc0:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
    1dc4:	660b0366 	strvs	r0, [fp], -r6, ror #6
    1dc8:	10032f13 	andne	r2, r3, r3, lsl pc
    1dcc:	0b03174a 	bleq	c7afc <__Stack_Size+0xc76fc>
    1dd0:	0b03139e 	bleq	c6c50 <__Stack_Size+0xc6850>
    1dd4:	12031382 	andne	r1, r3, #134217730	; 0x8000002
    1dd8:	221e2782 	andscs	r2, lr, #34078720	; 0x2080000
    1ddc:	74130332 	ldrvc	r0, [r3], #-818	; 0x332
    1de0:	40225a19 	eormi	r5, r2, r9, lsl sl
    1de4:	03741a03 	cmneq	r4, #12288	; 0x3000
    1de8:	77030109 	strvc	r0, [r3, -r9, lsl #2]
    1dec:	20090320 	andcs	r0, r9, r0, lsr #6
    1df0:	3f1e314b 	svccc	0x001e314b
    1df4:	26702d25 	ldrbtcs	r2, [r0], -r5, lsr #26
    1df8:	3d221e23 	stccc	14, cr1, [r2, #-140]!	; 0xffffff74
    1dfc:	24207803 	strtcs	r7, [r0], #-2051	; 0x803
    1e00:	66110324 	ldrvs	r0, [r1], -r4, lsr #6
    1e04:	1c010c03 	stcne	12, cr0, [r1], {3}
    1e08:	0b033030 	bleq	cded0 <__Stack_Size+0xcdad0>
    1e0c:	740f032e 	strvc	r0, [pc], #-814	; 1e14 <__Stack_Size+0x1a14>
    1e10:	1e010903 	cdpne	9, 0, cr0, cr1, cr3, {0}
    1e14:	900f0330 	andls	r0, pc, r0, lsr r3	; <UNPREDICTABLE>
    1e18:	1e010903 	cdpne	9, 0, cr0, cr1, cr3, {0}
    1e1c:	90150330 	andsls	r0, r5, r0, lsr r3
    1e20:	1c010c03 	stcne	12, cr0, [r1], {3}
    1e24:	0b033030 	bleq	cdeec <__Stack_Size+0xcdaec>
    1e28:	7411032e 	ldrvc	r0, [r1], #-814	; 0x32e
    1e2c:	30223f19 	eorcc	r3, r2, r9, lsl pc
    1e30:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
    1e34:	3340223d 	movtcc	r2, #573	; 0x23d
    1e38:	4a0f0323 	bmi	3c2acc <__Stack_Size+0x3c26cc>
    1e3c:	30200903 	eorcc	r0, r0, r3, lsl #18
    1e40:	04022332 	streq	r2, [r2], #-818	; 0x332
    1e44:	e7010100 	str	r0, [r1, -r0, lsl #2]
    1e48:	02000000 	andeq	r0, r0, #0
    1e4c:	00009800 	andeq	r9, r0, r0, lsl #16
    1e50:	fb010200 	blx	4265a <__Stack_Size+0x4225a>
    1e54:	01000d0e 	tsteq	r0, lr, lsl #26
    1e58:	00010101 	andeq	r0, r1, r1, lsl #2
    1e5c:	00010000 	andeq	r0, r1, r0
    1e60:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    1e64:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e68:	5f783031 	svcpl	0x00783031
    1e6c:	2f62696c 	svccs	0x0062696c
    1e70:	00637273 	rsbeq	r7, r3, r3, ror r2
    1e74:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1e78:	30316632 	eorscc	r6, r1, r2, lsr r6
    1e7c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1e80:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1e84:	73000063 	movwvc	r0, #99	; 0x63
    1e88:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1e8c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1e90:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    1e94:	0100632e 	tsteq	r0, lr, lsr #6
    1e98:	74730000 	ldrbtvc	r0, [r3], #-0
    1e9c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1ea0:	5f783031 	svcpl	0x00783031
    1ea4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1ea8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1eac:	74730000 	ldrbtvc	r0, [r3], #-0
    1eb0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1eb4:	5f783031 	svcpl	0x00783031
    1eb8:	2e70616d 	rpwcssz	f6, f0, #5.0
    1ebc:	00020068 	andeq	r0, r2, r8, rrx
    1ec0:	726f6300 	rsbvc	r6, pc, #0, 6
    1ec4:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    1ec8:	616d5f33 	cmnvs	sp, r3, lsr pc
    1ecc:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    1ed0:	00020068 	andeq	r0, r2, r8, rrx
    1ed4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1ed8:	31663233 	cmncc	r6, r3, lsr r2
    1edc:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1ee0:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1ee4:	00000200 	andeq	r0, r0, r0, lsl #4
    1ee8:	02050000 	andeq	r0, r5, #0
    1eec:	0800314c 	stmdaeq	r0, {r2, r3, r6, r8, ip, sp}
    1ef0:	0100c303 	tsteq	r0, r3, lsl #6
    1ef4:	032d5a21 			; <UNDEFINED> instruction: 0x032d5a21
    1ef8:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
    1efc:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
    1f00:	31186615 	tstcc	r8, r5, lsl r6
    1f04:	0c032331 	stceq	3, cr2, [r3], {49}	; 0x31
    1f08:	14031658 	strne	r1, [r3], #-1624	; 0x658
    1f0c:	0f031a66 	svceq	0x00031a66
    1f10:	20710320 	rsbscs	r0, r1, r0, lsr #6
    1f14:	23313123 	teqcs	r1, #-1073741816	; 0xc0000008
    1f18:	0333235b 	teqeq	r3, #1811939329	; 0x6c000001
    1f1c:	5b14660c 	blpl	51b754 <__Stack_Size+0x51b354>
    1f20:	0f035b4d 	svceq	0x00035b4d
    1f24:	0b031866 	bleq	c80c4 <__Stack_Size+0xc7cc4>
    1f28:	740d033c 	strvc	r0, [sp], #-828	; 0x33c
    1f2c:	00080216 	andeq	r0, r8, r6, lsl r2
    1f30:	019c0101 	orrseq	r0, ip, r1, lsl #2
    1f34:	00020000 	andeq	r0, r2, r0
    1f38:	00000084 	andeq	r0, r0, r4, lsl #1
    1f3c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1f40:	0101000d 	tsteq	r1, sp
    1f44:	00000101 	andeq	r0, r0, r1, lsl #2
    1f48:	00000100 	andeq	r0, r0, r0, lsl #2
    1f4c:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1f50:	31663233 	cmncc	r6, r3, lsr r2
    1f54:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1f58:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    1f5c:	73006372 	movwvc	r6, #882	; 0x372
    1f60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1f64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1f68:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1f6c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1f70:	74730000 	ldrbtvc	r0, [r3], #-0
    1f74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1f78:	5f783031 	svcpl	0x00783031
    1f7c:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1f80:	00010063 	andeq	r0, r1, r3, rrx
    1f84:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1f88:	31663233 	cmncc	r6, r3, lsr r2
    1f8c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1f94 <__Stack_Size+0x1b94>
    1f90:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1f94:	00020068 	andeq	r0, r2, r8, rrx
    1f98:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1f9c:	31663233 	cmncc	r6, r3, lsr r2
    1fa0:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1ee8 <__Stack_Size+0x1ae8>
    1fa4:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1fa8:	00000200 	andeq	r0, r0, r0, lsl #4
    1fac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1fb0:	30316632 	eorscc	r6, r1, r2, lsr r6
    1fb4:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    1fb8:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1fbc:	00000002 	andeq	r0, r0, r2
    1fc0:	14020500 	strne	r0, [r2], #-1280	; 0x500
    1fc4:	03080032 	movweq	r0, #32818	; 0x8032
    1fc8:	140100fc 	strne	r0, [r1], #-252	; 0xfc
    1fcc:	4d694d5b 	stclmi	13, cr4, [r9, #-364]!	; 0xfffffe94
    1fd0:	7412034d 	ldrvc	r0, [r2], #-845	; 0x34d
    1fd4:	7a032618 	bvc	cb83c <__Stack_Size+0xcb43c>
    1fd8:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    1fdc:	8235034f 	eorshi	r0, r5, #1006632961	; 0x3c000001
    1fe0:	31313118 	teqcc	r1, r8, lsl r1
    1fe4:	164a0e03 	strbne	r0, [sl], -r3, lsl #28
    1fe8:	19661503 	stmdbne	r6!, {r0, r1, r8, sl, ip}^
    1fec:	03233f31 			; <UNDEFINED> instruction: 0x03233f31
    1ff0:	03164a0d 	tsteq	r6, #53248	; 0xd000
    1ff4:	3118660f 	tstcc	r8, pc, lsl #12
    1ff8:	0f032331 	svceq	0x00032331
    1ffc:	032f1358 			; <UNDEFINED> instruction: 0x032f1358
    2000:	31186615 	tstcc	r8, r5, lsl r6
    2004:	12032331 	andne	r2, r3, #-1006632960	; 0xc4000000
    2008:	31311858 	teqcc	r1, r8, asr r8
    200c:	58120323 	ldmdapl	r2, {r0, r1, r5, r8, r9}
    2010:	31313118 	teqcc	r1, r8, lsl r1
    2014:	284a1403 	stmdacs	sl, {r0, r1, sl, ip}^
    2018:	0333231d 	teqeq	r3, #1946157056	; 0x74000000
    201c:	03167412 	tsteq	r6, #301989888	; 0x12000000
    2020:	31186611 	tstcc	r8, r1, lsl r6
    2024:	10032331 	andne	r2, r3, r1, lsr r3
    2028:	03341858 	teqeq	r4, #88, 16	; 0x580000
    202c:	2323207a 			; <UNDEFINED> instruction: 0x2323207a
    2030:	0324214e 			; <UNDEFINED> instruction: 0x0324214e
    2034:	03165812 	tsteq	r6, #1179648	; 0x120000
    2038:	03176612 	tsteq	r7, #18874368	; 0x1200000
    203c:	0316820e 	tsteq	r6, #-536870912	; 0xe0000000
    2040:	1c16660c 	ldcne	6, cr6, [r6], {12}
    2044:	33513e24 	cmpcc	r1, #36, 28	; 0x240
    2048:	1c321e23 	ldcne	14, cr1, [r2], #-140	; 0xffffff74
    204c:	323f2732 	eorscc	r2, pc, #13107200	; 0xc80000
    2050:	223c0c03 	eorscs	r0, ip, #768	; 0x300
    2054:	214d321f 	cmpcs	sp, pc, lsl r2
    2058:	32214d32 	eorcc	r4, r1, #3200	; 0xc80
    205c:	312f213f 			; <UNDEFINED> instruction: 0x312f213f
    2060:	27c81603 	strbcs	r1, [r8, r3, lsl #12]
    2064:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
    2068:	1e277416 	mcrne	4, 1, r7, cr7, cr6, {0}
    206c:	17033222 	strne	r3, [r3, -r2, lsr #4]
    2070:	221e2774 	andscs	r2, lr, #116, 14	; 0x1d00000
    2074:	74150332 	ldrvc	r0, [r5], #-818	; 0x332
    2078:	32221e27 	eorcc	r1, r2, #624	; 0x270
    207c:	27741603 	ldrbcs	r1, [r4, -r3, lsl #12]!
    2080:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
    2084:	0316740d 	tsteq	r6, #218103808	; 0xd000000
    2088:	0316660c 	tsteq	r6, #12, 12	; 0xc00000
    208c:	03176611 	tsteq	r7, #17825792	; 0x1100000
    2090:	09036617 	stmdbeq	r3, {r0, r1, r2, r4, r9, sl, sp, lr}
    2094:	303e2201 	eorscc	r2, lr, r1, lsl #4
    2098:	03263222 			; <UNDEFINED> instruction: 0x03263222
    209c:	c3034a0b 	movwgt	r4, #14859	; 0x3a0b
    20a0:	00216679 	eoreq	r6, r1, r9, ror r6
    20a4:	35020402 	strcc	r0, [r2, #-1026]	; 0x402
    20a8:	02040200 	andeq	r0, r4, #0, 4
    20ac:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    20b0:	02003d02 	andeq	r3, r0, #2, 26	; 0x80
    20b4:	20060104 	andcs	r0, r6, r4, lsl #2
    20b8:	0a034d06 	beq	d54d8 <__Stack_Size+0xd50d8>
    20bc:	06b3033c 			; <UNDEFINED> instruction: 0x06b3033c
    20c0:	12031466 	andne	r1, r3, #1711276032	; 0x66000000
    20c4:	0b031990 	bleq	c870c <__Stack_Size+0xc830c>
    20c8:	7411033c 	ldrvc	r0, [r1], #-828	; 0x33c
    20cc:	00060218 	andeq	r0, r6, r8, lsl r2
    20d0:	01c30101 	biceq	r0, r3, r1, lsl #2
    20d4:	00020000 	andeq	r0, r2, r0
    20d8:	00000097 	muleq	r0, r7, r0
    20dc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    20e0:	0101000d 	tsteq	r1, sp
    20e4:	00000101 	andeq	r0, r0, r1, lsl #2
    20e8:	00000100 	andeq	r0, r0, r0, lsl #2
    20ec:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    20f0:	31663233 	cmncc	r6, r3, lsr r2
    20f4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    20f8:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    20fc:	73006372 	movwvc	r6, #882	; 0x372
    2100:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2104:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2108:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    210c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2110:	74730000 	ldrbtvc	r0, [r3], #-0
    2114:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2118:	5f783031 	svcpl	0x00783031
    211c:	2e697073 	mcrcs	0, 3, r7, cr9, cr3, {3}
    2120:	00010063 	andeq	r0, r1, r3, rrx
    2124:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2128:	31663233 	cmncc	r6, r3, lsr r2
    212c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2134 <__Stack_Size+0x1d34>
    2130:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    2134:	00020068 	andeq	r0, r2, r8, rrx
    2138:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    213c:	31663233 	cmncc	r6, r3, lsr r2
    2140:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 2088 <__Stack_Size+0x1c88>
    2144:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    2148:	00000200 	andeq	r0, r0, r0, lsl #4
    214c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2150:	30316632 	eorscc	r6, r1, r2, lsr r6
    2154:	70735f78 	rsbsvc	r5, r3, r8, ror pc
    2158:	00682e69 	rsbeq	r2, r8, r9, ror #28
    215c:	73000002 	movwvc	r0, #2
    2160:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2164:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2168:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    216c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2170:	00000000 	andeq	r0, r0, r0
    2174:	35500205 	ldrbcc	r0, [r0, #-517]	; 0x205
    2178:	3e030800 	cdpcc	8, 0, cr0, cr3, cr0, {0}
    217c:	0b032401 	bleq	cb188 <__Stack_Size+0xcad88>
    2180:	77035aac 	strvc	r5, [r3, -ip, lsr #21]
    2184:	5816033c 	ldmdapl	r6, {r2, r3, r4, r5, r8, r9}
    2188:	032e6c03 			; <UNDEFINED> instruction: 0x032e6c03
    218c:	425a580c 	subsmi	r5, sl, #12, 16	; 0xc0000
    2190:	032e7a03 			; <UNDEFINED> instruction: 0x032e7a03
    2194:	13036614 	movwne	r6, #13844	; 0x3614
    2198:	200b0301 	andcs	r0, fp, r1, lsl #6
    219c:	03206203 			; <UNDEFINED> instruction: 0x03206203
    21a0:	09032015 	stmdbeq	r3, {r0, r2, r4, sp}
    21a4:	6a23f72e 	bvs	8ffe64 <__Stack_Size+0x8ffa64>
    21a8:	033c1003 	teqeq	ip, #3
    21ac:	6f030111 	svcvs	0x00030111
    21b0:	20110320 	andscs	r0, r1, r0, lsr #6
    21b4:	231d3475 	tstcs	sp, #1962934272	; 0x75000000
    21b8:	20206803 	eorcs	r6, r0, r3, lsl #16
    21bc:	232e1503 			; <UNDEFINED> instruction: 0x232e1503
    21c0:	03200903 			; <UNDEFINED> instruction: 0x03200903
    21c4:	7503200b 	strvc	r2, [r3, #-11]
    21c8:	313f2820 	teqcc	pc, r0, lsr #16
    21cc:	25373377 	ldrcs	r3, [r7, #-887]!	; 0x377
    21d0:	34241c40 	strtcc	r1, [r4], #-3136	; 0xc40
    21d4:	03311d31 	teqeq	r1, #3136	; 0xc40
    21d8:	2e032e56 	mcrcs	14, 0, r2, cr3, cr6, {2}
    21dc:	cb4e3220 	blgt	138ea64 <__Stack_Size+0x138e664>
    21e0:	0b032141 	bleq	ca6ec <__Stack_Size+0xca2ec>
    21e4:	2331152e 	teqcs	r1, #192937984	; 0xb800000
    21e8:	23232323 			; <UNDEFINED> instruction: 0x23232323
    21ec:	0c032323 	stceq	3, cr2, [r3], {35}	; 0x23
    21f0:	0c03153c 	cfstr32eq	mvfx1, [r3], {60}	; 0x3c
    21f4:	20740320 	rsbscs	r0, r4, r0, lsr #6
    21f8:	23232323 			; <UNDEFINED> instruction: 0x23232323
    21fc:	2e0d0323 	cdpcs	3, 0, cr0, cr13, cr3, {1}
    2200:	4f231d1a 	svcmi	0x00231d1a
    2204:	1a660e03 	bne	1985a18 <__Stack_Size+0x1985618>
    2208:	034f231d 	movteq	r2, #62237	; 0xf31d
    220c:	0b036616 	bleq	dba6c <__Stack_Size+0xdb66c>
    2210:	4f234c01 	svcmi	0x00234c01
    2214:	03661603 	cmneq	r6, #3145728	; 0x300000
    2218:	232b0109 			; <UNDEFINED> instruction: 0x232b0109
    221c:	4a0f0333 	bmi	3c2ef0 <__Stack_Size+0x3c2af0>
    2220:	2e0d0317 	mcrcs	3, 0, r0, cr13, cr7, {0}
    2224:	0f032117 	svceq	0x00032117
    2228:	253f172e 	ldrcs	r1, [pc, #-1838]!	; 1b02 <__Stack_Size+0x1702>
    222c:	331b2537 	tstcc	fp, #230686720	; 0xdc00000
    2230:	1a4a0e03 	bne	1285a44 <__Stack_Size+0x1285644>
    2234:	034f231d 	movteq	r2, #62237	; 0xf31d
    2238:	68186610 	ldmdavs	r8, {r4, r9, sl, sp, lr}
    223c:	17580b03 	ldrbne	r0, [r8, -r3, lsl #22]
    2240:	1a660e03 	bne	1985a54 <__Stack_Size+0x1985654>
    2244:	034f231d 	movteq	r2, #62237	; 0xf31d
    2248:	23196611 	tstcs	r9, #17825792	; 0x1100000
    224c:	0a033333 	beq	cef20 <__Stack_Size+0xceb20>
    2250:	03211720 			; <UNDEFINED> instruction: 0x03211720
    2254:	1d1a2e10 	ldcne	14, cr2, [sl, #-64]	; 0xffffffc0
    2258:	1b253736 	blne	94ff38 <__Stack_Size+0x94fb38>
    225c:	4a180333 	bmi	602f30 <__Stack_Size+0x602b30>
    2260:	2e0c031a 	mcrcs	3, 0, r0, cr12, cr10, {0}
    2264:	184a1903 	stmdane	sl, {r0, r1, r8, fp, ip}^
    2268:	034a1503 	movteq	r1, #42243	; 0xa503
    226c:	03232010 			; <UNDEFINED> instruction: 0x03232010
    2270:	0a032076 	beq	ca450 <__Stack_Size+0xca050>
    2274:	2076033c 	rsbscs	r0, r6, ip, lsr r3
    2278:	1d2e0a03 	vstmdbne	lr!, {s0-s2}
    227c:	04020023 	streq	r0, [r2], #-35	; 0x23
    2280:	02001b01 	andeq	r1, r0, #1024	; 0x400
    2284:	00330104 	eorseq	r0, r3, r4, lsl #2
    2288:	23010402 	movwcs	r0, #5122	; 0x1402
    228c:	033c0903 	teqeq	ip, #49152	; 0xc000
    2290:	4c1a201a 	ldcmi	0, cr2, [sl], {26}
    2294:	01000402 	tsteq	r0, r2, lsl #8
    2298:	0000b101 	andeq	fp, r0, r1, lsl #2
    229c:	75000200 	strvc	r0, [r0, #-512]	; 0x200
    22a0:	02000000 	andeq	r0, r0, #0
    22a4:	0d0efb01 	vstreq	d15, [lr, #-4]
    22a8:	01010100 	mrseq	r0, (UNDEF: 17)
    22ac:	00000001 	andeq	r0, r0, r1
    22b0:	01000001 	tsteq	r0, r1
    22b4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    22b8:	30316632 	eorscc	r6, r1, r2, lsr r6
    22bc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    22c0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    22c4:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    22c8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    22cc:	5f783031 	svcpl	0x00783031
    22d0:	2f62696c 	svccs	0x0062696c
    22d4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    22d8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    22dc:	31663233 	cmncc	r6, r3, lsr r2
    22e0:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    22e4:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    22e8:	632e6b63 			; <UNDEFINED> instruction: 0x632e6b63
    22ec:	00000100 	andeq	r0, r0, r0, lsl #2
    22f0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    22f4:	30316632 	eorscc	r6, r1, r2, lsr r6
    22f8:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    22fc:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2300:	00000200 	andeq	r0, r0, r0, lsl #4
    2304:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2308:	30316632 	eorscc	r6, r1, r2, lsr r6
    230c:	616d5f78 	smcvs	54776	; 0xd5f8
    2310:	00682e70 	rsbeq	r2, r8, r0, ror lr
    2314:	00000002 	andeq	r0, r0, r2
    2318:	0c020500 	cfstr32eq	mvfx0, [r2], {-0}
    231c:	03080038 	movweq	r0, #32824	; 0x8038
    2320:	2224012b 	eorcs	r0, r4, #-1073741814	; 0xc000000a
    2324:	660d034e 	strvs	r0, [sp], -lr, asr #6
    2328:	660f0316 			; <UNDEFINED> instruction: 0x660f0316
    232c:	304c3e16 	subcc	r3, ip, r6, lsl lr
    2330:	660d035c 			; <UNDEFINED> instruction: 0x660d035c
    2334:	40221e26 	eormi	r1, r2, r6, lsr #28
    2338:	13660c03 	cmnne	r6, #768	; 0x300
    233c:	4a0e032f 	bmi	383000 <__Stack_Size+0x382c00>
    2340:	3e010a03 	vmlacc.f32	s0, s2, s6
    2344:	09032332 	stmdbeq	r3, {r1, r4, r5, r8, r9, sp}
    2348:	0006022e 	andeq	r0, r6, lr, lsr #4
    234c:	04d70101 	ldrbeq	r0, [r7], #257	; 0x101
    2350:	00020000 	andeq	r0, r2, r0
    2354:	00000097 	muleq	r0, r7, r0
    2358:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    235c:	0101000d 	tsteq	r1, sp
    2360:	00000101 	andeq	r0, r0, r1, lsl #2
    2364:	00000100 	andeq	r0, r0, r0, lsl #2
    2368:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    236c:	31663233 	cmncc	r6, r3, lsr r2
    2370:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2374:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    2378:	73006372 	movwvc	r6, #882	; 0x372
    237c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2380:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2384:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2388:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    238c:	74730000 	ldrbtvc	r0, [r3], #-0
    2390:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2394:	5f783031 	svcpl	0x00783031
    2398:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    239c:	00010063 	andeq	r0, r1, r3, rrx
    23a0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    23a4:	31663233 	cmncc	r6, r3, lsr r2
    23a8:	745f7830 	ldrbvc	r7, [pc], #-2096	; 23b0 <__Stack_Size+0x1fb0>
    23ac:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    23b0:	00020068 	andeq	r0, r2, r8, rrx
    23b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    23b8:	31663233 	cmncc	r6, r3, lsr r2
    23bc:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 2304 <__Stack_Size+0x1f04>
    23c0:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    23c4:	00000200 	andeq	r0, r0, r0, lsl #4
    23c8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    23cc:	30316632 	eorscc	r6, r1, r2, lsr r6
    23d0:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    23d4:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    23d8:	73000002 	movwvc	r0, #2
    23dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    23e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    23e4:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    23e8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    23ec:	00000000 	andeq	r0, r0, r0
    23f0:	38980205 	ldmcc	r8, {r0, r2, r9}
    23f4:	ee030800 	cdp	8, 0, cr0, cr3, cr0, {0}
    23f8:	68240117 	stmdavs	r4!, {r0, r1, r2, r4, r8}
    23fc:	23211f21 			; <UNDEFINED> instruction: 0x23211f21
    2400:	235c2b40 	cmpcs	ip, #64, 22	; 0x10000
    2404:	2e1b0321 	cdpcs	3, 1, cr0, cr11, cr1, {1}
    2408:	24216824 	strtcs	r6, [r1], #-2084	; 0x824
    240c:	6333242a 	teqvs	r3, #704643072	; 0x2a000000
    2410:	23242a32 			; <UNDEFINED> instruction: 0x23242a32
    2414:	68d50321 	ldmvs	r5, {r0, r5, r8, r9}^
    2418:	4bec242e 	blmi	ffb0b4d8 <SCS_BASE+0x1fafd4d8>
    241c:	082e7703 	stmdaeq	lr!, {r0, r1, r8, r9, sl, ip, sp, lr}
    2420:	09035915 	stmdbeq	r3, {r0, r2, r4, r8, fp, ip, lr}
    2424:	1f034b3c 	svcne	0x00034b3c
    2428:	2e61032e 	cdpcs	3, 6, cr0, cr1, cr14, {1}
    242c:	4b324b32 	blmi	c950fc <__Stack_Size+0xc94cfc>
    2430:	4b324b32 	blmi	c95100 <__Stack_Size+0xc94d00>
    2434:	03425932 	movteq	r5, #10546	; 0x2932
    2438:	15032e7a 	strne	r2, [r3, #-3706]	; 0xe7a
    243c:	77591990 			; <UNDEFINED> instruction: 0x77591990
    2440:	00303131 	eorseq	r3, r0, r1, lsr r1
    2444:	06010402 	streq	r0, [r1], -r2, lsl #8
    2448:	034d063c 	movteq	r0, #54844	; 0xd63c
    244c:	0a035811 	beq	d8498 <__Stack_Size+0xd8098>
    2450:	20760301 	rsbscs	r0, r6, r1, lsl #6
    2454:	5b200a03 	blpl	804c68 <__Stack_Size+0x804868>
    2458:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    245c:	033f2b50 	teqeq	pc, #80, 22	; 0x14000
    2460:	77032e09 	strvc	r2, [r3, -r9, lsl #28]
    2464:	20090320 	andcs	r0, r9, r0, lsr #6
    2468:	03251b22 			; <UNDEFINED> instruction: 0x03251b22
    246c:	12032069 	andne	r2, r3, #105	; 0x69
    2470:	02002520 	andeq	r2, r0, #32, 10	; 0x8000000
    2474:	20060104 	andcs	r0, r6, r4, lsl #2
    2478:	4a150306 	bmi	543098 <__Stack_Size+0x542c98>
    247c:	1d2e7603 	stcne	6, cr7, [lr, #-12]!
    2480:	351d2631 	ldrcc	r2, [sp, #-1585]	; 0x631
    2484:	4a0a031c 	bmi	2830fc <__Stack_Size+0x282cfc>
    2488:	03232331 			; <UNDEFINED> instruction: 0x03232331
    248c:	0a035810 	beq	d84d4 <__Stack_Size+0xd80d4>
    2490:	20760301 	rsbscs	r0, r6, r1, lsl #6
    2494:	5b200a03 	blpl	804ca8 <__Stack_Size+0x8048a8>
    2498:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    249c:	232b314d 			; <UNDEFINED> instruction: 0x232b314d
    24a0:	31231d23 			; <UNDEFINED> instruction: 0x31231d23
    24a4:	03206e03 			; <UNDEFINED> instruction: 0x03206e03
    24a8:	1d312012 	ldcne	0, cr2, [r1, #-72]!	; 0xffffffb8
    24ac:	02002223 	andeq	r2, r0, #805306370	; 0x30000002
    24b0:	3c060104 	stfccs	f0, [r6], {4}
    24b4:	1d315206 	lfmne	f5, 4, [r1, #-24]!	; 0xffffffe8
    24b8:	403f3123 	eorsmi	r3, pc, r3, lsr #2
    24bc:	2079033f 	rsbscs	r0, r9, pc, lsr r3
    24c0:	234e3127 	movtcs	r3, #57639	; 0xe127
    24c4:	4a100323 	bmi	403158 <__Stack_Size+0x402d58>
    24c8:	03010a03 	movweq	r0, #6659	; 0x1a03
    24cc:	0a032076 	beq	ca6ac <__Stack_Size+0xca2ac>
    24d0:	23235b20 			; <UNDEFINED> instruction: 0x23235b20
    24d4:	2b501d26 	blcs	1409974 <__Stack_Size+0x1409574>
    24d8:	231d2323 	tstcs	sp, #-1946157056	; 0x8c000000
    24dc:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    24e0:	31201203 			; <UNDEFINED> instruction: 0x31201203
    24e4:	0022231d 	eoreq	r2, r2, sp, lsl r3
    24e8:	06010402 	streq	r0, [r1], -r2, lsl #8
    24ec:	3152063c 	cmpcc	r2, ip, lsr r6
    24f0:	03200a03 			; <UNDEFINED> instruction: 0x03200a03
    24f4:	31232e73 			; <UNDEFINED> instruction: 0x31232e73
    24f8:	76032335 			; <UNDEFINED> instruction: 0x76032335
    24fc:	200a0320 	andcs	r0, sl, r0, lsr #6
    2500:	032e7903 			; <UNDEFINED> instruction: 0x032e7903
    2504:	7603200a 	strvc	r2, [r3], -sl
    2508:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    250c:	032e7603 			; <UNDEFINED> instruction: 0x032e7603
    2510:	2324200a 			; <UNDEFINED> instruction: 0x2324200a
    2514:	4a100323 	bmi	4031a8 <__Stack_Size+0x402da8>
    2518:	03010a03 	movweq	r0, #6659	; 0x1a03
    251c:	0a032076 	beq	ca6fc <__Stack_Size+0xca2fc>
    2520:	23235b20 			; <UNDEFINED> instruction: 0x23235b20
    2524:	2b501d26 	blcs	14099c4 <__Stack_Size+0x14095c4>
    2528:	231d2331 	tstcs	sp, #-1006632960	; 0xc4000000
    252c:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    2530:	31201203 			; <UNDEFINED> instruction: 0x31201203
    2534:	03207403 			; <UNDEFINED> instruction: 0x03207403
    2538:	1b30200c 	blne	c0a570 <__Stack_Size+0xc0a170>
    253c:	04020025 	streq	r0, [r2], #-37	; 0x25
    2540:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2544:	40311d52 	eorsmi	r1, r1, r2, asr sp
    2548:	98032323 	stmdals	r3, {r0, r1, r5, r8, r9, sp}
    254c:	0d034a01 	vstreq	s8, [r3, #-4]
    2550:	08100301 	ldmdaeq	r0, {r0, r8, r9}
    2554:	2f3d1412 	svccs	0x003d1412
    2558:	0c032121 	stfeqs	f2, [r3], {33}	; 0x21
    255c:	212f142e 			; <UNDEFINED> instruction: 0x212f142e
    2560:	21212121 			; <UNDEFINED> instruction: 0x21212121
    2564:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
    2568:	211e2214 	tstcs	lr, r4, lsl r2
    256c:	03212121 			; <UNDEFINED> instruction: 0x03212121
    2570:	2f142e0c 	svccs	0x00142e0c
    2574:	21212121 			; <UNDEFINED> instruction: 0x21212121
    2578:	2e0d0321 	cdpcs	3, 0, cr0, cr13, cr1, {1}
    257c:	4f231d1a 	svcmi	0x00231d1a
    2580:	1a660e03 	bne	1985d94 <__Stack_Size+0x1985994>
    2584:	036b232b 	cmneq	fp, #-1409286144	; 0xac000000
    2588:	0a035819 	beq	d85f4 <__Stack_Size+0xd81f4>
    258c:	33232b01 			; <UNDEFINED> instruction: 0x33232b01
    2590:	194a1403 	stmdbne	sl, {r0, r1, sl, ip}^
    2594:	192e1803 	stmdbne	lr!, {r0, r1, fp, ip}
    2598:	034a1603 	movteq	r1, #42499	; 0xa603
    259c:	232b010a 			; <UNDEFINED> instruction: 0x232b010a
    25a0:	4a0d0333 	bmi	343274 <__Stack_Size+0x342e74>
    25a4:	74110317 	ldrvc	r0, [r1], #-791	; 0x317
    25a8:	01029203 	tsteq	r2, r3, lsl #4
    25ac:	03234d23 			; <UNDEFINED> instruction: 0x03234d23
    25b0:	03207dee 			; <UNDEFINED> instruction: 0x03207dee
    25b4:	28206617 	stmdacs	r0!, {r0, r1, r2, r4, r9, sl, sp, lr}
    25b8:	03207803 			; <UNDEFINED> instruction: 0x03207803
    25bc:	222c2e0a 	eorcs	r2, ip, #10, 28	; 0xa0
    25c0:	01e40340 	mvneq	r0, r0, asr #6
    25c4:	234d232e 	movtcs	r2, #54062	; 0xd32e
    25c8:	207e9a03 	rsbscs	r9, lr, r3, lsl #20
    25cc:	6600ef03 	strvs	lr, [r0], -r3, lsl #30
    25d0:	3f200903 	svccc	0x00200903
    25d4:	9803233f 	stmdals	r3, {r0, r1, r2, r3, r4, r5, r8, r9, sp}
    25d8:	03202e7f 			; <UNDEFINED> instruction: 0x03202e7f
    25dc:	2831200a 	ldmdacs	r1!, {r1, r3, sp}
    25e0:	1903314b 	stmdbne	r3, {r0, r1, r3, r6, r8, ip, sp}
    25e4:	3128202e 			; <UNDEFINED> instruction: 0x3128202e
    25e8:	18663d03 	stmdane	r6!, {r0, r1, r8, sl, fp, ip, sp}^
    25ec:	2e130323 	cdpcs	3, 1, cr0, cr3, cr3, {1}
    25f0:	234d2319 	movtcs	r2, #54041	; 0xd319
    25f4:	1a2e1603 	bne	b87e08 <__Stack_Size+0xb87a08>
    25f8:	03234d23 			; <UNDEFINED> instruction: 0x03234d23
    25fc:	0c032e1d 	stceq	14, cr2, [r3], {29}
    2600:	27232320 	strcs	r2, [r3, -r0, lsr #6]!
    2604:	272e7903 	strcs	r7, [lr, -r3, lsl #18]!
    2608:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    260c:	1c242a32 	stcne	10, cr2, [r4], #-200	; 0xffffff38
    2610:	78033225 	stmdavc	r3, {r0, r2, r5, r9, ip, sp}
    2614:	2332242e 	teqcs	r2, #771751936	; 0x2e000000
    2618:	12032323 	andne	r2, r3, #-1946157056	; 0x8c000000
    261c:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    2620:	2e120323 	cdpcs	3, 1, cr0, cr2, cr3, {1}
    2624:	3f4d2319 	svccc	0x004d2319
    2628:	192e1203 	stmdbne	lr!, {r0, r1, r9, ip}
    262c:	03234d23 			; <UNDEFINED> instruction: 0x03234d23
    2630:	23182e12 	tstcs	r8, #288	; 0x120
    2634:	0e033f4d 	cdpeq	15, 0, cr3, cr3, cr13, {2}
    2638:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    263c:	660e034f 	strvs	r0, [lr], -pc, asr #6
    2640:	4f231d1a 	svcmi	0x00231d1a
    2644:	1a660f03 	bne	1986258 <__Stack_Size+0x1985e58>
    2648:	034f231d 	movteq	r2, #62237	; 0xf31d
    264c:	1d1a660f 	ldcne	6, cr6, [sl, #-60]	; 0xffffffc4
    2650:	12034f23 	andne	r4, r3, #35, 30	; 0x8c
    2654:	4d231966 	stcmi	9, cr1, [r3, #-408]!	; 0xfffffe68
    2658:	2e110323 	cdpcs	3, 1, cr0, cr1, cr3, {1}
    265c:	3f4d2319 	svccc	0x004d2319
    2660:	192e1103 	stmdbne	lr!, {r0, r1, r8, ip}
    2664:	03234d23 			; <UNDEFINED> instruction: 0x03234d23
    2668:	23192e11 	tstcs	r9, #272	; 0x110
    266c:	10033f4d 	andne	r3, r3, sp, asr #30
    2670:	4d231a2e 	vstmdbmi	r3!, {s2-s47}
    2674:	2e100323 	cdpcs	3, 1, cr0, cr0, cr3, {1}
    2678:	3f4d231a 	svccc	0x004d231a
    267c:	1a2e1003 	bne	b86690 <__Stack_Size+0xb86290>
    2680:	03234d23 			; <UNDEFINED> instruction: 0x03234d23
    2684:	231a2e10 	tstcs	sl, #16, 28	; 0x100
    2688:	10033f4d 	andne	r3, r3, sp, asr #30
    268c:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    2690:	2e100323 	cdpcs	3, 1, cr0, cr0, cr3, {1}
    2694:	3f312319 	svccc	0x00312319
    2698:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    269c:	03234d23 			; <UNDEFINED> instruction: 0x03234d23
    26a0:	23192e10 	tstcs	r9, #16, 28	; 0x100
    26a4:	10033f31 	andne	r3, r3, r1, lsr pc
    26a8:	4b23192e 	blmi	8c8b68 <__Stack_Size+0x8c8768>
    26ac:	2e0f0323 	cdpcs	3, 0, cr0, cr15, cr3, {1}
    26b0:	234b2319 	movtcs	r2, #45849	; 0xb319
    26b4:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    26b8:	033f4b23 	teqeq	pc, #35840	; 0x8c00
    26bc:	23192e0f 	tstcs	r9, #15, 28	; 0xf0
    26c0:	10033f4b 	andne	r3, r3, fp, asr #30
    26c4:	4b23192e 	blmi	8c8b84 <__Stack_Size+0x8c8784>
    26c8:	2e0f033f 	mcrcs	3, 0, r0, cr15, cr15, {1}
    26cc:	3f4b2319 	svccc	0x004b2319
    26d0:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    26d4:	033f4b23 	teqeq	pc, #35840	; 0x8c00
    26d8:	03192e14 	tsteq	r9, #20, 28	; 0x140
    26dc:	69272079 	stmdbvs	r7!, {r0, r3, r4, r5, r6, sp}
    26e0:	19661203 	stmdbne	r6!, {r0, r1, r9, ip}^
    26e4:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    26e8:	661e0369 	ldrvs	r0, [lr], -r9, ror #6
    26ec:	20790319 	rsbscs	r0, r9, r9, lsl r3
    26f0:	694d6827 	stmdbvs	sp, {r0, r1, r2, r5, fp, sp, lr}^
    26f4:	311d6934 	tstcc	sp, r4, lsr r9
    26f8:	1a580e03 	bne	1605f0c <__Stack_Size+0x1605b0c>
    26fc:	034f231d 	movteq	r2, #62237	; 0xf31d
    2700:	1d1a6610 	ldcne	6, cr6, [sl, #-64]	; 0xffffffc0
    2704:	0e034f23 	cdpeq	15, 0, cr4, cr3, cr3, {1}
    2708:	231d1a66 	tstcs	sp, #417792	; 0x66000
    270c:	6610034f 	ldrvs	r0, [r0], -pc, asr #6
    2710:	18036918 	stmdane	r3, {r3, r4, r8, fp, sp, lr}
    2714:	03691958 	cmneq	r9, #88, 18	; 0x160000
    2718:	69185812 	ldmdbvs	r8, {r1, r4, fp, ip, lr}
    271c:	18581103 	ldmdane	r8, {r0, r1, r8, ip}^
    2720:	580c0369 	stmdapl	ip, {r0, r3, r5, r6, r8, r9}
    2724:	2e0c0317 	mcrcs	3, 0, r0, cr12, cr7, {0}
    2728:	2e0d0317 	mcrcs	3, 0, r0, cr13, cr7, {0}
    272c:	2e0d0317 	mcrcs	3, 0, r0, cr13, cr7, {0}
    2730:	2e0d0317 	mcrcs	3, 0, r0, cr13, cr7, {0}
    2734:	2e0d0317 	mcrcs	3, 0, r0, cr13, cr7, {0}
    2738:	3c130317 	ldccc	3, cr0, [r3], {23}
    273c:	13036918 	movwne	r6, #14616	; 0x3918
    2740:	03691858 	cmneq	r9, #88, 16	; 0x580000
    2744:	20746ffb 	ldrshtcs	r6, [r4], #-251	; 0xffffff05
    2748:	200a0328 	andcs	r0, sl, r8, lsr #6
    274c:	03207603 			; <UNDEFINED> instruction: 0x03207603
    2750:	73032013 	movwvc	r2, #12307	; 0x3013
    2754:	6e03402e 	cdpvs	0, 0, cr4, cr3, cr14, {1}
    2758:	20180320 	andscs	r0, r8, r0, lsr #6
    275c:	4d323f4d 	ldcmi	15, cr3, [r2, #-308]!	; 0xfffffecc
    2760:	2e110369 	cdpcs	3, 1, cr0, cr1, cr9, {3}
    2764:	332e6f03 			; <UNDEFINED> instruction: 0x332e6f03
    2768:	30694d32 	rsbcc	r4, r9, r2, lsr sp
    276c:	0fe1032c 	svceq	0x00e1032c
    2770:	0369182e 	cmneq	r9, #3014656	; 0x2e0000
    2774:	69185813 	ldmdbvs	r8, {r0, r1, r4, fp, ip, lr}
    2778:	746f8203 	strbtvc	r8, [pc], #-515	; 2780 <__Stack_Size+0x2380>
    277c:	20090320 	andcs	r0, r9, r0, lsr #6
    2780:	03207703 			; <UNDEFINED> instruction: 0x03207703
    2784:	33234a09 			; <UNDEFINED> instruction: 0x33234a09
    2788:	032e2003 			; <UNDEFINED> instruction: 0x032e2003
    278c:	31302e60 	teqcc	r0, r0, ror #28
    2790:	2e160333 	mrccs	3, 0, r0, cr6, cr3, {1}
    2794:	302e6a03 	eorcc	r6, lr, r3, lsl #20
    2798:	3c13ea03 	ldccc	10, cr14, [r3], {3}
    279c:	206c9603 	rsbcs	r9, ip, r3, lsl #12
    27a0:	2013ea03 	andscs	lr, r3, r3, lsl #20
    27a4:	211f215a 	tstcs	pc, sl, asr r1	; <UNPREDICTABLE>
    27a8:	464b3224 	strbmi	r3, [fp], -r4, lsr #4
    27ac:	8f033124 	svchi	0x00033124
    27b0:	f203206c 	vhadd.s8	q1, <illegal reg q1.5>, q14
    27b4:	9a032013 	bls	ca808 <__Stack_Size+0xca408>
    27b8:	7403206c 	strvc	r2, [r3], #-108	; 0x6c
    27bc:	1491032e 	ldrne	r0, [r1], #814	; 0x32e
    27c0:	24215a2e 	strtcs	r5, [r1], #-2606	; 0xa2e
    27c4:	2f402438 	svccs	0x00402438
    27c8:	241c322a 	ldrcs	r3, [ip], #-554	; 0x22a
    27cc:	6bea0331 	blvs	ffa83498 <SCS_BASE+0x1fa75498>
    27d0:	95032220 	strls	r2, [r3, #-544]	; 0x220
    27d4:	e9032e14 	stmdb	r3, {r2, r4, r9, sl, fp, sp}
    27d8:	e003206b 	and	r2, r3, fp, rrx
    27dc:	3f182e10 	svccc	0x00182e10
    27e0:	17580b03 	ldrbne	r0, [r8, -r3, lsl #22]
    27e4:	2e0b0321 	cdpcs	3, 0, cr0, cr11, cr1, {1}
    27e8:	0b032117 	bleq	cac4c <__Stack_Size+0xca84c>
    27ec:	0321172e 			; <UNDEFINED> instruction: 0x0321172e
    27f0:	2f172e0b 	svccs	0x00172e0b
    27f4:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
    27f8:	2e0a0321 	cdpcs	3, 0, cr0, cr10, cr1, {1}
    27fc:	18032117 	stmdane	r3, {r0, r1, r2, r4, r8, sp}
    2800:	09031a2e 	stmdbeq	r3, {r1, r2, r3, r5, r9, fp, ip}
    2804:	4a18032e 	bmi	6034c4 <__Stack_Size+0x6030c4>
    2808:	4a160318 	bmi	583470 <__Stack_Size+0x583070>
    280c:	22010903 	andcs	r0, r1, #49152	; 0xc000
    2810:	00222c22 	eoreq	r2, r2, r2, lsr #24
    2814:	06010402 	streq	r0, [r1], -r2, lsl #8
    2818:	04020020 	streq	r0, [r2], #-32
    281c:	43220601 			; <UNDEFINED> instruction: 0x43220601
    2820:	18201503 	stmdane	r0!, {r0, r1, r8, sl, ip}
    2824:	01000402 	tsteq	r0, r2, lsl #8
    2828:	0001d601 	andeq	sp, r1, r1, lsl #12
    282c:	9b000200 	blls	3034 <__Stack_Size+0x2c34>
    2830:	02000000 	andeq	r0, r0, #0
    2834:	0d0efb01 	vstreq	d15, [lr, #-4]
    2838:	01010100 	mrseq	r0, (UNDEF: 17)
    283c:	00000001 	andeq	r0, r0, r1
    2840:	01000001 	tsteq	r0, r1
    2844:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2848:	30316632 	eorscc	r6, r1, r2, lsr r6
    284c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2850:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2854:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    2858:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    285c:	5f783031 	svcpl	0x00783031
    2860:	2f62696c 	svccs	0x0062696c
    2864:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2868:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    286c:	31663233 	cmncc	r6, r3, lsr r2
    2870:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 2048 <__Stack_Size+0x1c48>
    2874:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    2878:	0100632e 	tsteq	r0, lr, lsr #6
    287c:	74730000 	ldrbtvc	r0, [r3], #-0
    2880:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2884:	5f783031 	svcpl	0x00783031
    2888:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    288c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2890:	74730000 	ldrbtvc	r0, [r3], #-0
    2894:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2898:	5f783031 	svcpl	0x00783031
    289c:	2e70616d 	rpwcssz	f6, f0, #5.0
    28a0:	00020068 	andeq	r0, r2, r8, rrx
    28a4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    28a8:	31663233 	cmncc	r6, r3, lsr r2
    28ac:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 2084 <__Stack_Size+0x1c84>
    28b0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    28b4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    28b8:	74730000 	ldrbtvc	r0, [r3], #-0
    28bc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    28c0:	5f783031 	svcpl	0x00783031
    28c4:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    28c8:	00020068 	andeq	r0, r2, r8, rrx
    28cc:	05000000 	streq	r0, [r0, #-0]
    28d0:	0042dc02 	subeq	sp, r2, r2, lsl #24
    28d4:	00da0308 	sbcseq	r0, sl, r8, lsl #6
    28d8:	3f082401 	svccc	0x00082401
    28dc:	03581b03 	cmpeq	r8, #3072	; 0xc00
    28e0:	595c2e66 	ldmdbpl	ip, {r1, r2, r5, r6, r9, sl, fp, sp}^
    28e4:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    28e8:	03425940 	movteq	r5, #10560	; 0x2940
    28ec:	16032e7a 			; <UNDEFINED> instruction: 0x16032e7a
    28f0:	3c150374 	ldccc	3, cr0, [r5], {116}	; 0x74
    28f4:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    28f8:	23233222 			; <UNDEFINED> instruction: 0x23233222
    28fc:	2e780328 	cdpcs	3, 7, cr0, cr8, cr8, {1}
    2900:	2e7a0328 	cdpcs	3, 7, cr0, cr10, cr8, {1}
    2904:	207a0334 	rsbscs	r0, sl, r4, lsr r3
    2908:	26233234 			; <UNDEFINED> instruction: 0x26233234
    290c:	22207a03 	eorcs	r7, r0, #12288	; 0x3000
    2910:	032e4e03 			; <UNDEFINED> instruction: 0x032e4e03
    2914:	24232036 	strtcs	r2, [r3], #-54	; 0x36
    2918:	4e241c43 	cdpmi	12, 2, cr1, cr4, cr3, {2}
    291c:	773d4d67 	ldrvc	r4, [sp, -r7, ror #26]!
    2920:	580b032f 	stmdapl	fp, {r0, r1, r2, r3, r5, r8, r9}
    2924:	2f1d4014 	svccs	0x001d4014
    2928:	03212121 			; <UNDEFINED> instruction: 0x03212121
    292c:	15032e10 	strne	r2, [r3, #-3600]	; 0xe10
    2930:	206b0301 	rsbcs	r0, fp, r1, lsl #6
    2934:	03201503 			; <UNDEFINED> instruction: 0x03201503
    2938:	0a032076 	beq	cab18 <__Stack_Size+0xca718>
    293c:	3c760320 	ldclcc	3, cr0, [r6], #-128	; 0xffffff80
    2940:	03200a03 			; <UNDEFINED> instruction: 0x03200a03
    2944:	32352e78 	eorscc	r2, r5, #120, 28	; 0x780
    2948:	142e0c03 	strtne	r0, [lr], #-3075	; 0xc03
    294c:	0321212f 			; <UNDEFINED> instruction: 0x0321212f
    2950:	1d1a2e0f 	ldcne	14, cr2, [sl, #-60]	; 0xffffffc4
    2954:	1e034f23 	cdpne	15, 0, cr4, cr3, cr3, {1}
    2958:	200d0366 	andcs	r0, sp, r6, ror #6
    295c:	301e3e33 	andscc	r3, lr, r3, lsr lr
    2960:	32223022 	eorcc	r3, r2, #34	; 0x22
    2964:	03402222 	movteq	r2, #546	; 0x222
    2968:	0a035815 	beq	d89c4 <__Stack_Size+0xd85c4>
    296c:	34242a01 	strtcc	r2, [r4], #-2561	; 0xa01
    2970:	184a0f03 	stmdane	sl, {r0, r1, r8, r9, sl, fp}^
    2974:	58110368 	ldmdapl	r1, {r3, r5, r6, r8, r9}
    2978:	0f036717 	svceq	0x00036717
    297c:	231d1a58 	tstcs	sp, #88, 20	; 0x58000
    2980:	6613034f 	ldrvs	r0, [r3], -pc, asr #6
    2984:	0f036717 	svceq	0x00036717
    2988:	231d1a58 	tstcs	sp, #88, 20	; 0x58000
    298c:	660f034f 	strvs	r0, [pc], -pc, asr #6
    2990:	4a0d0318 	bmi	3435f8 <__Stack_Size+0x3431f8>
    2994:	0c032117 	stfeqs	f2, [r3], {23}
    2998:	0e03173c 	mcreq	7, 0, r1, cr3, cr12, {1}
    299c:	033e1766 	teqeq	lr, #26738688	; 0x1980000
    29a0:	4c17660f 	ldcmi	6, cr6, [r7], {15}
    29a4:	1a580f03 	bne	16065b8 <__Stack_Size+0x16061b8>
    29a8:	034f231d 	movteq	r2, #62237	; 0xf31d
    29ac:	1d1a6610 	ldcne	6, cr6, [sl, #-64]	; 0xffffffc0
    29b0:	10034f23 	andne	r4, r3, r3, lsr #30
    29b4:	231d1a66 	tstcs	sp, #417792	; 0x66000
    29b8:	6612034f 	ldrvs	r0, [r2], -pc, asr #6
    29bc:	0f036717 	svceq	0x00036717
    29c0:	231d1a58 	tstcs	sp, #88, 20	; 0x58000
    29c4:	661b034f 	ldrvs	r0, [fp], -pc, asr #6
    29c8:	2e09031a 	mcrcs	3, 0, r0, cr9, cr10, {0}
    29cc:	184a2303 	stmdane	sl, {r0, r1, r8, r9, sp}^
    29d0:	034a1b03 	movteq	r1, #43779	; 0xab03
    29d4:	7103010f 	tstvc	r3, pc, lsl #2
    29d8:	200a0320 	andcs	r0, sl, r0, lsr #6
    29dc:	301e3033 	andscc	r3, lr, r3, lsr r0
    29e0:	32223022 	eorcc	r3, r2, #34	; 0x22
    29e4:	02003042 	andeq	r3, r0, #66	; 0x42
    29e8:	001d0104 	andseq	r0, sp, r4, lsl #2
    29ec:	3f010402 	svccc	0x00010402
    29f0:	01040200 	mrseq	r0, R12_usr
    29f4:	03244e22 			; <UNDEFINED> instruction: 0x03244e22
    29f8:	0a032023 	beq	caa8c <__Stack_Size+0xca68c>
    29fc:	04023d01 	streq	r3, [r2], #-3329	; 0xd01
    2a00:	a0010100 	andge	r0, r1, r0, lsl #2
    2a04:	02000000 	andeq	r0, r0, #0
    2a08:	00003900 	andeq	r3, r0, r0, lsl #18
    2a0c:	fb010200 	blx	43216 <__Stack_Size+0x42e16>
    2a10:	01000d0e 	tsteq	r0, lr, lsl #26
    2a14:	00010101 	andeq	r0, r1, r1, lsl #2
    2a18:	00010000 	andeq	r0, r1, r0
    2a1c:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    2a20:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2a24:	5f783031 	svcpl	0x00783031
    2a28:	2f62696c 	svccs	0x0062696c
    2a2c:	00637273 	rsbeq	r7, r3, r3, ror r2
    2a30:	726f6300 	rsbvc	r6, pc, #0, 6
    2a34:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    2a38:	616d5f33 	cmnvs	sp, r3, lsr pc
    2a3c:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    2a40:	00010073 	andeq	r0, r1, r3, ror r0
    2a44:	05000000 	streq	r0, [r0, #-0]
    2a48:	00462002 	subeq	r2, r6, r2
    2a4c:	01340308 	teqeq	r4, r8, lsl #6
    2a50:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a54:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a58:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a5c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a60:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a64:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a68:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a6c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a70:	0a032f2f 	beq	ce734 <__Stack_Size+0xce334>
    2a74:	0b032f20 	bleq	ce6fc <__Stack_Size+0xce2fc>
    2a78:	0b032f20 	bleq	ce700 <__Stack_Size+0xce300>
    2a7c:	0b032f20 	bleq	ce704 <__Stack_Size+0xce304>
    2a80:	0a032f20 	beq	ce708 <__Stack_Size+0xce308>
    2a84:	0b032120 	bleq	caf0c <__Stack_Size+0xcab0c>
    2a88:	0b032120 	bleq	caf10 <__Stack_Size+0xcab10>
    2a8c:	0b032120 	bleq	caf14 <__Stack_Size+0xcab14>
    2a90:	0b032120 	bleq	caf18 <__Stack_Size+0xcab18>
    2a94:	0b032f20 	bleq	ce71c <__Stack_Size+0xce31c>
    2a98:	0a032f20 	beq	ce720 <__Stack_Size+0xce320>
    2a9c:	0b032120 	bleq	caf24 <__Stack_Size+0xcab24>
    2aa0:	01022120 	tsteq	r2, r0, lsr #2
    2aa4:	5f010100 	svcpl	0x00010100
    2aa8:	02000000 	andeq	r0, r0, #0
    2aac:	00003b00 	andeq	r3, r0, r0, lsl #22
    2ab0:	fb010200 	blx	432ba <__Stack_Size+0x42eba>
    2ab4:	01000d0e 	tsteq	r0, lr, lsl #26
    2ab8:	00010101 	andeq	r0, r1, r1, lsl #2
    2abc:	00010000 	andeq	r0, r1, r0
    2ac0:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    2ac4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2ac8:	5f783031 	svcpl	0x00783031
    2acc:	2f62696c 	svccs	0x0062696c
    2ad0:	00637273 	rsbeq	r7, r3, r3, ror r2
    2ad4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2ad8:	31663233 	cmncc	r6, r3, lsr r2
    2adc:	765f7830 			; <UNDEFINED> instruction: 0x765f7830
    2ae0:	6f746365 	svcvs	0x00746365
    2ae4:	00632e72 	rsbeq	r2, r3, r2, ror lr
    2ae8:	00000001 	andeq	r0, r0, r1
    2aec:	90020500 	andls	r0, r2, r0, lsl #10
    2af0:	03080046 	movweq	r0, #32838	; 0x8046
    2af4:	00010191 	muleq	r1, r1, r1
    2af8:	7b010402 	blvc	43b08 <__Stack_Size+0x43708>
    2afc:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2b00:	503e6c01 	eorspl	r6, lr, r1, lsl #24
    2b04:	000f022f 	andeq	r0, pc, pc, lsr #4
    2b08:	Address 0x0000000000002b08 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
      1c:	00000002 	andeq	r0, r0, r2
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	08000136 	stmdaeq	r0, {r1, r2, r4, r5, r8}
      2c:	00000002 	andeq	r0, r0, r2
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	08000138 	stmdaeq	r0, {r3, r4, r5, r8}
      3c:	00000002 	andeq	r0, r0, r2
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000000 	andeq	r0, r0, r0
      48:	0800013a 	stmdaeq	r0, {r1, r3, r4, r5, r8}
      4c:	00000002 	andeq	r0, r0, r2
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000000 	andeq	r0, r0, r0
      58:	0800013c 	stmdaeq	r0, {r2, r3, r4, r5, r8}
      5c:	00000002 	andeq	r0, r0, r2
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000000 	andeq	r0, r0, r0
      68:	0800013e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8}
      6c:	00000002 	andeq	r0, r0, r2
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000000 	andeq	r0, r0, r0
      78:	08000140 	stmdaeq	r0, {r6, r8}
      7c:	00000002 	andeq	r0, r0, r2
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000000 	andeq	r0, r0, r0
      88:	08000142 	stmdaeq	r0, {r1, r6, r8}
      8c:	00000002 	andeq	r0, r0, r2
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000000 	andeq	r0, r0, r0
      98:	08000144 	stmdaeq	r0, {r2, r6, r8}
      9c:	00000004 	andeq	r0, r0, r4
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000000 	andeq	r0, r0, r0
      a8:	08000148 	stmdaeq	r0, {r3, r6, r8}
      ac:	00000002 	andeq	r0, r0, r2
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000000 	andeq	r0, r0, r0
      b8:	0800014a 	stmdaeq	r0, {r1, r3, r6, r8}
      bc:	00000002 	andeq	r0, r0, r2
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000000 	andeq	r0, r0, r0
      c8:	0800014c 	stmdaeq	r0, {r2, r3, r6, r8}
      cc:	00000002 	andeq	r0, r0, r2
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000000 	andeq	r0, r0, r0
      d8:	0800014e 	stmdaeq	r0, {r1, r2, r3, r6, r8}
      dc:	00000002 	andeq	r0, r0, r2
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000000 	andeq	r0, r0, r0
      e8:	08000150 	stmdaeq	r0, {r4, r6, r8}
      ec:	00000002 	andeq	r0, r0, r2
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000000 	andeq	r0, r0, r0
      f8:	08000152 	stmdaeq	r0, {r1, r4, r6, r8}
      fc:	00000002 	andeq	r0, r0, r2
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000000 	andeq	r0, r0, r0
     108:	08000154 	stmdaeq	r0, {r2, r4, r6, r8}
     10c:	00000002 	andeq	r0, r0, r2
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000000 	andeq	r0, r0, r0
     118:	08000156 	stmdaeq	r0, {r1, r2, r4, r6, r8}
     11c:	00000002 	andeq	r0, r0, r2
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000000 	andeq	r0, r0, r0
     128:	08000158 	stmdaeq	r0, {r3, r4, r6, r8}
     12c:	00000002 	andeq	r0, r0, r2
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000000 	andeq	r0, r0, r0
     138:	0800015a 	stmdaeq	r0, {r1, r3, r4, r6, r8}
     13c:	00000002 	andeq	r0, r0, r2
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000000 	andeq	r0, r0, r0
     148:	0800015c 	stmdaeq	r0, {r2, r3, r4, r6, r8}
     14c:	00000002 	andeq	r0, r0, r2
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000000 	andeq	r0, r0, r0
     158:	0800015e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8}
     15c:	00000002 	andeq	r0, r0, r2
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000000 	andeq	r0, r0, r0
     168:	08000160 	stmdaeq	r0, {r5, r6, r8}
     16c:	00000002 	andeq	r0, r0, r2
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000000 	andeq	r0, r0, r0
     178:	08000162 	stmdaeq	r0, {r1, r5, r6, r8}
     17c:	00000002 	andeq	r0, r0, r2
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000000 	andeq	r0, r0, r0
     188:	08000164 	stmdaeq	r0, {r2, r5, r6, r8}
     18c:	00000002 	andeq	r0, r0, r2
     190:	0000000c 	andeq	r0, r0, ip
     194:	00000000 	andeq	r0, r0, r0
     198:	08000166 	stmdaeq	r0, {r1, r2, r5, r6, r8}
     19c:	00000002 	andeq	r0, r0, r2
     1a0:	0000000c 	andeq	r0, r0, ip
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	08000168 	stmdaeq	r0, {r3, r5, r6, r8}
     1ac:	00000002 	andeq	r0, r0, r2
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	00000000 	andeq	r0, r0, r0
     1b8:	0800016a 	stmdaeq	r0, {r1, r3, r5, r6, r8}
     1bc:	00000002 	andeq	r0, r0, r2
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	0800016c 	stmdaeq	r0, {r2, r3, r5, r6, r8}
     1cc:	00000004 	andeq	r0, r0, r4
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000000 	andeq	r0, r0, r0
     1d8:	08000170 	stmdaeq	r0, {r4, r5, r6, r8}
     1dc:	00000002 	andeq	r0, r0, r2
     1e0:	0000000c 	andeq	r0, r0, ip
     1e4:	00000000 	andeq	r0, r0, r0
     1e8:	08000172 	stmdaeq	r0, {r1, r4, r5, r6, r8}
     1ec:	00000002 	andeq	r0, r0, r2
     1f0:	0000000c 	andeq	r0, r0, ip
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	08000174 	stmdaeq	r0, {r2, r4, r5, r6, r8}
     1fc:	00000002 	andeq	r0, r0, r2
     200:	0000000c 	andeq	r0, r0, ip
     204:	00000000 	andeq	r0, r0, r0
     208:	08000176 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8}
     20c:	00000002 	andeq	r0, r0, r2
     210:	0000000c 	andeq	r0, r0, ip
     214:	00000000 	andeq	r0, r0, r0
     218:	08000178 	stmdaeq	r0, {r3, r4, r5, r6, r8}
     21c:	00000002 	andeq	r0, r0, r2
     220:	0000000c 	andeq	r0, r0, ip
     224:	00000000 	andeq	r0, r0, r0
     228:	0800017a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8}
     22c:	00000002 	andeq	r0, r0, r2
     230:	0000000c 	andeq	r0, r0, ip
     234:	00000000 	andeq	r0, r0, r0
     238:	0800017c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8}
     23c:	00000002 	andeq	r0, r0, r2
     240:	0000000c 	andeq	r0, r0, ip
     244:	00000000 	andeq	r0, r0, r0
     248:	0800017e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8}
     24c:	00000002 	andeq	r0, r0, r2
     250:	0000000c 	andeq	r0, r0, ip
     254:	00000000 	andeq	r0, r0, r0
     258:	08000180 	stmdaeq	r0, {r7, r8}
     25c:	00000002 	andeq	r0, r0, r2
     260:	00000018 	andeq	r0, r0, r8, lsl r0
     264:	00000000 	andeq	r0, r0, r0
     268:	08000182 	stmdaeq	r0, {r1, r7, r8}
     26c:	000000a2 	andeq	r0, r0, r2, lsr #1
     270:	83100e41 	tsthi	r0, #1040	; 0x410
     274:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     278:	00018e02 	andeq	r8, r1, r2, lsl #28
     27c:	0000000c 	andeq	r0, r0, ip
     280:	00000000 	andeq	r0, r0, r0
     284:	08000224 	stmdaeq	r0, {r2, r5, r9}
     288:	00000002 	andeq	r0, r0, r2
     28c:	0000000c 	andeq	r0, r0, ip
     290:	00000000 	andeq	r0, r0, r0
     294:	08000226 	stmdaeq	r0, {r1, r2, r5, r9}
     298:	00000002 	andeq	r0, r0, r2
     29c:	0000000c 	andeq	r0, r0, ip
     2a0:	00000000 	andeq	r0, r0, r0
     2a4:	08000228 	stmdaeq	r0, {r3, r5, r9}
     2a8:	00000002 	andeq	r0, r0, r2
     2ac:	0000000c 	andeq	r0, r0, ip
     2b0:	00000000 	andeq	r0, r0, r0
     2b4:	0800022a 	stmdaeq	r0, {r1, r3, r5, r9}
     2b8:	00000002 	andeq	r0, r0, r2
     2bc:	0000000c 	andeq	r0, r0, ip
     2c0:	00000000 	andeq	r0, r0, r0
     2c4:	0800022c 	stmdaeq	r0, {r2, r3, r5, r9}
     2c8:	00000002 	andeq	r0, r0, r2
     2cc:	0000000c 	andeq	r0, r0, ip
     2d0:	00000000 	andeq	r0, r0, r0
     2d4:	0800022e 	stmdaeq	r0, {r1, r2, r3, r5, r9}
     2d8:	00000002 	andeq	r0, r0, r2
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	08000230 	stmdaeq	r0, {r4, r5, r9}
     2e8:	00000002 	andeq	r0, r0, r2
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	00000000 	andeq	r0, r0, r0
     2f4:	08000232 	stmdaeq	r0, {r1, r4, r5, r9}
     2f8:	00000002 	andeq	r0, r0, r2
     2fc:	0000000c 	andeq	r0, r0, ip
     300:	00000000 	andeq	r0, r0, r0
     304:	08000234 	stmdaeq	r0, {r2, r4, r5, r9}
     308:	00000004 	andeq	r0, r0, r4
     30c:	0000000c 	andeq	r0, r0, ip
     310:	00000000 	andeq	r0, r0, r0
     314:	08000238 	stmdaeq	r0, {r3, r4, r5, r9}
     318:	00000004 	andeq	r0, r0, r4
     31c:	0000000c 	andeq	r0, r0, ip
     320:	00000000 	andeq	r0, r0, r0
     324:	0800023c 	stmdaeq	r0, {r2, r3, r4, r5, r9}
     328:	00000004 	andeq	r0, r0, r4
     32c:	0000000c 	andeq	r0, r0, ip
     330:	00000000 	andeq	r0, r0, r0
     334:	08000240 	stmdaeq	r0, {r6, r9}
     338:	00000002 	andeq	r0, r0, r2
     33c:	0000000c 	andeq	r0, r0, ip
     340:	00000000 	andeq	r0, r0, r0
     344:	08000242 	stmdaeq	r0, {r1, r6, r9}
     348:	00000002 	andeq	r0, r0, r2
     34c:	0000000c 	andeq	r0, r0, ip
     350:	00000000 	andeq	r0, r0, r0
     354:	08000244 	stmdaeq	r0, {r2, r6, r9}
     358:	00000002 	andeq	r0, r0, r2
     35c:	0000000c 	andeq	r0, r0, ip
     360:	00000000 	andeq	r0, r0, r0
     364:	08000246 	stmdaeq	r0, {r1, r2, r6, r9}
     368:	00000002 	andeq	r0, r0, r2
     36c:	0000000c 	andeq	r0, r0, ip
     370:	00000000 	andeq	r0, r0, r0
     374:	08000248 	stmdaeq	r0, {r3, r6, r9}
     378:	00000002 	andeq	r0, r0, r2
     37c:	0000000c 	andeq	r0, r0, ip
     380:	00000000 	andeq	r0, r0, r0
     384:	0800024a 	stmdaeq	r0, {r1, r3, r6, r9}
     388:	00000002 	andeq	r0, r0, r2
     38c:	0000000c 	andeq	r0, r0, ip
     390:	00000000 	andeq	r0, r0, r0
     394:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     398:	00000002 	andeq	r0, r0, r2
     39c:	0000000c 	andeq	r0, r0, ip
     3a0:	00000000 	andeq	r0, r0, r0
     3a4:	0800024e 	stmdaeq	r0, {r1, r2, r3, r6, r9}
     3a8:	00000002 	andeq	r0, r0, r2
     3ac:	0000000c 	andeq	r0, r0, ip
     3b0:	00000000 	andeq	r0, r0, r0
     3b4:	08000250 	stmdaeq	r0, {r4, r6, r9}
     3b8:	00000002 	andeq	r0, r0, r2
     3bc:	0000000c 	andeq	r0, r0, ip
     3c0:	00000000 	andeq	r0, r0, r0
     3c4:	08000252 	stmdaeq	r0, {r1, r4, r6, r9}
     3c8:	00000002 	andeq	r0, r0, r2
     3cc:	0000000c 	andeq	r0, r0, ip
     3d0:	00000000 	andeq	r0, r0, r0
     3d4:	08000254 	stmdaeq	r0, {r2, r4, r6, r9}
     3d8:	00000002 	andeq	r0, r0, r2
     3dc:	0000000c 	andeq	r0, r0, ip
     3e0:	00000000 	andeq	r0, r0, r0
     3e4:	08000256 	stmdaeq	r0, {r1, r2, r4, r6, r9}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	0000000c 	andeq	r0, r0, ip
     3f0:	00000000 	andeq	r0, r0, r0
     3f4:	08000258 	stmdaeq	r0, {r3, r4, r6, r9}
     3f8:	00000002 	andeq	r0, r0, r2
     3fc:	0000000c 	andeq	r0, r0, ip
     400:	00000000 	andeq	r0, r0, r0
     404:	0800025a 	stmdaeq	r0, {r1, r3, r4, r6, r9}
     408:	00000004 	andeq	r0, r0, r4
     40c:	0000000c 	andeq	r0, r0, ip
     410:	00000000 	andeq	r0, r0, r0
     414:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     418:	00000002 	andeq	r0, r0, r2
     41c:	0000000c 	andeq	r0, r0, ip
     420:	00000000 	andeq	r0, r0, r0
     424:	08000260 	stmdaeq	r0, {r5, r6, r9}
     428:	00000002 	andeq	r0, r0, r2
     42c:	0000000c 	andeq	r0, r0, ip
     430:	00000000 	andeq	r0, r0, r0
     434:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     438:	00000002 	andeq	r0, r0, r2
     43c:	0000000c 	andeq	r0, r0, ip
     440:	00000000 	andeq	r0, r0, r0
     444:	08000264 	stmdaeq	r0, {r2, r5, r6, r9}
     448:	00000002 	andeq	r0, r0, r2
     44c:	0000000c 	andeq	r0, r0, ip
     450:	00000000 	andeq	r0, r0, r0
     454:	08000266 	stmdaeq	r0, {r1, r2, r5, r6, r9}
     458:	00000002 	andeq	r0, r0, r2
     45c:	0000000c 	andeq	r0, r0, ip
     460:	00000000 	andeq	r0, r0, r0
     464:	08000268 	stmdaeq	r0, {r3, r5, r6, r9}
     468:	00000002 	andeq	r0, r0, r2
     46c:	0000000c 	andeq	r0, r0, ip
     470:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     474:	7c020001 	stcvc	0, cr0, [r2], {1}
     478:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     47c:	00000014 	andeq	r0, r0, r4, lsl r0
     480:	0000046c 	andeq	r0, r0, ip, ror #8
     484:	080046e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, lr}
     488:	00000080 	andeq	r0, r0, r0, lsl #1
     48c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     490:	00018e02 	andeq	r8, r1, r2, lsl #28
     494:	0000000c 	andeq	r0, r0, ip
     498:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     49c:	7c020001 	stcvc	0, cr0, [r2], {1}
     4a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     4a8:	00000494 	muleq	r0, r4, r4
     4ac:	0800026c 	stmdaeq	r0, {r2, r3, r5, r6, r9}
     4b0:	00000058 	andeq	r0, r0, r8, asr r0
     4b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4b8:	63018e02 	movwvs	r8, #7682	; 0x1e02
     4bc:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
     4c0:	000b4200 	andeq	r4, fp, r0, lsl #4
     4c4:	0000000c 	andeq	r0, r0, ip
     4c8:	00000494 	muleq	r0, r4, r4
     4cc:	080002c4 	stmdaeq	r0, {r2, r6, r7, r9}
     4d0:	00000010 	andeq	r0, r0, r0, lsl r0
     4d4:	0000000c 	andeq	r0, r0, ip
     4d8:	00000494 	muleq	r0, r4, r4
     4dc:	080002d4 	stmdaeq	r0, {r2, r4, r6, r7, r9}
     4e0:	00000004 	andeq	r0, r0, r4
     4e4:	0000000c 	andeq	r0, r0, ip
     4e8:	00000494 	muleq	r0, r4, r4
     4ec:	080002d8 	stmdaeq	r0, {r3, r4, r6, r7, r9}
     4f0:	00000004 	andeq	r0, r0, r4
     4f4:	0000000c 	andeq	r0, r0, ip
     4f8:	00000494 	muleq	r0, r4, r4
     4fc:	080002dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9}
     500:	0000000c 	andeq	r0, r0, ip
     504:	0000000c 	andeq	r0, r0, ip
     508:	00000494 	muleq	r0, r4, r4
     50c:	080002e8 	stmdaeq	r0, {r3, r5, r6, r7, r9}
     510:	0000000c 	andeq	r0, r0, ip
     514:	0000000c 	andeq	r0, r0, ip
     518:	00000494 	muleq	r0, r4, r4
     51c:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
     520:	0000000c 	andeq	r0, r0, ip
     524:	0000000c 	andeq	r0, r0, ip
     528:	00000494 	muleq	r0, r4, r4
     52c:	08000300 	stmdaeq	r0, {r8, r9}
     530:	00000002 	andeq	r0, r0, r2
     534:	0000000c 	andeq	r0, r0, ip
     538:	00000494 	muleq	r0, r4, r4
     53c:	08000302 	stmdaeq	r0, {r1, r8, r9}
     540:	00000004 	andeq	r0, r0, r4
     544:	0000000c 	andeq	r0, r0, ip
     548:	00000494 	muleq	r0, r4, r4
     54c:	08000306 	stmdaeq	r0, {r1, r2, r8, r9}
     550:	00000004 	andeq	r0, r0, r4
     554:	0000000c 	andeq	r0, r0, ip
     558:	00000494 	muleq	r0, r4, r4
     55c:	0800030a 	stmdaeq	r0, {r1, r3, r8, r9}
     560:	00000002 	andeq	r0, r0, r2
     564:	0000000c 	andeq	r0, r0, ip
     568:	00000494 	muleq	r0, r4, r4
     56c:	0800030c 	stmdaeq	r0, {r2, r3, r8, r9}
     570:	00000002 	andeq	r0, r0, r2
     574:	0000000c 	andeq	r0, r0, ip
     578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     57c:	7c020001 	stcvc	0, cr0, [r2], {1}
     580:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     584:	00000014 	andeq	r0, r0, r4, lsl r0
     588:	00000574 	andeq	r0, r0, r4, ror r5
     58c:	08000310 	stmdaeq	r0, {r4, r8, r9}
     590:	00000020 	andeq	r0, r0, r0, lsr #32
     594:	83080e41 	movwhi	r0, #36417	; 0x8e41
     598:	00018e02 	andeq	r8, r1, r2, lsl #28
     59c:	0000000c 	andeq	r0, r0, ip
     5a0:	00000574 	andeq	r0, r0, r4, ror r5
     5a4:	08000330 	stmdaeq	r0, {r4, r5, r8, r9}
     5a8:	00000004 	andeq	r0, r0, r4
     5ac:	00000014 	andeq	r0, r0, r4, lsl r0
     5b0:	00000574 	andeq	r0, r0, r4, ror r5
     5b4:	08000334 	stmdaeq	r0, {r2, r4, r5, r8, r9}
     5b8:	0000003c 	andeq	r0, r0, ip, lsr r0
     5bc:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     5c0:	040e5b01 	streq	r5, [lr], #-2817	; 0xb01
     5c4:	00000018 	andeq	r0, r0, r8, lsl r0
     5c8:	00000574 	andeq	r0, r0, r4, ror r5
     5cc:	08000370 	stmdaeq	r0, {r4, r5, r6, r8, r9}
     5d0:	000000bc 	strheq	r0, [r0], -ip
     5d4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     5d8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     5dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     5e0:	0000000c 	andeq	r0, r0, ip
     5e4:	00000574 	andeq	r0, r0, r4, ror r5
     5e8:	0800042c 	stmdaeq	r0, {r2, r3, r5, sl}
     5ec:	00000010 	andeq	r0, r0, r0, lsl r0
     5f0:	0000000c 	andeq	r0, r0, ip
     5f4:	00000574 	andeq	r0, r0, r4, ror r5
     5f8:	0800043c 	stmdaeq	r0, {r2, r3, r4, r5, sl}
     5fc:	00000018 	andeq	r0, r0, r8, lsl r0
     600:	00000018 	andeq	r0, r0, r8, lsl r0
     604:	00000574 	andeq	r0, r0, r4, ror r5
     608:	08000454 	stmdaeq	r0, {r2, r4, r6, sl}
     60c:	00000098 	muleq	r0, r8, r0
     610:	83100e41 	tsthi	r0, #1040	; 0x410
     614:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     618:	00018e02 	andeq	r8, r1, r2, lsl #28
     61c:	0000000c 	andeq	r0, r0, ip
     620:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     624:	7c020001 	stcvc	0, cr0, [r2], {1}
     628:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     62c:	00000014 	andeq	r0, r0, r4, lsl r0
     630:	0000061c 	andeq	r0, r0, ip, lsl r6
     634:	080004ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl}
     638:	00000010 	andeq	r0, r0, r0, lsl r0
     63c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     640:	00018e02 	andeq	r8, r1, r2, lsl #28
     644:	0000000c 	andeq	r0, r0, ip
     648:	0000061c 	andeq	r0, r0, ip, lsl r6
     64c:	080004fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl}
     650:	00000002 	andeq	r0, r0, r2
     654:	00000018 	andeq	r0, r0, r8, lsl r0
     658:	0000061c 	andeq	r0, r0, ip, lsl r6
     65c:	080004fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, sl}
     660:	0000001e 	andeq	r0, r0, lr, lsl r0
     664:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     668:	86038504 	strhi	r8, [r3], -r4, lsl #10
     66c:	00018e02 	andeq	r8, r1, r2, lsl #28
     670:	00000018 	andeq	r0, r0, r8, lsl r0
     674:	0000061c 	andeq	r0, r0, ip, lsl r6
     678:	0800051c 	stmdaeq	r0, {r2, r3, r4, r8, sl}
     67c:	0000003a 	andeq	r0, r0, sl, lsr r0
     680:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     684:	86038504 	strhi	r8, [r3], -r4, lsl #10
     688:	00018e02 	andeq	r8, r1, r2, lsl #28
     68c:	0000000c 	andeq	r0, r0, ip
     690:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     694:	7c020001 	stcvc	0, cr0, [r2], {1}
     698:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     69c:	0000001c 	andeq	r0, r0, ip, lsl r0
     6a0:	0000068c 	andeq	r0, r0, ip, lsl #13
     6a4:	08000558 	stmdaeq	r0, {r3, r4, r6, r8, sl}
     6a8:	000000dc 	ldrdeq	r0, [r0], -ip
     6ac:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     6b0:	02018e02 	andeq	r8, r1, #2, 28
     6b4:	c4ce0a5d 	strbgt	r0, [lr], #2653	; 0xa5d
     6b8:	0b46000e 	bleq	11806f8 <__Stack_Size+0x11802f8>
     6bc:	00000014 	andeq	r0, r0, r4, lsl r0
     6c0:	0000068c 	andeq	r0, r0, ip, lsl #13
     6c4:	08000634 	stmdaeq	r0, {r2, r4, r5, r9, sl}
     6c8:	00000070 	andeq	r0, r0, r0, ror r0
     6cc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     6d0:	00018e02 	andeq	r8, r1, r2, lsl #28
     6d4:	0000001c 	andeq	r0, r0, ip, lsl r0
     6d8:	0000068c 	andeq	r0, r0, ip, lsl #13
     6dc:	080006a4 	stmdaeq	r0, {r2, r5, r7, r9, sl}
     6e0:	0000006c 	andeq	r0, r0, ip, rrx
     6e4:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xe41
     6e8:	86048505 	strhi	r8, [r4], -r5, lsl #10
     6ec:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     6f0:	00000001 	andeq	r0, r0, r1
     6f4:	00000018 	andeq	r0, r0, r8, lsl r0
     6f8:	0000068c 	andeq	r0, r0, ip, lsl #13
     6fc:	08000710 	stmdaeq	r0, {r4, r8, r9, sl}
     700:	000000c4 	andeq	r0, r0, r4, asr #1
     704:	83100e41 	tsthi	r0, #1040	; 0x410
     708:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     70c:	00018e02 	andeq	r8, r1, r2, lsl #28
     710:	00000018 	andeq	r0, r0, r8, lsl r0
     714:	0000068c 	andeq	r0, r0, ip, lsl #13
     718:	080007d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl}
     71c:	00000114 	andeq	r0, r0, r4, lsl r1
     720:	83100e41 	tsthi	r0, #1040	; 0x410
     724:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     728:	00018e02 	andeq	r8, r1, r2, lsl #28
     72c:	0000001c 	andeq	r0, r0, ip, lsl r0
     730:	0000068c 	andeq	r0, r0, ip, lsl #13
     734:	080008e8 	stmdaeq	r0, {r3, r5, r6, r7, fp}
     738:	000006a2 	andeq	r0, r0, r2, lsr #13
     73c:	83180e41 	tsthi	r8, #1040	; 0x410
     740:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     744:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     748:	00018e02 	andeq	r8, r1, r2, lsl #28
     74c:	0000000c 	andeq	r0, r0, ip
     750:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     754:	7c020001 	stcvc	0, cr0, [r2], {1}
     758:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     75c:	00000014 	andeq	r0, r0, r4, lsl r0
     760:	0000074c 	andeq	r0, r0, ip, asr #14
     764:	08000f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp}
     768:	00000030 	andeq	r0, r0, r0, lsr r0
     76c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     770:	00018e02 	andeq	r8, r1, r2, lsl #28
     774:	0000000c 	andeq	r0, r0, ip
     778:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     77c:	7c020001 	stcvc	0, cr0, [r2], {1}
     780:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     784:	00000034 	andeq	r0, r0, r4, lsr r0
     788:	00000774 	andeq	r0, r0, r4, ror r7
     78c:	08000fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp}
     790:	000000a0 	andeq	r0, r0, r0, lsr #1
     794:	83180e42 	tsthi	r8, #1056	; 0x420
     798:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     79c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     7a0:	65018e02 	strvs	r8, [r1, #-3586]	; 0xe02
     7a4:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
     7a8:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
     7ac:	5a0b4500 	bpl	2d1bb4 <__Stack_Size+0x2d17b4>
     7b0:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
     7b4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
     7b8:	000b4500 	andeq	r4, fp, r0, lsl #10
     7bc:	00000014 	andeq	r0, r0, r4, lsl r0
     7c0:	00000774 	andeq	r0, r0, r4, ror r7
     7c4:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
     7c8:	00000054 	andeq	r0, r0, r4, asr r0
     7cc:	83080e42 	movwhi	r0, #36418	; 0x8e42
     7d0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7d4:	0000000c 	andeq	r0, r0, ip
     7d8:	00000774 	andeq	r0, r0, r4, ror r7
     7dc:	080010b0 	stmdaeq	r0, {r4, r5, r7, ip}
     7e0:	00000002 	andeq	r0, r0, r2
     7e4:	0000000c 	andeq	r0, r0, ip
     7e8:	00000774 	andeq	r0, r0, r4, ror r7
     7ec:	080010b2 	stmdaeq	r0, {r1, r4, r5, r7, ip}
     7f0:	00000004 	andeq	r0, r0, r4
     7f4:	0000000c 	andeq	r0, r0, ip
     7f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7fc:	7c020001 	stcvc	0, cr0, [r2], {1}
     800:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     804:	00000020 	andeq	r0, r0, r0, lsr #32
     808:	000007f4 	strdeq	r0, [r0], -r4
     80c:	080010b8 	stmdaeq	r0, {r3, r4, r5, r7, ip}
     810:	00000084 	andeq	r0, r0, r4, lsl #1
     814:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     818:	86038504 	strhi	r8, [r3], -r4, lsl #10
     81c:	41018e02 	tstmi	r1, r2, lsl #28
     820:	0e7d300e 	cdpeq	0, 7, cr3, cr13, cr14, {0}
     824:	00000010 	andeq	r0, r0, r0, lsl r0
     828:	0000001c 	andeq	r0, r0, ip, lsl r0
     82c:	000007f4 	strdeq	r0, [r0], -r4
     830:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
     834:	0000008c 	andeq	r0, r0, ip, lsl #1
     838:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     83c:	41018e02 	tstmi	r1, r2, lsl #28
     840:	4102280e 	tstmi	r2, lr, lsl #16
     844:	0000080e 	andeq	r0, r0, lr, lsl #16
     848:	00000018 	andeq	r0, r0, r8, lsl r0
     84c:	000007f4 	strdeq	r0, [r0], -r4
     850:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
     854:	00000014 	andeq	r0, r0, r4, lsl r0
     858:	83080e41 	movwhi	r0, #36417	; 0x8e41
     85c:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     860:	000ec3ce 	andeq	ip, lr, lr, asr #7
     864:	0000001c 	andeq	r0, r0, ip, lsl r0
     868:	000007f4 	strdeq	r0, [r0], -r4
     86c:	080011dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip}
     870:	00000084 	andeq	r0, r0, r4, lsl #1
     874:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     878:	56018e02 	strpl	r8, [r1], -r2, lsl #28
     87c:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     880:	000b4300 	andeq	r4, fp, r0, lsl #6
     884:	0000001c 	andeq	r0, r0, ip, lsl r0
     888:	000007f4 	strdeq	r0, [r0], -r4
     88c:	08001260 	stmdaeq	r0, {r5, r6, r9, ip}
     890:	000000dc 	ldrdeq	r0, [r0], -ip
     894:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     898:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     89c:	200e4301 	andcs	r4, lr, r1, lsl #6
     8a0:	0c0e5f02 	stceq	15, cr5, [lr], {2}
     8a4:	0000000c 	andeq	r0, r0, ip
     8a8:	000007f4 	strdeq	r0, [r0], -r4
     8ac:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
     8b0:	00000024 	andeq	r0, r0, r4, lsr #32
     8b4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8b8:	000007f4 	strdeq	r0, [r0], -r4
     8bc:	08001360 	stmdaeq	r0, {r5, r6, r8, r9, ip}
     8c0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8c4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     8c8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     8cc:	280e4101 	stmdacs	lr, {r0, r8, lr}
     8d0:	0c0e6102 	stfeqs	f6, [lr], {2}
     8d4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8d8:	000007f4 	strdeq	r0, [r0], -r4
     8dc:	08001430 	stmdaeq	r0, {r4, r5, sl, ip}
     8e0:	00000070 	andeq	r0, r0, r0, ror r0
     8e4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     8e8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     8ec:	280e4201 	stmdacs	lr, {r0, r9, lr}
     8f0:	000c0e6f 	andeq	r0, ip, pc, ror #28
     8f4:	00000024 	andeq	r0, r0, r4, lsr #32
     8f8:	000007f4 	strdeq	r0, [r0], -r4
     8fc:	080014a0 	stmdaeq	r0, {r5, r7, sl, ip}
     900:	00000164 	andeq	r0, r0, r4, ror #2
     904:	84280e42 	strthi	r0, [r8], #-3650	; 0xe42
     908:	86068507 	strhi	r8, [r6], -r7, lsl #10
     90c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     910:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     914:	0ea90201 	cdpeq	2, 10, cr0, cr9, cr1, {0}
     918:	0000001c 	andeq	r0, r0, ip, lsl r0
     91c:	00000018 	andeq	r0, r0, r8, lsl r0
     920:	000007f4 	strdeq	r0, [r0], -r4
     924:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
     928:	00000080 	andeq	r0, r0, r0, lsl #1
     92c:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     930:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     934:	0c0e7e01 	stceq	14, cr7, [lr], {1}
     938:	00000018 	andeq	r0, r0, r8, lsl r0
     93c:	000007f4 	strdeq	r0, [r0], -r4
     940:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
     944:	00000094 	muleq	r0, r4, r0
     948:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     94c:	7e018e02 	cdpvc	14, 0, cr8, cr1, cr2, {0}
     950:	000ec4ce 	andeq	ip, lr, lr, asr #9
     954:	0000000c 	andeq	r0, r0, ip
     958:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     95c:	7c020001 	stcvc	0, cr0, [r2], {1}
     960:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     964:	00000014 	andeq	r0, r0, r4, lsl r0
     968:	00000954 	andeq	r0, r0, r4, asr r9
     96c:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
     970:	0000005e 	andeq	r0, r0, lr, asr r0
     974:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     978:	00018e02 	andeq	r8, r1, r2, lsl #28
     97c:	00000018 	andeq	r0, r0, r8, lsl r0
     980:	00000954 	andeq	r0, r0, r4, asr r9
     984:	08001776 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, ip}
     988:	0000002a 	andeq	r0, r0, sl, lsr #32
     98c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     990:	50018e02 	andpl	r8, r1, r2, lsl #28
     994:	000ec4ce 	andeq	ip, lr, lr, asr #9
     998:	0000000c 	andeq	r0, r0, ip
     99c:	00000954 	andeq	r0, r0, r4, asr r9
     9a0:	080017a0 	stmdaeq	r0, {r5, r7, r8, r9, sl, ip}
     9a4:	00000002 	andeq	r0, r0, r2
     9a8:	00000014 	andeq	r0, r0, r4, lsl r0
     9ac:	00000954 	andeq	r0, r0, r4, asr r9
     9b0:	080017a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sl, ip}
     9b4:	00000026 	andeq	r0, r0, r6, lsr #32
     9b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     9c0:	0000000c 	andeq	r0, r0, ip
     9c4:	00000954 	andeq	r0, r0, r4, asr r9
     9c8:	080017c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, ip}
     9cc:	00000014 	andeq	r0, r0, r4, lsl r0
     9d0:	0000000c 	andeq	r0, r0, ip
     9d4:	00000954 	andeq	r0, r0, r4, asr r9
     9d8:	080017dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, ip}
     9dc:	00000018 	andeq	r0, r0, r8, lsl r0
     9e0:	00000014 	andeq	r0, r0, r4, lsl r0
     9e4:	00000954 	andeq	r0, r0, r4, asr r9
     9e8:	080017f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip}
     9ec:	00000018 	andeq	r0, r0, r8, lsl r0
     9f0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     9f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     9f8:	0000000c 	andeq	r0, r0, ip
     9fc:	00000954 	andeq	r0, r0, r4, asr r9
     a00:	0800180c 	stmdaeq	r0, {r2, r3, fp, ip}
     a04:	0000000e 	andeq	r0, r0, lr
     a08:	00000020 	andeq	r0, r0, r0, lsr #32
     a0c:	00000954 	andeq	r0, r0, r4, asr r9
     a10:	0800181a 	stmdaeq	r0, {r1, r3, r4, fp, ip}
     a14:	000000a6 	andeq	r0, r0, r6, lsr #1
     a18:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     a1c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     a20:	48018e02 	stmdami	r1, {r1, r9, sl, fp, pc}
     a24:	0208980e 	andeq	r9, r8, #917504	; 0xe0000
     a28:	00100e44 	andseq	r0, r0, r4, asr #28
     a2c:	00000014 	andeq	r0, r0, r4, lsl r0
     a30:	00000954 	andeq	r0, r0, r4, asr r9
     a34:	080018c0 	stmdaeq	r0, {r6, r7, fp, ip}
     a38:	00000024 	andeq	r0, r0, r4, lsr #32
     a3c:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     a40:	040e4d01 	streq	r4, [lr], #-3329	; 0xd01
     a44:	0000000c 	andeq	r0, r0, ip
     a48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a4c:	7c020001 	stcvc	0, cr0, [r2], {1}
     a50:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a54:	0000000c 	andeq	r0, r0, ip
     a58:	00000a44 	andeq	r0, r0, r4, asr #20
     a5c:	080018e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip}
     a60:	00000010 	andeq	r0, r0, r0, lsl r0
     a64:	00000024 	andeq	r0, r0, r4, lsr #32
     a68:	00000a44 	andeq	r0, r0, r4, asr #20
     a6c:	080018f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip}
     a70:	0000009c 	muleq	r0, ip, r0
     a74:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     a78:	86038504 	strhi	r8, [r3], -r4, lsl #10
     a7c:	72018e02 	andvc	r8, r1, #2, 28
     a80:	c5c6ce0a 	strbgt	ip, [r6, #3594]	; 0xe0a
     a84:	42000ec4 	andmi	r0, r0, #196, 28	; 0xc40
     a88:	0000000b 	andeq	r0, r0, fp
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a94:	7c020001 	stcvc	0, cr0, [r2], {1}
     a98:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	00000a8c 	andeq	r0, r0, ip, lsl #21
     aa4:	08001990 	stmdaeq	r0, {r4, r7, r8, fp, ip}
     aa8:	00000014 	andeq	r0, r0, r4, lsl r0
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	00000a8c 	andeq	r0, r0, ip, lsl #21
     ab4:	080019a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, ip}
     ab8:	00000020 	andeq	r0, r0, r0, lsr #32
     abc:	0000000c 	andeq	r0, r0, ip
     ac0:	00000a8c 	andeq	r0, r0, ip, lsl #21
     ac4:	080019c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip}
     ac8:	00000028 	andeq	r0, r0, r8, lsr #32
     acc:	00000024 	andeq	r0, r0, r4, lsr #32
     ad0:	00000a8c 	andeq	r0, r0, ip, lsl #21
     ad4:	080019ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, ip}
     ad8:	00000088 	andeq	r0, r0, r8, lsl #1
     adc:	83100e41 	tsthi	r0, #1040	; 0x410
     ae0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     ae4:	5c018e02 	stcpl	14, cr8, [r1], {2}
     ae8:	c4c5ce0a 	strbgt	ip, [r5], #3594	; 0xe0a
     aec:	44000ec3 	strmi	r0, [r0], #-3779	; 0xec3
     af0:	0000000b 	andeq	r0, r0, fp
     af4:	00000024 	andeq	r0, r0, r4, lsr #32
     af8:	00000a8c 	andeq	r0, r0, ip, lsl #21
     afc:	08001a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip}
     b00:	00000048 	andeq	r0, r0, r8, asr #32
     b04:	83100e41 	tsthi	r0, #1040	; 0x410
     b08:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     b0c:	55018e02 	strpl	r8, [r1, #-3586]	; 0xe02
     b10:	c4c5ce0a 	strbgt	ip, [r5], #3594	; 0xe0a
     b14:	44000ec3 	strmi	r0, [r0], #-3779	; 0xec3
     b18:	0000000b 	andeq	r0, r0, fp
     b1c:	00000034 	andeq	r0, r0, r4, lsr r0
     b20:	00000a8c 	andeq	r0, r0, ip, lsl #21
     b24:	08001abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip}
     b28:	00000120 	andeq	r0, r0, r0, lsr #2
     b2c:	83180e41 	tsthi	r8, #1040	; 0x410
     b30:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     b34:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     b38:	02018e02 	andeq	r8, r1, #2, 28
     b3c:	c7ce0a62 	strbgt	r0, [lr, r2, ror #20]
     b40:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     b44:	0b42000e 	bleq	1080b84 <__Stack_Size+0x1080784>
     b48:	c7ce0a48 	strbgt	r0, [lr, r8, asr #20]
     b4c:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     b50:	0b42000e 	bleq	1080b90 <__Stack_Size+0x1080790>
     b54:	0000002c 	andeq	r0, r0, ip, lsr #32
     b58:	00000a8c 	andeq	r0, r0, ip, lsl #21
     b5c:	08001bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, ip}
     b60:	00000100 	andeq	r0, r0, r0, lsl #2
     b64:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b68:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b6c:	02018e02 	andeq	r8, r1, #2, 28
     b70:	c6ce0a4d 	strbgt	r0, [lr], sp, asr #20
     b74:	000ec4c5 	andeq	ip, lr, r5, asr #9
     b78:	0a4f0b43 	beq	13c388c <__Stack_Size+0x13c348c>
     b7c:	c4c5c6ce 	strbgt	ip, [r5], #1742	; 0x6ce
     b80:	0b42000e 	bleq	1080bc0 <__Stack_Size+0x10807c0>
     b84:	0000000c 	andeq	r0, r0, ip
     b88:	00000a8c 	andeq	r0, r0, ip, lsl #21
     b8c:	08001cdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, fp, ip}
     b90:	00000010 	andeq	r0, r0, r0, lsl r0
     b94:	0000000c 	andeq	r0, r0, ip
     b98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b9c:	7c020001 	stcvc	0, cr0, [r2], {1}
     ba0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ba4:	0000000c 	andeq	r0, r0, ip
     ba8:	00000b94 	muleq	r0, r4, fp
     bac:	08001cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip}
     bb0:	0000000c 	andeq	r0, r0, ip
     bb4:	0000000c 	andeq	r0, r0, ip
     bb8:	00000b94 	muleq	r0, r4, fp
     bbc:	08001cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp, ip}
     bc0:	0000000c 	andeq	r0, r0, ip
     bc4:	0000000c 	andeq	r0, r0, ip
     bc8:	00000b94 	muleq	r0, r4, fp
     bcc:	08001d04 	stmdaeq	r0, {r2, r8, sl, fp, ip}
     bd0:	0000000c 	andeq	r0, r0, ip
     bd4:	0000000c 	andeq	r0, r0, ip
     bd8:	00000b94 	muleq	r0, r4, fp
     bdc:	08001d10 	stmdaeq	r0, {r4, r8, sl, fp, ip}
     be0:	0000000c 	andeq	r0, r0, ip
     be4:	0000000c 	andeq	r0, r0, ip
     be8:	00000b94 	muleq	r0, r4, fp
     bec:	08001d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, ip}
     bf0:	00000018 	andeq	r0, r0, r8, lsl r0
     bf4:	0000000c 	andeq	r0, r0, ip
     bf8:	00000b94 	muleq	r0, r4, fp
     bfc:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
     c00:	0000002c 	andeq	r0, r0, ip, lsr #32
     c04:	0000000c 	andeq	r0, r0, ip
     c08:	00000b94 	muleq	r0, r4, fp
     c0c:	08001d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip}
     c10:	00000018 	andeq	r0, r0, r8, lsl r0
     c14:	0000000c 	andeq	r0, r0, ip
     c18:	00000b94 	muleq	r0, r4, fp
     c1c:	08001d78 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, fp, ip}
     c20:	00000018 	andeq	r0, r0, r8, lsl r0
     c24:	00000020 	andeq	r0, r0, r0, lsr #32
     c28:	00000b94 	muleq	r0, r4, fp
     c2c:	08001d90 	stmdaeq	r0, {r4, r7, r8, sl, fp, ip}
     c30:	00000020 	andeq	r0, r0, r0, lsr #32
     c34:	83100e41 	tsthi	r0, #1040	; 0x410
     c38:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     c3c:	4a018e02 	bmi	6444c <__Stack_Size+0x6404c>
     c40:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     c44:	0000000e 	andeq	r0, r0, lr
     c48:	0000000c 	andeq	r0, r0, ip
     c4c:	00000b94 	muleq	r0, r4, fp
     c50:	08001db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, ip}
     c54:	00000010 	andeq	r0, r0, r0, lsl r0
     c58:	00000028 	andeq	r0, r0, r8, lsr #32
     c5c:	00000b94 	muleq	r0, r4, fp
     c60:	08001dc0 	stmdaeq	r0, {r6, r7, r8, sl, fp, ip}
     c64:	00000104 	andeq	r0, r0, r4, lsl #2
     c68:	83180e41 	tsthi	r8, #1040	; 0x410
     c6c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     c70:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     c74:	02018e02 	andeq	r8, r1, #2, 28
     c78:	c7ce0a77 			; <UNDEFINED> instruction: 0xc7ce0a77
     c7c:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     c80:	0b42000e 	bleq	1080cc0 <__Stack_Size+0x10808c0>
     c84:	0000000c 	andeq	r0, r0, ip
     c88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c8c:	7c020001 	stcvc	0, cr0, [r2], {1}
     c90:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c94:	0000000c 	andeq	r0, r0, ip
     c98:	00000c84 	andeq	r0, r0, r4, lsl #25
     c9c:	08001ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp, ip}
     ca0:	00000018 	andeq	r0, r0, r8, lsl r0
     ca4:	0000000c 	andeq	r0, r0, ip
     ca8:	00000c84 	andeq	r0, r0, r4, lsl #25
     cac:	08001edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp, ip}
     cb0:	0000000c 	andeq	r0, r0, ip
     cb4:	0000001c 	andeq	r0, r0, ip, lsl r0
     cb8:	00000c84 	andeq	r0, r0, r4, lsl #25
     cbc:	08001ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, ip}
     cc0:	00000120 	andeq	r0, r0, r0, lsr #2
     cc4:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xe41
     cc8:	86048505 	strhi	r8, [r4], -r5, lsl #10
     ccc:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     cd0:	00000001 	andeq	r0, r0, r1
     cd4:	0000000c 	andeq	r0, r0, ip
     cd8:	00000c84 	andeq	r0, r0, r4, lsl #25
     cdc:	08002008 	stmdaeq	r0, {r3, sp}
     ce0:	0000000c 	andeq	r0, r0, ip
     ce4:	0000000c 	andeq	r0, r0, ip
     ce8:	00000c84 	andeq	r0, r0, r4, lsl #25
     cec:	08002014 	stmdaeq	r0, {r2, r4, sp}
     cf0:	0000000c 	andeq	r0, r0, ip
     cf4:	0000000c 	andeq	r0, r0, ip
     cf8:	00000c84 	andeq	r0, r0, r4, lsl #25
     cfc:	08002020 	stmdaeq	r0, {r5, sp}
     d00:	0000000c 	andeq	r0, r0, ip
     d04:	0000000c 	andeq	r0, r0, ip
     d08:	00000c84 	andeq	r0, r0, r4, lsl #25
     d0c:	0800202c 	stmdaeq	r0, {r2, r3, r5, sp}
     d10:	0000000c 	andeq	r0, r0, ip
     d14:	0000000c 	andeq	r0, r0, ip
     d18:	00000c84 	andeq	r0, r0, r4, lsl #25
     d1c:	08002038 	stmdaeq	r0, {r3, r4, r5, sp}
     d20:	0000000c 	andeq	r0, r0, ip
     d24:	0000000c 	andeq	r0, r0, ip
     d28:	00000c84 	andeq	r0, r0, r4, lsl #25
     d2c:	08002044 	stmdaeq	r0, {r2, r6, sp}
     d30:	0000000c 	andeq	r0, r0, ip
     d34:	0000000c 	andeq	r0, r0, ip
     d38:	00000c84 	andeq	r0, r0, r4, lsl #25
     d3c:	08002050 	stmdaeq	r0, {r4, r6, sp}
     d40:	0000000c 	andeq	r0, r0, ip
     d44:	0000000c 	andeq	r0, r0, ip
     d48:	00000c84 	andeq	r0, r0, r4, lsl #25
     d4c:	0800205c 	stmdaeq	r0, {r2, r3, r4, r6, sp}
     d50:	0000000c 	andeq	r0, r0, ip
     d54:	0000000c 	andeq	r0, r0, ip
     d58:	00000c84 	andeq	r0, r0, r4, lsl #25
     d5c:	08002068 	stmdaeq	r0, {r3, r5, r6, sp}
     d60:	0000000c 	andeq	r0, r0, ip
     d64:	0000000c 	andeq	r0, r0, ip
     d68:	00000c84 	andeq	r0, r0, r4, lsl #25
     d6c:	08002074 	stmdaeq	r0, {r2, r4, r5, r6, sp}
     d70:	0000000c 	andeq	r0, r0, ip
     d74:	0000000c 	andeq	r0, r0, ip
     d78:	00000c84 	andeq	r0, r0, r4, lsl #25
     d7c:	08002080 	stmdaeq	r0, {r7, sp}
     d80:	0000000c 	andeq	r0, r0, ip
     d84:	0000000c 	andeq	r0, r0, ip
     d88:	00000c84 	andeq	r0, r0, r4, lsl #25
     d8c:	0800208c 	stmdaeq	r0, {r2, r3, r7, sp}
     d90:	0000000c 	andeq	r0, r0, ip
     d94:	00000014 	andeq	r0, r0, r4, lsl r0
     d98:	00000c84 	andeq	r0, r0, r4, lsl #25
     d9c:	08002098 	stmdaeq	r0, {r3, r4, r7, sp}
     da0:	00000100 	andeq	r0, r0, r0, lsl #2
     da4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     da8:	00018e02 	andeq	r8, r1, r2, lsl #28
     dac:	00000014 	andeq	r0, r0, r4, lsl r0
     db0:	00000c84 	andeq	r0, r0, r4, lsl #25
     db4:	08002198 	stmdaeq	r0, {r3, r4, r7, r8, sp}
     db8:	00000100 	andeq	r0, r0, r0, lsl #2
     dbc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     dc0:	00018e02 	andeq	r8, r1, r2, lsl #28
     dc4:	00000018 	andeq	r0, r0, r8, lsl r0
     dc8:	00000c84 	andeq	r0, r0, r4, lsl #25
     dcc:	08002298 	stmdaeq	r0, {r3, r4, r7, r9, sp}
     dd0:	000000e0 	andeq	r0, r0, r0, ror #1
     dd4:	83100e41 	tsthi	r0, #1040	; 0x410
     dd8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     ddc:	00018e02 	andeq	r8, r1, r2, lsl #28
     de0:	0000000c 	andeq	r0, r0, ip
     de4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     de8:	7c020001 	stcvc	0, cr0, [r2], {1}
     dec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     df0:	0000001c 	andeq	r0, r0, ip, lsl r0
     df4:	00000de0 	andeq	r0, r0, r0, ror #27
     df8:	08002378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sp}
     dfc:	00000058 	andeq	r0, r0, r8, asr r0
     e00:	83080e41 	movwhi	r0, #36417	; 0x8e41
     e04:	65018e02 	strvs	r8, [r1, #-3586]	; 0xe02
     e08:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
     e0c:	000b4200 	andeq	r4, fp, r0, lsl #4
     e10:	00000014 	andeq	r0, r0, r4, lsl r0
     e14:	00000de0 	andeq	r0, r0, r0, ror #27
     e18:	080023d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sp}
     e1c:	00000048 	andeq	r0, r0, r8, asr #32
     e20:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     e24:	00018e02 	andeq	r8, r1, r2, lsl #28
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	00000de0 	andeq	r0, r0, r0, ror #27
     e30:	08002418 	stmdaeq	r0, {r3, r4, sl, sp}
     e34:	00000012 	andeq	r0, r0, r2, lsl r0
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	00000de0 	andeq	r0, r0, r0, ror #27
     e40:	0800242a 	stmdaeq	r0, {r1, r3, r5, sl, sp}
     e44:	00000012 	andeq	r0, r0, r2, lsl r0
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	00000de0 	andeq	r0, r0, r0, ror #27
     e50:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
     e54:	00000012 	andeq	r0, r0, r2, lsl r0
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	00000de0 	andeq	r0, r0, r0, ror #27
     e60:	0800244e 	stmdaeq	r0, {r1, r2, r3, r6, sl, sp}
     e64:	00000012 	andeq	r0, r0, r2, lsl r0
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000de0 	andeq	r0, r0, r0, ror #27
     e70:	08002460 	stmdaeq	r0, {r5, r6, sl, sp}
     e74:	0000000a 	andeq	r0, r0, sl
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	00000de0 	andeq	r0, r0, r0, ror #27
     e80:	0800246a 	stmdaeq	r0, {r1, r3, r5, r6, sl, sp}
     e84:	00000008 	andeq	r0, r0, r8
     e88:	0000000c 	andeq	r0, r0, ip
     e8c:	00000de0 	andeq	r0, r0, r0, ror #27
     e90:	08002472 	stmdaeq	r0, {r1, r4, r5, r6, sl, sp}
     e94:	0000000a 	andeq	r0, r0, sl
     e98:	0000000c 	andeq	r0, r0, ip
     e9c:	00000de0 	andeq	r0, r0, r0, ror #27
     ea0:	0800247c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp}
     ea4:	00000008 	andeq	r0, r0, r8
     ea8:	0000000c 	andeq	r0, r0, ip
     eac:	00000de0 	andeq	r0, r0, r0, ror #27
     eb0:	08002484 	stmdaeq	r0, {r2, r7, sl, sp}
     eb4:	00000012 	andeq	r0, r0, r2, lsl r0
     eb8:	0000000c 	andeq	r0, r0, ip
     ebc:	00000de0 	andeq	r0, r0, r0, ror #27
     ec0:	08002496 	stmdaeq	r0, {r1, r2, r4, r7, sl, sp}
     ec4:	00000008 	andeq	r0, r0, r8
     ec8:	0000000c 	andeq	r0, r0, ip
     ecc:	00000de0 	andeq	r0, r0, r0, ror #27
     ed0:	0800249e 	stmdaeq	r0, {r1, r2, r3, r4, r7, sl, sp}
     ed4:	00000010 	andeq	r0, r0, r0, lsl r0
     ed8:	0000000c 	andeq	r0, r0, ip
     edc:	00000de0 	andeq	r0, r0, r0, ror #27
     ee0:	080024ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, sl, sp}
     ee4:	00000012 	andeq	r0, r0, r2, lsl r0
     ee8:	00000018 	andeq	r0, r0, r8, lsl r0
     eec:	00000de0 	andeq	r0, r0, r0, ror #27
     ef0:	080024c0 	stmdaeq	r0, {r6, r7, sl, sp}
     ef4:	00000084 	andeq	r0, r0, r4, lsl #1
     ef8:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
     efc:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f00:	00018e02 	andeq	r8, r1, r2, lsl #28
     f04:	0000000c 	andeq	r0, r0, ip
     f08:	00000de0 	andeq	r0, r0, r0, ror #27
     f0c:	08002544 	stmdaeq	r0, {r2, r6, r8, sl, sp}
     f10:	00000012 	andeq	r0, r0, r2, lsl r0
     f14:	0000000c 	andeq	r0, r0, ip
     f18:	00000de0 	andeq	r0, r0, r0, ror #27
     f1c:	08002556 	stmdaeq	r0, {r1, r2, r4, r6, r8, sl, sp}
     f20:	00000006 	andeq	r0, r0, r6
     f24:	0000000c 	andeq	r0, r0, ip
     f28:	00000de0 	andeq	r0, r0, r0, ror #27
     f2c:	0800255c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, sp}
     f30:	0000000c 	andeq	r0, r0, ip
     f34:	0000000c 	andeq	r0, r0, ip
     f38:	00000de0 	andeq	r0, r0, r0, ror #27
     f3c:	08002568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp}
     f40:	00000012 	andeq	r0, r0, r2, lsl r0
     f44:	0000000c 	andeq	r0, r0, ip
     f48:	00000de0 	andeq	r0, r0, r0, ror #27
     f4c:	0800257a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, sp}
     f50:	00000012 	andeq	r0, r0, r2, lsl r0
     f54:	0000000c 	andeq	r0, r0, ip
     f58:	00000de0 	andeq	r0, r0, r0, ror #27
     f5c:	0800258c 	stmdaeq	r0, {r2, r3, r7, r8, sl, sp}
     f60:	0000000c 	andeq	r0, r0, ip
     f64:	0000000c 	andeq	r0, r0, ip
     f68:	00000de0 	andeq	r0, r0, r0, ror #27
     f6c:	08002598 	stmdaeq	r0, {r3, r4, r7, r8, sl, sp}
     f70:	00000012 	andeq	r0, r0, r2, lsl r0
     f74:	0000000c 	andeq	r0, r0, ip
     f78:	00000de0 	andeq	r0, r0, r0, ror #27
     f7c:	080025aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, sl, sp}
     f80:	00000012 	andeq	r0, r0, r2, lsl r0
     f84:	0000000c 	andeq	r0, r0, ip
     f88:	00000de0 	andeq	r0, r0, r0, ror #27
     f8c:	080025bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, sp}
     f90:	00000008 	andeq	r0, r0, r8
     f94:	00000018 	andeq	r0, r0, r8, lsl r0
     f98:	00000de0 	andeq	r0, r0, r0, ror #27
     f9c:	080025c4 	stmdaeq	r0, {r2, r6, r7, r8, sl, sp}
     fa0:	00000054 	andeq	r0, r0, r4, asr r0
     fa4:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
     fa8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     fac:	00018e02 	andeq	r8, r1, r2, lsl #28
     fb0:	0000000c 	andeq	r0, r0, ip
     fb4:	00000de0 	andeq	r0, r0, r0, ror #27
     fb8:	08002618 	stmdaeq	r0, {r3, r4, r9, sl, sp}
     fbc:	00000010 	andeq	r0, r0, r0, lsl r0
     fc0:	0000000c 	andeq	r0, r0, ip
     fc4:	00000de0 	andeq	r0, r0, r0, ror #27
     fc8:	08002628 	stmdaeq	r0, {r3, r5, r9, sl, sp}
     fcc:	00000004 	andeq	r0, r0, r4
     fd0:	0000000c 	andeq	r0, r0, ip
     fd4:	00000de0 	andeq	r0, r0, r0, ror #27
     fd8:	0800262c 	stmdaeq	r0, {r2, r3, r5, r9, sl, sp}
     fdc:	00000008 	andeq	r0, r0, r8
     fe0:	0000000c 	andeq	r0, r0, ip
     fe4:	00000de0 	andeq	r0, r0, r0, ror #27
     fe8:	08002634 	stmdaeq	r0, {r2, r4, r5, r9, sl, sp}
     fec:	00000010 	andeq	r0, r0, r0, lsl r0
     ff0:	0000000c 	andeq	r0, r0, ip
     ff4:	00000de0 	andeq	r0, r0, r0, ror #27
     ff8:	08002644 	stmdaeq	r0, {r2, r6, r9, sl, sp}
     ffc:	00000006 	andeq	r0, r0, r6
    1000:	0000000c 	andeq	r0, r0, ip
    1004:	00000de0 	andeq	r0, r0, r0, ror #27
    1008:	0800264a 	stmdaeq	r0, {r1, r3, r6, r9, sl, sp}
    100c:	0000000c 	andeq	r0, r0, ip
    1010:	0000000c 	andeq	r0, r0, ip
    1014:	00000de0 	andeq	r0, r0, r0, ror #27
    1018:	08002656 	stmdaeq	r0, {r1, r2, r4, r6, r9, sl, sp}
    101c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1020:	0000000c 	andeq	r0, r0, ip
    1024:	00000de0 	andeq	r0, r0, r0, ror #27
    1028:	08002670 	stmdaeq	r0, {r4, r5, r6, r9, sl, sp}
    102c:	0000000c 	andeq	r0, r0, ip
    1030:	0000000c 	andeq	r0, r0, ip
    1034:	00000de0 	andeq	r0, r0, r0, ror #27
    1038:	0800267c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, sp}
    103c:	00000006 	andeq	r0, r0, r6
    1040:	0000000c 	andeq	r0, r0, ip
    1044:	00000de0 	andeq	r0, r0, r0, ror #27
    1048:	08002682 	stmdaeq	r0, {r1, r7, r9, sl, sp}
    104c:	00000016 	andeq	r0, r0, r6, lsl r0
    1050:	0000000c 	andeq	r0, r0, ip
    1054:	00000de0 	andeq	r0, r0, r0, ror #27
    1058:	08002698 	stmdaeq	r0, {r3, r4, r7, r9, sl, sp}
    105c:	00000008 	andeq	r0, r0, r8
    1060:	0000000c 	andeq	r0, r0, ip
    1064:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1068:	7c020001 	stcvc	0, cr0, [r2], {1}
    106c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1070:	00000018 	andeq	r0, r0, r8, lsl r0
    1074:	00001060 	andeq	r1, r0, r0, rrx
    1078:	080026a0 	stmdaeq	r0, {r5, r7, r9, sl, sp}
    107c:	00000012 	andeq	r0, r0, r2, lsl r0
    1080:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1084:	45018e02 	strmi	r8, [r1, #-3586]	; 0xe02
    1088:	000ec3ce 	andeq	ip, lr, lr, asr #7
    108c:	0000000c 	andeq	r0, r0, ip
    1090:	00001060 	andeq	r1, r0, r0, rrx
    1094:	080026b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, sp}
    1098:	0000000a 	andeq	r0, r0, sl
    109c:	0000000c 	andeq	r0, r0, ip
    10a0:	00001060 	andeq	r1, r0, r0, rrx
    10a4:	080026bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, sp}
    10a8:	0000000c 	andeq	r0, r0, ip
    10ac:	0000000c 	andeq	r0, r0, ip
    10b0:	00001060 	andeq	r1, r0, r0, rrx
    10b4:	080026c8 	stmdaeq	r0, {r3, r6, r7, r9, sl, sp}
    10b8:	0000000c 	andeq	r0, r0, ip
    10bc:	0000000c 	andeq	r0, r0, ip
    10c0:	00001060 	andeq	r1, r0, r0, rrx
    10c4:	080026d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, sp}
    10c8:	00000018 	andeq	r0, r0, r8, lsl r0
    10cc:	0000000c 	andeq	r0, r0, ip
    10d0:	00001060 	andeq	r1, r0, r0, rrx
    10d4:	080026ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, sp}
    10d8:	00000018 	andeq	r0, r0, r8, lsl r0
    10dc:	0000000c 	andeq	r0, r0, ip
    10e0:	00001060 	andeq	r1, r0, r0, rrx
    10e4:	08002704 	stmdaeq	r0, {r2, r8, r9, sl, sp}
    10e8:	0000000c 	andeq	r0, r0, ip
    10ec:	0000000c 	andeq	r0, r0, ip
    10f0:	00001060 	andeq	r1, r0, r0, rrx
    10f4:	08002710 	stmdaeq	r0, {r4, r8, r9, sl, sp}
    10f8:	0000000e 	andeq	r0, r0, lr
    10fc:	0000000c 	andeq	r0, r0, ip
    1100:	00001060 	andeq	r1, r0, r0, rrx
    1104:	0800271e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, sp}
    1108:	0000000e 	andeq	r0, r0, lr
    110c:	0000000c 	andeq	r0, r0, ip
    1110:	00001060 	andeq	r1, r0, r0, rrx
    1114:	0800272c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, sp}
    1118:	00000014 	andeq	r0, r0, r4, lsl r0
    111c:	0000000c 	andeq	r0, r0, ip
    1120:	00001060 	andeq	r1, r0, r0, rrx
    1124:	08002740 	stmdaeq	r0, {r6, r8, r9, sl, sp}
    1128:	0000000c 	andeq	r0, r0, ip
    112c:	0000000c 	andeq	r0, r0, ip
    1130:	00001060 	andeq	r1, r0, r0, rrx
    1134:	0800274c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, sp}
    1138:	00000014 	andeq	r0, r0, r4, lsl r0
    113c:	0000000c 	andeq	r0, r0, ip
    1140:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1144:	7c020001 	stcvc	0, cr0, [r2], {1}
    1148:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    114c:	0000000c 	andeq	r0, r0, ip
    1150:	0000113c 	andeq	r1, r0, ip, lsr r1
    1154:	08002760 	stmdaeq	r0, {r5, r6, r8, r9, sl, sp}
    1158:	00000018 	andeq	r0, r0, r8, lsl r0
    115c:	0000000c 	andeq	r0, r0, ip
    1160:	0000113c 	andeq	r1, r0, ip, lsr r1
    1164:	08002778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, sp}
    1168:	00000018 	andeq	r0, r0, r8, lsl r0
    116c:	0000000c 	andeq	r0, r0, ip
    1170:	0000113c 	andeq	r1, r0, ip, lsr r1
    1174:	08002790 	stmdaeq	r0, {r4, r7, r8, r9, sl, sp}
    1178:	00000018 	andeq	r0, r0, r8, lsl r0
    117c:	0000000c 	andeq	r0, r0, ip
    1180:	0000113c 	andeq	r1, r0, ip, lsr r1
    1184:	080027a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, sp}
    1188:	00000018 	andeq	r0, r0, r8, lsl r0
    118c:	0000000c 	andeq	r0, r0, ip
    1190:	0000113c 	andeq	r1, r0, ip, lsr r1
    1194:	080027c0 	stmdaeq	r0, {r6, r7, r8, r9, sl, sp}
    1198:	00000010 	andeq	r0, r0, r0, lsl r0
    119c:	0000000c 	andeq	r0, r0, ip
    11a0:	0000113c 	andeq	r1, r0, ip, lsr r1
    11a4:	080027d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, sp}
    11a8:	0000000c 	andeq	r0, r0, ip
    11ac:	0000000c 	andeq	r0, r0, ip
    11b0:	0000113c 	andeq	r1, r0, ip, lsr r1
    11b4:	080027dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, sp}
    11b8:	0000000c 	andeq	r0, r0, ip
    11bc:	0000000c 	andeq	r0, r0, ip
    11c0:	0000113c 	andeq	r1, r0, ip, lsr r1
    11c4:	080027e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, sp}
    11c8:	00000010 	andeq	r0, r0, r0, lsl r0
    11cc:	0000000c 	andeq	r0, r0, ip
    11d0:	0000113c 	andeq	r1, r0, ip, lsr r1
    11d4:	080027f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, sp}
    11d8:	00000010 	andeq	r0, r0, r0, lsl r0
    11dc:	0000000c 	andeq	r0, r0, ip
    11e0:	0000113c 	andeq	r1, r0, ip, lsr r1
    11e4:	08002808 	stmdaeq	r0, {r3, fp, sp}
    11e8:	00000018 	andeq	r0, r0, r8, lsl r0
    11ec:	0000000c 	andeq	r0, r0, ip
    11f0:	0000113c 	andeq	r1, r0, ip, lsr r1
    11f4:	08002820 	stmdaeq	r0, {r5, fp, sp}
    11f8:	00000020 	andeq	r0, r0, r0, lsr #32
    11fc:	0000000c 	andeq	r0, r0, ip
    1200:	0000113c 	andeq	r1, r0, ip, lsr r1
    1204:	08002840 	stmdaeq	r0, {r6, fp, sp}
    1208:	0000000c 	andeq	r0, r0, ip
    120c:	0000000c 	andeq	r0, r0, ip
    1210:	0000113c 	andeq	r1, r0, ip, lsr r1
    1214:	0800284c 	stmdaeq	r0, {r2, r3, r6, fp, sp}
    1218:	00000028 	andeq	r0, r0, r8, lsr #32
    121c:	00000018 	andeq	r0, r0, r8, lsl r0
    1220:	0000113c 	andeq	r1, r0, ip, lsr r1
    1224:	08002874 	stmdaeq	r0, {r2, r4, r5, r6, fp, sp}
    1228:	00000036 	andeq	r0, r0, r6, lsr r0
    122c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1230:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
    1234:	0000080e 	andeq	r0, r0, lr, lsl #16
    1238:	00000018 	andeq	r0, r0, r8, lsl r0
    123c:	0000113c 	andeq	r1, r0, ip, lsr r1
    1240:	080028aa 	stmdaeq	r0, {r1, r3, r5, r7, fp, sp}
    1244:	00000042 	andeq	r0, r0, r2, asr #32
    1248:	83100e41 	tsthi	r0, #1040	; 0x410
    124c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1250:	00018e02 	andeq	r8, r1, r2, lsl #28
    1254:	00000014 	andeq	r0, r0, r4, lsl r0
    1258:	0000113c 	andeq	r1, r0, ip, lsr r1
    125c:	080028ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, sp}
    1260:	0000003c 	andeq	r0, r0, ip, lsr r0
    1264:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1268:	00018e02 	andeq	r8, r1, r2, lsl #28
    126c:	00000014 	andeq	r0, r0, r4, lsl r0
    1270:	0000113c 	andeq	r1, r0, ip, lsr r1
    1274:	08002928 	stmdaeq	r0, {r3, r5, r8, fp, sp}
    1278:	00000070 	andeq	r0, r0, r0, ror r0
    127c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1280:	00018e02 	andeq	r8, r1, r2, lsl #28
    1284:	00000018 	andeq	r0, r0, r8, lsl r0
    1288:	0000113c 	andeq	r1, r0, ip, lsr r1
    128c:	08002998 	stmdaeq	r0, {r3, r4, r7, r8, fp, sp}
    1290:	00000048 	andeq	r0, r0, r8, asr #32
    1294:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1298:	86038504 	strhi	r8, [r3], -r4, lsl #10
    129c:	00018e02 	andeq	r8, r1, r2, lsl #28
    12a0:	00000018 	andeq	r0, r0, r8, lsl r0
    12a4:	0000113c 	andeq	r1, r0, ip, lsr r1
    12a8:	080029e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, sp}
    12ac:	00000038 	andeq	r0, r0, r8, lsr r0
    12b0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    12b4:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12b8:	00018e02 	andeq	r8, r1, r2, lsl #28
    12bc:	00000018 	andeq	r0, r0, r8, lsl r0
    12c0:	0000113c 	andeq	r1, r0, ip, lsr r1
    12c4:	08002a18 	stmdaeq	r0, {r3, r4, r9, fp, sp}
    12c8:	00000048 	andeq	r0, r0, r8, asr #32
    12cc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    12d0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12d8:	00000014 	andeq	r0, r0, r4, lsl r0
    12dc:	0000113c 	andeq	r1, r0, ip, lsr r1
    12e0:	08002a60 	stmdaeq	r0, {r5, r6, r9, fp, sp}
    12e4:	000000a0 	andeq	r0, r0, r0, lsr #1
    12e8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    12ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    12f0:	00000018 	andeq	r0, r0, r8, lsl r0
    12f4:	0000113c 	andeq	r1, r0, ip, lsr r1
    12f8:	08002b00 	stmdaeq	r0, {r8, r9, fp, sp}
    12fc:	0000008c 	andeq	r0, r0, ip, lsl #1
    1300:	83100e41 	tsthi	r0, #1040	; 0x410
    1304:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1308:	00018e02 	andeq	r8, r1, r2, lsl #28
    130c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1310:	0000113c 	andeq	r1, r0, ip, lsr r1
    1314:	08002b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, sp}
    1318:	00000054 	andeq	r0, r0, r4, asr r0
    131c:	83180e41 	tsthi	r8, #1040	; 0x410
    1320:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1324:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1328:	00018e02 	andeq	r8, r1, r2, lsl #28
    132c:	0000000c 	andeq	r0, r0, ip
    1330:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1334:	7c020001 	stcvc	0, cr0, [r2], {1}
    1338:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    133c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1340:	0000132c 	andeq	r1, r0, ip, lsr #6
    1344:	08002be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp, sp}
    1348:	000000a4 	andeq	r0, r0, r4, lsr #1
    134c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1350:	02018e02 	andeq	r8, r1, #2, 28
    1354:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
    1358:	0b42000e 	bleq	1081398 <__Stack_Size+0x1080f98>
    135c:	00000018 	andeq	r0, r0, r8, lsl r0
    1360:	0000132c 	andeq	r1, r0, ip, lsr #6
    1364:	08002c84 	stmdaeq	r0, {r2, r7, sl, fp, sp}
    1368:	00000016 	andeq	r0, r0, r6, lsl r0
    136c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1370:	46018e02 	strmi	r8, [r1], -r2, lsl #28
    1374:	000ec3ce 	andeq	ip, lr, lr, asr #7
    1378:	0000001c 	andeq	r0, r0, ip, lsl r0
    137c:	0000132c 	andeq	r1, r0, ip, lsr #6
    1380:	08002c9a 	stmdaeq	r0, {r1, r3, r4, r7, sl, fp, sp}
    1384:	0000009c 	muleq	r0, ip, r0
    1388:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
    138c:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1390:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1394:	00000001 	andeq	r0, r0, r1
    1398:	0000000c 	andeq	r0, r0, ip
    139c:	0000132c 	andeq	r1, r0, ip, lsr #6
    13a0:	08002d36 	stmdaeq	r0, {r1, r2, r4, r5, r8, sl, fp, sp}
    13a4:	00000010 	andeq	r0, r0, r0, lsl r0
    13a8:	0000000c 	andeq	r0, r0, ip
    13ac:	0000132c 	andeq	r1, r0, ip, lsr #6
    13b0:	08002d46 	stmdaeq	r0, {r1, r2, r6, r8, sl, fp, sp}
    13b4:	0000000c 	andeq	r0, r0, ip
    13b8:	0000000c 	andeq	r0, r0, ip
    13bc:	0000132c 	andeq	r1, r0, ip, lsr #6
    13c0:	08002d52 	stmdaeq	r0, {r1, r4, r6, r8, sl, fp, sp}
    13c4:	00000006 	andeq	r0, r0, r6
    13c8:	0000000c 	andeq	r0, r0, ip
    13cc:	0000132c 	andeq	r1, r0, ip, lsr #6
    13d0:	08002d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, sp}
    13d4:	0000000c 	andeq	r0, r0, ip
    13d8:	0000000c 	andeq	r0, r0, ip
    13dc:	0000132c 	andeq	r1, r0, ip, lsr #6
    13e0:	08002d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, sp}
    13e4:	00000006 	andeq	r0, r0, r6
    13e8:	0000000c 	andeq	r0, r0, ip
    13ec:	0000132c 	andeq	r1, r0, ip, lsr #6
    13f0:	08002d6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, sl, fp, sp}
    13f4:	00000004 	andeq	r0, r0, r4
    13f8:	0000000c 	andeq	r0, r0, ip
    13fc:	0000132c 	andeq	r1, r0, ip, lsr #6
    1400:	08002d6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp}
    1404:	00000004 	andeq	r0, r0, r4
    1408:	0000000c 	andeq	r0, r0, ip
    140c:	0000132c 	andeq	r1, r0, ip, lsr #6
    1410:	08002d72 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, fp, sp}
    1414:	0000000a 	andeq	r0, r0, sl
    1418:	0000000c 	andeq	r0, r0, ip
    141c:	0000132c 	andeq	r1, r0, ip, lsr #6
    1420:	08002d7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp}
    1424:	00000004 	andeq	r0, r0, r4
    1428:	0000000c 	andeq	r0, r0, ip
    142c:	0000132c 	andeq	r1, r0, ip, lsr #6
    1430:	08002d80 	stmdaeq	r0, {r7, r8, sl, fp, sp}
    1434:	00000010 	andeq	r0, r0, r0, lsl r0
    1438:	0000000c 	andeq	r0, r0, ip
    143c:	0000132c 	andeq	r1, r0, ip, lsr #6
    1440:	08002d90 	stmdaeq	r0, {r4, r7, r8, sl, fp, sp}
    1444:	0000001c 	andeq	r0, r0, ip, lsl r0
    1448:	0000000c 	andeq	r0, r0, ip
    144c:	0000132c 	andeq	r1, r0, ip, lsr #6
    1450:	08002dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp, sp}
    1454:	0000000c 	andeq	r0, r0, ip
    1458:	00000018 	andeq	r0, r0, r8, lsl r0
    145c:	0000132c 	andeq	r1, r0, ip, lsr #6
    1460:	08002db8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, fp, sp}
    1464:	00000054 	andeq	r0, r0, r4, asr r0
    1468:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    146c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1470:	00000001 	andeq	r0, r0, r1
    1474:	00000014 	andeq	r0, r0, r4, lsl r0
    1478:	0000132c 	andeq	r1, r0, ip, lsr #6
    147c:	08002e0c 	stmdaeq	r0, {r2, r3, r9, sl, fp, sp}
    1480:	0000002a 	andeq	r0, r0, sl, lsr #32
    1484:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
    1488:	00018e02 	andeq	r8, r1, r2, lsl #28
    148c:	0000000c 	andeq	r0, r0, ip
    1490:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1494:	7c020001 	stcvc	0, cr0, [r2], {1}
    1498:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    149c:	0000000c 	andeq	r0, r0, ip
    14a0:	0000148c 	andeq	r1, r0, ip, lsl #9
    14a4:	08002e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, sp}
    14a8:	00000034 	andeq	r0, r0, r4, lsr r0
    14ac:	0000000c 	andeq	r0, r0, ip
    14b0:	0000148c 	andeq	r1, r0, ip, lsl #9
    14b4:	08002e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, sp}
    14b8:	00000030 	andeq	r0, r0, r0, lsr r0
    14bc:	0000000c 	andeq	r0, r0, ip
    14c0:	0000148c 	andeq	r1, r0, ip, lsl #9
    14c4:	08002e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, sp}
    14c8:	00000014 	andeq	r0, r0, r4, lsl r0
    14cc:	00000018 	andeq	r0, r0, r8, lsl r0
    14d0:	0000148c 	andeq	r1, r0, ip, lsl #9
    14d4:	08002eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, sp}
    14d8:	00000084 	andeq	r0, r0, r4, lsl #1
    14dc:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    14e0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    14e4:	00000001 	andeq	r0, r0, r1
    14e8:	0000000c 	andeq	r0, r0, ip
    14ec:	0000148c 	andeq	r1, r0, ip, lsl #9
    14f0:	08002f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, sp}
    14f4:	0000000c 	andeq	r0, r0, ip
    14f8:	0000000c 	andeq	r0, r0, ip
    14fc:	0000148c 	andeq	r1, r0, ip, lsl #9
    1500:	08002f40 	stmdaeq	r0, {r6, r8, r9, sl, fp, sp}
    1504:	00000004 	andeq	r0, r0, r4
    1508:	0000000c 	andeq	r0, r0, ip
    150c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1510:	08002f44 	stmdaeq	r0, {r2, r6, r8, r9, sl, fp, sp}
    1514:	00000004 	andeq	r0, r0, r4
    1518:	0000000c 	andeq	r0, r0, ip
    151c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1520:	08002f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, sp}
    1524:	00000004 	andeq	r0, r0, r4
    1528:	0000000c 	andeq	r0, r0, ip
    152c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1530:	08002f4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, fp, sp}
    1534:	00000004 	andeq	r0, r0, r4
    1538:	0000000c 	andeq	r0, r0, ip
    153c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1540:	08002f50 	stmdaeq	r0, {r4, r6, r8, r9, sl, fp, sp}
    1544:	00000006 	andeq	r0, r0, r6
    1548:	0000000c 	andeq	r0, r0, ip
    154c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1550:	08002f56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp}
    1554:	00000004 	andeq	r0, r0, r4
    1558:	0000000c 	andeq	r0, r0, ip
    155c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1560:	08002f5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp}
    1564:	0000000e 	andeq	r0, r0, lr
    1568:	0000000c 	andeq	r0, r0, ip
    156c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1570:	08002f68 	stmdaeq	r0, {r3, r5, r6, r8, r9, sl, fp, sp}
    1574:	00000020 	andeq	r0, r0, r0, lsr #32
    1578:	0000000c 	andeq	r0, r0, ip
    157c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1580:	08002f88 	stmdaeq	r0, {r3, r7, r8, r9, sl, fp, sp}
    1584:	0000000c 	andeq	r0, r0, ip
    1588:	0000000c 	andeq	r0, r0, ip
    158c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1590:	08002f94 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, fp, sp}
    1594:	00000018 	andeq	r0, r0, r8, lsl r0
    1598:	0000000c 	andeq	r0, r0, ip
    159c:	0000148c 	andeq	r1, r0, ip, lsl #9
    15a0:	08002fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, sp}
    15a4:	00000010 	andeq	r0, r0, r0, lsl r0
    15a8:	0000000c 	andeq	r0, r0, ip
    15ac:	0000148c 	andeq	r1, r0, ip, lsl #9
    15b0:	08002fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp}
    15b4:	00000020 	andeq	r0, r0, r0, lsr #32
    15b8:	0000000c 	andeq	r0, r0, ip
    15bc:	0000148c 	andeq	r1, r0, ip, lsl #9
    15c0:	08002fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp}
    15c4:	0000000c 	andeq	r0, r0, ip
    15c8:	0000000c 	andeq	r0, r0, ip
    15cc:	0000148c 	andeq	r1, r0, ip, lsl #9
    15d0:	08002fe8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp}
    15d4:	00000014 	andeq	r0, r0, r4, lsl r0
    15d8:	0000000c 	andeq	r0, r0, ip
    15dc:	0000148c 	andeq	r1, r0, ip, lsl #9
    15e0:	08002ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp}
    15e4:	00000010 	andeq	r0, r0, r0, lsl r0
    15e8:	0000000c 	andeq	r0, r0, ip
    15ec:	0000148c 	andeq	r1, r0, ip, lsl #9
    15f0:	0800300c 	stmdaeq	r0, {r2, r3, ip, sp}
    15f4:	00000010 	andeq	r0, r0, r0, lsl r0
    15f8:	0000000c 	andeq	r0, r0, ip
    15fc:	0000148c 	andeq	r1, r0, ip, lsl #9
    1600:	0800301c 	stmdaeq	r0, {r2, r3, r4, ip, sp}
    1604:	00000018 	andeq	r0, r0, r8, lsl r0
    1608:	0000000c 	andeq	r0, r0, ip
    160c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1610:	08003034 	stmdaeq	r0, {r2, r4, r5, ip, sp}
    1614:	00000020 	andeq	r0, r0, r0, lsr #32
    1618:	00000014 	andeq	r0, r0, r4, lsl r0
    161c:	0000148c 	andeq	r1, r0, ip, lsl #9
    1620:	08003054 	stmdaeq	r0, {r2, r4, r6, ip, sp}
    1624:	0000004c 	andeq	r0, r0, ip, asr #32
    1628:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    162c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1630:	0000000c 	andeq	r0, r0, ip
    1634:	0000148c 	andeq	r1, r0, ip, lsl #9
    1638:	080030a0 	stmdaeq	r0, {r5, r7, ip, sp}
    163c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1640:	0000000c 	andeq	r0, r0, ip
    1644:	0000148c 	andeq	r1, r0, ip, lsl #9
    1648:	080030bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip, sp}
    164c:	00000018 	andeq	r0, r0, r8, lsl r0
    1650:	0000000c 	andeq	r0, r0, ip
    1654:	0000148c 	andeq	r1, r0, ip, lsl #9
    1658:	080030d4 	stmdaeq	r0, {r2, r4, r6, r7, ip, sp}
    165c:	00000018 	andeq	r0, r0, r8, lsl r0
    1660:	0000000c 	andeq	r0, r0, ip
    1664:	0000148c 	andeq	r1, r0, ip, lsl #9
    1668:	080030ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp}
    166c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1670:	0000000c 	andeq	r0, r0, ip
    1674:	0000148c 	andeq	r1, r0, ip, lsl #9
    1678:	08003108 	stmdaeq	r0, {r3, r8, ip, sp}
    167c:	00000030 	andeq	r0, r0, r0, lsr r0
    1680:	0000000c 	andeq	r0, r0, ip
    1684:	0000148c 	andeq	r1, r0, ip, lsl #9
    1688:	08003138 	stmdaeq	r0, {r3, r4, r5, r8, ip, sp}
    168c:	00000014 	andeq	r0, r0, r4, lsl r0
    1690:	0000000c 	andeq	r0, r0, ip
    1694:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1698:	7c020001 	stcvc	0, cr0, [r2], {1}
    169c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    16a0:	00000018 	andeq	r0, r0, r8, lsl r0
    16a4:	00001690 	muleq	r0, r0, r6
    16a8:	0800314c 	stmdaeq	r0, {r2, r3, r6, r8, ip, sp}
    16ac:	0000001a 	andeq	r0, r0, sl, lsl r0
    16b0:	83080e41 	movwhi	r0, #36417	; 0x8e41
    16b4:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
    16b8:	000ec3ce 	andeq	ip, lr, lr, asr #7
    16bc:	0000000c 	andeq	r0, r0, ip
    16c0:	00001690 	muleq	r0, r0, r6
    16c4:	08003166 	stmdaeq	r0, {r1, r2, r5, r6, r8, ip, sp}
    16c8:	0000000a 	andeq	r0, r0, sl
    16cc:	0000000c 	andeq	r0, r0, ip
    16d0:	00001690 	muleq	r0, r0, r6
    16d4:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
    16d8:	0000000c 	andeq	r0, r0, ip
    16dc:	0000000c 	andeq	r0, r0, ip
    16e0:	00001690 	muleq	r0, r0, r6
    16e4:	0800317c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, ip, sp}
    16e8:	00000014 	andeq	r0, r0, r4, lsl r0
    16ec:	0000000c 	andeq	r0, r0, ip
    16f0:	00001690 	muleq	r0, r0, r6
    16f4:	08003190 	stmdaeq	r0, {r4, r7, r8, ip, sp}
    16f8:	0000000c 	andeq	r0, r0, ip
    16fc:	0000000c 	andeq	r0, r0, ip
    1700:	00001690 	muleq	r0, r0, r6
    1704:	0800319c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip, sp}
    1708:	0000002c 	andeq	r0, r0, ip, lsr #32
    170c:	0000000c 	andeq	r0, r0, ip
    1710:	00001690 	muleq	r0, r0, r6
    1714:	080031c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, sp}
    1718:	00000028 	andeq	r0, r0, r8, lsr #32
    171c:	0000000c 	andeq	r0, r0, ip
    1720:	00001690 	muleq	r0, r0, r6
    1724:	080031f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, ip, sp}
    1728:	00000014 	andeq	r0, r0, r4, lsl r0
    172c:	0000000c 	andeq	r0, r0, ip
    1730:	00001690 	muleq	r0, r0, r6
    1734:	08003204 	stmdaeq	r0, {r2, r9, ip, sp}
    1738:	00000010 	andeq	r0, r0, r0, lsl r0
    173c:	0000000c 	andeq	r0, r0, ip
    1740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1744:	7c020001 	stcvc	0, cr0, [r2], {1}
    1748:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    174c:	0000000c 	andeq	r0, r0, ip
    1750:	0000173c 	andeq	r1, r0, ip, lsr r7
    1754:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
    1758:	0000003c 	andeq	r0, r0, ip, lsr r0
    175c:	0000000c 	andeq	r0, r0, ip
    1760:	0000173c 	andeq	r1, r0, ip, lsr r7
    1764:	08003250 	stmdaeq	r0, {r4, r6, r9, ip, sp}
    1768:	00000038 	andeq	r0, r0, r8, lsr r0
    176c:	0000000c 	andeq	r0, r0, ip
    1770:	0000173c 	andeq	r1, r0, ip, lsr r7
    1774:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
    1778:	00000014 	andeq	r0, r0, r4, lsl r0
    177c:	0000000c 	andeq	r0, r0, ip
    1780:	0000173c 	andeq	r1, r0, ip, lsr r7
    1784:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
    1788:	0000000c 	andeq	r0, r0, ip
    178c:	0000000c 	andeq	r0, r0, ip
    1790:	0000173c 	andeq	r1, r0, ip, lsr r7
    1794:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
    1798:	00000014 	andeq	r0, r0, r4, lsl r0
    179c:	0000000c 	andeq	r0, r0, ip
    17a0:	0000173c 	andeq	r1, r0, ip, lsr r7
    17a4:	080032bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip, sp}
    17a8:	0000000c 	andeq	r0, r0, ip
    17ac:	0000000c 	andeq	r0, r0, ip
    17b0:	0000173c 	andeq	r1, r0, ip, lsr r7
    17b4:	080032c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, sp}
    17b8:	00000014 	andeq	r0, r0, r4, lsl r0
    17bc:	0000000c 	andeq	r0, r0, ip
    17c0:	0000173c 	andeq	r1, r0, ip, lsr r7
    17c4:	080032dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, sp}
    17c8:	00000010 	andeq	r0, r0, r0, lsl r0
    17cc:	0000000c 	andeq	r0, r0, ip
    17d0:	0000173c 	andeq	r1, r0, ip, lsr r7
    17d4:	080032ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, sp}
    17d8:	00000014 	andeq	r0, r0, r4, lsl r0
    17dc:	0000000c 	andeq	r0, r0, ip
    17e0:	0000173c 	andeq	r1, r0, ip, lsr r7
    17e4:	08003300 	stmdaeq	r0, {r8, r9, ip, sp}
    17e8:	00000014 	andeq	r0, r0, r4, lsl r0
    17ec:	0000000c 	andeq	r0, r0, ip
    17f0:	0000173c 	andeq	r1, r0, ip, lsr r7
    17f4:	08003314 	stmdaeq	r0, {r2, r4, r8, r9, ip, sp}
    17f8:	00000014 	andeq	r0, r0, r4, lsl r0
    17fc:	0000000c 	andeq	r0, r0, ip
    1800:	0000173c 	andeq	r1, r0, ip, lsr r7
    1804:	08003328 	stmdaeq	r0, {r3, r5, r8, r9, ip, sp}
    1808:	00000018 	andeq	r0, r0, r8, lsl r0
    180c:	0000000c 	andeq	r0, r0, ip
    1810:	0000173c 	andeq	r1, r0, ip, lsr r7
    1814:	08003340 	stmdaeq	r0, {r6, r8, r9, ip, sp}
    1818:	0000000c 	andeq	r0, r0, ip
    181c:	0000000c 	andeq	r0, r0, ip
    1820:	0000173c 	andeq	r1, r0, ip, lsr r7
    1824:	0800334c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip, sp}
    1828:	00000014 	andeq	r0, r0, r4, lsl r0
    182c:	0000000c 	andeq	r0, r0, ip
    1830:	0000173c 	andeq	r1, r0, ip, lsr r7
    1834:	08003360 	stmdaeq	r0, {r5, r6, r8, r9, ip, sp}
    1838:	00000020 	andeq	r0, r0, r0, lsr #32
    183c:	0000000c 	andeq	r0, r0, ip
    1840:	0000173c 	andeq	r1, r0, ip, lsr r7
    1844:	08003380 	stmdaeq	r0, {r7, r8, r9, ip, sp}
    1848:	0000000c 	andeq	r0, r0, ip
    184c:	0000000c 	andeq	r0, r0, ip
    1850:	0000173c 	andeq	r1, r0, ip, lsr r7
    1854:	0800338c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip, sp}
    1858:	00000010 	andeq	r0, r0, r0, lsl r0
    185c:	0000000c 	andeq	r0, r0, ip
    1860:	0000173c 	andeq	r1, r0, ip, lsr r7
    1864:	0800339c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, sp}
    1868:	0000000c 	andeq	r0, r0, ip
    186c:	00000014 	andeq	r0, r0, r4, lsl r0
    1870:	0000173c 	andeq	r1, r0, ip, lsr r7
    1874:	080033a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip, sp}
    1878:	00000084 	andeq	r0, r0, r4, lsl #1
    187c:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1880:	00018e02 	andeq	r8, r1, r2, lsl #28
    1884:	0000000c 	andeq	r0, r0, ip
    1888:	0000173c 	andeq	r1, r0, ip, lsr r7
    188c:	0800342c 	stmdaeq	r0, {r2, r3, r5, sl, ip, sp}
    1890:	00000018 	andeq	r0, r0, r8, lsl r0
    1894:	0000000c 	andeq	r0, r0, ip
    1898:	0000173c 	andeq	r1, r0, ip, lsr r7
    189c:	08003444 	stmdaeq	r0, {r2, r6, sl, ip, sp}
    18a0:	00000018 	andeq	r0, r0, r8, lsl r0
    18a4:	0000000c 	andeq	r0, r0, ip
    18a8:	0000173c 	andeq	r1, r0, ip, lsr r7
    18ac:	0800345c 	stmdaeq	r0, {r2, r3, r4, r6, sl, ip, sp}
    18b0:	00000018 	andeq	r0, r0, r8, lsl r0
    18b4:	0000000c 	andeq	r0, r0, ip
    18b8:	0000173c 	andeq	r1, r0, ip, lsr r7
    18bc:	08003474 	stmdaeq	r0, {r2, r4, r5, r6, sl, ip, sp}
    18c0:	00000018 	andeq	r0, r0, r8, lsl r0
    18c4:	0000000c 	andeq	r0, r0, ip
    18c8:	0000173c 	andeq	r1, r0, ip, lsr r7
    18cc:	0800348c 	stmdaeq	r0, {r2, r3, r7, sl, ip, sp}
    18d0:	00000018 	andeq	r0, r0, r8, lsl r0
    18d4:	0000000c 	andeq	r0, r0, ip
    18d8:	0000173c 	andeq	r1, r0, ip, lsr r7
    18dc:	080034a4 	stmdaeq	r0, {r2, r5, r7, sl, ip, sp}
    18e0:	0000000c 	andeq	r0, r0, ip
    18e4:	0000000c 	andeq	r0, r0, ip
    18e8:	0000173c 	andeq	r1, r0, ip, lsr r7
    18ec:	080034b0 	stmdaeq	r0, {r4, r5, r7, sl, ip, sp}
    18f0:	0000000c 	andeq	r0, r0, ip
    18f4:	0000000c 	andeq	r0, r0, ip
    18f8:	0000173c 	andeq	r1, r0, ip, lsr r7
    18fc:	080034bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip, sp}
    1900:	0000000c 	andeq	r0, r0, ip
    1904:	0000000c 	andeq	r0, r0, ip
    1908:	0000173c 	andeq	r1, r0, ip, lsr r7
    190c:	080034c8 	stmdaeq	r0, {r3, r6, r7, sl, ip, sp}
    1910:	00000028 	andeq	r0, r0, r8, lsr #32
    1914:	00000014 	andeq	r0, r0, r4, lsl r0
    1918:	0000173c 	andeq	r1, r0, ip, lsr r7
    191c:	080034f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip, sp}
    1920:	0000002e 	andeq	r0, r0, lr, lsr #32
    1924:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    1928:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    192c:	0000000c 	andeq	r0, r0, ip
    1930:	0000173c 	andeq	r1, r0, ip, lsr r7
    1934:	0800351e 	stmdaeq	r0, {r1, r2, r3, r4, r8, sl, ip, sp}
    1938:	00000012 	andeq	r0, r0, r2, lsl r0
    193c:	0000000c 	andeq	r0, r0, ip
    1940:	0000173c 	andeq	r1, r0, ip, lsr r7
    1944:	08003530 	stmdaeq	r0, {r4, r5, r8, sl, ip, sp}
    1948:	00000014 	andeq	r0, r0, r4, lsl r0
    194c:	0000000c 	andeq	r0, r0, ip
    1950:	0000173c 	andeq	r1, r0, ip, lsr r7
    1954:	08003544 	stmdaeq	r0, {r2, r6, r8, sl, ip, sp}
    1958:	0000000c 	andeq	r0, r0, ip
    195c:	0000000c 	andeq	r0, r0, ip
    1960:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1964:	7c020001 	stcvc	0, cr0, [r2], {1}
    1968:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    196c:	00000024 	andeq	r0, r0, r4, lsr #32
    1970:	0000195c 	andeq	r1, r0, ip, asr r9
    1974:	08003550 	stmdaeq	r0, {r4, r6, r8, sl, ip, sp}
    1978:	00000060 	andeq	r0, r0, r0, rrx
    197c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1980:	5a018e02 	bpl	65190 <__Stack_Size+0x64d90>
    1984:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1988:	4a0b4500 	bmi	2d2d90 <__Stack_Size+0x2d2990>
    198c:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1990:	000b4200 	andeq	r4, fp, r0, lsl #4
    1994:	00000014 	andeq	r0, r0, r4, lsl r0
    1998:	0000195c 	andeq	r1, r0, ip, asr r9
    199c:	080035b0 	stmdaeq	r0, {r4, r5, r7, r8, sl, ip, sp}
    19a0:	0000003e 	andeq	r0, r0, lr, lsr r0
    19a4:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    19a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    19ac:	00000020 	andeq	r0, r0, r0, lsr #32
    19b0:	0000195c 	andeq	r1, r0, ip, asr r9
    19b4:	080035ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, sl, ip, sp}
    19b8:	000000a0 	andeq	r0, r0, r0, lsr #1
    19bc:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
    19c0:	86048505 	strhi	r8, [r4], -r5, lsl #10
    19c4:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    19c8:	300e4d01 	andcc	r4, lr, r1, lsl #26
    19cc:	140e4002 	strne	r4, [lr], #-2
    19d0:	0000000c 	andeq	r0, r0, ip
    19d4:	0000195c 	andeq	r1, r0, ip, asr r9
    19d8:	0800368e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sl, ip, sp}
    19dc:	00000018 	andeq	r0, r0, r8, lsl r0
    19e0:	0000000c 	andeq	r0, r0, ip
    19e4:	0000195c 	andeq	r1, r0, ip, asr r9
    19e8:	080036a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, ip, sp}
    19ec:	00000012 	andeq	r0, r0, r2, lsl r0
    19f0:	0000000c 	andeq	r0, r0, ip
    19f4:	0000195c 	andeq	r1, r0, ip, asr r9
    19f8:	080036b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip, sp}
    19fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1a00:	0000000c 	andeq	r0, r0, ip
    1a04:	0000195c 	andeq	r1, r0, ip, asr r9
    1a08:	080036d0 	stmdaeq	r0, {r4, r6, r7, r9, sl, ip, sp}
    1a0c:	00000018 	andeq	r0, r0, r8, lsl r0
    1a10:	0000000c 	andeq	r0, r0, ip
    1a14:	0000195c 	andeq	r1, r0, ip, asr r9
    1a18:	080036e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, ip, sp}
    1a1c:	0000001e 	andeq	r0, r0, lr, lsl r0
    1a20:	0000000c 	andeq	r0, r0, ip
    1a24:	0000195c 	andeq	r1, r0, ip, asr r9
    1a28:	08003706 	stmdaeq	r0, {r1, r2, r8, r9, sl, ip, sp}
    1a2c:	00000012 	andeq	r0, r0, r2, lsl r0
    1a30:	0000000c 	andeq	r0, r0, ip
    1a34:	0000195c 	andeq	r1, r0, ip, asr r9
    1a38:	08003718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip, sp}
    1a3c:	00000004 	andeq	r0, r0, r4
    1a40:	0000000c 	andeq	r0, r0, ip
    1a44:	0000195c 	andeq	r1, r0, ip, asr r9
    1a48:	0800371c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, ip, sp}
    1a4c:	00000006 	andeq	r0, r0, r6
    1a50:	0000000c 	andeq	r0, r0, ip
    1a54:	0000195c 	andeq	r1, r0, ip, asr r9
    1a58:	08003722 	stmdaeq	r0, {r1, r5, r8, r9, sl, ip, sp}
    1a5c:	0000001e 	andeq	r0, r0, lr, lsl r0
    1a60:	0000000c 	andeq	r0, r0, ip
    1a64:	0000195c 	andeq	r1, r0, ip, asr r9
    1a68:	08003740 	stmdaeq	r0, {r6, r8, r9, sl, ip, sp}
    1a6c:	00000018 	andeq	r0, r0, r8, lsl r0
    1a70:	0000000c 	andeq	r0, r0, ip
    1a74:	0000195c 	andeq	r1, r0, ip, asr r9
    1a78:	08003758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip, sp}
    1a7c:	00000016 	andeq	r0, r0, r6, lsl r0
    1a80:	0000000c 	andeq	r0, r0, ip
    1a84:	0000195c 	andeq	r1, r0, ip, asr r9
    1a88:	0800376e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sl, ip, sp}
    1a8c:	0000000c 	andeq	r0, r0, ip
    1a90:	0000000c 	andeq	r0, r0, ip
    1a94:	0000195c 	andeq	r1, r0, ip, asr r9
    1a98:	0800377a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sl, ip, sp}
    1a9c:	00000018 	andeq	r0, r0, r8, lsl r0
    1aa0:	0000000c 	andeq	r0, r0, ip
    1aa4:	0000195c 	andeq	r1, r0, ip, asr r9
    1aa8:	08003792 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl, ip, sp}
    1aac:	0000000c 	andeq	r0, r0, ip
    1ab0:	0000000c 	andeq	r0, r0, ip
    1ab4:	0000195c 	andeq	r1, r0, ip, asr r9
    1ab8:	0800379e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, sl, ip, sp}
    1abc:	00000006 	andeq	r0, r0, r6
    1ac0:	0000000c 	andeq	r0, r0, ip
    1ac4:	0000195c 	andeq	r1, r0, ip, asr r9
    1ac8:	080037a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip, sp}
    1acc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ad0:	0000000c 	andeq	r0, r0, ip
    1ad4:	0000195c 	andeq	r1, r0, ip, asr r9
    1ad8:	080037c0 	stmdaeq	r0, {r6, r7, r8, r9, sl, ip, sp}
    1adc:	0000000c 	andeq	r0, r0, ip
    1ae0:	0000000c 	andeq	r0, r0, ip
    1ae4:	0000195c 	andeq	r1, r0, ip, asr r9
    1ae8:	080037cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp}
    1aec:	00000008 	andeq	r0, r0, r8
    1af0:	00000014 	andeq	r0, r0, r4, lsl r0
    1af4:	0000195c 	andeq	r1, r0, ip, asr r9
    1af8:	080037d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, ip, sp}
    1afc:	00000026 	andeq	r0, r0, r6, lsr #32
    1b00:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b04:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b08:	0000000c 	andeq	r0, r0, ip
    1b0c:	0000195c 	andeq	r1, r0, ip, asr r9
    1b10:	080037fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
    1b14:	00000010 	andeq	r0, r0, r0, lsl r0
    1b18:	0000000c 	andeq	r0, r0, ip
    1b1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b20:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b24:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b28:	0000000c 	andeq	r0, r0, ip
    1b2c:	00001b18 	andeq	r1, r0, r8, lsl fp
    1b30:	0800380c 	stmdaeq	r0, {r2, r3, fp, ip, sp}
    1b34:	00000018 	andeq	r0, r0, r8, lsl r0
    1b38:	0000000c 	andeq	r0, r0, ip
    1b3c:	00001b18 	andeq	r1, r0, r8, lsl fp
    1b40:	08003824 	stmdaeq	r0, {r2, r5, fp, ip, sp}
    1b44:	0000000c 	andeq	r0, r0, ip
    1b48:	0000000c 	andeq	r0, r0, ip
    1b4c:	00001b18 	andeq	r1, r0, r8, lsl fp
    1b50:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
    1b54:	00000028 	andeq	r0, r0, r8, lsr #32
    1b58:	0000000c 	andeq	r0, r0, ip
    1b5c:	00001b18 	andeq	r1, r0, r8, lsl fp
    1b60:	08003858 	stmdaeq	r0, {r3, r4, r6, fp, ip, sp}
    1b64:	00000018 	andeq	r0, r0, r8, lsl r0
    1b68:	0000000c 	andeq	r0, r0, ip
    1b6c:	00001b18 	andeq	r1, r0, r8, lsl fp
    1b70:	08003870 	stmdaeq	r0, {r4, r5, r6, fp, ip, sp}
    1b74:	0000000c 	andeq	r0, r0, ip
    1b78:	0000000c 	andeq	r0, r0, ip
    1b7c:	00001b18 	andeq	r1, r0, r8, lsl fp
    1b80:	0800387c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, sp}
    1b84:	0000001c 	andeq	r0, r0, ip, lsl r0
    1b88:	0000000c 	andeq	r0, r0, ip
    1b8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b90:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b94:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b98:	00000018 	andeq	r0, r0, r8, lsl r0
    1b9c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1ba0:	08003898 	stmdaeq	r0, {r3, r4, r7, fp, ip, sp}
    1ba4:	00000032 	andeq	r0, r0, r2, lsr r0
    1ba8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1bac:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1bb0:	00000001 	andeq	r0, r0, r1
    1bb4:	00000018 	andeq	r0, r0, r8, lsl r0
    1bb8:	00001b88 	andeq	r1, r0, r8, lsl #23
    1bbc:	080038ca 	stmdaeq	r0, {r1, r3, r6, r7, fp, ip, sp}
    1bc0:	0000003a 	andeq	r0, r0, sl, lsr r0
    1bc4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1bc8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1bcc:	00000001 	andeq	r0, r0, r1
    1bd0:	00000024 	andeq	r0, r0, r4, lsr #32
    1bd4:	00001b88 	andeq	r1, r0, r8, lsl #23
    1bd8:	08003904 	stmdaeq	r0, {r2, r8, fp, ip, sp}
    1bdc:	000000c8 	andeq	r0, r0, r8, asr #1
    1be0:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1be4:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1be8:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1bec:	620b4200 	andvs	r4, fp, #0, 4
    1bf0:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1bf4:	000b4200 	andeq	r4, fp, r0, lsl #4
    1bf8:	0000000c 	andeq	r0, r0, ip
    1bfc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1c00:	080039cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, ip, sp}
    1c04:	0000003c 	andeq	r0, r0, ip, lsr r0
    1c08:	00000018 	andeq	r0, r0, r8, lsl r0
    1c0c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1c10:	08003a08 	stmdaeq	r0, {r3, r9, fp, ip, sp}
    1c14:	00000074 	andeq	r0, r0, r4, ror r0
    1c18:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1c1c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1c20:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c24:	00000018 	andeq	r0, r0, r8, lsl r0
    1c28:	00001b88 	andeq	r1, r0, r8, lsl #23
    1c2c:	08003a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, ip, sp}
    1c30:	00000088 	andeq	r0, r0, r8, lsl #1
    1c34:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1c38:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c3c:	00000001 	andeq	r0, r0, r1
    1c40:	00000018 	andeq	r0, r0, r8, lsl r0
    1c44:	00001b88 	andeq	r1, r0, r8, lsl #23
    1c48:	08003b04 	stmdaeq	r0, {r2, r8, r9, fp, ip, sp}
    1c4c:	00000084 	andeq	r0, r0, r4, lsl #1
    1c50:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1c54:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1c58:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c5c:	00000018 	andeq	r0, r0, r8, lsl r0
    1c60:	00001b88 	andeq	r1, r0, r8, lsl #23
    1c64:	08003b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, ip, sp}
    1c68:	00000068 	andeq	r0, r0, r8, rrx
    1c6c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1c70:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c74:	00000001 	andeq	r0, r0, r1
    1c78:	0000000c 	andeq	r0, r0, ip
    1c7c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1c80:	08003bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp, ip, sp}
    1c84:	00000022 	andeq	r0, r0, r2, lsr #32
    1c88:	0000000c 	andeq	r0, r0, ip
    1c8c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1c90:	08003c12 	stmdaeq	r0, {r1, r4, sl, fp, ip, sp}
    1c94:	00000012 	andeq	r0, r0, r2, lsl r0
    1c98:	0000000c 	andeq	r0, r0, ip
    1c9c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1ca0:	08003c24 	stmdaeq	r0, {r2, r5, sl, fp, ip, sp}
    1ca4:	00000014 	andeq	r0, r0, r4, lsl r0
    1ca8:	0000000c 	andeq	r0, r0, ip
    1cac:	00001b88 	andeq	r1, r0, r8, lsl #23
    1cb0:	08003c38 	stmdaeq	r0, {r3, r4, r5, sl, fp, ip, sp}
    1cb4:	00000010 	andeq	r0, r0, r0, lsl r0
    1cb8:	0000000c 	andeq	r0, r0, ip
    1cbc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1cc0:	08003c48 	stmdaeq	r0, {r3, r6, sl, fp, ip, sp}
    1cc4:	00000012 	andeq	r0, r0, r2, lsl r0
    1cc8:	0000000c 	andeq	r0, r0, ip
    1ccc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1cd0:	08003c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp, ip, sp}
    1cd4:	00000018 	andeq	r0, r0, r8, lsl r0
    1cd8:	0000000c 	andeq	r0, r0, ip
    1cdc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1ce0:	08003c72 	stmdaeq	r0, {r1, r4, r5, r6, sl, fp, ip, sp}
    1ce4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ce8:	0000000c 	andeq	r0, r0, ip
    1cec:	00001b88 	andeq	r1, r0, r8, lsl #23
    1cf0:	08003c8e 	stmdaeq	r0, {r1, r2, r3, r7, sl, fp, ip, sp}
    1cf4:	00000012 	andeq	r0, r0, r2, lsl r0
    1cf8:	0000000c 	andeq	r0, r0, ip
    1cfc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1d00:	08003ca0 	stmdaeq	r0, {r5, r7, sl, fp, ip, sp}
    1d04:	00000004 	andeq	r0, r0, r4
    1d08:	0000000c 	andeq	r0, r0, ip
    1d0c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1d10:	08003ca4 	stmdaeq	r0, {r2, r5, r7, sl, fp, ip, sp}
    1d14:	00000008 	andeq	r0, r0, r8
    1d18:	0000000c 	andeq	r0, r0, ip
    1d1c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1d20:	08003cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip, sp}
    1d24:	00000012 	andeq	r0, r0, r2, lsl r0
    1d28:	0000000c 	andeq	r0, r0, ip
    1d2c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1d30:	08003cbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, sl, fp, ip, sp}
    1d34:	0000000e 	andeq	r0, r0, lr
    1d38:	0000000c 	andeq	r0, r0, ip
    1d3c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1d40:	08003ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, ip, sp}
    1d44:	0000001a 	andeq	r0, r0, sl, lsl r0
    1d48:	00000018 	andeq	r0, r0, r8, lsl r0
    1d4c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1d50:	08003ce6 	stmdaeq	r0, {r1, r2, r5, r6, r7, sl, fp, ip, sp}
    1d54:	00000034 	andeq	r0, r0, r4, lsr r0
    1d58:	83100e41 	tsthi	r0, #1040	; 0x410
    1d5c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1d60:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d64:	00000014 	andeq	r0, r0, r4, lsl r0
    1d68:	00001b88 	andeq	r1, r0, r8, lsl #23
    1d6c:	08003d1a 	stmdaeq	r0, {r1, r3, r4, r8, sl, fp, ip, sp}
    1d70:	00000014 	andeq	r0, r0, r4, lsl r0
    1d74:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d78:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d7c:	00000014 	andeq	r0, r0, r4, lsl r0
    1d80:	00001b88 	andeq	r1, r0, r8, lsl #23
    1d84:	08003d2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, sl, fp, ip, sp}
    1d88:	0000001a 	andeq	r0, r0, sl, lsl r0
    1d8c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d90:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d94:	00000014 	andeq	r0, r0, r4, lsl r0
    1d98:	00001b88 	andeq	r1, r0, r8, lsl #23
    1d9c:	08003d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, ip, sp}
    1da0:	00000014 	andeq	r0, r0, r4, lsl r0
    1da4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1da8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1dac:	0000000c 	andeq	r0, r0, ip
    1db0:	00001b88 	andeq	r1, r0, r8, lsl #23
    1db4:	08003d5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, fp, ip, sp}
    1db8:	00000006 	andeq	r0, r0, r6
    1dbc:	0000000c 	andeq	r0, r0, ip
    1dc0:	00001b88 	andeq	r1, r0, r8, lsl #23
    1dc4:	08003d62 	stmdaeq	r0, {r1, r5, r6, r8, sl, fp, ip, sp}
    1dc8:	00000010 	andeq	r0, r0, r0, lsl r0
    1dcc:	0000000c 	andeq	r0, r0, ip
    1dd0:	00001b88 	andeq	r1, r0, r8, lsl #23
    1dd4:	08003d72 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, fp, ip, sp}
    1dd8:	00000010 	andeq	r0, r0, r0, lsl r0
    1ddc:	00000018 	andeq	r0, r0, r8, lsl r0
    1de0:	00001b88 	andeq	r1, r0, r8, lsl #23
    1de4:	08003d82 	stmdaeq	r0, {r1, r7, r8, sl, fp, ip, sp}
    1de8:	0000003c 	andeq	r0, r0, ip, lsr r0
    1dec:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1df0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1df4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1df8:	0000000c 	andeq	r0, r0, ip
    1dfc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1e00:	08003dbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp}
    1e04:	00000010 	andeq	r0, r0, r0, lsl r0
    1e08:	0000000c 	andeq	r0, r0, ip
    1e0c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1e10:	08003dce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, sl, fp, ip, sp}
    1e14:	00000014 	andeq	r0, r0, r4, lsl r0
    1e18:	0000000c 	andeq	r0, r0, ip
    1e1c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1e20:	08003de2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sl, fp, ip, sp}
    1e24:	00000010 	andeq	r0, r0, r0, lsl r0
    1e28:	0000000c 	andeq	r0, r0, ip
    1e2c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1e30:	08003df2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    1e34:	00000014 	andeq	r0, r0, r4, lsl r0
    1e38:	0000000c 	andeq	r0, r0, ip
    1e3c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1e40:	08003e06 	stmdaeq	r0, {r1, r2, r9, sl, fp, ip, sp}
    1e44:	00000018 	andeq	r0, r0, r8, lsl r0
    1e48:	0000000c 	andeq	r0, r0, ip
    1e4c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1e50:	08003e1e 	stmdaeq	r0, {r1, r2, r3, r4, r9, sl, fp, ip, sp}
    1e54:	00000018 	andeq	r0, r0, r8, lsl r0
    1e58:	0000000c 	andeq	r0, r0, ip
    1e5c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1e60:	08003e36 	stmdaeq	r0, {r1, r2, r4, r5, r9, sl, fp, ip, sp}
    1e64:	00000018 	andeq	r0, r0, r8, lsl r0
    1e68:	0000000c 	andeq	r0, r0, ip
    1e6c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1e70:	08003e4e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, fp, ip, sp}
    1e74:	00000018 	andeq	r0, r0, r8, lsl r0
    1e78:	0000000c 	andeq	r0, r0, ip
    1e7c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1e80:	08003e66 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, fp, ip, sp}
    1e84:	00000010 	andeq	r0, r0, r0, lsl r0
    1e88:	0000000c 	andeq	r0, r0, ip
    1e8c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1e90:	08003e76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, fp, ip, sp}
    1e94:	00000014 	andeq	r0, r0, r4, lsl r0
    1e98:	0000000c 	andeq	r0, r0, ip
    1e9c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1ea0:	08003e8a 	stmdaeq	r0, {r1, r3, r7, r9, sl, fp, ip, sp}
    1ea4:	00000010 	andeq	r0, r0, r0, lsl r0
    1ea8:	0000000c 	andeq	r0, r0, ip
    1eac:	00001b88 	andeq	r1, r0, r8, lsl #23
    1eb0:	08003e9a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, fp, ip, sp}
    1eb4:	00000014 	andeq	r0, r0, r4, lsl r0
    1eb8:	0000000c 	andeq	r0, r0, ip
    1ebc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1ec0:	08003eae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, fp, ip, sp}
    1ec4:	00000010 	andeq	r0, r0, r0, lsl r0
    1ec8:	0000000c 	andeq	r0, r0, ip
    1ecc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1ed0:	08003ebe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp}
    1ed4:	00000014 	andeq	r0, r0, r4, lsl r0
    1ed8:	0000000c 	andeq	r0, r0, ip
    1edc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1ee0:	08003ed2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, fp, ip, sp}
    1ee4:	00000010 	andeq	r0, r0, r0, lsl r0
    1ee8:	0000000c 	andeq	r0, r0, ip
    1eec:	00001b88 	andeq	r1, r0, r8, lsl #23
    1ef0:	08003ee2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, fp, ip, sp}
    1ef4:	00000014 	andeq	r0, r0, r4, lsl r0
    1ef8:	0000000c 	andeq	r0, r0, ip
    1efc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1f00:	08003ef6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    1f04:	00000010 	andeq	r0, r0, r0, lsl r0
    1f08:	0000000c 	andeq	r0, r0, ip
    1f0c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1f10:	08003f06 	stmdaeq	r0, {r1, r2, r8, r9, sl, fp, ip, sp}
    1f14:	00000010 	andeq	r0, r0, r0, lsl r0
    1f18:	0000000c 	andeq	r0, r0, ip
    1f1c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1f20:	08003f16 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, fp, ip, sp}
    1f24:	00000010 	andeq	r0, r0, r0, lsl r0
    1f28:	0000000c 	andeq	r0, r0, ip
    1f2c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1f30:	08003f26 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, fp, ip, sp}
    1f34:	00000010 	andeq	r0, r0, r0, lsl r0
    1f38:	0000000c 	andeq	r0, r0, ip
    1f3c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1f40:	08003f36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl, fp, ip, sp}
    1f44:	00000010 	andeq	r0, r0, r0, lsl r0
    1f48:	0000000c 	andeq	r0, r0, ip
    1f4c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1f50:	08003f46 	stmdaeq	r0, {r1, r2, r6, r8, r9, sl, fp, ip, sp}
    1f54:	00000010 	andeq	r0, r0, r0, lsl r0
    1f58:	0000000c 	andeq	r0, r0, ip
    1f5c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1f60:	08003f56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sl, fp, ip, sp}
    1f64:	00000014 	andeq	r0, r0, r4, lsl r0
    1f68:	0000000c 	andeq	r0, r0, ip
    1f6c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1f70:	08003f6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, fp, ip, sp}
    1f74:	00000014 	andeq	r0, r0, r4, lsl r0
    1f78:	0000000c 	andeq	r0, r0, ip
    1f7c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1f80:	08003f7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp}
    1f84:	00000014 	andeq	r0, r0, r4, lsl r0
    1f88:	0000000c 	andeq	r0, r0, ip
    1f8c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1f90:	08003f92 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl, fp, ip, sp}
    1f94:	00000014 	andeq	r0, r0, r4, lsl r0
    1f98:	0000000c 	andeq	r0, r0, ip
    1f9c:	00001b88 	andeq	r1, r0, r8, lsl #23
    1fa0:	08003fa6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, sl, fp, ip, sp}
    1fa4:	00000014 	andeq	r0, r0, r4, lsl r0
    1fa8:	00000014 	andeq	r0, r0, r4, lsl r0
    1fac:	00001b88 	andeq	r1, r0, r8, lsl #23
    1fb0:	08003fba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
    1fb4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fb8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1fbc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1fc0:	00000014 	andeq	r0, r0, r4, lsl r0
    1fc4:	00001b88 	andeq	r1, r0, r8, lsl #23
    1fc8:	08003fd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp}
    1fcc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fd0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1fd4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1fd8:	00000014 	andeq	r0, r0, r4, lsl r0
    1fdc:	00001b88 	andeq	r1, r0, r8, lsl #23
    1fe0:	08003ff2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    1fe4:	00000044 	andeq	r0, r0, r4, asr #32
    1fe8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1fec:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ff0:	0000000c 	andeq	r0, r0, ip
    1ff4:	00001b88 	andeq	r1, r0, r8, lsl #23
    1ff8:	08004036 	stmdaeq	r0, {r1, r2, r4, r5, lr}
    1ffc:	00000018 	andeq	r0, r0, r8, lsl r0
    2000:	0000000c 	andeq	r0, r0, ip
    2004:	00001b88 	andeq	r1, r0, r8, lsl #23
    2008:	0800404e 	stmdaeq	r0, {r1, r2, r3, r6, lr}
    200c:	00000018 	andeq	r0, r0, r8, lsl r0
    2010:	0000000c 	andeq	r0, r0, ip
    2014:	00001b88 	andeq	r1, r0, r8, lsl #23
    2018:	08004066 	stmdaeq	r0, {r1, r2, r5, r6, lr}
    201c:	00000018 	andeq	r0, r0, r8, lsl r0
    2020:	0000000c 	andeq	r0, r0, ip
    2024:	00001b88 	andeq	r1, r0, r8, lsl #23
    2028:	0800407e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, lr}
    202c:	00000016 	andeq	r0, r0, r6, lsl r0
    2030:	0000000c 	andeq	r0, r0, ip
    2034:	00001b88 	andeq	r1, r0, r8, lsl #23
    2038:	08004094 	stmdaeq	r0, {r2, r4, r7, lr}
    203c:	00000016 	andeq	r0, r0, r6, lsl r0
    2040:	0000000c 	andeq	r0, r0, ip
    2044:	00001b88 	andeq	r1, r0, r8, lsl #23
    2048:	080040aa 	stmdaeq	r0, {r1, r3, r5, r7, lr}
    204c:	00000016 	andeq	r0, r0, r6, lsl r0
    2050:	0000000c 	andeq	r0, r0, ip
    2054:	00001b88 	andeq	r1, r0, r8, lsl #23
    2058:	080040c0 	stmdaeq	r0, {r6, r7, lr}
    205c:	00000016 	andeq	r0, r0, r6, lsl r0
    2060:	0000000c 	andeq	r0, r0, ip
    2064:	00001b88 	andeq	r1, r0, r8, lsl #23
    2068:	080040d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, lr}
    206c:	00000004 	andeq	r0, r0, r4
    2070:	0000000c 	andeq	r0, r0, ip
    2074:	00001b88 	andeq	r1, r0, r8, lsl #23
    2078:	080040da 	stmdaeq	r0, {r1, r3, r4, r6, r7, lr}
    207c:	00000004 	andeq	r0, r0, r4
    2080:	0000000c 	andeq	r0, r0, ip
    2084:	00001b88 	andeq	r1, r0, r8, lsl #23
    2088:	080040de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, lr}
    208c:	00000004 	andeq	r0, r0, r4
    2090:	0000000c 	andeq	r0, r0, ip
    2094:	00001b88 	andeq	r1, r0, r8, lsl #23
    2098:	080040e2 	stmdaeq	r0, {r1, r5, r6, r7, lr}
    209c:	00000004 	andeq	r0, r0, r4
    20a0:	0000000c 	andeq	r0, r0, ip
    20a4:	00001b88 	andeq	r1, r0, r8, lsl #23
    20a8:	080040e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, lr}
    20ac:	00000004 	andeq	r0, r0, r4
    20b0:	0000000c 	andeq	r0, r0, ip
    20b4:	00001b88 	andeq	r1, r0, r8, lsl #23
    20b8:	080040ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, lr}
    20bc:	00000006 	andeq	r0, r0, r6
    20c0:	0000000c 	andeq	r0, r0, ip
    20c4:	00001b88 	andeq	r1, r0, r8, lsl #23
    20c8:	080040f0 	stmdaeq	r0, {r4, r5, r6, r7, lr}
    20cc:	00000016 	andeq	r0, r0, r6, lsl r0
    20d0:	0000000c 	andeq	r0, r0, ip
    20d4:	00001b88 	andeq	r1, r0, r8, lsl #23
    20d8:	08004106 	stmdaeq	r0, {r1, r2, r8, lr}
    20dc:	0000001a 	andeq	r0, r0, sl, lsl r0
    20e0:	00000030 	andeq	r0, r0, r0, lsr r0
    20e4:	00001b88 	andeq	r1, r0, r8, lsl #23
    20e8:	08004120 	stmdaeq	r0, {r5, r8, lr}
    20ec:	0000006e 	andeq	r0, r0, lr, rrx
    20f0:	83180e41 	tsthi	r8, #1040	; 0x410
    20f4:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    20f8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    20fc:	62018e02 	andvs	r8, r1, #2, 28
    2100:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    2104:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    2108:	500b4200 	andpl	r4, fp, r0, lsl #4
    210c:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    2110:	000ec3c4 	andeq	ip, lr, r4, asr #7
    2114:	0000000c 	andeq	r0, r0, ip
    2118:	00001b88 	andeq	r1, r0, r8, lsl #23
    211c:	0800418e 	stmdaeq	r0, {r1, r2, r3, r7, r8, lr}
    2120:	00000016 	andeq	r0, r0, r6, lsl r0
    2124:	0000000c 	andeq	r0, r0, ip
    2128:	00001b88 	andeq	r1, r0, r8, lsl #23
    212c:	080041a4 	stmdaeq	r0, {r2, r5, r7, r8, lr}
    2130:	0000001a 	andeq	r0, r0, sl, lsl r0
    2134:	00000048 	andeq	r0, r0, r8, asr #32
    2138:	00001b88 	andeq	r1, r0, r8, lsl #23
    213c:	080041be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, lr}
    2140:	000000b6 	strheq	r0, [r0], -r6
    2144:	83180e41 	tsthi	r8, #1040	; 0x410
    2148:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    214c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    2150:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    2154:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    2158:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    215c:	480b4200 	stmdami	fp, {r9, lr}
    2160:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    2164:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    2168:	600b4200 	andvs	r4, fp, r0, lsl #4
    216c:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    2170:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    2174:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    2178:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    217c:	000ec3c4 	andeq	ip, lr, r4, asr #7
    2180:	0000000c 	andeq	r0, r0, ip
    2184:	00001b88 	andeq	r1, r0, r8, lsl #23
    2188:	08004274 	stmdaeq	r0, {r2, r4, r5, r6, r9, lr}
    218c:	00000010 	andeq	r0, r0, r0, lsl r0
    2190:	0000000c 	andeq	r0, r0, ip
    2194:	00001b88 	andeq	r1, r0, r8, lsl #23
    2198:	08004284 	stmdaeq	r0, {r2, r7, r9, lr}
    219c:	00000006 	andeq	r0, r0, r6
    21a0:	0000000c 	andeq	r0, r0, ip
    21a4:	00001b88 	andeq	r1, r0, r8, lsl #23
    21a8:	0800428a 	stmdaeq	r0, {r1, r3, r7, r9, lr}
    21ac:	00000006 	andeq	r0, r0, r6
    21b0:	0000000c 	andeq	r0, r0, ip
    21b4:	00001b88 	andeq	r1, r0, r8, lsl #23
    21b8:	08004290 	stmdaeq	r0, {r4, r7, r9, lr}
    21bc:	00000006 	andeq	r0, r0, r6
    21c0:	0000000c 	andeq	r0, r0, ip
    21c4:	00001b88 	andeq	r1, r0, r8, lsl #23
    21c8:	08004296 	stmdaeq	r0, {r1, r2, r4, r7, r9, lr}
    21cc:	00000008 	andeq	r0, r0, r8
    21d0:	0000000c 	andeq	r0, r0, ip
    21d4:	00001b88 	andeq	r1, r0, r8, lsl #23
    21d8:	0800429e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, lr}
    21dc:	00000006 	andeq	r0, r0, r6
    21e0:	0000000c 	andeq	r0, r0, ip
    21e4:	00001b88 	andeq	r1, r0, r8, lsl #23
    21e8:	080042a4 	stmdaeq	r0, {r2, r5, r7, r9, lr}
    21ec:	00000006 	andeq	r0, r0, r6
    21f0:	0000000c 	andeq	r0, r0, ip
    21f4:	00001b88 	andeq	r1, r0, r8, lsl #23
    21f8:	080042aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, lr}
    21fc:	0000000c 	andeq	r0, r0, ip
    2200:	0000000c 	andeq	r0, r0, ip
    2204:	00001b88 	andeq	r1, r0, r8, lsl #23
    2208:	080042b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, lr}
    220c:	00000008 	andeq	r0, r0, r8
    2210:	0000000c 	andeq	r0, r0, ip
    2214:	00001b88 	andeq	r1, r0, r8, lsl #23
    2218:	080042be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, lr}
    221c:	00000016 	andeq	r0, r0, r6, lsl r0
    2220:	0000000c 	andeq	r0, r0, ip
    2224:	00001b88 	andeq	r1, r0, r8, lsl #23
    2228:	080042d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, lr}
    222c:	00000008 	andeq	r0, r0, r8
    2230:	0000000c 	andeq	r0, r0, ip
    2234:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2238:	7c020001 	stcvc	0, cr0, [r2], {1}
    223c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2240:	00000024 	andeq	r0, r0, r4, lsr #32
    2244:	00002230 	andeq	r2, r0, r0, lsr r2
    2248:	080042dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, lr}
    224c:	00000094 	muleq	r0, r4, r0
    2250:	83080e41 	movwhi	r0, #36417	; 0x8e41
    2254:	5b018e02 	blpl	65a64 <__Stack_Size+0x65664>
    2258:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    225c:	620b4500 	andvs	r4, fp, #0, 10
    2260:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    2264:	000b4200 	andeq	r4, fp, r0, lsl #4
    2268:	0000001c 	andeq	r0, r0, ip, lsl r0
    226c:	00002230 	andeq	r2, r0, r0, lsr r2
    2270:	08004370 	stmdaeq	r0, {r4, r5, r6, r8, r9, lr}
    2274:	00000088 	andeq	r0, r0, r8, lsl #1
    2278:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    227c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    2280:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    2284:	000c0e62 	andeq	r0, ip, r2, ror #28
    2288:	0000000c 	andeq	r0, r0, ip
    228c:	00002230 	andeq	r2, r0, r0, lsr r2
    2290:	080043f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, lr}
    2294:	00000016 	andeq	r0, r0, r6, lsl r0
    2298:	00000014 	andeq	r0, r0, r4, lsl r0
    229c:	00002230 	andeq	r2, r0, r0, lsr r2
    22a0:	0800440e 	stmdaeq	r0, {r1, r2, r3, sl, lr}
    22a4:	00000020 	andeq	r0, r0, r0, lsr #32
    22a8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    22ac:	00018e02 	andeq	r8, r1, r2, lsl #28
    22b0:	0000000c 	andeq	r0, r0, ip
    22b4:	00002230 	andeq	r2, r0, r0, lsr r2
    22b8:	0800442e 	stmdaeq	r0, {r1, r2, r3, r5, sl, lr}
    22bc:	0000000c 	andeq	r0, r0, ip
    22c0:	0000000c 	andeq	r0, r0, ip
    22c4:	00002230 	andeq	r2, r0, r0, lsr r2
    22c8:	0800443a 	stmdaeq	r0, {r1, r3, r4, r5, sl, lr}
    22cc:	00000018 	andeq	r0, r0, r8, lsl r0
    22d0:	00000014 	andeq	r0, r0, r4, lsl r0
    22d4:	00002230 	andeq	r2, r0, r0, lsr r2
    22d8:	08004452 	stmdaeq	r0, {r1, r4, r6, sl, lr}
    22dc:	00000032 	andeq	r0, r0, r2, lsr r0
    22e0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    22e4:	00018e02 	andeq	r8, r1, r2, lsl #28
    22e8:	0000000c 	andeq	r0, r0, ip
    22ec:	00002230 	andeq	r2, r0, r0, lsr r2
    22f0:	08004484 	stmdaeq	r0, {r2, r7, sl, lr}
    22f4:	00000012 	andeq	r0, r0, r2, lsl r0
    22f8:	0000000c 	andeq	r0, r0, ip
    22fc:	00002230 	andeq	r2, r0, r0, lsr r2
    2300:	08004496 	stmdaeq	r0, {r1, r2, r4, r7, sl, lr}
    2304:	00000016 	andeq	r0, r0, r6, lsl r0
    2308:	0000000c 	andeq	r0, r0, ip
    230c:	00002230 	andeq	r2, r0, r0, lsr r2
    2310:	080044ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, lr}
    2314:	00000016 	andeq	r0, r0, r6, lsl r0
    2318:	0000000c 	andeq	r0, r0, ip
    231c:	00002230 	andeq	r2, r0, r0, lsr r2
    2320:	080044c2 	stmdaeq	r0, {r1, r6, r7, sl, lr}
    2324:	00000018 	andeq	r0, r0, r8, lsl r0
    2328:	0000000c 	andeq	r0, r0, ip
    232c:	00002230 	andeq	r2, r0, r0, lsr r2
    2330:	080044da 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, lr}
    2334:	00000016 	andeq	r0, r0, r6, lsl r0
    2338:	0000000c 	andeq	r0, r0, ip
    233c:	00002230 	andeq	r2, r0, r0, lsr r2
    2340:	080044f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, lr}
    2344:	00000018 	andeq	r0, r0, r8, lsl r0
    2348:	0000000c 	andeq	r0, r0, ip
    234c:	00002230 	andeq	r2, r0, r0, lsr r2
    2350:	08004508 	stmdaeq	r0, {r3, r8, sl, lr}
    2354:	00000008 	andeq	r0, r0, r8
    2358:	0000000c 	andeq	r0, r0, ip
    235c:	00002230 	andeq	r2, r0, r0, lsr r2
    2360:	08004510 	stmdaeq	r0, {r4, r8, sl, lr}
    2364:	00000008 	andeq	r0, r0, r8
    2368:	0000000c 	andeq	r0, r0, ip
    236c:	00002230 	andeq	r2, r0, r0, lsr r2
    2370:	08004518 	stmdaeq	r0, {r3, r4, r8, sl, lr}
    2374:	0000000c 	andeq	r0, r0, ip
    2378:	0000000c 	andeq	r0, r0, ip
    237c:	00002230 	andeq	r2, r0, r0, lsr r2
    2380:	08004524 	stmdaeq	r0, {r2, r5, r8, sl, lr}
    2384:	00000012 	andeq	r0, r0, r2, lsl r0
    2388:	0000000c 	andeq	r0, r0, ip
    238c:	00002230 	andeq	r2, r0, r0, lsr r2
    2390:	08004536 	stmdaeq	r0, {r1, r2, r4, r5, r8, sl, lr}
    2394:	00000012 	andeq	r0, r0, r2, lsl r0
    2398:	0000000c 	andeq	r0, r0, ip
    239c:	00002230 	andeq	r2, r0, r0, lsr r2
    23a0:	08004548 	stmdaeq	r0, {r3, r6, r8, sl, lr}
    23a4:	00000018 	andeq	r0, r0, r8, lsl r0
    23a8:	0000000c 	andeq	r0, r0, ip
    23ac:	00002230 	andeq	r2, r0, r0, lsr r2
    23b0:	08004560 	stmdaeq	r0, {r5, r6, r8, sl, lr}
    23b4:	00000018 	andeq	r0, r0, r8, lsl r0
    23b8:	0000000c 	andeq	r0, r0, ip
    23bc:	00002230 	andeq	r2, r0, r0, lsr r2
    23c0:	08004578 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, lr}
    23c4:	00000018 	andeq	r0, r0, r8, lsl r0
    23c8:	0000000c 	andeq	r0, r0, ip
    23cc:	00002230 	andeq	r2, r0, r0, lsr r2
    23d0:	08004590 	stmdaeq	r0, {r4, r7, r8, sl, lr}
    23d4:	00000016 	andeq	r0, r0, r6, lsl r0
    23d8:	0000000c 	andeq	r0, r0, ip
    23dc:	00002230 	andeq	r2, r0, r0, lsr r2
    23e0:	080045a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sl, lr}
    23e4:	00000018 	andeq	r0, r0, r8, lsl r0
    23e8:	0000000c 	andeq	r0, r0, ip
    23ec:	00002230 	andeq	r2, r0, r0, lsr r2
    23f0:	080045be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
    23f4:	0000000c 	andeq	r0, r0, ip
    23f8:	0000000c 	andeq	r0, r0, ip
    23fc:	00002230 	andeq	r2, r0, r0, lsr r2
    2400:	080045ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, lr}
    2404:	00000008 	andeq	r0, r0, r8
    2408:	00000014 	andeq	r0, r0, r4, lsl r0
    240c:	00002230 	andeq	r2, r0, r0, lsr r2
    2410:	080045d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sl, lr}
    2414:	0000003e 	andeq	r0, r0, lr, lsr r0
    2418:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    241c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2420:	0000000c 	andeq	r0, r0, ip
    2424:	00002230 	andeq	r2, r0, r0, lsr r2
    2428:	08004610 	stmdaeq	r0, {r4, r9, sl, lr}
    242c:	0000000e 	andeq	r0, r0, lr
    2430:	0000000c 	andeq	r0, r0, ip
    2434:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2438:	7c020001 	stcvc	0, cr0, [r2], {1}
    243c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2440:	0000001c 	andeq	r0, r0, ip, lsl r0
    2444:	00002430 	andeq	r2, r0, r0, lsr r4
    2448:	08004690 	stmdaeq	r0, {r4, r7, r9, sl, lr}
    244c:	00000050 	andeq	r0, r0, r0, asr r0
    2450:	000d0941 	andeq	r0, sp, r1, asr #18
    2454:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    2458:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    245c:	000ec0ce 	andeq	ip, lr, lr, asr #1

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
       4:	5f56455f 	svcpl	0x0056455f
       8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
       c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
      10:	54007265 	strpl	r7, [r0], #-613	; 0x265
      14:	535f4d49 	cmppl	pc, #4672	; 0x1240
      18:	6f437465 	svcvs	0x00437465
      1c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
      20:	45003465 	strmi	r3, [r0, #-1125]	; 0x465
      24:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
      28:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
      2c:	61485152 	cmpvs	r8, r2, asr r1
      30:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      34:	65500072 	ldrbvs	r0, [r0, #-114]	; 0x72
      38:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
      3c:	4d440043 	stclmi	0, cr0, [r4, #-268]	; 0xfffffef4
      40:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
      44:	6e6e6168 	powvsez	f6, f6, #0.0
      48:	5f346c65 	svcpl	0x00346c65
      4c:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
      50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
      58:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
      5c:	5f353149 	svcpl	0x00353149
      60:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
      64:	61485152 	cmpvs	r8, r2, asr r1
      68:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      6c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
      70:	425f314d 	subsmi	r3, pc, #1073741843	; 0x40000013
      74:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
      78:	61485152 	cmpvs	r8, r2, asr r1
      7c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      80:	77670072 			; <UNDEFINED> instruction: 0x77670072
      84:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
      88:	31726574 	cmncc	r2, r4, ror r5
      8c:	43545200 	cmpmi	r4, #0, 4
      90:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
      94:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
      98:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      9c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
      a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
      a4:	43435f38 	movtmi	r5, #16184	; 0x3f38
      a8:	5152495f 	cmppl	r2, pc, asr r9
      ac:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
      b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
      b4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
      b8:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
      bc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      c0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
      c4:	52434300 	subpl	r4, r3, #0, 6
      c8:	61565f34 	cmpvs	r6, r4, lsr pc
      cc:	4d44006c 	stclmi	0, cr0, [r4, #-432]	; 0xfffffe50
      d0:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
      d4:	6e6e6168 	powvsez	f6, f6, #0.0
      d8:	5f336c65 	svcpl	0x00336c65
      dc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
      e0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
      e4:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
      e8:	5f314332 	svcpl	0x00314332
      ec:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
      f0:	61485152 	cmpvs	r8, r2, asr r1
      f4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      f8:	53550072 	cmppl	r5, #114	; 0x72
      fc:	6b615742 	blvs	1855e0c <__Stack_Size+0x1855a0c>
     100:	5f705565 	svcpl	0x00705565
     104:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     108:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     10c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     110:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
     114:	6f747475 	svcvs	0x00747475
     118:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     11c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     120:	6e6e6168 	powvsez	f6, f6, #0.0
     124:	5f356c65 	svcpl	0x00356c65
     128:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     12c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     130:	44007265 	strmi	r7, [r0], #-613	; 0x265
     134:	5f31414d 	svcpl	0x0031414d
     138:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     13c:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     140:	5152495f 	cmppl	r2, pc, asr r9
     144:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     148:	0072656c 	rsbseq	r6, r2, ip, ror #10
     14c:	31434441 	cmpcc	r3, r1, asr #8
     150:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     154:	61485152 	cmpvs	r8, r2, asr r1
     158:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     15c:	41550072 	cmpmi	r5, r2, ror r0
     160:	5f345452 	svcpl	0x00345452
     164:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     168:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     16c:	54007265 	strpl	r7, [r0], #-613	; 0x265
     170:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 178 <_Minimum_Stack_Size+0x78>
     174:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     178:	4c006665 	stcmi	6, cr6, [r0], {101}	; 0x65
     17c:	535f4445 	cmppl	pc, #1157627904	; 0x45000000
     180:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
     184:	00657461 	rsbeq	r7, r5, r1, ror #8
     188:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
     18c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     190:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     194:	61485152 	cmpvs	r8, r2, asr r1
     198:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     19c:	50530072 	subspl	r0, r3, r2, ror r0
     1a0:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     1a4:	61485152 	cmpvs	r8, r2, asr r1
     1a8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     1ac:	75760072 	ldrbvc	r0, [r6, #-114]!	; 0x72
     1b0:	54003631 	strpl	r3, [r0], #-1585	; 0x631
     1b4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     1b8:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     1bc:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
     1c0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     1c4:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
     1c8:	52434300 	subpl	r4, r3, #0, 6
     1cc:	43430031 	movtmi	r0, #12337	; 0x3031
     1d0:	43003252 	movwmi	r3, #594	; 0x252
     1d4:	00335243 	eorseq	r5, r3, r3, asr #4
     1d8:	34524343 	ldrbcc	r4, [r2], #-835	; 0x343
     1dc:	4d434300 	stclmi	3, cr4, [r3, #-0]
     1e0:	43003152 	movwmi	r3, #338	; 0x152
     1e4:	32524d43 	subscc	r4, r2, #4288	; 0x10c0
     1e8:	52534900 	subspl	r4, r3, #0, 18
     1ec:	736d315f 	cmnvc	sp, #-1073741801	; 0xc0000017
     1f0:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     1f4:	54005245 	strpl	r5, [r0], #-581	; 0x245
     1f8:	5f374d49 	svcpl	0x00374d49
     1fc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     200:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     204:	54007265 	strpl	r7, [r0], #-613	; 0x265
     208:	5f334d49 	svcpl	0x00334d49
     20c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     210:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     214:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     218:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     21c:	41435f50 	cmpmi	r3, r0, asr pc
     220:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     224:	5152495f 	cmppl	r2, pc, asr r9
     228:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     22c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     230:	5f525349 	svcpl	0x00525349
     234:	5f44454c 	svcpl	0x0044454c
     238:	5f424752 	svcpl	0x00424752
     23c:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
     240:	73550052 	cmpvc	r5, #82	; 0x52
     244:	46656761 	strbtmi	r6, [r5], -r1, ror #14
     248:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     24c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     250:	6f697470 	svcvs	0x00697470
     254:	5355006e 	cmppl	r5, #110	; 0x6e
     258:	33545241 	cmpcc	r4, #268435460	; 0x10000004
     25c:	5152495f 	cmppl	r2, pc, asr r9
     260:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     264:	0072656c 	rsbseq	r6, r2, ip, ror #10
     268:	5f4e4143 	svcpl	0x004e4143
     26c:	5f454353 	svcpl	0x00454353
     270:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     274:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     278:	54007265 	strpl	r7, [r0], #-613	; 0x265
     27c:	5f384d49 	svcpl	0x00384d49
     280:	5f475254 	svcpl	0x00475254
     284:	5f4d4f43 	svcpl	0x004d4f43
     288:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     28c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     290:	54007265 	strpl	r7, [r0], #-613	; 0x265
     294:	535f4d49 	cmppl	pc, #4672	; 0x1240
     298:	6f437465 	svcvs	0x00437465
     29c:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     2a0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     2a4:	495f364d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     2a8:	61485152 	cmpvs	r8, r2, asr r1
     2ac:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     2b0:	49440072 	stmdbmi	r4, {r1, r4, r5, r6}^
     2b4:	53005245 	movwpl	r5, #581	; 0x245
     2b8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     2bc:	61486b63 	cmpvs	r8, r3, ror #22
     2c0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     2c4:	43430072 	movtmi	r0, #12402	; 0x3072
     2c8:	48005245 	stmdami	r0, {r0, r2, r6, r9, ip, lr}
     2cc:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     2d0:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     2d4:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     2d8:	6f697470 	svcvs	0x00697470
     2dc:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
     2e0:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     2e4:	61485152 	cmpvs	r8, r2, asr r1
     2e8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     2ec:	5f5f0072 	svcpl	0x005f0072
     2f0:	5f525349 	svcpl	0x00525349
     2f4:	414c4544 	cmpmi	ip, r4, asr #10
     2f8:	57570059 			; <UNDEFINED> instruction: 0x57570059
     2fc:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     300:	61485152 	cmpvs	r8, r2, asr r1
     304:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     308:	4d4e0072 	stclmi	0, cr0, [lr, #-456]	; 0xfffffe38
     30c:	63784549 	cmnvs	r8, #306184192	; 0x12400000
     310:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     314:	53006e6f 	movwpl	r6, #3695	; 0xe6f
     318:	0052434d 	subseq	r4, r2, sp, asr #6
     31c:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     320:	6168435f 	cmnvs	r8, pc, asr r3
     324:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     328:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     32c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     330:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     334:	73754200 	cmnvc	r5, #0, 4
     338:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     33c:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     340:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     344:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     348:	5f384d49 	svcpl	0x00384d49
     34c:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     350:	61485152 	cmpvs	r8, r2, asr r1
     354:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     358:	4d430072 	stclmi	0, cr0, [r3, #-456]	; 0xfffffe38
     35c:	5f303337 	svcpl	0x00303337
     360:	2f505041 	svccs	0x00505041
     364:	2f637273 	svccs	0x00637273
     368:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     36c:	30316632 	eorscc	r6, r1, r2, lsr r6
     370:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
     374:	5300632e 	movwpl	r6, #814	; 0x32e
     378:	5f4f4944 	svcpl	0x004f4944
     37c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     380:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     384:	54007265 	strpl	r7, [r0], #-613	; 0x265
     388:	5f314d49 	svcpl	0x00314d49
     38c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     390:	61485152 	cmpvs	r8, r2, asr r1
     394:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     398:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     39c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     3a0:	6e6e6168 	powvsez	f6, f6, #0.0
     3a4:	5f336c65 	svcpl	0x00336c65
     3a8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3ac:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     3b0:	46007265 	strmi	r7, [r0], -r5, ror #4
     3b4:	5f434d53 	svcpl	0x00434d53
     3b8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3bc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     3c0:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     3c4:	35545241 	ldrbcc	r5, [r4, #-577]	; 0x241
     3c8:	5152495f 	cmppl	r2, pc, asr r9
     3cc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     3d0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3d4:	504d4154 	subpl	r4, sp, r4, asr r1
     3d8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     3dc:	61485152 	cmpvs	r8, r2, asr r1
     3e0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     3e4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     3e8:	545f314d 	ldrbpl	r3, [pc], #-333	; 3f0 <_Minimum_Stack_Size+0x2f0>
     3ec:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     3f0:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     3f4:	61485152 	cmpvs	r8, r2, asr r1
     3f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     3fc:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     400:	5f344954 	svcpl	0x00344954
     404:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     408:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     40c:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     410:	555f5253 	ldrbpl	r5, [pc, #-595]	; 1c5 <_Minimum_Stack_Size+0xc5>
     414:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     418:	4153555f 	cmpmi	r3, pc, asr r5
     41c:	00325452 	eorseq	r5, r2, r2, asr r4
     420:	5f525349 	svcpl	0x00525349
     424:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     428:	495a5f54 	ldmdbmi	sl, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     42c:	45454247 	strbmi	r4, [r5, #-583]	; 0x247
     430:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     434:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     438:	61485152 	cmpvs	r8, r2, asr r1
     43c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     440:	50530072 	subspl	r0, r3, r2, ror r0
     444:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     448:	61485152 	cmpvs	r8, r2, asr r1
     44c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     450:	53550072 	cmppl	r5, #114	; 0x72
     454:	504c5f42 	subpl	r5, ip, r2, asr #30
     458:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     45c:	3058525f 	subscc	r5, r8, pc, asr r2
     460:	5152495f 	cmppl	r2, pc, asr r9
     464:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     468:	0072656c 	rsbseq	r6, r2, ip, ror #10
     46c:	75626544 	strbvc	r6, [r2, #-1348]!	; 0x544
     470:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
     474:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
     478:	43545200 	cmpmi	r4, #0, 4
     47c:	5152495f 	cmppl	r2, pc, asr r9
     480:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     484:	0072656c 	rsbseq	r6, r2, ip, ror #10
     488:	31414d44 	cmpcc	r1, r4, asr #26
     48c:	6168435f 	cmnvs	r8, pc, asr r3
     490:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     494:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
     498:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     49c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     4a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     4a4:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     4a8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4ac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     4b0:	43324900 	teqmi	r2, #0, 18
     4b4:	52455f32 	subpl	r5, r5, #50, 30	; 0xc8
     4b8:	5152495f 	cmppl	r2, pc, asr r9
     4bc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     4c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4c4:	43706267 	cmnmi	r0, #1879048198	; 0x70000006
     4c8:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     4cc:	61546c6f 	cmpvs	r4, pc, ror #24
     4d0:	00656c62 	rsbeq	r6, r5, r2, ror #24
     4d4:	20554e47 	subscs	r4, r5, r7, asr #28
     4d8:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
     4dc:	20332e39 	eorscs	r2, r3, r9, lsr lr
     4e0:	35313032 	ldrcc	r3, [r1, #-50]!	; 0x32
     4e4:	39323530 	ldmdbcc	r2!, {r4, r5, r8, sl, ip, sp}
     4e8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0x820
     4ec:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
     4f0:	5b202965 	blpl	80aa8c <__Stack_Size+0x80a68c>
     4f4:	2f4d5241 	svccs	0x004d5241
     4f8:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xd65
     4fc:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
     500:	395f342d 	ldmdbcc	pc, {r0, r2, r3, r5, sl, ip, sp}^	; <UNPREDICTABLE>
     504:	6172622d 	cmnvs	r2, sp, lsr #4
     508:	2068636e 	rsbcs	r6, r8, lr, ror #6
     50c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     510:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     514:	37323220 	ldrcc	r3, [r2, -r0, lsr #4]!
     518:	5d373739 	ldcpl	7, cr3, [r7, #-228]!	; 0xffffff1c
     51c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
     520:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
     524:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
     528:	336d2d78 	cmncc	sp, #120, 26	; 0x1e00
     52c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xd20
     530:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
     534:	20672d20 	rsbcs	r2, r7, r0, lsr #26
     538:	20734f2d 	rsbscs	r4, r3, sp, lsr #30
     53c:	6f6e662d 	svcvs	0x006e662d
     540:	6d6f632d 	stclvs	3, cr6, [pc, #-180]!	; 494 <__Stack_Size+0x94>
     544:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
     548:	53495f5f 	movtpl	r5, #40799	; 0x9f5f
     54c:	75425f52 	strbvc	r5, [r2, #-3922]	; 0xf52
     550:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
     554:	6e614d5f 	mcrvs	13, 3, r4, cr1, cr15, {2}
     558:	00656761 	rsbeq	r6, r5, r1, ror #14
     55c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     560:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     564:	61485152 	cmpvs	r8, r2, asr r1
     568:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     56c:	45520072 	ldrbmi	r0, [r2, #-114]	; 0x72
     570:	56524553 			; <UNDEFINED> instruction: 0x56524553
     574:	00304445 	eorseq	r4, r0, r5, asr #8
     578:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     57c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     580:	45520031 	ldrbmi	r0, [r2, #-49]	; 0x31
     584:	56524553 			; <UNDEFINED> instruction: 0x56524553
     588:	00324445 	eorseq	r4, r2, r5, asr #8
     58c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     590:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     594:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     598:	56524553 			; <UNDEFINED> instruction: 0x56524553
     59c:	00344445 	eorseq	r4, r4, r5, asr #8
     5a0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     5a4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     5a8:	45520035 	ldrbmi	r0, [r2, #-53]	; 0x35
     5ac:	56524553 			; <UNDEFINED> instruction: 0x56524553
     5b0:	00364445 	eorseq	r4, r6, r5, asr #8
     5b4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     5b8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
     5bc:	45520074 	ldrbmi	r0, [r2, #-116]	; 0x74
     5c0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     5c4:	00384445 	eorseq	r4, r8, r5, asr #8
     5c8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     5cc:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     5d0:	4c460039 	mcrrmi	0, 3, r0, r6, cr9
     5d4:	5f485341 	svcpl	0x00485341
     5d8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     5e0:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
     5e4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     5e8:	00746e69 	rsbseq	r6, r4, r9, ror #28
     5ec:	52414d44 	subpl	r4, r1, #68, 26	; 0x1100
     5f0:	43324900 	teqmi	r2, #0, 18
     5f4:	52455f31 	subpl	r5, r5, #49, 30	; 0xc4
     5f8:	5152495f 	cmppl	r2, pc, asr r9
     5fc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     600:	0072656c 	rsbseq	r6, r2, ip, ror #10
     604:	65533162 	ldrbvs	r3, [r3, #-354]	; 0x162
     608:	41430063 	cmpmi	r3, r3, rrx
     60c:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     610:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     614:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     618:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     61c:	43565300 	cmpmi	r6, #0, 6
     620:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     624:	0072656c 	rsbseq	r6, r2, ip, ror #10
     628:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     62c:	4b52425f 	blmi	1490fb0 <__Stack_Size+0x1490bb0>
     630:	5152495f 	cmppl	r2, pc, asr r9
     634:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     638:	0072656c 	rsbseq	r6, r2, ip, ror #10
     63c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
     640:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     644:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     648:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
     64c:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     650:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     654:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     658:	425f5253 	subsmi	r5, pc, #805306373	; 0x30000005
     65c:	45545441 	ldrbmi	r5, [r4, #-1089]	; 0x441
     660:	435f5952 	cmpmi	pc, #1343488	; 0x148000
     664:	4b434548 	blmi	10d1b8c <__Stack_Size+0x10d178c>
     668:	414d4400 	cmpmi	sp, r0, lsl #8
     66c:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     670:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     674:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     678:	61485152 	cmpvs	r8, r2, asr r1
     67c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     680:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	; <UNPREDICTABLE>
     684:	2f656d6f 	svccs	0x00656d6f
     688:	61726170 	cmnvs	r2, r0, ror r1
     68c:	6c656c6c 	stclvs	12, cr6, [r5], #-432	; 0xfffffe50
     690:	65442f73 	strbvs	r2, [r4, #-3955]	; 0xf73
     694:	6f746b73 	svcvs	0x00746b73
     698:	61502f70 	cmpvs	r0, r0, ror pc
     69c:	6c6c6172 	stfvse	f6, [ip], #-456	; 0xfffffe38
     6a0:	20736c65 	rsbscs	r6, r3, r5, ror #24
     6a4:	72616853 	rsbvc	r6, r1, #5439488	; 0x530000
     6a8:	46206465 	strtmi	r6, [r0], -r5, ror #8
     6ac:	65646c6f 	strbvs	r6, [r4, #-3183]!	; 0xc6f
     6b0:	482f7372 	stmdami	pc!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
     6b4:	2f656d6f 	svccs	0x00656d6f
     6b8:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xf44
     6bc:	746e656d 	strbtvc	r6, [lr], #-1389	; 0x56d
     6c0:	72412f73 	subvc	r2, r1, #460	; 0x1cc
     6c4:	69746f62 	ldmdbvs	r4!, {r1, r5, r6, r8, r9, sl, fp, sp, lr}^
     6c8:	6f725078 	svcvs	0x00725078
     6cc:	666f732f 	strbtvs	r7, [pc], -pc, lsr #6
     6d0:	72617774 	rsbvc	r7, r1, #116, 14	; 0x1d00000
     6d4:	72612f65 	rsbvc	r2, r1, #404	; 0x194
     6d8:	69746f62 	ldmdbvs	r4!, {r1, r5, r6, r8, r9, sl, fp, sp, lr}^
     6dc:	6f727078 	svcvs	0x00727078
     6e0:	376d635f 			; <UNDEFINED> instruction: 0x376d635f
     6e4:	665f3033 			; <UNDEFINED> instruction: 0x665f3033
     6e8:	776d7269 	strbvc	r7, [sp, -r9, ror #4]!
     6ec:	00657261 	rsbeq	r7, r5, r1, ror #4
     6f0:	31414d44 	cmpcc	r1, r4, asr #26
     6f4:	6168435f 	cmnvs	r8, pc, asr r3
     6f8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     6fc:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     700:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     704:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     708:	43435200 	movtmi	r5, #12800	; 0x3200
     70c:	5152495f 	cmppl	r2, pc, asr r9
     710:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     714:	0072656c 	rsbseq	r6, r2, ip, ror #10
     718:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     71c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     720:	61686320 	cmnvs	r8, r0, lsr #6
     724:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     728:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     72c:	6e6e6168 	powvsez	f6, f6, #0.0
     730:	5f316c65 	svcpl	0x00316c65
     734:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     738:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     73c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     740:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     744:	31444556 	cmpcc	r4, r6, asr r5
     748:	45520030 	ldrbmi	r0, [r2, #-48]	; 0x30
     74c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     750:	31314445 	teqcc	r1, r5, asr #8
     754:	53455200 	movtpl	r5, #20992	; 0x5200
     758:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     75c:	00323144 	eorseq	r3, r2, r4, asr #2
     760:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     764:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     768:	52003331 	andpl	r3, r0, #-1006632960	; 0xc4000000
     76c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     770:	31444556 	cmpcc	r4, r6, asr r5
     774:	45520034 	ldrbmi	r0, [r2, #-52]	; 0x34
     778:	56524553 			; <UNDEFINED> instruction: 0x56524553
     77c:	35314445 	ldrcc	r4, [r1, #-1093]!	; 0x445
     780:	53455200 	movtpl	r5, #20992	; 0x5200
     784:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     788:	00363144 	eorseq	r3, r6, r4, asr #2
     78c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     790:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     794:	52003731 	andpl	r3, r0, #12845056	; 0xc40000
     798:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     79c:	31444556 	cmpcc	r4, r6, asr r5
     7a0:	45520038 	ldrbmi	r0, [r2, #-56]	; 0x38
     7a4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7a8:	39314445 	ldmdbcc	r1!, {r0, r2, r6, sl, lr}
     7ac:	776f5000 	strbvc	r5, [pc, -r0]!
     7b0:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
     7b4:	00657461 	rsbeq	r7, r5, r1, ror #8
     7b8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     7bc:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     7c0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     7c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     7c8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     7cc:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     7d0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     7d4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     7d8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     7dc:	50555f31 	subspl	r5, r5, r1, lsr pc
     7e0:	5152495f 	cmppl	r2, pc, asr r9
     7e4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     7e8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     7ec:	5f4d4954 	svcpl	0x004d4954
     7f0:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     7f4:	61745354 	cmnvs	r4, r4, asr r3
     7f8:	00737574 	rsbseq	r7, r3, r4, ror r5
     7fc:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     800:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     804:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     808:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     80c:	4400746e 	strmi	r7, [r0], #-1134	; 0x46e
     810:	5f31414d 	svcpl	0x0031414d
     814:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     818:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     81c:	5152495f 	cmppl	r2, pc, asr r9
     820:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     824:	0072656c 	rsbseq	r6, r2, ip, ror #10
     828:	354d4954 	strbcc	r4, [sp, #-2388]	; 0x954
     82c:	5152495f 	cmppl	r2, pc, asr r9
     830:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     834:	0072656c 	rsbseq	r6, r2, ip, ror #10
     838:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
     83c:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     840:	63784565 	cmnvs	r8, #423624704	; 0x19400000
     844:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     848:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     84c:	5f324d49 	svcpl	0x00324d49
     850:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     854:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     858:	50007265 	andpl	r7, r0, r5, ror #4
     85c:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
     860:	61485152 	cmpvs	r8, r2, asr r1
     864:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     868:	45520072 	ldrbmi	r0, [r2, #-114]	; 0x72
     86c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     870:	00374445 	eorseq	r4, r7, r5, asr #8
     874:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     878:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     87c:	61485152 	cmpvs	r8, r2, asr r1
     880:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     884:	53490072 	movtpl	r0, #36978	; 0x9072
     888:	50535f52 	subspl	r5, r3, r2, asr pc
     88c:	45525f49 	ldrbmi	r5, [r2, #-3913]	; 0xf49
     890:	6d004441 	cfstrsvs	mvf4, [r0, #-260]	; 0xfffffefc
     894:	616c6544 	cmnvs	ip, r4, asr #10
     898:	78640079 	stmdavc	r4!, {r0, r3, r4, r5, r6}^
     89c:	65735f6c 	ldrbvs	r5, [r3, #-3948]!	; 0xf6c
     8a0:	6f705f74 	svcvs	0x00705f74
     8a4:	00726577 	rsbseq	r6, r2, r7, ror r5
     8a8:	756f4362 	strbvc	r4, [pc, #-866]!	; 54e <__Stack_Size+0x14e>
     8ac:	7300746e 	movwvc	r7, #1134	; 0x46e
     8b0:	75427465 	strbvc	r7, [r2, #-1125]	; 0x465
     8b4:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
     8b8:	0066664f 	rsbeq	r6, r6, pc, asr #12
     8bc:	6e69616d 	powvsez	f6, f1, #5.0
     8c0:	4d4f5200 	sfmmi	f5, 2, [pc, #-0]	; 8c8 <__Stack_Size+0x4c8>
     8c4:	494e495f 	stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     8c8:	4c414954 	mcrrmi	9, 5, r4, r1, cr4
     8cc:	5441445f 	strbpl	r4, [r1], #-1119	; 0x45f
     8d0:	695a0041 	ldmdbvs	sl, {r0, r6}^
     8d4:	65656267 	strbvs	r6, [r5, #-615]!	; 0x267
     8d8:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     8dc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     8e0:	6f540065 	svcvs	0x00540065
     8e4:	65757172 	ldrbvs	r7, [r5, #-370]!	; 0x172
     8e8:	0066664f 	rsbeq	r6, r6, pc, asr #12
     8ec:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
     8f0:	435f6d65 	cmpmi	pc, #6464	; 0x1940
     8f4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     8f8:	61727567 	cmnvs	r2, r7, ror #10
     8fc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     900:	4c626700 	stclmi	7, cr6, [r2], #-0
     904:	6c424445 	cfstrdvs	mvd4, [r2], {69}	; 0x45
     908:	436b6e69 	cmnmi	fp, #1680	; 0x690
     90c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     910:	43007265 	movwmi	r7, #613	; 0x265
     914:	3033374d 	eorscc	r3, r3, sp, asr #14
     918:	5050415f 	subspl	r4, r0, pc, asr r1
     91c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     920:	69616d2f 	stmdbvs	r1!, {r0, r1, r2, r3, r5, r8, sl, fp, sp, lr}^
     924:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     928:	636f7250 	cmnvs	pc, #80, 4
     92c:	00737365 	rsbseq	r7, r3, r5, ror #6
     930:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     934:	6c437265 	sfmvs	f7, 2, [r3], {101}	; 0x65
     938:	00726165 	rsbseq	r6, r2, r5, ror #2
     93c:	59475f5f 	stmdbpl	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
     940:	415f4f52 	cmpmi	pc, r2, asr pc	; <UNPREDICTABLE>
     944:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
     948:	5f444145 	svcpl	0x00444145
     94c:	00525349 	subseq	r5, r2, r9, asr #6
     950:	42746567 	rsbsmi	r6, r4, #432013312	; 0x19c00000
     954:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xa75
     958:	61745372 	cmnvs	r4, r2, ror r3
     95c:	55006574 	strpl	r6, [r0, #-1396]	; 0x574
     960:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     964:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     968:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     96c:	454c7700 	strbmi	r7, [ip, #-1792]	; 0x700
     970:	69545f44 	ldmdbvs	r4, {r2, r6, r8, r9, sl, fp, ip, lr}^
     974:	0072656d 	rsbseq	r6, r2, sp, ror #10
     978:	64654c62 	strbtvs	r4, [r5], #-3170	; 0xc62
     97c:	6e696c42 	cdpvs	12, 6, cr6, cr9, cr2, {2}
     980:	616c466b 	cmnvs	ip, fp, ror #12
     984:	6c500067 	mrrcvs	0, 6, r0, r0, cr7	; <UNPREDICTABLE>
     988:	75427961 	strbvc	r7, [r2, #-2401]	; 0x961
     98c:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
     990:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     994:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     998:	732f5050 			; <UNDEFINED> instruction: 0x732f5050
     99c:	692f6372 	stmdbvs	pc!, {r1, r4, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
     9a0:	632e7273 			; <UNDEFINED> instruction: 0x632e7273
     9a4:	454c6200 	strbmi	r6, [ip, #-512]	; 0x200
     9a8:	6f435f44 	svcvs	0x00435f44
     9ac:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     9b0:	5f5f0072 	svcpl	0x005f0072
     9b4:	5f525349 	svcpl	0x00525349
     9b8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     9bc:	43505f54 	cmpmi	r0, #84, 30	; 0x150
     9c0:	52534900 	subspl	r4, r3, #0, 18
     9c4:	5a55425f 	bpl	1551348 <__Stack_Size+0x1550f48>
     9c8:	0052455a 	subseq	r4, r2, sl, asr r5
     9cc:	776f4c62 	strbvc	r4, [pc, -r2, ror #24]!
     9d0:	74746142 	ldrbtvc	r6, [r4], #-322	; 0x142
     9d4:	43797265 	cmnmi	r9, #1342177286	; 0x50000006
     9d8:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     9dc:	74657300 	strbtvc	r7, [r5], #-768	; 0x300
     9e0:	7a7a7542 	bvc	1e9def0 <__Stack_Size+0x1e9daf0>
     9e4:	6c507265 	lfmvs	f7, 2, [r0], {101}	; 0x65
     9e8:	654c7961 	strbvs	r7, [ip, #-2401]	; 0x961
     9ec:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     9f0:	50544700 	subspl	r4, r4, r0, lsl #14
     9f4:	5f5f0052 	svcpl	0x005f0052
     9f8:	5f525349 	svcpl	0x00525349
     9fc:	00434441 	subeq	r4, r3, r1, asr #8
     a00:	694d6267 	stmdbvs	sp, {r0, r1, r2, r5, r6, r9, sp, lr}^
     a04:	6553696c 	ldrbvs	r6, [r3, #-2412]	; 0x96c
     a08:	65670063 	strbvs	r0, [r7, #-99]!	; 0x63
     a0c:	6c6f5674 	stclvs	6, cr5, [pc], #-464	; 844 <__Stack_Size+0x444>
     a10:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
     a14:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
     a18:	555f5253 	ldrbpl	r5, [pc, #-595]	; 7cd <__Stack_Size+0x3cd>
     a1c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     a20:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
     a24:	74657300 	strbtvc	r7, [r5], #-768	; 0x300
     a28:	7a7a7542 	bvc	1e9df38 <__Stack_Size+0x1e9db38>
     a2c:	61447265 	cmpvs	r4, r5, ror #4
     a30:	49006174 	stmdbmi	r0, {r2, r4, r5, r6, r8, sp, lr}
     a34:	4d5f5253 	lfmmi	f5, 2, [pc, #-332]	; 8f0 <__Stack_Size+0x4f0>
     a38:	524f544f 	subpl	r5, pc, #1325400064	; 0x4f000000
     a3c:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
     a40:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
     a44:	4b434c00 	blmi	10d3a4c <__Stack_Size+0x10d364c>
     a48:	677a0052 			; <UNDEFINED> instruction: 0x677a0052
     a4c:	61685f62 	cmnvs	r8, r2, ror #30
     a50:	6c635f6c 	stclvs	15, cr5, [r3], #-432	; 0xfffffe50
     a54:	0065736f 	rsbeq	r7, r5, pc, ror #6
     a58:	5f62677a 	svcpl	0x0062677a
     a5c:	635f7872 	cmpvs	pc, #7471104	; 0x720000
     a60:	6b636568 	blvs	18da008 <__Stack_Size+0x18d9c08>
     a64:	62677a00 	rsbvs	r7, r7, #0, 20
     a68:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     a6c:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
     a70:	00657a69 	rsbeq	r7, r5, r9, ror #20
     a74:	44447854 	strbmi	r7, [r4], #-2132	; 0x854
     a78:	00617461 	rsbeq	r7, r1, r1, ror #8
     a7c:	63526267 	cmpvs	r2, #1879048198	; 0x70000006
     a80:	63615076 	cmnvs	r1, #118	; 0x76
     a84:	0074656b 	rsbseq	r6, r4, fp, ror #10
     a88:	52525342 	subspl	r5, r2, #134217729	; 0x8000001
     a8c:	52626700 	rsbpl	r6, r2, #0, 14
     a90:	61507663 	cmpvs	r0, r3, ror #12
     a94:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
     a98:	006d754e 	rsbeq	r7, sp, lr, asr #10
     a9c:	32337576 	eorscc	r7, r3, #494927872	; 0x1d800000
     aa0:	646e5300 	strbtvs	r5, [lr], #-768	; 0x300
     aa4:	6b636150 	blvs	18d8fec <__Stack_Size+0x18d8bec>
     aa8:	63007465 	movwvs	r7, #1125	; 0x465
     aac:	6b636568 	blvs	18da054 <__Stack_Size+0x18d9c54>
     ab0:	006d7573 	rsbeq	r7, sp, r3, ror r5
     ab4:	5f62677a 	svcpl	0x0062677a
     ab8:	645f7872 	ldrbvs	r7, [pc], #-2162	; ac0 <__Stack_Size+0x6c0>
     abc:	00617461 	rsbeq	r7, r1, r1, ror #8
     ac0:	4f495047 	svcmi	0x00495047
     ac4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     ac8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     acc:	61747300 	cmnvs	r4, r0, lsl #6
     ad0:	7a006574 	bvc	1a0a8 <__Stack_Size+0x19ca8>
     ad4:	745f6267 	ldrbvc	r6, [pc], #-615	; adc <__Stack_Size+0x6dc>
     ad8:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     adc:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0x16e
     ae0:	776f6c00 	strbvc	r6, [pc, -r0, lsl #24]!
     ae4:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0x962
     ae8:	62677a00 	rsbvs	r7, r7, #0, 20
     aec:	6c61685f 	stclvs	8, cr6, [r1], #-380	; 0xfffffe84
     af0:	65706f5f 	ldrbvs	r6, [r0, #-3935]!	; 0xf5f
     af4:	7767006e 	strbvc	r0, [r7, -lr, rrx]!
     af8:	44766352 	ldrbtmi	r6, [r6], #-850	; 0x352
     afc:	00617461 	rsbeq	r7, r1, r1, ror #8
     b00:	794d7767 	stmdbvc	sp, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
     b04:	6267695a 	rsbvs	r6, r7, #1474560	; 0x168000
     b08:	44496565 	strbmi	r6, [r9], #-1381	; 0x565
     b0c:	67696800 	strbvs	r6, [r9, -r0, lsl #16]!
     b10:	74796268 	ldrbtvc	r6, [r9], #-616	; 0x268
     b14:	78520065 	ldmdavc	r2, {r0, r2, r5, r6}^
     b18:	66754244 	ldrbtvs	r4, [r5], -r4, asr #4
     b1c:	00726566 	rsbseq	r6, r2, r6, ror #10
     b20:	4f495047 	svcmi	0x00495047
     b24:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     b28:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     b2c:	53007374 	movwpl	r7, #884	; 0x374
     b30:	5a6e6163 	bpl	1b990c4 <__Stack_Size+0x1b98cc4>
     b34:	65626769 	strbvs	r6, [r2, #-1897]!	; 0x769
     b38:	50470065 	subpl	r0, r7, r5, rrx
     b3c:	535f4f49 	cmppl	pc, #292	; 0x124
     b40:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     b44:	63007374 	movwvs	r7, #884	; 0x374
     b48:	6b636568 	blvs	18da0f0 <__Stack_Size+0x18d9cf0>
     b4c:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
     b50:	677a0074 			; <UNDEFINED> instruction: 0x677a0074
     b54:	61685f62 	cmnvs	r8, r2, ror #30
     b58:	78725f6c 	ldmdavc	r2!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     b5c:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     b60:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     b64:	732f5050 			; <UNDEFINED> instruction: 0x732f5050
     b68:	7a2f6372 	bvc	bd9938 <__Stack_Size+0xbd9538>
     b6c:	65626769 	strbvs	r6, [r2, #-1897]!	; 0x769
     b70:	00632e65 	rsbeq	r2, r3, r5, ror #28
     b74:	63526267 	cmpvs	r2, #1879048198	; 0x70000006
     b78:	616c4676 	smcvs	50278	; 0xc466
     b7c:	677a0067 	ldrbvs	r0, [sl, -r7, rrx]!
     b80:	61685f62 	cmnvs	r8, r2, ror #30
     b84:	78745f6c 	ldmdavc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     b88:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     b8c:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
     b90:	73490078 	movtvc	r0, #36984	; 0x9078
     b94:	5f445852 	svcpl	0x00445852
     b98:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
     b9c:	63520079 	cmpvs	r2, #121	; 0x79
     ba0:	6d754e76 	ldclvs	14, cr4, [r5, #-472]!	; 0xfffffe28
     ba4:	62677a00 	rsbvs	r7, r7, #0, 20
     ba8:	5f78745f 	svcpl	0x0078745f
     bac:	61746164 	cmnvs	r4, r4, ror #2
     bb0:	61507000 	cmpvs	r0, r0
     bb4:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
     bb8:	41535500 	cmpmi	r3, r0, lsl #10
     bbc:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     bc0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     bc4:	61727567 	cmnvs	r2, r7, ror #10
     bc8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     bcc:	75616200 	strbvc	r6, [r1, #-512]!	; 0x200
     bd0:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
     bd4:	756e0065 	strbvc	r0, [lr, #-101]!	; 0x65
     bd8:	6361506d 	cmnvs	r1, #109	; 0x6d
     bdc:	0074656b 	rsbseq	r6, r4, fp, ror #10
     be0:	33374d43 	teqcc	r7, #4288	; 0x10c0
     be4:	50415f30 	subpl	r5, r1, r0, lsr pc
     be8:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     bec:	677a2f63 	ldrbvs	r2, [sl, -r3, ror #30]!
     bf0:	61685f62 	cmnvs	r8, r2, ror #30
     bf4:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     bf8:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     bfc:	72543144 	subsvc	r3, r4, #68, 2
     c00:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!	; 0xfffffe7c
     c04:	69747469 	ldmdbvs	r4!, {r0, r3, r5, r6, sl, ip, sp, lr}^
     c08:	6700676e 	strvs	r6, [r0, -lr, ror #14]
     c0c:	44785462 	ldrbtmi	r5, [r8], #-1122	; 0x462
     c10:	66754230 			; <UNDEFINED> instruction: 0x66754230
     c14:	57726566 	ldrbpl	r6, [r2, -r6, ror #10]!
     c18:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     c1c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     c20:	00726574 	rsbseq	r6, r2, r4, ror r5
     c24:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     c28:	75423144 	strbvc	r3, [r2, #-324]	; 0x144
     c2c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     c30:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
     c34:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     c38:	00726574 	rsbseq	r6, r2, r4, ror r5
     c3c:	54706267 	ldrbtpl	r6, [r0], #-615	; 0x267
     c40:	746e4978 	strbtvc	r4, [lr], #-2424	; 0x978
     c44:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
     c48:	75427470 	strbvc	r7, [r2, #-1136]	; 0x470
     c4c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     c50:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
     c54:	5345525f 	movtpl	r5, #21087	; 0x525f
     c58:	46005445 	strmi	r5, [r0], -r5, asr #8
     c5c:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
     c60:	616e6f69 	cmnvs	lr, r9, ror #30
     c64:	6174536c 	cmnvs	r4, ip, ror #6
     c68:	67006574 	smlsdxvs	r0, r4, r5, r6
     c6c:	61507062 	cmpvs	r0, r2, rrx
     c70:	656d6172 	strbvs	r6, [sp, #-370]!	; 0x172
     c74:	52726574 	rsbspl	r6, r2, #116, 10	; 0x1d000000
     c78:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xe61
     c7c:	65546c00 	ldrbvs	r6, [r4, #-3072]	; 0xc00
     c80:	6700706d 	strvs	r7, [r0, -sp, rrx]
     c84:	44785262 	ldrbtmi	r5, [r8], #-610	; 0x262
     c88:	66754230 			; <UNDEFINED> instruction: 0x66754230
     c8c:	57726566 	ldrbpl	r6, [r2, -r6, ror #10]!
     c90:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     c94:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     c98:	00726574 	rsbseq	r6, r2, r4, ror r5
     c9c:	6e496267 	cdpvs	2, 4, cr6, cr9, cr7, {3}
     ca0:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
     ca4:	6f697463 	svcvs	0x00697463
     ca8:	564e006e 	strbpl	r0, [lr], -lr, rrx
     cac:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
     cb0:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
     cb4:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
     cb8:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
     cbc:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
     cc0:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
     cc4:	6f727245 	svcvs	0x00727245
     cc8:	54770072 	ldrbtpl	r0, [r7], #-114	; 0x72
     ccc:	00706d65 	rsbseq	r6, r0, r5, ror #26
     cd0:	61506267 	cmpvs	r0, r7, ror #4
     cd4:	656d6172 	strbvs	r6, [sp, #-370]!	; 0x172
     cd8:	4c726574 	cfldr64mi	mvdx6, [r2], #-464	; 0xfffffe30
     cdc:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     ce0:	57620068 	strbpl	r0, [r2, -r8, rrx]!
     ce4:	43746961 	cmnmi	r4, #1589248	; 0x184000
     ce8:	6b636568 	blvs	18da290 <__Stack_Size+0x18d9e90>
     cec:	006d7553 	rsbeq	r7, sp, r3, asr r5
     cf0:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     cf4:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     cf8:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     cfc:	50657469 	rsbpl	r7, r5, r9, ror #8
     d00:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     d04:	67007265 	strvs	r7, [r0, -r5, ror #4]
     d08:	44454c62 	strbmi	r4, [r5], #-3170	; 0xc62
     d0c:	42657945 	rsbmi	r7, r5, #1130496	; 0x114000
     d10:	65447500 	strbvs	r7, [r4, #-1280]	; 0x500
     d14:	0079616c 	rsbseq	r6, r9, ip, ror #2
     d18:	454c6267 	strbmi	r6, [ip, #-615]	; 0x267
     d1c:	65794544 	ldrbvs	r4, [r9, #-1348]!	; 0x544
     d20:	62670047 	rsbvs	r0, r7, #71	; 0x47
     d24:	30447854 	subcc	r7, r4, r4, asr r8
     d28:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     d2c:	65527265 	ldrbvs	r7, [r2, #-613]	; 0x265
     d30:	6f506461 	svcvs	0x00506461
     d34:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     d38:	74730072 	ldrbtvc	r0, [r3], #-114	; 0x72
     d3c:	50747261 	rsbspl	r7, r4, r1, ror #4
     d40:	44785443 	ldrbtmi	r5, [r8], #-1091	; 0x443
     d44:	00617461 	rsbeq	r7, r1, r1, ror #8
     d48:	454c6267 	strbmi	r6, [ip, #-615]	; 0x267
     d4c:	65794544 	ldrbvs	r4, [r9, #-1348]!	; 0x544
     d50:	62670052 	rsbvs	r0, r7, #82	; 0x52
     d54:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     d58:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
     d5c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     d60:	74655200 	strbtvc	r5, [r5], #-512	; 0x200
     d64:	506e7275 	rsbpl	r7, lr, r5, ror r2
     d68:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
     d6c:	46770074 			; <UNDEFINED> instruction: 0x46770074
     d70:	64657869 	strbtvs	r7, [r5], #-2153	; 0x869
     d74:	61746144 	cmnvs	r4, r4, asr #2
     d78:	70626700 	rsbvc	r6, r2, r0, lsl #14
     d7c:	61746144 	cmnvs	r4, r4, asr #2
     d80:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
     d84:	41535500 	cmpmi	r3, r0, lsl #10
     d88:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     d8c:	44646e65 	strbtmi	r6, [r4], #-3685	; 0xe65
     d90:	00617461 	rsbeq	r7, r1, r1, ror #8
     d94:	54706267 	ldrbtpl	r6, [r0], #-615	; 0x267
     d98:	42304478 	eorsmi	r4, r0, #120, 8	; 0x78000000
     d9c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     da0:	72500072 	subsvc	r0, r0, #114	; 0x72
     da4:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
     da8:	74664173 	strbtvc	r4, [r6], #-371	; 0x173
     dac:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     db0:	6e697469 	cdpvs	4, 6, cr7, cr9, cr9, {3}
     db4:	62670067 	rsbvs	r0, r7, #103	; 0x67
     db8:	5044454c 	subpl	r4, r4, ip, asr #10
     dbc:	67006d77 	smlsdxvs	r0, r7, sp, r6
     dc0:	44454c62 	strbmi	r4, [r5], #-3170	; 0xc62
     dc4:	64616548 	strbtvs	r6, [r1], #-1352	; 0x548
     dc8:	62670042 	rsbvs	r0, r7, #66	; 0x42
     dcc:	4844454c 	stmdami	r4, {r2, r3, r6, r8, sl, lr}^
     dd0:	47646165 	strbmi	r6, [r4, -r5, ror #2]!
     dd4:	4c626700 	stclmi	7, cr6, [r2], #-0
     dd8:	65484445 	strbvs	r4, [r8, #-1093]	; 0x445
     ddc:	00526461 	subseq	r6, r2, r1, ror #8
     de0:	6d6f4362 	stclvs	3, cr4, [pc, #-392]!	; c60 <__Stack_Size+0x860>
     de4:	61696c70 	smcvs	38592	; 0x96c0
     de8:	4665636e 	strbtmi	r6, [r5], -lr, ror #6
     dec:	0067616c 	rsbeq	r6, r7, ip, ror #2
     df0:	78694662 	stmdavc	r9!, {r1, r5, r6, r9, sl, lr}^
     df4:	61446465 	cmpvs	r4, r5, ror #8
     df8:	67006174 	smlsdxvs	r0, r4, r1, r6
     dfc:	61507062 	cmpvs	r0, r2, rrx
     e00:	656d6172 	strbvs	r6, [sp, #-370]!	; 0x172
     e04:	00726574 	rsbseq	r6, r2, r4, ror r5
     e08:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     e0c:	42314478 	eorsmi	r4, r1, #120, 8	; 0x78000000
     e10:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     e14:	54620072 	strbtpl	r0, [r2], #-114	; 0x72
     e18:	654c706d 	strbvs	r7, [ip, #-109]	; 0x6d
     e1c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     e20:	53494400 	movtpl	r4, #37888	; 0x9400
     e24:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
     e28:	52626700 	rsbpl	r6, r2, #0, 14
     e2c:	66754278 			; <UNDEFINED> instruction: 0x66754278
     e30:	57726566 	ldrbpl	r6, [r2, -r6, ror #10]!
     e34:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     e38:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     e3c:	00726574 	rsbseq	r6, r2, r4, ror r5
     e40:	69615762 	stmdbvs	r1!, {r1, r5, r6, r8, r9, sl, ip, lr}^
     e44:	736e4974 	cmnvc	lr, #116, 18	; 0x1d0000
     e48:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     e4c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     e50:	69725700 	ldmdbvs	r2!, {r8, r9, sl, ip, lr}^
     e54:	6f436574 	svcvs	0x00436574
     e58:	6f72746e 	svcvs	0x0072746e
     e5c:	6261546c 	rsbvs	r5, r1, #108, 8	; 0x6c000000
     e60:	6200656c 	andvs	r6, r0, #108, 10	; 0x1b000000
     e64:	75746552 	ldrbvc	r6, [r4, #-1362]!	; 0x552
     e68:	62006e72 	andvs	r6, r0, #1824	; 0x720
     e6c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     e70:	00726574 	rsbseq	r6, r2, r4, ror r5
     e74:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     e78:	72543044 	subsvc	r3, r4, #68	; 0x44
     e7c:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!	; 0xfffffe7c
     e80:	69747469 	ldmdbvs	r4!, {r0, r3, r5, r6, sl, ip, sp, lr}^
     e84:	6700676e 	strvs	r6, [r0, -lr, ror #14]
     e88:	746e4962 	strbtvc	r4, [lr], #-2402	; 0x962
     e8c:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
     e90:	68437470 	stmdavs	r3, {r4, r5, r6, sl, ip, sp, lr}^
     e94:	456b6365 	strbmi	r6, [fp, #-869]!	; 0x365
     e98:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     e9c:	6f436200 	svcvs	0x00436200
     ea0:	30746e75 	rsbscc	r6, r4, r5, ror lr
     ea4:	00666678 	rsbeq	r6, r6, r8, ror r6
     ea8:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     eac:	67004449 	strvs	r4, [r0, -r9, asr #8]
     eb0:	78527062 	ldmdavc	r2, {r1, r5, r6, ip, sp, lr}^
     eb4:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
     eb8:	70757272 	rsbsvc	r7, r5, r2, ror r2
     ebc:	66754274 			; <UNDEFINED> instruction: 0x66754274
     ec0:	00726566 	rsbseq	r6, r2, r6, ror #10
     ec4:	65526267 	ldrbvs	r6, [r2, #-615]	; 0x267
     ec8:	72615067 	rsbvc	r5, r1, #103	; 0x67
     ecc:	74656d61 	strbtvc	r6, [r5], #-3425	; 0xd61
     ed0:	654c7265 	strbvs	r7, [ip, #-613]	; 0x265
     ed4:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     ed8:	68436200 	stmdavs	r3, {r9, sp, lr}^
     edc:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     ee0:	62006d75 	andvs	r6, r0, #7488	; 0x1d40
     ee4:	41646e45 	cmnmi	r4, r5, asr #28
     ee8:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     eec:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
     ef0:	74696157 	strbtvc	r6, [r9], #-343	; 0x157
     ef4:	61726150 	cmnvs	r2, r0, asr r1
     ef8:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
     efc:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
     f00:	00687467 	rsbeq	r7, r8, r7, ror #8
     f04:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     f08:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     f0c:	65527265 	ldrbvs	r7, [r2, #-613]	; 0x265
     f10:	6f506461 	svcvs	0x00506461
     f14:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     f18:	50470072 	subpl	r0, r7, r2, ror r0
     f1c:	525f4f49 	subspl	r4, pc, #292	; 0x124
     f20:	4f646165 	svcmi	0x00646165
     f24:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
     f28:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
     f2c:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
     f30:	52626700 	rsbpl	r6, r2, #0, 14
     f34:	64416765 	strbvs	r6, [r1], #-1893	; 0x765
     f38:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     f3c:	6e650073 	mcrvs	0, 3, r0, cr5, cr3, {3}
     f40:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     f44:	464c5844 	strbmi	r5, [ip], -r4, asr #16
     f48:	6177726f 	cmnvs	r7, pc, ror #4
     f4c:	6e696472 	mcrvs	4, 3, r6, cr9, cr2, {3}
     f50:	62670067 	rsbvs	r0, r7, #103	; 0x67
     f54:	67655270 			; <UNDEFINED> instruction: 0x67655270
     f58:	61726150 	cmnvs	r2, r0, asr r1
     f5c:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
     f60:	62670072 	rsbvs	r0, r7, #114	; 0x72
     f64:	31447852 	cmpcc	r4, r2, asr r8
     f68:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     f6c:	65527265 	ldrbvs	r7, [r2, #-613]	; 0x265
     f70:	6f506461 	svcvs	0x00506461
     f74:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     f78:	57620072 			; <UNDEFINED> instruction: 0x57620072
     f7c:	52746961 	rsbspl	r6, r4, #1589248	; 0x184000
     f80:	00444978 	subeq	r4, r4, r8, ror r9
     f84:	5f746942 	svcpl	0x00746942
     f88:	00544553 	subseq	r4, r4, r3, asr r5
     f8c:	505f5852 	subspl	r5, pc, r2, asr r8	; <UNPREDICTABLE>
     f90:	454b4341 	strbmi	r4, [fp, #-833]	; 0x341
     f94:	49545f54 	ldmdbmi	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     f98:	554f454d 	strbpl	r4, [pc, #-1357]	; a53 <__Stack_Size+0x653>
     f9c:	50620054 	rsbpl	r0, r2, r4, asr r0
     fa0:	49766572 	ldmdbmi	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     fa4:	72570044 	subsvc	r0, r7, #68	; 0x44
     fa8:	43657469 	cmnmi	r5, #1761607680	; 0x69000000
     fac:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     fb0:	61546c6f 	cmpvs	r4, pc, ror #24
     fb4:	52656c62 	rsbpl	r6, r5, #25088	; 0x6200
     fb8:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xe61
     fbc:	63656843 	cmnvs	r5, #4390912	; 0x430000
     fc0:	4362006b 	cmnmi	r2, #107	; 0x6b
     fc4:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     fc8:	62670030 	rsbvs	r0, r7, #48	; 0x30
     fcc:	506c7844 	rsbpl	r7, ip, r4, asr #16
     fd0:	55007277 	strpl	r7, [r0, #-631]	; 0x277
     fd4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     fd8:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     fdc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     fe0:	62670067 	rsbvs	r0, r7, #103	; 0x67
     fe4:	44785270 	ldrbtmi	r5, [r8], #-624	; 0x270
     fe8:	66754230 			; <UNDEFINED> instruction: 0x66754230
     fec:	00726566 	rsbseq	r6, r2, r6, ror #10
     ff0:	33374d43 	teqcc	r7, #4288	; 0x10c0
     ff4:	50415f30 	subpl	r5, r1, r0, lsr pc
     ff8:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     ffc:	4d432f63 	stclmi	15, cr2, [r3, #-396]	; 0xfffffe74
    1000:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
    1004:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; e90 <__Stack_Size+0xa90>
    1008:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    100c:	78547062 	ldmdavc	r4, {r1, r5, r6, ip, sp, lr}^
    1010:	75423144 	strbvc	r3, [r2, #-324]	; 0x144
    1014:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1018:	504b4200 	subpl	r4, fp, r0, lsl #4
    101c:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1020:	61426574 	hvcvs	9812	; 0x2654
    1024:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1028:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
    102c:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    1030:	54626700 	strbtpl	r6, [r2], #-1792	; 0x700
    1034:	42314478 	eorsmi	r4, r1, #120, 8	; 0x78000000
    1038:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    103c:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
    1040:	6f506574 	svcvs	0x00506574
    1044:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    1048:	62670072 	rsbvs	r0, r7, #114	; 0x72
    104c:	75427852 	strbvc	r7, [r2, #-2130]	; 0x852
    1050:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1054:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1058:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    105c:	00726574 	rsbseq	r6, r2, r4, ror r5
    1060:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
    1064:	75423044 	strbvc	r3, [r2, #-68]	; 0x44
    1068:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    106c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1070:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    1074:	00726574 	rsbseq	r6, r2, r4, ror r5
    1078:	69615762 	stmdbvs	r1!, {r1, r5, r6, r8, r9, sl, ip, lr}^
    107c:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    1080:	00687467 	rsbeq	r7, r8, r7, ror #8
    1084:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
    1088:	75423144 	strbvc	r3, [r2, #-324]	; 0x144
    108c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1090:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1094:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    1098:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    109c:	654c6200 	strbvs	r6, [ip, #-512]	; 0x200
    10a0:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    10a4:	5f585200 	svcpl	0x00585200
    10a8:	4b434150 	blmi	10d15f0 <__Stack_Size+0x10d11f0>
    10ac:	535f5445 	cmppl	pc, #1157627904	; 0x45000000
    10b0:	54524154 	ldrbpl	r4, [r2], #-340	; 0x154
    10b4:	74657200 	strbtvc	r7, [r5], #-512	; 0x200
    10b8:	006c6176 	rsbeq	r6, ip, r6, ror r1
    10bc:	33374d43 	teqcc	r7, #4288	; 0x10c0
    10c0:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    10c4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    10c8:	7475622f 	ldrbtvc	r6, [r5], #-559	; 0x22f
    10cc:	2e6e6f74 	mcrcs	15, 3, r6, cr14, cr4, {3}
    10d0:	50470063 	subpl	r0, r7, r3, rrx
    10d4:	525f4f49 	subspl	r4, pc, #292	; 0x124
    10d8:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    10dc:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    10e0:	61746144 	cmnvs	r4, r4, asr #2
    10e4:	00746942 	rsbseq	r6, r4, r2, asr #18
    10e8:	5f44454c 	svcpl	0x0044454c
    10ec:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    10f0:	44454c00 	strbmi	r4, [r5], #-3072	; 0xc00
    10f4:	4247525f 	submi	r5, r7, #-268435451	; 0xf0000005
    10f8:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    10fc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1100:	454c0065 	strbmi	r0, [ip, #-101]	; 0x65
    1104:	65475f44 	strbvs	r5, [r7, #-3908]	; 0xf44
    1108:	61745374 	cmnvs	r4, r4, ror r3
    110c:	4c006574 	cfstr32mi	mvfx6, [r0], {116}	; 0x74
    1110:	525f4445 	subspl	r4, pc, #1157627904	; 0x45000000
    1114:	475f4247 	ldrbmi	r4, [pc, -r7, asr #4]
    1118:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    111c:	00657461 	rsbeq	r7, r5, r1, ror #8
    1120:	33374d43 	teqcc	r7, #4288	; 0x10c0
    1124:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    1128:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    112c:	64656c2f 	strbtvs	r6, [r5], #-3119	; 0xc2f
    1130:	4e00632e 	cdpmi	3, 0, cr6, cr0, cr14, {1}
    1134:	74537765 	ldrbvc	r7, [r3], #-1893	; 0x765
    1138:	00657461 	rsbeq	r7, r5, r1, ror #8
    113c:	4f495047 	svcmi	0x00495047
    1140:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 1148 <__Stack_Size+0xd48>
    1144:	754f5f65 	strbvc	r5, [pc, #-3941]	; 1e7 <_Minimum_Stack_Size+0xe7>
    1148:	50505f74 	subspl	r5, r0, r4, ror pc
    114c:	52524500 	subspl	r4, r2, #0, 10
    1150:	5200524f 	andpl	r5, r0, #-268435452	; 0xf0000004
    1154:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1158:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    115c:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1160:	00676966 	rsbeq	r6, r7, r6, ror #18
    1164:	31525153 	cmpcc	r2, r3, asr r1
    1168:	52515300 	subspl	r5, r1, #0, 6
    116c:	51530032 	cmppl	r3, r2, lsr r0
    1170:	55003352 	strpl	r3, [r0, #-850]	; 0x352
    1174:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1178:	646d435f 	strbtvs	r4, [sp], #-863	; 0x35f
    117c:	43435200 	movtmi	r5, #12800	; 0x3200
    1180:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1184:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1188:	5f4d4954 	svcpl	0x004d4954
    118c:	5034434f 	eorspl	r4, r4, pc, asr #6
    1190:	6f6c6572 	svcvs	0x006c6572
    1194:	6f436461 	svcvs	0x00436461
    1198:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    119c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    11a0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    11a4:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    11a8:	54007265 	strpl	r7, [r0], #-613	; 0x265
    11ac:	4f5f4d49 	svcmi	0x005f4d49
    11b0:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    11b4:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    11b8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    11bc:	5f4d4954 	svcpl	0x004d4954
    11c0:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    11c4:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    11c8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    11cc:	50470066 	subpl	r0, r7, r6, rrx
    11d0:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 10b4 <__Stack_Size+0xcb4>
    11d4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    11d8:	5f4d4954 	svcpl	0x004d4954
    11dc:	6f50434f 	svcvs	0x0050434f
    11e0:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    11e4:	47007974 	smlsdxmi	r0, r4, r9, r7
    11e8:	5f4f4950 	svcpl	0x004f4950
    11ec:	006e6950 	rsbeq	r6, lr, r0, asr r9
    11f0:	5f495053 	svcpl	0x00495053
    11f4:	0053534e 	subseq	r5, r3, lr, asr #6
    11f8:	5f434441 	svcpl	0x00434441
    11fc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1200:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    1204:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
    1208:	61420065 	cmpvs	r2, r5, rrx
    120c:	61726475 	cmnvs	r2, r5, ror r4
    1210:	445f6574 	ldrbmi	r6, [pc], #-1396	; 1218 <__Stack_Size+0xe18>
    1214:	53004c58 	movwpl	r4, #3160	; 0xc58
    1218:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    121c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1220:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1224:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    1228:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
    122c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1230:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1234:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
    1238:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    123c:	72724500 	rsbsvc	r4, r2, #0, 10
    1240:	7453726f 	ldrbvc	r7, [r3], #-623	; 0x26f
    1244:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1248:	43585200 	cmpmi	r8, #0, 4
    124c:	00524352 	subseq	r4, r2, r2, asr r3
    1250:	5f495053 	svcpl	0x00495053
    1254:	50435243 	subpl	r5, r3, r3, asr #4
    1258:	6e796c6f 	cdpvs	12, 7, cr6, cr9, cr15, {3}
    125c:	61696d6f 	cmnvs	r9, pc, ror #26
    1260:	4352006c 	cmpmi	r2, #108	; 0x6c
    1264:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1268:	6e6f434c 	cdpvs	3, 6, cr4, cr15, cr12, {2}
    126c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1270:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1274:	6f575f54 	svcvs	0x00575f54
    1278:	654c6472 	strbvs	r6, [ip, #-1138]	; 0x472
    127c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1280:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1284:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1288:	6d65526e 	sfmvs	f5, 2, [r5, #-440]!	; 0xfffffe48
    128c:	6f437061 	svcvs	0x00437061
    1290:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1294:	41535500 	cmpmi	r3, r0, lsl #10
    1298:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    129c:	42706f74 	rsbsmi	r6, r0, #116, 30	; 0x1d0
    12a0:	00737469 	rsbseq	r7, r3, r9, ror #8
    12a4:	5f495053 	svcpl	0x00495053
    12a8:	73726946 	cmnvc	r2, #1146880	; 0x118000
    12ac:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    12b0:	414c4600 	cmpmi	ip, r0, lsl #12
    12b4:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    12b8:	65666572 	strbvs	r6, [r6, #-1394]!	; 0x572
    12bc:	42686374 	rsbmi	r6, r8, #116, 6	; 0xd0000001
    12c0:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    12c4:	646d4372 	strbtvs	r4, [sp], #-882	; 0x372
    12c8:	75614200 	strbvc	r4, [r1, #-512]!	; 0x200
    12cc:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
    12d0:	495a5f65 	ldmdbmi	sl, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    12d4:	45454247 	strbmi	r4, [r5, #-583]	; 0x247
    12d8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    12dc:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    12e0:	53656c64 	cmnpl	r5, #100, 24	; 0x6400
    12e4:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    12e8:	73795300 	cmnvc	r9, #0, 6
    12ec:	6b636954 	blvs	18db844 <__Stack_Size+0x18db444>
    12f0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    12f4:	6f6c6552 	svcvs	0x006c6552
    12f8:	47006461 	strmi	r6, [r0, -r1, ror #8]
    12fc:	5f4f4950 	svcpl	0x004f4950
    1300:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1304:	43435200 	movtmi	r5, #12800	; 0x3200
    1308:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    130c:	6f43324b 	svcvs	0x0043324b
    1310:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1314:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1318:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    131c:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    1320:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
    1324:	43006572 	movwmi	r6, #1394	; 0x572
    1328:	5f315243 	svcpl	0x00315243
    132c:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1330:	4f495047 	svcmi	0x00495047
    1334:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
    1338:	325f6465 	subscc	r6, pc, #1694498816	; 0x65000000
    133c:	007a484d 	rsbseq	r4, sl, sp, asr #16
    1340:	5f434441 	svcpl	0x00434441
    1344:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1348:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    134c:	00666544 	rsbeq	r6, r6, r4, asr #10
    1350:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
    1354:	65746152 	ldrbvs	r6, [r4, #-338]!	; 0x152
    1358:	4344415f 	movtmi	r4, #16735	; 0x415f
    135c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1360:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
    1364:	55006573 	strpl	r6, [r0, #-1395]	; 0x573
    1368:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    136c:	7561425f 	strbvc	r4, [r1, #-607]!	; 0x25f
    1370:	74615264 	strbtvc	r5, [r1], #-612	; 0x264
    1374:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1378:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    137c:	446b636f 	strbtmi	r6, [fp], #-879	; 0x36f
    1380:	73697669 	cmnvc	r9, #110100480	; 0x6900000
    1384:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1388:	33374d43 	teqcc	r7, #4288	; 0x10c0
    138c:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    1390:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1394:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    1398:	5f6d6574 	svcpl	0x006d6574
    139c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    13a0:	5300632e 	movwpl	r6, #814	; 0x32e
    13a4:	445f4950 	ldrbmi	r4, [pc], #-2384	; 13ac <__Stack_Size+0xfac>
    13a8:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
    13ac:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    13b0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    13b4:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    13b8:	53747570 	cmnpl	r4, #112, 10	; 0x1c000000
    13bc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    13c0:	43434100 	movtmi	r4, #12544	; 0x3100
    13c4:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    13c8:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    13cc:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    13d0:	4e006e6f 	cdpmi	14, 0, cr6, cr0, cr15, {3}
    13d4:	5f434956 	svcpl	0x00434956
    13d8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    13dc:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    13e0:	00666544 	rsbeq	r6, r6, r4, asr #10
    13e4:	5f434441 	svcpl	0x00434441
    13e8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    13ec:	4f495047 	svcmi	0x00495047
    13f0:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
    13f4:	315f6465 	cmpcc	pc, r5, ror #8
    13f8:	7a484d30 	bvc	12148c0 <__Stack_Size+0x12144c0>
    13fc:	7a754200 	bvc	1d51c04 <__Stack_Size+0x1d51804>
    1400:	5f72657a 	svcpl	0x0072657a
    1404:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1408:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    140c:	6f697461 	svcvs	0x00697461
    1410:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
    1414:	63535f43 	cmpvs	r3, #268	; 0x10c
    1418:	6f436e61 	svcvs	0x00436e61
    141c:	6f4d766e 	svcvs	0x004d766e
    1420:	41006564 	tstmi	r0, r4, ror #10
    1424:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1428:	0074696e 	rsbseq	r6, r4, lr, ror #18
    142c:	5f434441 	svcpl	0x00434441
    1430:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xf53
    1434:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
    1438:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    143c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1440:	646d4376 	strbtvs	r4, [sp], #-886	; 0x376
    1444:	52575000 	subspl	r5, r7, #0
    1448:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    144c:	4170756b 	cmnmi	r0, fp, ror #10
    1450:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1454:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
    1458:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    145c:	6f4d5f4f 	svcvs	0x004d5f4f
    1460:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    1464:	47004450 	smlsdmi	r0, r0, r4, r4
    1468:	5f4f4950 	svcpl	0x004f4950
    146c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1470:	5550495f 	ldrbpl	r4, [r0, #-2399]	; 0x95f
    1474:	41535500 	cmpmi	r3, r0, lsl #10
    1478:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    147c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1480:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1484:	50470074 	subpl	r0, r7, r4, ror r0
    1488:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 136c <__Stack_Size+0xf6c>
    148c:	5f65646f 	svcpl	0x0065646f
    1490:	5f74754f 	svcpl	0x0074754f
    1494:	4e00444f 	cdpmi	4, 0, cr4, cr0, cr15, {2}
    1498:	5f434956 	svcpl	0x00434956
    149c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    14a0:	6e6e6168 	powvsez	f6, f6, #0.0
    14a4:	6d436c65 	stclvs	12, cr6, [r3, #-404]	; 0xfffffe6c
    14a8:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    14ac:	5f485341 	svcpl	0x00485341
    14b0:	6f6c6e55 	svcvs	0x006c6e55
    14b4:	54006b63 	strpl	r6, [r0], #-2915	; 0xb63
    14b8:	43524358 	cmpmi	r2, #88, 6	; 0x60000001
    14bc:	49540052 	ldmdbmi	r4, {r1, r4, r6}^
    14c0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    14c4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    14c8:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    14cc:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
    14d0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    14d4:	65525f4d 	ldrbvs	r5, [r2, #-3917]	; 0xf4d
    14d8:	69746570 	ldmdbvs	r4!, {r4, r5, r6, r8, sl, sp, lr}^
    14dc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14e0:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    14e4:	00726574 	rsbseq	r6, r2, r4, ror r5
    14e8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    14ec:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    14f0:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    14f4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    14f8:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    14fc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1500:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 13d0 <__Stack_Size+0xfd0>
    1504:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    1508:	53550079 	cmppl	r5, #121	; 0x79
    150c:	5f545241 	svcpl	0x00545241
    1510:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1514:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    1518:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
    151c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1520:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1524:	6142656d 	cmpvs	r2, sp, ror #10
    1528:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    152c:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    1530:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
    1534:	5f657461 	svcpl	0x00657461
    1538:	53004350 	movwpl	r4, #848	; 0x350
    153c:	45434355 	strbmi	r4, [r3, #-853]	; 0x355
    1540:	41005353 	tstmi	r0, r3, asr r3
    1544:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    1548:	69746e6f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    154c:	756f756e 	strbvc	r7, [pc, #-1390]!	; fe6 <__Stack_Size+0xbe6>
    1550:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
    1554:	646f4d76 	strbtvs	r4, [pc], #-3446	; 155c <__Stack_Size+0x115c>
    1558:	564e0065 	strbpl	r0, [lr], -r5, rrx
    155c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1560:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    1564:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1568:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    156c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1570:	646d435f 	strbtvs	r4, [sp], #-863	; 0x35f
    1574:	43435200 	movtmi	r5, #12800	; 0x3200
    1578:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    157c:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1580:	43687069 	cmnmi	r8, #105	; 0x69
    1584:	6b636f6c 	blvs	18dd33c <__Stack_Size+0x18dcf3c>
    1588:	00646d43 	rsbeq	r6, r4, r3, asr #26
    158c:	5f434441 	svcpl	0x00434441
    1590:	4f72624e 	svcmi	0x0072624e
    1594:	61684366 	cmnvs	r8, r6, ror #6
    1598:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    159c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    15a0:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xf43
    15a4:	63655674 	cmnvs	r5, #116, 12	; 0x7400000
    15a8:	54726f74 	ldrbtpl	r6, [r2], #-3956	; 0xf74
    15ac:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    15b0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    15b4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 15bc <__Stack_Size+0x11bc>
    15b8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    15bc:	6f435f4d 	svcvs	0x00435f4d
    15c0:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    15c4:	646f4d72 	strbtvs	r4, [pc], #-3442	; 15cc <__Stack_Size+0x11cc>
    15c8:	53550065 	cmppl	r5, #101	; 0x65
    15cc:	5f545241 	svcpl	0x00545241
    15d0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    15d4:	72794700 	rsbsvc	r4, r9, #0, 14
    15d8:	6f435f6f 	svcvs	0x00435f6f
    15dc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    15e0:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    15e4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    15e8:	4f495047 	svcmi	0x00495047
    15ec:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    15f0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    15f4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    15f8:	5f434441 	svcpl	0x00434441
    15fc:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    1600:	6c614374 	stclvs	3, cr4, [r1], #-464	; 0xfffffe30
    1604:	61726269 	cmnvs	r2, r9, ror #4
    1608:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    160c:	52434300 	subpl	r4, r3, #0, 6
    1610:	61565f33 	cmpvs	r6, r3, lsr pc
    1614:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    1618:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    161c:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    1620:	44410074 	strbmi	r0, [r1], #-116	; 0x74
    1624:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1628:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    162c:	53550066 	cmppl	r5, #102	; 0x66
    1630:	5f545241 	svcpl	0x00545241
    1634:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
    1638:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
    163c:	776f6c46 	strbvc	r6, [pc, -r6, asr #24]!
    1640:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    1644:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    1648:	5f434441 	svcpl	0x00434441
    164c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1650:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1654:	6f697461 	svcvs	0x00697461
    1658:	5053006e 	subspl	r0, r3, lr, rrx
    165c:	50435f49 	subpl	r5, r3, r9, asr #30
    1660:	53004148 	movwpl	r4, #328	; 0x148
    1664:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1668:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    166c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1670:	61727567 	cmnvs	r2, r7, ror #10
    1674:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1678:	43435200 	movtmi	r5, #12800	; 0x3200
    167c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1680:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1684:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1688:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    168c:	4f5f4d49 	svcmi	0x005f4d49
    1690:	64494e43 	strbvs	r4, [r9], #-3651	; 0xe43
    1694:	7453656c 	ldrbvc	r6, [r3], #-1388	; 0x56c
    1698:	00657461 	rsbeq	r7, r5, r1, ror #8
    169c:	5f434441 	svcpl	0x00434441
    16a0:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    16a4:	6c614374 	stclvs	3, cr4, [r1], #-464	; 0xfffffe30
    16a8:	61726269 	cmnvs	r2, r9, ror #4
    16ac:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    16b0:	43435200 	movtmi	r5, #12800	; 0x3200
    16b4:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0x85f
    16b8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16bc:	41006769 	tstmi	r0, r9, ror #14
    16c0:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
    16c4:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    16c8:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    16cc:	50470074 	subpl	r0, r7, r4, ror r0
    16d0:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    16d4:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    16d8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    16dc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    16e0:	51534a00 	cmppl	r3, r0, lsl #20
    16e4:	43520052 	cmpmi	r2, #82	; 0x52
    16e8:	43485f43 	movtmi	r5, #36675	; 0x8f43
    16ec:	6f434b4c 	svcvs	0x00434b4c
    16f0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16f4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    16f8:	7561425f 	strbvc	r4, [r1, #-607]!	; 0x25f
    16fc:	74615264 	strbtvc	r5, [r1], #-612	; 0x264
    1700:	65725065 	ldrbvs	r5, [r2, #-101]!	; 0x65
    1704:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    1708:	4e007265 	cdpmi	2, 0, cr7, cr0, cr5, {3}
    170c:	5f434956 	svcpl	0x00434956
    1710:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1714:	6e6e6168 	powvsez	f6, f6, #0.0
    1718:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    171c:	505f4d49 	subspl	r4, pc, r9, asr #26
    1720:	6f697265 	svcvs	0x00697265
    1724:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    1728:	54495f43 	strbpl	r5, [r9], #-3907	; 0xf43
    172c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1730:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1734:	505f4343 	subspl	r4, pc, r3, asr #6
    1738:	314b4c43 	cmpcc	fp, r3, asr #24
    173c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1740:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    1744:	5f434956 	svcpl	0x00434956
    1748:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    174c:	535f5f00 	cmppl	pc, #0, 30
    1750:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1754:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1758:	5053004b 	subspl	r0, r3, fp, asr #32
    175c:	6f435f49 	svcvs	0x00435f49
    1760:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1764:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    1768:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    176c:	4f495047 	svcmi	0x00495047
    1770:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 1778 <__Stack_Size+0x1378>
    1774:	46415f65 	strbmi	r5, [r1], -r5, ror #30
    1778:	00444f5f 	subeq	r4, r4, pc, asr pc
    177c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1780:	6f435f72 	svcvs	0x00435f72
    1784:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1788:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    178c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1790:	52504d53 	subspl	r4, r0, #5312	; 0x14c0
    1794:	4d530031 	ldclmi	0, cr0, [r3, #-196]	; 0xffffff3c
    1798:	00325250 	eorseq	r5, r2, r0, asr r2
    179c:	50533249 	subspl	r3, r3, r9, asr #4
    17a0:	44410052 	strbmi	r0, [r1], #-82	; 0x52
    17a4:	6f4d5f43 	svcvs	0x004d5f43
    17a8:	46006564 	strmi	r6, [r0], -r4, ror #10
    17ac:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    17b0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    17b4:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0x14c
    17b8:	0079636e 	rsbseq	r6, r9, lr, ror #6
    17bc:	5f434441 	svcpl	0x00434441
    17c0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    17c4:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    17c8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    17cc:	74536e6f 	ldrbvc	r6, [r3], #-3695	; 0xe6f
    17d0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    17d4:	73795300 	cmnvc	r9, #0, 6
    17d8:	6b636954 	blvs	18dbd30 <__Stack_Size+0x18db930>
    17dc:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    17e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17e4:	43520067 	cmpmi	r2, #103	; 0x67
    17e8:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    17ec:	616c4674 	smcvs	50276	; 0xc464
    17f0:	61745367 	cmnvs	r4, r7, ror #6
    17f4:	00737574 	rsbseq	r7, r3, r4, ror r5
    17f8:	4f495047 	svcmi	0x00495047
    17fc:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
    1800:	79545f64 	ldmdbvc	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    1804:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    1808:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    180c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1810:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1814:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1818:	6f4d5f4f 	svcvs	0x004d5f4f
    181c:	415f6564 	cmpmi	pc, r4, ror #10
    1820:	4a004e49 	bmi	1514c <__Stack_Size+0x14d4c>
    1824:	00315244 	eorseq	r5, r1, r4, asr #4
    1828:	3252444a 	subscc	r4, r2, #1241513984	; 0x4a000000
    182c:	52444a00 	subpl	r4, r4, #0, 20
    1830:	444a0033 	strbmi	r0, [sl], #-51	; 0x33
    1834:	47003452 	smlsdmi	r0, r2, r4, r3
    1838:	5f4f4950 	svcpl	0x004f4950
    183c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1840:	5f46415f 	svcpl	0x0046415f
    1844:	47005050 	smlsdmi	r0, r0, r0, r5
    1848:	5f4f4950 	svcpl	0x004f4950
    184c:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
    1850:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    1854:	61445f43 	cmpvs	r4, r3, asr #30
    1858:	6c416174 	stfvse	f6, [r1], {116}	; 0x74
    185c:	006e6769 	rsbeq	r6, lr, r9, ror #14
    1860:	5f4d4954 	svcpl	0x004d4954
    1864:	6f435449 	svcvs	0x00435449
    1868:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    186c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1870:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    1874:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    1878:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    187c:	00737475 	rsbseq	r7, r3, r5, ror r4
    1880:	4f495047 	svcmi	0x00495047
    1884:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1888:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    188c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1890:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1894:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1898:	70795474 	rsbsvc	r5, r9, r4, ror r4
    189c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    18a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    18a4:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    18a8:	4e747570 	mrcmi	5, 3, r7, cr4, cr0, {3}
    18ac:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    18b0:	43520065 	cmpmi	r2, #101	; 0x65
    18b4:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    18b8:	53595374 	cmppl	r9, #116, 6	; 0xd0000001
    18bc:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    18c0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    18c4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    18c8:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    18cc:	6142656d 	cmpvs	r2, sp, ror #10
    18d0:	74536573 	ldrbvc	r6, [r3], #-1395	; 0x573
    18d4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    18d8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    18dc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    18e0:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    18e4:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    18e8:	72745365 	rsbsvc	r5, r4, #-1811939327	; 0x94000001
    18ec:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
    18f0:	43006572 	movwmi	r6, #1394	; 0x572
    18f4:	52504352 	subspl	r4, r0, #1207959553	; 0x48000001
    18f8:	52434300 	subpl	r4, r3, #0, 6
    18fc:	61565f32 	cmpvs	r6, r2, lsr pc
    1900:	5047006c 	subpl	r0, r7, ip, rrx
    1904:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    1908:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    190c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1910:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    1914:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 191c <__Stack_Size+0x151c>
    1918:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    191c:	44410074 	strbmi	r0, [r1], #-116	; 0x74
    1920:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    1924:	73655274 	cmnvc	r5, #116, 4	; 0x40000007
    1928:	61437465 	cmpvs	r3, r5, ror #8
    192c:	7262696c 	rsbvc	r6, r2, #108, 18	; 0x1b0000
    1930:	6f697461 	svcvs	0x00697461
    1934:	6174536e 	cmnvs	r4, lr, ror #6
    1938:	00737574 	rsbseq	r7, r3, r4, ror r5
    193c:	4f495047 	svcmi	0x00495047
    1940:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
    1944:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 14e7 <__Stack_Size+0x10e7>
    1948:	7a484d30 	bvc	1214e10 <__Stack_Size+0x1214a10>
    194c:	41535500 	cmpmi	r3, r0, lsl #10
    1950:	445f5452 	ldrbmi	r5, [pc], #-1106	; 1958 <__Stack_Size+0x1558>
    1954:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1958:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    195c:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    1960:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1964:	61727567 	cmnvs	r2, r7, ror #10
    1968:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    196c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1970:	6f435f4f 	svcvs	0x00435f4f
    1974:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1978:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    197c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1980:	43533249 	cmpmi	r3, #-1879048188	; 0x90000004
    1984:	00524746 	subseq	r4, r2, r6, asr #14
    1988:	5f495053 	svcpl	0x00495053
    198c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1990:	00666544 	rsbeq	r6, r6, r4, asr #10
    1994:	4349564e 	movtmi	r5, #38478	; 0x964e
    1998:	5152495f 	cmppl	r2, pc, asr r9
    199c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    19a0:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
    19a4:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
    19a8:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    19ac:	55007974 	strpl	r7, [r0, #-2420]	; 0x974
    19b0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    19b4:	7261505f 	rsbvc	r5, r1, #95	; 0x5f
    19b8:	00797469 	rsbseq	r7, r9, r9, ror #8
    19bc:	5f434352 	svcpl	0x00434352
    19c0:	32425041 	subcc	r5, r2, #65	; 0x41
    19c4:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    19c8:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    19cc:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    19d0:	4100646d 	tstmi	r0, sp, ror #8
    19d4:	455f4344 	ldrbmi	r4, [pc, #-836]	; 1698 <__Stack_Size+0x1298>
    19d8:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    19dc:	546c616e 	strbtpl	r6, [ip], #-366	; 0x16e
    19e0:	43676972 	cmnmi	r7, #1867776	; 0x1c8000
    19e4:	00766e6f 	rsbseq	r6, r6, pc, ror #28
    19e8:	5f434352 	svcpl	0x00434352
    19ec:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    19f0:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    19f4:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 19fc <__Stack_Size+0x15fc>
    19f8:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    19fc:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    1a00:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    1a04:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1a08:	4e006665 	cfmadd32mi	mvax3, mvfx6, mvfx0, mvfx5
    1a0c:	5f434956 	svcpl	0x00434956
    1a10:	6f697250 	svcvs	0x00697250
    1a14:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1a18:	756f7247 	strbvc	r7, [pc, #-583]!	; 17d9 <__Stack_Size+0x13d9>
    1a1c:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1a20:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a24:	5f434352 	svcpl	0x00434352
    1a28:	74696157 	strbtvc	r6, [r9], #-343	; 0x157
    1a2c:	48726f46 	ldmdami	r2!, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
    1a30:	74534553 	ldrbvc	r4, [r3], #-1363	; 0x553
    1a34:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
    1a38:	49540070 	ldmdbmi	r4, {r4, r5, r6}^
    1a3c:	6d435f4d 	stclvs	15, cr5, [r3, #-308]	; 0xfffffecc
    1a40:	4f4a0064 	svcmi	0x004a0064
    1a44:	00315246 	eorseq	r5, r1, r6, asr #4
    1a48:	52464f4a 	subpl	r4, r6, #296	; 0x128
    1a4c:	4f4a0032 	svcmi	0x004a0032
    1a50:	00335246 	eorseq	r5, r3, r6, asr #4
    1a54:	52464f4a 	subpl	r4, r6, #296	; 0x128
    1a58:	564e0034 			; <UNDEFINED> instruction: 0x564e0034
    1a5c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1a60:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1a64:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1a68:	6572506c 	ldrbvs	r5, [r2, #-108]!	; 0x6c
    1a6c:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xd65
    1a70:	506e6f69 	rsbpl	r6, lr, r9, ror #30
    1a74:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1a78:	00797469 	rsbseq	r7, r9, r9, ror #8
    1a7c:	5f495053 	svcpl	0x00495053
    1a80:	61746144 	cmnvs	r4, r4, asr #2
    1a84:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    1a88:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1a8c:	6f4d5f4f 	svcvs	0x004d5f4f
    1a90:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    1a94:	4c465f4e 	mcrrmi	15, 4, r5, r6, cr14
    1a98:	4954414f 	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, lr}^
    1a9c:	5400474e 	strpl	r4, [r0], #-1870	; 0x74e
    1aa0:	505f4d49 	subspl	r4, pc, r9, asr #26
    1aa4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1aa8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1aac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ab0:	5f006769 	svcpl	0x00006769
    1ab4:	5345525f 	movtpl	r5, #21087	; 0x525f
    1ab8:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1abc:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1ac0:	5053004b 	subspl	r0, r3, fp, asr #32
    1ac4:	50435f49 	subpl	r5, r3, r9, asr #30
    1ac8:	48004c4f 	stmdami	r0, {r0, r1, r2, r3, r6, sl, fp, lr}
    1acc:	74534553 	ldrbvc	r4, [r3], #-1363	; 0x553
    1ad0:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
    1ad4:	61745370 	cmnvs	r4, r0, ror r3
    1ad8:	00737574 	rsbseq	r7, r3, r4, ror r5
    1adc:	5f434441 	svcpl	0x00434441
    1ae0:	75676552 	strbvc	r6, [r7, #-1362]!	; 0x552
    1ae4:	4372616c 	cmnmi	r2, #108, 2
    1ae8:	6e6e6168 	powvsez	f6, f6, #0.0
    1aec:	6f436c65 	svcvs	0x00436c65
    1af0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1af4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1af8:	00796c64 	rsbseq	r6, r9, r4, ror #24
    1afc:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    1b00:	5f6b6369 	svcpl	0x006b6369
    1b04:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1b08:	43726574 	cmnmi	r2, #116, 10	; 0x1d000000
    1b0c:	4500646d 	strmi	r6, [r0, #-1133]	; 0x46d
    1b10:	4f525045 	svcmi	0x00525045
    1b14:	72575f4d 	subsvc	r5, r7, #308	; 0x134
    1b18:	00657469 	rsbeq	r7, r5, r9, ror #8
    1b1c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b20:	52455f48 	subpl	r5, r5, #72, 30	; 0x120
    1b24:	5f524f52 	svcpl	0x00524f52
    1b28:	00505257 	subseq	r5, r0, r7, asr r2
    1b2c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b30:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    1b34:	50657361 	rsbpl	r7, r5, r1, ror #6
    1b38:	00656761 	rsbeq	r6, r5, r1, ror #14
    1b3c:	69547767 	ldmdbvs	r4, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1b40:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
    1b44:	616c6544 	cmnvs	ip, r4, asr #10
    1b48:	75440079 	strbvc	r0, [r4, #-121]	; 0x79
    1b4c:	00796d6d 	rsbseq	r6, r9, sp, ror #26
    1b50:	33374d43 	teqcc	r7, #4288	; 0x10c0
    1b54:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    1b58:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1b5c:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    1b60:	5f6d6574 	svcpl	0x006d6574
    1b64:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    1b68:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    1b6c:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
    1b70:	53746573 	cmnpl	r4, #482344960	; 0x1cc00000
    1b74:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1b78:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    1b7c:	5f485341 	svcpl	0x00485341
    1b80:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1b84:	45007375 	strmi	r7, [r0, #-885]	; 0x375
    1b88:	4f525045 	svcmi	0x00525045
    1b8c:	65525f4d 	ldrbvs	r5, [r2, #-3917]	; 0xf4d
    1b90:	46006461 	strmi	r6, [r0], -r1, ror #8
    1b94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b98:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    1b9c:	505f524f 	subspl	r5, pc, pc, asr #4
    1ba0:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1ba4:	5f485341 	svcpl	0x00485341
    1ba8:	6b636f4c 	blvs	18dd8e0 <__Stack_Size+0x18dd4e0>
    1bac:	56626700 	strbtpl	r6, [r2], -r0, lsl #14
    1bb0:	61746c6f 	cmnvs	r4, pc, ror #24
    1bb4:	61546567 	cmpvs	r4, r7, ror #10
    1bb8:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1bbc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1bc0:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
    1bc4:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1bc8:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1bcc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1bd0:	4f435f48 	svcmi	0x00435f48
    1bd4:	454c504d 	strbmi	r5, [ip, #-77]	; 0x4d
    1bd8:	46004554 			; <UNDEFINED> instruction: 0x46004554
    1bdc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1be0:	5355425f 	cmppl	r5, #-268435451	; 0xf0000005
    1be4:	4c460059 	mcrrmi	0, 5, r0, r6, cr9
    1be8:	5f485341 	svcpl	0x00485341
    1bec:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
    1bf0:	0054554f 	subseq	r5, r4, pc, asr #10
    1bf4:	5f434352 	svcpl	0x00434352
    1bf8:	61656c43 	cmnvs	r5, r3, asr #24
    1bfc:	616c4672 	smcvs	50274	; 0xc462
    1c00:	45450067 	strbmi	r0, [r5, #-103]	; 0x67
    1c04:	4d4f5250 	sfmmi	f5, 2, [pc, #-320]	; 1acc <__Stack_Size+0x16cc>
    1c08:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    1c0c:	75007261 	strvc	r7, [r0, #-609]	; 0x261
    1c10:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1c14:	414c4600 	cmpmi	ip, r0, lsl #12
    1c18:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1c1c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1c20:	61486d61 	cmpvs	r8, r1, ror #26
    1c24:	6f57666c 	svcvs	0x0057666c
    1c28:	6e006472 	mcrvs	4, 0, r6, cr0, cr2, {3}
    1c2c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1c30:	414c4600 	cmpmi	ip, r0, lsl #12
    1c34:	74534853 	ldrbvc	r4, [r3], #-2131	; 0x853
    1c38:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c3c:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    1c40:	00434441 	subeq	r4, r3, r1, asr #8
    1c44:	5f434441 	svcpl	0x00434441
    1c48:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    1c4c:	43444100 	movtmi	r4, #16640	; 0x4100
    1c50:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c54:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1c58:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1c5c:	61566e6f 	cmpvs	r6, pc, ror #28
    1c60:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1c64:	33374d43 	teqcc	r7, #4288	; 0x10c0
    1c68:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    1c6c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1c70:	6364612f 	cmnvs	r4, #-1073741813	; 0xc000000b
    1c74:	4100632e 	tstmi	r0, lr, lsr #6
    1c78:	565f4344 	ldrbpl	r4, [pc], -r4, asr #6
    1c7c:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    1c80:	43444100 	movtmi	r4, #16640	; 0x4100
    1c84:	6168435f 	cmnvs	r8, pc, asr r3
    1c88:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1c8c:	43444100 	movtmi	r4, #16640	; 0x4100
    1c90:	6168435f 	cmnvs	r8, pc, asr r3
    1c94:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1c98:	646e495f 	strbtvs	r4, [lr], #-2399	; 0x95f
    1c9c:	43007865 	movwmi	r7, #2149	; 0x865
    1ca0:	3033374d 	eorscc	r3, r3, sp, asr #14
    1ca4:	2f57485f 	svccs	0x0057485f
    1ca8:	2f637273 	svccs	0x00637273
    1cac:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    1cb0:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1cb4:	53557767 	cmppl	r5, #27000832	; 0x19c0000
    1cb8:	5f545241 	svcpl	0x00545241
    1cbc:	4247495a 	submi	r4, r7, #1474560	; 0x168000
    1cc0:	525f4545 	subspl	r4, pc, #289406976	; 0x11400000
    1cc4:	50646165 	rsbpl	r6, r4, r5, ror #2
    1cc8:	67007274 	smlsdxvs	r0, r4, r2, r7
    1ccc:	4c584462 	cfldrdmi	mvd4, [r8], {98}	; 0x62
    1cd0:	77726f46 	ldrbvc	r6, [r2, -r6, asr #30]!
    1cd4:	69647261 	stmdbvs	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    1cd8:	5200676e 	andpl	r6, r0, #28835840	; 0x1b80000
    1cdc:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1ce0:	44646576 	strbtmi	r6, [r4], #-1398	; 0x576
    1ce4:	00617461 	rsbeq	r7, r1, r1, ror #8
    1ce8:	55707767 	ldrbpl	r7, [r0, #-1895]!	; 0x767
    1cec:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1cf0:	47495a5f 	smlsldmi	r5, r9, pc, sl	; <UNPREDICTABLE>
    1cf4:	5f454542 	svcpl	0x00454542
    1cf8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1cfc:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    1d00:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1d04:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1d08:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    1d0c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d10:	55776700 	ldrbpl	r6, [r7, #-1792]!	; 0x700
    1d14:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1d18:	47495a5f 	smlsldmi	r5, r9, pc, sl	; <UNPREDICTABLE>
    1d1c:	5f454542 	svcpl	0x00454542
    1d20:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1d24:	72745065 	rsbsvc	r5, r4, #101	; 0x65
    1d28:	41535500 	cmpmi	r3, r0, lsl #10
    1d2c:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    1d30:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1d34:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1d38:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d3c:	41535500 	cmpmi	r3, r0, lsl #10
    1d40:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    1d44:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1d48:	61446576 	hvcvs	18006	; 0x4656
    1d4c:	67006174 	smlsdxvs	r0, r4, r1, r6
    1d50:	6173755f 	cmnvs	r3, pc, asr r5
    1d54:	43507472 	cmpmi	r0, #1912602624	; 0x72000000
    1d58:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    1d5c:	7a7a7542 	bvc	1e9f26c <__Stack_Size+0x1e9ee6c>
    1d60:	61447265 	cmpvs	r4, r5, ror #4
    1d64:	68006174 	stmdavs	r0, {r2, r4, r5, r6, r8, sp, lr}
    1d68:	31686769 	cmncc	r8, r9, ror #14
    1d6c:	6c6f7300 	stclvs	3, cr7, [pc], #-0	; 1d74 <__Stack_Size+0x1974>
    1d70:	4d005f32 	stcmi	15, cr5, [r0, #-200]	; 0xffffff38
    1d74:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1d78:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
    1d7c:	6f436f70 	svcvs	0x00436f70
    1d80:	6961746e 	stmdbvs	r1!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1d84:	0072656e 	rsbseq	r6, r2, lr, ror #10
    1d88:	68676968 	stmdavs	r7!, {r3, r5, r6, r8, fp, sp, lr}^
    1d8c:	754d0032 	strbvc	r0, [sp, #-50]	; 0x32
    1d90:	54636973 	strbtpl	r6, [r3], #-2419	; 0x973
    1d94:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1d98:	73754d00 	cmnvc	r5, #0, 26
    1d9c:	4d5f6369 	ldclmi	3, cr6, [pc, #-420]	; 1c00 <__Stack_Size+0x1800>
    1da0:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1da4:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    1da8:	6e690078 	mcrvs	0, 3, r0, cr9, cr8, {3}
    1dac:	00786564 	rsbseq	r6, r8, r4, ror #10
    1db0:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1db4:	61575f63 	cmpvs	r7, r3, ror #30
    1db8:	74536576 	ldrbvc	r6, [r3], #-1398	; 0x576
    1dbc:	66007065 	strvs	r7, [r0], -r5, rrx
    1dc0:	005f3161 	subseq	r3, pc, r1, ror #2
    1dc4:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1dc8:	61575f63 	cmpvs	r7, r3, ror #30
    1dcc:	6c466576 	cfstr64vs	mvdx6, [r6], {118}	; 0x76
    1dd0:	44006761 	strmi	r6, [r0], #-1889	; 0x761
    1dd4:	6d65726f 	sfmvs	f7, 2, [r5, #-444]!	; 0xfffffe44
    1dd8:	6c505f69 	mrrcvs	15, 6, r5, r0, cr9
    1ddc:	70007961 	andvc	r7, r0, r1, ror #18
    1de0:	6f697265 	svcvs	0x00697265
    1de4:	00735564 	rsbseq	r5, r3, r4, ror #10
    1de8:	5f31656c 	svcpl	0x0031656c
    1dec:	42626700 	rsbmi	r6, r2, #0, 14
    1df0:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xa75
    1df4:	616c5072 	smcvs	50434	; 0xc502
    1df8:	6e654c79 	mcrvs	12, 3, r4, cr5, cr9, {3}
    1dfc:	00687467 	rsbeq	r7, r8, r7, ror #8
    1e00:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
    1e04:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1e08:	32616600 	rsbcc	r6, r1, #0, 12
    1e0c:	656c005f 	strbvs	r0, [ip, #-95]!	; 0x5f
    1e10:	6d005f32 	stcvs	15, cr5, [r0, #-200]	; 0xffffff38
    1e14:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1e18:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    1e1c:	754d0078 	strbvc	r0, [sp, #-120]	; 0x78
    1e20:	5f636973 	svcpl	0x00636973
    1e24:	706d6554 	rsbvc	r6, sp, r4, asr r5
    1e28:	746e436f 	strbtvc	r4, [lr], #-879	; 0x36f
    1e2c:	73754d00 	cmnvc	r5, #0, 26
    1e30:	575f6369 	ldrbpl	r6, [pc, -r9, ror #6]
    1e34:	42657661 	rsbmi	r7, r5, #101711872	; 0x6100000
    1e38:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    1e3c:	754d0072 	strbvc	r0, [sp, #-114]	; 0x72
    1e40:	5f636973 	svcpl	0x00636973
    1e44:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1e48:	50746e65 	rsbspl	r6, r4, r5, ror #28
    1e4c:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
    1e50:	754d0074 	strbvc	r0, [sp, #-116]	; 0x74
    1e54:	5f636973 	svcpl	0x00636973
    1e58:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1e5c:	6c654474 	cfstrdvs	mvd4, [r5], #-464	; 0xfffffe30
    1e60:	6c467961 	mcrrvs	9, 6, r7, r6, cr1
    1e64:	50006761 	andpl	r6, r0, r1, ror #14
    1e68:	4479616c 	ldrbtmi	r6, [r9], #-364	; 0x16c
    1e6c:	6d65726f 	sfmvs	f7, 2, [r5, #-444]!	; 0xfffffe44
    1e70:	6f440069 	svcvs	0x00440069
    1e74:	696d6572 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    1e78:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    1e7c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1e80:	754d0074 	strbvc	r0, [sp, #-116]	; 0x74
    1e84:	5f636973 	svcpl	0x00636973
    1e88:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1e8c:	53746e65 	cmnpl	r4, #1616	; 0x650
    1e90:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1e94:	756f5300 	strbvc	r5, [pc, #-768]!	; 1b9c <__Stack_Size+0x179c>
    1e98:	3031646e 	eorscc	r6, r1, lr, ror #8
    1e9c:	756f5300 	strbvc	r5, [pc, #-768]!	; 1ba4 <__Stack_Size+0x17a4>
    1ea0:	3131646e 	teqcc	r1, lr, ror #8
    1ea4:	756f5300 	strbvc	r5, [pc, #-768]!	; 1bac <__Stack_Size+0x17ac>
    1ea8:	3231646e 	eorscc	r6, r1, #1845493760	; 0x6e000000
    1eac:	756f5300 	strbvc	r5, [pc, #-768]!	; 1bb4 <__Stack_Size+0x17b4>
    1eb0:	3331646e 	teqcc	r1, #1845493760	; 0x6e000000
    1eb4:	756f5300 	strbvc	r5, [pc, #-768]!	; 1bbc <__Stack_Size+0x17bc>
    1eb8:	3531646e 	ldrcc	r6, [r1, #-1134]!	; 0x46e
    1ebc:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    1ec0:	7a7a7542 	bvc	1e9f3d0 <__Stack_Size+0x1e9efd0>
    1ec4:	6c507265 	lfmvs	f7, 2, [r0], {101}	; 0x65
    1ec8:	654c7961 	strbvs	r7, [ip, #-2401]	; 0x961
    1ecc:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1ed0:	30616c00 	rsbcc	r6, r1, r0, lsl #24
    1ed4:	6f64005f 	svcvs	0x0064005f
    1ed8:	4d005f31 	stcmi	15, cr5, [r0, #-196]	; 0xffffff3c
    1edc:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1ee0:	7275435f 	rsbsvc	r4, r5, #2080374785	; 0x7c000001
    1ee4:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    1ee8:	006e654c 	rsbeq	r6, lr, ip, asr #10
    1eec:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1ef0:	65525f63 	ldrbvs	r5, [r2, #-3939]	; 0xf63
    1ef4:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1ef8:	00786564 	rsbseq	r6, r8, r4, ror #10
    1efc:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f00:	00303264 	eorseq	r3, r0, r4, ror #4
    1f04:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f08:	00313264 	eorseq	r3, r1, r4, ror #4
    1f0c:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f10:	00323264 	eorseq	r3, r2, r4, ror #4
    1f14:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f18:	00333264 	eorseq	r3, r3, r4, ror #4
    1f1c:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f20:	00343264 	eorseq	r3, r4, r4, ror #4
    1f24:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f28:	00353264 	eorseq	r3, r5, r4, ror #4
    1f2c:	5f31616c 	svcpl	0x0031616c
    1f30:	326f6400 	rsbcc	r6, pc, #0, 8
    1f34:	754d005f 	strbvc	r0, [sp, #-95]	; 0x5f
    1f38:	5f636973 	svcpl	0x00636973
    1f3c:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
    1f40:	756f5300 	strbvc	r5, [pc, #-768]!	; 1c48 <__Stack_Size+0x1848>
    1f44:	3033646e 	eorscc	r6, r3, lr, ror #8
    1f48:	756f5300 	strbvc	r5, [pc, #-768]!	; 1c50 <__Stack_Size+0x1850>
    1f4c:	3133646e 	teqcc	r3, lr, ror #8
    1f50:	42626700 	rsbmi	r6, r2, #0, 14
    1f54:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xa75
    1f58:	74614472 	strbtvc	r4, [r1], #-1138	; 0x472
    1f5c:	6f6c0061 	svcvs	0x006c0061
    1f60:	6c003077 	stcvs	0, cr3, [r0], {119}	; 0x77
    1f64:	0031776f 	eorseq	r7, r1, pc, ror #14
    1f68:	5f4d4954 	svcpl	0x004d4954
    1f6c:	41746553 	cmnmi	r4, r3, asr r5
    1f70:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
    1f74:	616f6c65 	cmnvs	pc, r5, ror #24
    1f78:	6f530064 	svcvs	0x00530064
    1f7c:	30646e75 	rsbcc	r6, r4, r5, ror lr
    1f80:	756f5300 	strbvc	r5, [pc, #-768]!	; 1c88 <__Stack_Size+0x1888>
    1f84:	0031646e 	eorseq	r6, r1, lr, ror #8
    1f88:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f8c:	53003264 	movwpl	r3, #612	; 0x264
    1f90:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1f94:	6f530033 	svcvs	0x00530033
    1f98:	34646e75 	strbtcc	r6, [r4], #-3701	; 0xe75
    1f9c:	756f5300 	strbvc	r5, [pc, #-768]!	; 1ca4 <__Stack_Size+0x18a4>
    1fa0:	0035646e 	eorseq	r6, r5, lr, ror #8
    1fa4:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1fa8:	53003664 	movwpl	r3, #1636	; 0x664
    1fac:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1fb0:	6f530037 	svcvs	0x00530037
    1fb4:	38646e75 	stmdacc	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
    1fb8:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1fbc:	7a7a7542 	bvc	1e9f4cc <__Stack_Size+0x1e9f0cc>
    1fc0:	50007265 	andpl	r7, r0, r5, ror #4
    1fc4:	4d79616c 	ldfmie	f6, [r9, #-432]!	; 0xfffffe50
    1fc8:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1fcc:	73754d00 	cmnvc	r5, #0, 26
    1fd0:	00306369 	eorseq	r6, r0, r9, ror #6
    1fd4:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1fd8:	4d003163 	stfmis	f3, [r0, #-396]	; 0xfffffe74
    1fdc:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1fe0:	754d0036 	strbvc	r0, [sp, #-54]	; 0x36
    1fe4:	37636973 			; <UNDEFINED> instruction: 0x37636973
    1fe8:	726f4400 	rsbvc	r4, pc, #0, 8
    1fec:	54696d65 	strbtpl	r6, [r9], #-3429	; 0xd65
    1ff0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1ff4:	756f5300 	strbvc	r5, [pc, #-768]!	; 1cfc <__Stack_Size+0x18fc>
    1ff8:	6154646e 	cmpvs	r4, lr, ror #8
    1ffc:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2000:	65726f44 	ldrbvs	r6, [r2, #-3908]!	; 0xf44
    2004:	495f696d 	ldmdbmi	pc, {r0, r2, r3, r5, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
    2008:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    200c:	6c6f7300 	stclvs	3, cr7, [pc], #-0	; 2014 <__Stack_Size+0x1c14>
    2010:	43005f31 	movwmi	r5, #3889	; 0xf31
    2014:	3033374d 	eorscc	r3, r3, sp, asr #14
    2018:	2f57485f 	svccs	0x0057485f
    201c:	2f637273 	svccs	0x00637273
    2020:	6e756f73 	mrcvs	15, 3, r6, cr5, cr3, {3}
    2024:	00632e64 	rsbeq	r2, r3, r4, ror #28
    2028:	316c6f73 	smccc	50931	; 0xc6f3
    202c:	6c6f7300 	stclvs	3, cr7, [pc], #-0	; 2034 <__Stack_Size+0x1c34>
    2030:	50530032 	subspl	r0, r3, r2, lsr r0
    2034:	32495f49 	subcc	r5, r9, #292	; 0x124
    2038:	65535f53 	ldrbvs	r5, [r3, #-3923]	; 0xf53
    203c:	6144646e 	cmpvs	r4, lr, ror #8
    2040:	47006174 	smlsdxmi	r0, r4, r1, r6
    2044:	5f6f7279 	svcpl	0x006f7279
    2048:	61725f5a 	cmnvs	r2, sl, asr pc
    204c:	65670077 	strbvs	r0, [r7, #-119]!	; 0x77
    2050:	72794774 	rsbsvc	r4, r9, #116, 14	; 0x1d00000
    2054:	725f586f 	subsvc	r5, pc, #7274496	; 0x6f0000
    2058:	47007761 	strmi	r7, [r0, -r1, ror #14]
    205c:	5f4f5259 	svcpl	0x004f5259
    2060:	5f434341 	svcpl	0x00434341
    2064:	42414e45 	submi	r4, r1, #1104	; 0x450
    2068:	4600454c 	strmi	r4, [r0], -ip, asr #10
    206c:	45534c41 	ldrbmi	r4, [r3, #-3137]	; 0xc41
    2070:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
    2074:	65670070 	strbvs	r0, [r7, #-112]!	; 0x70
    2078:	72794774 	rsbsvc	r4, r9, #116, 14	; 0x1d00000
    207c:	6700596f 	strvs	r5, [r0, -pc, ror #18]
    2080:	79477465 	stmdbvc	r7, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2084:	005a6f72 	subseq	r6, sl, r2, ror pc
    2088:	65766f43 	ldrbvs	r6, [r6, #-3907]!	; 0xf43
    208c:	61447472 	hvcvs	18242	; 0x4742
    2090:	67006174 	smlsdxvs	r0, r4, r1, r6
    2094:	43417465 	movtmi	r7, #5221	; 0x1465
    2098:	00585f43 	subseq	r5, r8, r3, asr #30
    209c:	41746567 	cmnmi	r4, r7, ror #10
    20a0:	595f4343 	ldmdbpl	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    20a4:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    20a8:	5f434341 	svcpl	0x00434341
    20ac:	5053005a 	subspl	r0, r3, sl, asr r0
    20b0:	78545f49 	ldmdavc	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
    20b4:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    20b8:	67007265 	strvs	r7, [r0, -r5, ror #4]
    20bc:	43417465 	movtmi	r7, #5221	; 0x1465
    20c0:	5f595f43 	svcpl	0x00595f43
    20c4:	00776172 	rsbseq	r6, r7, r2, ror r1
    20c8:	47746567 	ldrbmi	r6, [r4, -r7, ror #10]!
    20cc:	586f7279 	stmdapl	pc!, {r0, r3, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    20d0:	72794700 	rsbsvc	r4, r9, #0, 14
    20d4:	5f585f6f 	svcpl	0x00585f6f
    20d8:	00776172 	rsbseq	r6, r7, r2, ror r1
    20dc:	68737550 	ldmdavs	r3!, {r4, r6, r8, sl, ip, sp, lr}^
    20e0:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    20e4:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    20e8:	65670061 	strbvs	r0, [r7, #-97]!	; 0x61
    20ec:	43434174 	movtmi	r4, #12660	; 0x3174
    20f0:	725f5a5f 	subsvc	r5, pc, #389120	; 0x5f000
    20f4:	53007761 	movwpl	r7, #1889	; 0x761
    20f8:	525f4950 	subspl	r4, pc, #80, 18	; 0x140000
    20fc:	66754278 			; <UNDEFINED> instruction: 0x66754278
    2100:	00726566 	rsbseq	r6, r2, r6, ror #10
    2104:	33374d43 	teqcc	r7, #4288	; 0x10c0
    2108:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    210c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2110:	7279672f 	rsbsvc	r6, r9, #12320768	; 0xbc0000
    2114:	63615f6f 	cmnvs	r1, #444	; 0x1bc
    2118:	00632e63 	rsbeq	r2, r3, r3, ror #28
    211c:	6f727947 	svcvs	0x00727947
    2120:	4700585f 	smlsdmi	r0, pc, r8, r5	; <UNPREDICTABLE>
    2124:	5f6f7279 	svcpl	0x006f7279
    2128:	79470059 	stmdbvc	r7, {r0, r3, r4, r6}^
    212c:	5a5f6f72 	bpl	17ddefc <__Stack_Size+0x17ddafc>
    2130:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    2134:	4278525f 	rsbsmi	r5, r8, #-268435451	; 0xf0000005
    2138:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    213c:	696f5072 	stmdbvs	pc!, {r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    2140:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2144:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    2148:	4278545f 	rsbsmi	r5, r8, #1593835520	; 0x5f000000
    214c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    2150:	696f5072 	stmdbvs	pc!, {r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    2154:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2158:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    215c:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    2160:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    2164:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
    2168:	61746144 	cmnvs	r4, r4, asr #2
    216c:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    2170:	6f727947 	svcvs	0x00727947
    2174:	61725f5a 	cmnvs	r2, sl, asr pc
    2178:	65670077 	strbvs	r0, [r7, #-119]!	; 0x77
    217c:	72794774 	rsbsvc	r4, r9, #116, 14	; 0x1d00000
    2180:	725f596f 	subsvc	r5, pc, #1818624	; 0x1bc000
    2184:	47007761 	strmi	r7, [r0, -r1, ror #14]
    2188:	5f6f7279 	svcpl	0x006f7279
    218c:	61725f59 	cmnvs	r2, r9, asr pc
    2190:	50530077 	subspl	r0, r3, r7, ror r0
    2194:	32495f49 	subcc	r5, r9, #292	; 0x124
    2198:	65475f53 	strbvs	r5, [r7, #-3923]	; 0xf53
    219c:	616c4674 	smcvs	50276	; 0xc464
    21a0:	61745367 	cmnvs	r4, r7, ror #6
    21a4:	00737574 	rsbseq	r7, r3, r4, ror r5
    21a8:	41746567 	cmnmi	r4, r7, ror #10
    21ac:	585f4343 	ldmdapl	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    21b0:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
    21b4:	55525400 	ldrbpl	r5, [r2, #-1024]	; 0x400
    21b8:	6c430045 	mcrrvs	0, 4, r0, r3, cr5
    21bc:	5f726165 	svcpl	0x00726165
    21c0:	5f495053 	svcpl	0x00495053
    21c4:	61746144 	cmnvs	r4, r4, asr #2
    21c8:	43444100 	movtmi	r4, #16640	; 0x4100
    21cc:	6d740078 	ldclvs	0, cr0, [r4, #-480]!	; 0xfffffe20
    21d0:	67657270 			; <UNDEFINED> instruction: 0x67657270
    21d4:	44410031 	strbmi	r0, [r1], #-49	; 0x31
    21d8:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    21dc:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    21e0:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    21e4:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    21e8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    21ec:	5f434441 	svcpl	0x00434441
    21f0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    21f4:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
    21f8:	53657261 	cmnpl	r5, #268435462	; 0x10000006
    21fc:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    2200:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2204:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    2208:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    220c:	53646d43 	cmnpl	r4, #4288	; 0x10c0
    2210:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2214:	44410073 	strbmi	r0, [r1], #-115	; 0x73
    2218:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    221c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2220:	0067616c 	rsbeq	r6, r7, ip, ror #2
    2224:	5f434441 	svcpl	0x00434441
    2228:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    222c:	61745354 	cmnvs	r4, r4, asr r3
    2230:	00737574 	rsbseq	r7, r3, r4, ror r5
    2234:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2238:	30316632 	eorscc	r6, r1, r2, lsr r6
    223c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2240:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2244:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    2248:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    224c:	5f783031 	svcpl	0x00783031
    2250:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
    2254:	754e0063 	strbvc	r0, [lr, #-99]	; 0x63
    2258:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
    225c:	43444100 	movtmi	r4, #16640	; 0x4100
    2260:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2264:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2268:	00746375 	rsbseq	r6, r4, r5, ror r3
    226c:	5f434441 	svcpl	0x00434441
    2270:	6c616e41 	stclvs	14, cr6, [r1], #-260	; 0xfffffefc
    2274:	6157676f 	cmpvs	r7, pc, ror #14
    2278:	64686374 	strbtvs	r6, [r8], #-884	; 0x374
    227c:	6854676f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2280:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    2284:	73646c6f 	cmnvc	r4, #28416	; 0x6f00
    2288:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    228c:	41006769 	tstmi	r0, r9, ror #14
    2290:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    2294:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2298:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    229c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    22a0:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    22a4:	43444100 	movtmi	r4, #16640	; 0x4100
    22a8:	414c465f 	cmpmi	ip, pc, asr r6
    22ac:	44410047 	strbmi	r0, [r1], #-71	; 0x47
    22b0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    22b4:	666f5374 			; <UNDEFINED> instruction: 0x666f5374
    22b8:	72617774 	rsbvc	r7, r1, #116, 14	; 0x1d00000
    22bc:	61745365 	cmnvs	r4, r5, ror #6
    22c0:	6f437472 	svcvs	0x00437472
    22c4:	7453766e 	ldrbvc	r7, [r3], #-1646	; 0x66e
    22c8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    22cc:	43444100 	movtmi	r4, #16640	; 0x4100
    22d0:	616e415f 	cmnvs	lr, pc, asr r1
    22d4:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
    22d8:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
    22dc:	53676f64 	cmnpl	r7, #100, 30	; 0x190
    22e0:	6c676e69 	stclvs	14, cr6, [r7], #-420	; 0xfffffe5c
    22e4:	61684365 	cmnvs	r8, r5, ror #6
    22e8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    22ec:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22f0:	65006769 	strvs	r6, [r0, #-1897]	; 0x769
    22f4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    22f8:	61747365 	cmnvs	r4, r5, ror #6
    22fc:	00737574 	rsbseq	r7, r3, r4, ror r5
    2300:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
    2304:	65726854 	ldrbvs	r6, [r2, #-2132]!	; 0x854
    2308:	6c6f6873 	stclvs	8, cr6, [pc], #-460	; 2144 <__Stack_Size+0x1d44>
    230c:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    2310:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2314:	6f4d6373 	svcvs	0x004d6373
    2318:	68436564 	stmdavs	r3, {r2, r5, r6, r8, sl, sp, lr}^
    231c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    2320:	756f436c 	strbvc	r4, [pc, #-876]!	; 1fbc <__Stack_Size+0x1bbc>
    2324:	6f43746e 	svcvs	0x0043746e
    2328:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    232c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2330:	00676572 	rsbeq	r6, r7, r2, ror r5
    2334:	6b6e6152 	blvs	1b9a884 <__Stack_Size+0x1b9a484>
    2338:	43444100 	movtmi	r4, #16640	; 0x4100
    233c:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2340:	6a6e496f 	bvs	1b94904 <__Stack_Size+0x1b94504>
    2344:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    2348:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    234c:	646d4376 	strbtvs	r4, [sp], #-886	; 0x376
    2350:	43444100 	movtmi	r4, #16640	; 0x4100
    2354:	7478455f 	ldrbtvc	r4, [r8], #-1375	; 0x55f
    2358:	616e7265 	cmnvs	lr, r5, ror #4
    235c:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    2360:	6e6f4367 	cdpvs	3, 6, cr4, cr15, cr7, {3}
    2364:	646d4376 	strbtvs	r4, [sp], #-886	; 0x376
    2368:	43444100 	movtmi	r4, #16640	; 0x4100
    236c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2370:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2374:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    2378:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
    237c:	41007465 	tstmi	r0, r5, ror #8
    2380:	445f4344 	ldrbmi	r4, [pc], #-836	; 2388 <__Stack_Size+0x1f88>
    2384:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2388:	44410074 	strbmi	r0, [r1], #-116	; 0x74
    238c:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2390:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2394:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
    2398:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
    239c:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    23a0:	6f436465 	svcvs	0x00436465
    23a4:	6d43766e 	stclvs	6, cr7, [r3, #-440]	; 0xfffffe48
    23a8:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    23ac:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    23b0:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    23b4:	69446465 	stmdbvs	r4, {r0, r2, r5, r6, sl, sp, lr}^
    23b8:	6f4d6373 	svcvs	0x004d6373
    23bc:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]	; 0xfffffe70
    23c0:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    23c4:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    23c8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    23cc:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
    23d0:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
    23d4:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    23d8:	6f436465 	svcvs	0x00436465
    23dc:	6f43766e 	svcvs	0x0043766e
    23e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    23e4:	776f4c00 	strbvc	r4, [pc, -r0, lsl #24]!
    23e8:	65726854 	ldrbvs	r6, [r2, #-2132]!	; 0x854
    23ec:	6c6f6873 	stclvs	8, cr6, [pc], #-460	; 2228 <__Stack_Size+0x1e28>
    23f0:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    23f4:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    23f8:	6a6e4974 	bvs	1b949d0 <__Stack_Size+0x1b945d0>
    23fc:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    2400:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2404:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
    2408:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    240c:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    2410:	43435200 	movtmi	r5, #12800	; 0x3200
    2414:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2418:	72655032 	rsbvc	r5, r5, #50	; 0x32
    241c:	52687069 	rsbpl	r7, r8, #105	; 0x69
    2420:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    2424:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2428:	72706d74 	rsbsvc	r6, r0, #116, 26	; 0x1d00
    242c:	00326765 	eorseq	r6, r2, r5, ror #14
    2430:	72706d74 	rsbsvc	r6, r0, #116, 26	; 0x1d00
    2434:	00336765 	eorseq	r6, r3, r5, ror #14
    2438:	73746962 	cmnvc	r4, #1605632	; 0x188000
    243c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2440:	44410073 	strbmi	r0, [r1], #-115	; 0x73
    2444:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2448:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    244c:	65536465 	ldrbvs	r6, [r3, #-1125]	; 0x465
    2450:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    2454:	4c726563 	cfldr64mi	mvdx6, [r2], #-396	; 0xfffffe74
    2458:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    245c:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
    2460:	00676966 	rsbeq	r6, r7, r6, ror #18
    2464:	5f434441 	svcpl	0x00434441
    2468:	6c616e41 	stclvs	14, cr6, [r1], #-260	; 0xfffffefc
    246c:	6157676f 	cmpvs	r7, pc, ror #14
    2470:	64686374 	strbtvs	r6, [r8], #-884	; 0x374
    2474:	4100676f 	tstmi	r0, pc, ror #14
    2478:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    247c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    2480:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
    2484:	6e6e6168 	powvsez	f6, f6, #0.0
    2488:	6f436c65 	svcvs	0x00436c65
    248c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2490:	43444100 	movtmi	r4, #16640	; 0x4100
    2494:	6d61535f 	stclvs	3, cr5, [r1, #-380]!	; 0xfffffe84
    2498:	54656c70 	strbtpl	r6, [r5], #-3184	; 0xc70
    249c:	00656d69 	rsbeq	r6, r5, r9, ror #26
    24a0:	5f434441 	svcpl	0x00434441
    24a4:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xf53
    24a8:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
    24ac:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    24b0:	6a6e4974 	bvs	1b94a88 <__Stack_Size+0x1b94688>
    24b4:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    24b8:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    24bc:	646d4376 	strbtvs	r4, [sp], #-886	; 0x376
    24c0:	43444100 	movtmi	r4, #16640	; 0x4100
    24c4:	6a6e495f 	bvs	1b94a48 <__Stack_Size+0x1b94648>
    24c8:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    24cc:	61684364 	cmnvs	r8, r4, ror #6
    24d0:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    24d4:	43444100 	movtmi	r4, #16640	; 0x4100
    24d8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    24dc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    24e0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    24e4:	41007375 	tstmi	r0, r5, ror r3
    24e8:	545f4344 	ldrbpl	r4, [pc], #-836	; 24f0 <__Stack_Size+0x20f0>
    24ec:	53706d65 	cmnpl	r0, #6464	; 0x1940
    24f0:	6f736e65 	svcvs	0x00736e65
    24f4:	65725672 	ldrbvs	r5, [r2, #-1650]!	; 0x672
    24f8:	746e6966 	strbtvc	r6, [lr], #-2406	; 0x966
    24fc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2500:	5f434441 	svcpl	0x00434441
    2504:	63736944 	cmnvs	r3, #68, 18	; 0x110000
    2508:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    250c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2510:	5f434441 	svcpl	0x00434441
    2514:	69005449 	stmdbvs	r0, {r0, r3, r6, sl, ip, lr}
    2518:	73616d74 	cmnvc	r1, #116, 26	; 0x1d00
    251c:	4441006b 	strbmi	r0, [r1], #-107	; 0x6b
    2520:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2524:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2528:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
    252c:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
    2530:	4363656a 	cmnmi	r3, #444596224	; 0x1a800000
    2534:	00766e6f 	rsbseq	r6, r6, pc, ror #28
    2538:	5f434441 	svcpl	0x00434441
    253c:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2540:	4100646d 	tstmi	r0, sp, ror #8
    2544:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    2548:	75447465 	strbvc	r7, [r4, #-1125]	; 0x465
    254c:	6f4d6c61 	svcvs	0x004d6c61
    2550:	6f436564 	svcvs	0x00436564
    2554:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
    2558:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    255c:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    2560:	4b420065 	blmi	10826fc <__Stack_Size+0x10822fc>
    2564:	79545f50 	ldmdbvc	r4, {r4, r6, r8, r9, sl, fp, ip, lr}^
    2568:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    256c:	45520066 	ldrbmi	r0, [r2, #-102]	; 0x66
    2570:	56524553 			; <UNDEFINED> instruction: 0x56524553
    2574:	30344445 	eorscc	r4, r4, r5, asr #8
    2578:	53455200 	movtpl	r5, #20992	; 0x5200
    257c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2580:	00313444 	eorseq	r3, r1, r4, asr #8
    2584:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2588:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    258c:	52003234 	andpl	r3, r0, #52, 4	; 0x40000003
    2590:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2594:	34444556 	strbcc	r4, [r4], #-1366	; 0x556
    2598:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
    259c:	56524553 			; <UNDEFINED> instruction: 0x56524553
    25a0:	34344445 	ldrtcc	r4, [r4], #-1093	; 0x445
    25a4:	504b4200 	subpl	r4, fp, r0, lsl #4
    25a8:	0052445f 	subseq	r4, r2, pc, asr r4
    25ac:	5f504b42 	svcpl	0x00504b42
    25b0:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    25b4:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    25b8:	525f504b 	subspl	r5, pc, #75	; 0x4b
    25bc:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
    25c0:	756b6361 	strbvc	r6, [fp, #-865]!	; 0x361
    25c4:	67655270 			; <UNDEFINED> instruction: 0x67655270
    25c8:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
    25cc:	4b420072 	blmi	108279c <__Stack_Size+0x108239c>
    25d0:	65475f50 	strbvs	r5, [r7, #-3920]	; 0xf50
    25d4:	616c4674 	smcvs	50276	; 0xc464
    25d8:	61745367 	cmnvs	r4, r7, ror #6
    25dc:	00737574 	rsbseq	r7, r3, r4, ror r5
    25e0:	5f504b42 	svcpl	0x00504b42
    25e4:	4f435452 	svcmi	0x00435452
    25e8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    25ec:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    25f0:	00676966 	rsbeq	r6, r7, r6, ror #18
    25f4:	5f504b42 	svcpl	0x00504b42
    25f8:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    25fc:	61745354 	cmnvs	r4, r4, asr r3
    2600:	00737574 	rsbseq	r7, r3, r4, ror r5
    2604:	5f504b42 	svcpl	0x00504b42
    2608:	61656c43 	cmnvs	r5, r3, asr #24
    260c:	616c4672 	smcvs	50274	; 0xc462
    2610:	4b420067 	blmi	10827b4 <__Stack_Size+0x10823b4>
    2614:	61545f50 	cmpvs	r4, r0, asr pc
    2618:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
    261c:	4c6e6950 	stclmi	9, cr6, [lr], #-320	; 0xfffffec0
    2620:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    2624:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2628:	42006769 	andmi	r6, r0, #27525120	; 0x1a40000
    262c:	525f504b 	subspl	r5, pc, #75	; 0x4b
    2630:	754f4354 	strbvc	r4, [pc, #-852]	; 22e4 <__Stack_Size+0x1ee4>
    2634:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2638:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    263c:	42006563 	andmi	r6, r0, #415236096	; 0x18c00000
    2640:	535f504b 	cmppl	pc, #75	; 0x4b
    2644:	54527465 	ldrbpl	r7, [r2], #-1125	; 0x465
    2648:	6c614343 	stclvs	3, cr4, [r1], #-268	; 0xfffffef4
    264c:	61726269 	cmnvs	r2, r9, ror #4
    2650:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2654:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    2658:	4b420065 	blmi	10827f4 <__Stack_Size+0x10823f4>
    265c:	61545f50 	cmpvs	r4, r0, asr pc
    2660:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
    2664:	4c6e6950 	stclmi	9, cr6, [lr], #-320	; 0xfffffec0
    2668:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    266c:	31524400 	cmpcc	r2, r0, lsl #8
    2670:	52440030 	subpl	r0, r4, #48	; 0x30
    2674:	44003131 	strmi	r3, [r0], #-305	; 0x131
    2678:	00323152 	eorseq	r3, r2, r2, asr r1
    267c:	33315244 	teqcc	r1, #68, 4	; 0x40000004
    2680:	31524400 	cmpcc	r2, r0, lsl #8
    2684:	52440034 	subpl	r0, r4, #52	; 0x34
    2688:	44003531 	strmi	r3, [r0], #-1329	; 0x531
    268c:	00363152 	eorseq	r3, r6, r2, asr r1
    2690:	37315244 	ldrcc	r5, [r1, -r4, asr #4]!
    2694:	31524400 	cmpcc	r2, r0, lsl #8
    2698:	52440038 	subpl	r0, r4, #56	; 0x38
    269c:	42003931 	andmi	r3, r0, #802816	; 0xc4000
    26a0:	545f504b 	ldrbpl	r5, [pc], #-75	; 26a8 <__Stack_Size+0x22a8>
    26a4:	65706d61 	ldrbvs	r6, [r0, #-3425]!	; 0xd61
    26a8:	6e695072 	mcrvs	0, 3, r5, cr9, cr2, {3}
    26ac:	00646d43 	rsbeq	r6, r4, r3, asr #26
    26b0:	30325244 	eorscc	r5, r2, r4, asr #4
    26b4:	32524400 	subscc	r4, r2, #0, 8
    26b8:	52440031 	subpl	r0, r4, #49	; 0x31
    26bc:	44003232 	strmi	r3, [r0], #-562	; 0x232
    26c0:	00333252 	eorseq	r3, r3, r2, asr r2
    26c4:	34325244 	ldrtcc	r5, [r2], #-580	; 0x244
    26c8:	32524400 	subscc	r4, r2, #0, 8
    26cc:	52440035 	subpl	r0, r4, #53	; 0x35
    26d0:	44003632 	strmi	r3, [r0], #-1586	; 0x632
    26d4:	00373252 	eorseq	r3, r7, r2, asr r2
    26d8:	38325244 	ldmdacc	r2!, {r2, r6, r9, ip, lr}
    26dc:	32524400 	subscc	r4, r2, #0, 8
    26e0:	45520039 	ldrbmi	r0, [r2, #-57]	; 0x39
    26e4:	56524553 			; <UNDEFINED> instruction: 0x56524553
    26e8:	35344445 	ldrcc	r4, [r4, #-1093]!	; 0x445
    26ec:	33524400 	cmpcc	r2, #0, 8
    26f0:	52440030 	subpl	r0, r4, #48	; 0x30
    26f4:	44003133 	strmi	r3, [r0], #-307	; 0x133
    26f8:	00323352 	eorseq	r3, r2, r2, asr r3
    26fc:	33335244 	teqcc	r3, #68, 4	; 0x40000004
    2700:	33524400 	cmpcc	r2, #0, 8
    2704:	52440034 	subpl	r0, r4, #52	; 0x34
    2708:	44003533 	strmi	r3, [r0], #-1331	; 0x533
    270c:	00363352 	eorseq	r3, r6, r2, asr r3
    2710:	37335244 	ldrcc	r5, [r3, -r4, asr #4]!
    2714:	33524400 	cmpcc	r2, #0, 8
    2718:	52440038 	subpl	r0, r4, #56	; 0x38
    271c:	42003933 	andmi	r3, r0, #835584	; 0xcc000
    2720:	435f504b 	cmpmi	pc, #75	; 0x4b
    2724:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2728:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    272c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2730:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2734:	504b4200 	subpl	r4, fp, r0, lsl #4
    2738:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    273c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2740:	52440067 	subpl	r0, r4, #103	; 0x67
    2744:	44003034 	strmi	r3, [r0], #-52	; 0x34
    2748:	00313452 	eorseq	r3, r1, r2, asr r4
    274c:	32345244 	eorscc	r5, r4, #68, 4	; 0x40000004
    2750:	43435200 	movtmi	r5, #12800	; 0x3200
    2754:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    2758:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    275c:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    2760:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2764:	43435452 	movtmi	r5, #13394	; 0x3452
    2768:	74730052 	ldrbtvc	r0, [r3], #-82	; 0x52
    276c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2770:	5f783031 	svcpl	0x00783031
    2774:	2f62696c 	svccs	0x0062696c
    2778:	2f637273 	svccs	0x00637273
    277c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2780:	30316632 	eorscc	r6, r1, r2, lsr r6
    2784:	6b625f78 	blvs	189a56c <__Stack_Size+0x189a16c>
    2788:	00632e70 	rsbeq	r2, r3, r0, ror lr
    278c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2790:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    2794:	52003032 	andpl	r3, r0, #50	; 0x32
    2798:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    279c:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    27a0:	45520031 	ldrbmi	r0, [r2, #-49]	; 0x31
    27a4:	56524553 			; <UNDEFINED> instruction: 0x56524553
    27a8:	32324445 	eorscc	r4, r2, #1157627904	; 0x45000000
    27ac:	53455200 	movtpl	r5, #20992	; 0x5200
    27b0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    27b4:	00333244 	eorseq	r3, r3, r4, asr #4
    27b8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    27bc:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    27c0:	52003432 	andpl	r3, r0, #838860800	; 0x32000000
    27c4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    27c8:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    27cc:	45520035 	ldrbmi	r0, [r2, #-53]	; 0x35
    27d0:	56524553 			; <UNDEFINED> instruction: 0x56524553
    27d4:	36324445 	ldrtcc	r4, [r2], -r5, asr #8
    27d8:	53455200 	movtpl	r5, #20992	; 0x5200
    27dc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    27e0:	00373244 	eorseq	r3, r7, r4, asr #4
    27e4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    27e8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    27ec:	52003832 	andpl	r3, r0, #3276800	; 0x320000
    27f0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    27f4:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    27f8:	45520039 	ldrbmi	r0, [r2, #-57]	; 0x39
    27fc:	56524553 			; <UNDEFINED> instruction: 0x56524553
    2800:	30334445 	eorscc	r4, r3, r5, asr #8
    2804:	53455200 	movtpl	r5, #20992	; 0x5200
    2808:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    280c:	00313344 	eorseq	r3, r1, r4, asr #6
    2810:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2814:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    2818:	52003233 	andpl	r3, r0, #805306371	; 0x30000003
    281c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2820:	33444556 	movtcc	r4, #17750	; 0x4556
    2824:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
    2828:	56524553 			; <UNDEFINED> instruction: 0x56524553
    282c:	34334445 	ldrtcc	r4, [r3], #-1093	; 0x445
    2830:	53455200 	movtpl	r5, #20992	; 0x5200
    2834:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2838:	00353344 	eorseq	r3, r5, r4, asr #6
    283c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2840:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    2844:	52003633 	andpl	r3, r0, #53477376	; 0x3300000
    2848:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    284c:	33444556 	movtcc	r4, #17750	; 0x4556
    2850:	45520037 	ldrbmi	r0, [r2, #-55]	; 0x37
    2854:	56524553 			; <UNDEFINED> instruction: 0x56524553
    2858:	38334445 	ldmdacc	r3!, {r0, r2, r6, sl, lr}
    285c:	53455200 	movtpl	r5, #20992	; 0x5200
    2860:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2864:	00393344 	eorseq	r3, r9, r4, asr #6
    2868:	53414c46 	movtpl	r4, #7238	; 0x1c46
    286c:	54495f48 	strbpl	r5, [r9], #-3912	; 0xf48
    2870:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2874:	57006769 	strpl	r6, [r0, -r9, ror #14]
    2878:	5f325052 	svcpl	0x00325052
    287c:	61746144 	cmnvs	r4, r4, asr #2
    2880:	5f424f00 	svcpl	0x00424f00
    2884:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    2888:	414c4600 	cmpmi	ip, r0, lsl #12
    288c:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 2041 <__Stack_Size+0x1c41>
    2890:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
    2894:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    2898:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    289c:	00736574 	rsbseq	r6, r3, r4, ror r5
    28a0:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
    28a4:	7374756f 	cmnvc	r4, #465567744	; 0x1bc00000
    28a8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    28ac:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    28b0:	5f485341 	svcpl	0x00485341
    28b4:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0x14c
    28b8:	0079636e 	rsbseq	r6, r9, lr, ror #6
    28bc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    28c0:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    28c4:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    28c8:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    28cc:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    28d0:	53726566 	cmnpl	r2, #427819008	; 0x19800000
    28d4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    28d8:	65640073 	strbvs	r0, [r4, #-115]!	; 0x73
    28dc:	0079616c 	rsbseq	r6, r9, ip, ror #2
    28e0:	52505257 	subspl	r5, r0, #1879048197	; 0x70000005
    28e4:	414c4600 	cmpmi	ip, r0, lsl #12
    28e8:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 209d <__Stack_Size+0x1c9d>
    28ec:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
    28f0:	506c6c41 	rsbpl	r6, ip, r1, asr #24
    28f4:	73656761 	cmnvc	r5, #25427968	; 0x1840000
    28f8:	50525700 	subspl	r5, r2, r0, lsl #14
    28fc:	52570030 	subspl	r0, r7, #48	; 0x30
    2900:	57003150 	smlsdpl	r0, r0, r1, r3
    2904:	00325052 	eorseq	r5, r2, r2, asr r0
    2908:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    290c:	414c4600 	cmpmi	ip, r0, lsl #12
    2910:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    2914:	72577465 	subsvc	r7, r7, #1694498816	; 0x65000000
    2918:	50657469 	rsbpl	r7, r5, r9, ror #8
    291c:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    2920:	6f697463 	svcvs	0x00697463
    2924:	74704f6e 	ldrbtvc	r4, [r0], #-3950	; 0xf6e
    2928:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    292c:	00657479 	rsbeq	r7, r5, r9, ror r4
    2930:	4b54504f 	blmi	1516a74 <__Stack_Size+0x1516674>
    2934:	00525945 	subseq	r5, r2, r5, asr #18
    2938:	53414c46 	movtpl	r4, #7238	; 0x1c46
    293c:	73555f48 	cmpvc	r5, #72, 30	; 0x120
    2940:	704f7265 	subvc	r7, pc, r5, ror #4
    2944:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2948:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    294c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2950:	4f006769 	svcmi	0x00006769
    2954:	57495f42 	strbpl	r5, [r9, -r2, asr #30]
    2958:	46004744 	strmi	r4, [r0], -r4, asr #14
    295c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2960:	6165525f 	cmnvs	r5, pc, asr r2
    2964:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    2968:	746f7250 	strbtvc	r7, [pc], #-592	; 2970 <__Stack_Size+0x2570>
    296c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2970:	66006e6f 	strvs	r6, [r0], -pc, ror #28
    2974:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    2978:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    297c:	50007375 	andpl	r7, r0, r5, ror r3
    2980:	5f656761 	svcpl	0x00656761
    2984:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2988:	00737365 	rsbseq	r7, r3, r5, ror #6
    298c:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    2990:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    2994:	74730061 	ldrbtvc	r0, [r3], #-97	; 0x61
    2998:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    299c:	5f783031 	svcpl	0x00783031
    29a0:	2f62696c 	svccs	0x0062696c
    29a4:	2f637273 	svccs	0x00637273
    29a8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    29ac:	30316632 	eorscc	r6, r1, r2, lsr r6
    29b0:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    29b4:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    29b8:	4c460063 	mcrrmi	0, 6, r0, r6, cr3
    29bc:	5f485341 	svcpl	0x00485341
    29c0:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    29c4:	5367616c 	cmnpl	r7, #108, 2
    29c8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    29cc:	52570073 	subspl	r0, r7, #115	; 0x73
    29d0:	445f3150 	ldrbmi	r3, [pc], #-336	; 29d8 <__Stack_Size+0x25d8>
    29d4:	00617461 	rsbeq	r7, r1, r1, ror #8
    29d8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    29dc:	0074756f 	rsbseq	r7, r4, pc, ror #10
    29e0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    29e4:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    29e8:	61655274 	smcvs	21796	; 0x5524
    29ec:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    29f0:	746f7250 	strbtvc	r7, [pc], #-592	; 29f8 <__Stack_Size+0x25f8>
    29f4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    29f8:	74536e6f 	ldrbvc	r6, [r3], #-3695	; 0xe6f
    29fc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2a00:	5f424f00 	svcpl	0x00424f00
    2a04:	42445453 	submi	r5, r4, #1392508928	; 0x53000000
    2a08:	52570059 	subspl	r0, r7, #89	; 0x59
    2a0c:	445f3050 	ldrbmi	r3, [pc], #-80	; 2a14 <__Stack_Size+0x2614>
    2a10:	00617461 	rsbeq	r7, r1, r1, ror #8
    2a14:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2a18:	61485f48 	cmpvs	r8, r8, asr #30
    2a1c:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    2a20:	41656c63 	cmnmi	r5, r3, ror #24
    2a24:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    2a28:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2a2c:	5f485341 	svcpl	0x00485341
    2a30:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    2a34:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2a38:	424f0073 	submi	r0, pc, #115	; 0x73
    2a3c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2a40:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2a44:	414c4600 	cmpmi	ip, r0, lsl #12
    2a48:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    2a4c:	43666c61 	cmnmi	r6, #24832	; 0x6100
    2a50:	656c6379 	strbvs	r6, [ip, #-889]!	; 0x379
    2a54:	65636341 	strbvs	r6, [r3, #-833]!	; 0x341
    2a58:	6d437373 	stclvs	3, cr7, [r3, #-460]	; 0xfffffe34
    2a5c:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    2a60:	5f485341 	svcpl	0x00485341
    2a64:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    2a68:	4f6d6172 	svcmi	0x006d6172
    2a6c:	6f697470 	svcvs	0x00697470
    2a70:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    2a74:	74614465 	strbtvc	r4, [r1], #-1125	; 0x465
    2a78:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    2a7c:	5f485341 	svcpl	0x00485341
    2a80:	55746547 	ldrbpl	r6, [r4, #-1351]!	; 0x547
    2a84:	4f726573 	svcmi	0x00726573
    2a88:	6f697470 	svcvs	0x00697470
    2a8c:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    2a90:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    2a94:	5f485341 	svcpl	0x00485341
    2a98:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2a9c:	414c4600 	cmpmi	ip, r0, lsl #12
    2aa0:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 2255 <__Stack_Size+0x1e55>
    2aa4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    2aa8:	69725765 	ldmdbvs	r2!, {r0, r2, r5, r6, r8, r9, sl, ip, lr}^
    2aac:	72506574 	subsvc	r6, r0, #116, 10	; 0x1d000000
    2ab0:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    2ab4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2ab8:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0x500
    2abc:	61440052 	qdaddvs	r0, r2, r4
    2ac0:	00306174 	eorseq	r6, r0, r4, ror r1
    2ac4:	61746144 	cmnvs	r4, r4, asr #2
    2ac8:	4c460031 	mcrrmi	0, 3, r0, r6, cr1
    2acc:	5f485341 	svcpl	0x00485341
    2ad0:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    2ad4:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2ad8:	5f485341 	svcpl	0x00485341
    2adc:	46005449 	strmi	r5, [r0], -r9, asr #8
    2ae0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2ae4:	6f72505f 	svcvs	0x0072505f
    2ae8:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    2aec:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    2af0:	53455200 	movtpl	r5, #20992	; 0x5200
    2af4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2af8:	4c460044 	mcrrmi	0, 4, r0, r6, cr4
    2afc:	5f485341 	svcpl	0x00485341
    2b00:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2b04:	00666544 	rsbeq	r6, r6, r4, asr #10
    2b08:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2b0c:	61575f48 	cmpvs	r7, r8, asr #30
    2b10:	6f467469 	svcvs	0x00467469
    2b14:	73614c72 	cmnvc	r1, #29184	; 0x7200
    2b18:	65704f74 	ldrbvs	r4, [r0, #-3956]!	; 0xf74
    2b1c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    2b20:	46006e6f 	strmi	r6, [r0], -pc, ror #28
    2b24:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2b28:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    2b2c:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    2b30:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    2b34:	00726566 	rsbseq	r6, r2, r6, ror #10
    2b38:	706e6970 	rsbvc	r6, lr, r0, ror r9
    2b3c:	4700736f 	strmi	r7, [r0, -pc, ror #6]
    2b40:	5f4f4950 	svcpl	0x004f4950
    2b44:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    2b48:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2b4c:	61447475 	hvcvs	18245	; 0x4745
    2b50:	47006174 	smlsdxmi	r0, r4, r1, r6
    2b54:	5f4f4950 	svcpl	0x004f4950
    2b58:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2b5c:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    2b60:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    2b64:	4200646d 	andmi	r6, r0, #1828716544	; 0x6d000000
    2b68:	61567469 	cmpvs	r6, r9, ror #8
    2b6c:	5047006c 	subpl	r0, r7, ip, rrx
    2b70:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    2b74:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    2b78:	00746942 	rsbseq	r6, r4, r2, asr #18
    2b7c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    2b80:	73005243 	movwvc	r5, #579	; 0x243
    2b84:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2b88:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2b8c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2b90:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2b94:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    2b98:	31663233 	cmncc	r6, r3, lsr r2
    2b9c:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    2ba0:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    2ba4:	69700063 	ldmdbvs	r0!, {r0, r1, r5, r6}^
    2ba8:	73616d6e 	cmnvc	r1, #7040	; 0x1b80
    2bac:	5047006b 	subpl	r0, r7, fp, rrx
    2bb0:	505f4f49 	subspl	r4, pc, r9, asr #30
    2bb4:	5374726f 	cmnpl	r4, #-268435450	; 0xf0000006
    2bb8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2bbc:	50470065 	subpl	r0, r7, r5, rrx
    2bc0:	445f4f49 	ldrbmi	r4, [pc], #-3913	; 2bc8 <__Stack_Size+0x27c8>
    2bc4:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2bc8:	50470074 	subpl	r0, r7, r4, ror r0
    2bcc:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1c8b <__Stack_Size+0x188b>
    2bd0:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    2bd4:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2bd8:	6f437475 	svcvs	0x00437475
    2bdc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2be0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2be4:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    2be8:	0070616d 	rsbseq	r6, r0, sp, ror #2
    2bec:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    2bf0:	006c6156 	rsbeq	r6, ip, r6, asr r1
    2bf4:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    2bf8:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    2bfc:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2c00:	4f495047 	svcmi	0x00495047
    2c04:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    2c08:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2c0c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    2c10:	5f4f4950 	svcpl	0x004f4950
    2c14:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    2c18:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    2c1c:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2c20:	6d740061 	ldclvs	0, cr0, [r4, #-388]!	; 0xfffffe7c
    2c24:	73616d70 	cmnvc	r1, #112, 26	; 0x1c00
    2c28:	5047006b 	subpl	r0, r7, fp, rrx
    2c2c:	505f4f49 	subspl	r4, pc, r9, asr #30
    2c30:	6f4c6e69 	svcvs	0x004c6e69
    2c34:	6f436b63 	svcvs	0x00436b63
    2c38:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c3c:	72756300 	rsbsvc	r6, r5, #0, 6
    2c40:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    2c44:	006e6970 	rsbeq	r6, lr, r0, ror r9
    2c48:	4f495047 	svcmi	0x00495047
    2c4c:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    2c50:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    2c54:	0031706d 	eorseq	r7, r1, sp, rrx
    2c58:	4f495047 	svcmi	0x00495047
    2c5c:	5458455f 	ldrbpl	r4, [r8], #-1375	; 0x55f
    2c60:	6e694c49 	cdpvs	12, 6, cr4, cr9, cr9, {2}
    2c64:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2c68:	00676966 	rsbeq	r6, r7, r6, ror #18
    2c6c:	4f494641 	svcmi	0x00494641
    2c70:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2c74:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2c78:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
    2c7c:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    2c80:	4d006e6f 	stcmi	14, cr6, [r0, #-444]	; 0xfffffe44
    2c84:	00525041 	subseq	r5, r2, r1, asr #32
    2c88:	4f495047 	svcmi	0x00495047
    2c8c:	50470078 	subpl	r0, r7, r8, ror r0
    2c90:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    2c94:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2c98:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2c9c:	56450074 			; <UNDEFINED> instruction: 0x56450074
    2ca0:	47005243 	strmi	r5, [r0, -r3, asr #4]
    2ca4:	5f4f4950 	svcpl	0x004f4950
    2ca8:	4f494641 	svcmi	0x00494641
    2cac:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2cb0:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    2cb4:	00524241 	subseq	r4, r2, r1, asr #4
    2cb8:	4349564e 	movtmi	r5, #38478	; 0x964e
    2cbc:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2cc0:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    2cc4:	61684351 	cmnvs	r8, r1, asr r3
    2cc8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2ccc:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2cd0:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2cd4:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    2cd8:	5f434956 	svcpl	0x00434956
    2cdc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2ce0:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2ce4:	4e007463 	cdpmi	4, 0, cr7, cr0, cr3, {3}
    2ce8:	5f434956 	svcpl	0x00434956
    2cec:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2cf0:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    2cf4:	6550746e 	ldrbvs	r7, [r0, #-1134]	; 0x46e
    2cf8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2cfc:	51524967 	cmppl	r2, r7, ror #18
    2d00:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2d04:	006c656e 	rsbeq	r6, ip, lr, ror #10
    2d08:	4349564e 	movtmi	r5, #38478	; 0x964e
    2d0c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2d10:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2d14:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
    2d18:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    2d1c:	73795300 	cmnvc	r9, #0, 6
    2d20:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2d24:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2d28:	75537265 	ldrbvc	r7, [r3, #-613]	; 0x265
    2d2c:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
    2d30:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2d34:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
    2d38:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2d3c:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    2d40:	53414d49 	movtpl	r4, #7497	; 0x1d49
    2d44:	6d74004b 	ldclvs	0, cr0, [r4, #-300]!	; 0xfffffed4
    2d48:	65727070 	ldrbvs	r7, [r2, #-112]!	; 0x70
    2d4c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2d50:	45525f43 	ldrbmi	r5, [r2, #-3907]	; 0xf43
    2d54:	50544553 	subspl	r4, r4, r3, asr r5
    2d58:	414d4952 	cmpmi	sp, r2, asr r9
    2d5c:	66004b53 			; <UNDEFINED> instruction: 0x66004b53
    2d60:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
    2d64:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
    2d68:	00737365 	rsbseq	r7, r3, r5, ror #6
    2d6c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2d70:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    2d74:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2d78:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2d7c:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    2d80:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2d84:	6f437974 	svcvs	0x00437974
    2d88:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2d8c:	475f5f00 	ldrbmi	r5, [pc, -r0, lsl #30]
    2d90:	41427465 	cmpmi	r2, r5, ror #8
    2d94:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    2d98:	74730049 	ldrbtvc	r0, [r3], #-73	; 0x49
    2d9c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2da0:	5f783031 	svcpl	0x00783031
    2da4:	2f62696c 	svccs	0x0062696c
    2da8:	2f637273 	svccs	0x00637273
    2dac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2db0:	30316632 	eorscc	r6, r1, r2, lsr r6
    2db4:	766e5f78 	uqsub16vc	r5, lr, r8
    2db8:	632e6369 			; <UNDEFINED> instruction: 0x632e6369
    2dbc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2dc0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2dc4:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2dc8:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    2dcc:	5f434956 	svcpl	0x00434956
    2dd0:	6f697250 	svcvs	0x00697250
    2dd4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2dd8:	756f7247 	strbvc	r7, [pc, #-583]!	; 2b99 <__Stack_Size+0x2799>
    2ddc:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    2de0:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2de4:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2de8:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2dec:	53414d54 	movtpl	r4, #7508	; 0x1d54
    2df0:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2df4:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2df8:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    2dfc:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    2e00:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    2e04:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2e08:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2e0c:	53007265 	movwpl	r7, #613	; 0x265
    2e10:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2e14:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2e18:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2e1c:	53434900 	movtpl	r4, #14592	; 0x3900
    2e20:	53520052 	cmppl	r2, #82	; 0x52
    2e24:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2e28:	5f003144 	svcpl	0x00003144
    2e2c:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    2e30:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2e34:	53414d54 	movtpl	r4, #7508	; 0x1d54
    2e38:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2e3c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2e40:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    2e44:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    2e48:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    2e4c:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    2e50:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2e54:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2e58:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    2e5c:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2e60:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2e64:	63417265 	movtvs	r7, #4709	; 0x1265
    2e68:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2e6c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2e70:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2e74:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2e78:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    2e7c:	50455341 	subpl	r5, r5, r1, asr #6
    2e80:	4f434952 	svcmi	0x00434952
    2e84:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2e88:	41464200 	mrsmi	r4, (UNDEF: 102)
    2e8c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2e90:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2e94:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2e98:	61684351 	cmnvs	r8, r1, asr r3
    2e9c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2ea0:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2ea4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2ea8:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    2eac:	6f70706d 	svcvs	0x0070706d
    2eb0:	46430073 			; <UNDEFINED> instruction: 0x46430073
    2eb4:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2eb8:	5f434956 	svcpl	0x00434956
    2ebc:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    2ec0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2ec4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2ec8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2ecc:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2ed0:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2ed4:	41007469 	tstmi	r0, r9, ror #8
    2ed8:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    2edc:	50434900 	subpl	r4, r3, r0, lsl #18
    2ee0:	5f5f0052 	svcpl	0x005f0052
    2ee4:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2ee8:	43495250 	movtmi	r5, #37456	; 0x9250
    2eec:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    2ef0:	48530047 	ldmdami	r3, {r0, r1, r2, r6}^
    2ef4:	53005250 	movwpl	r5, #592	; 0x250
    2ef8:	52534348 	subspl	r4, r3, #72, 6	; 0x20000001
    2efc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2f00:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2f04:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2f08:	564e0066 	strbpl	r0, [lr], -r6, rrx
    2f0c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2f10:	41427465 	cmpmi	r2, r5, ror #8
    2f14:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    2f18:	5f5f0049 	svcpl	0x005f0049
    2f1c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2f20:	55414654 	strbpl	r4, [r1, #-1620]	; 0x654
    2f24:	414d544c 	cmpmi	sp, ip, asr #8
    2f28:	4d004b53 	vstrmi	d4, [r0, #-332]	; 0xfffffeb4
    2f2c:	5241464d 	subpl	r4, r1, #80740352	; 0x4d00000
    2f30:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2f34:	00627573 	rsbeq	r7, r2, r3, ror r5
    2f38:	4349564e 	movtmi	r5, #38478	; 0x964e
    2f3c:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    2f40:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2f44:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2f48:	6f437265 	svcvs	0x00437265
    2f4c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2f50:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2f54:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2f58:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    2f5c:	6f43504c 	svcvs	0x0043504c
    2f60:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2f64:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2f68:	74535f43 	ldrbvc	r5, [r3], #-3907	; 0xf43
    2f6c:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2f70:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2f74:	45434900 	strbmi	r4, [r3, #-2304]	; 0x900
    2f78:	6d740052 	ldclvs	0, cr0, [r4, #-328]!	; 0xfffffeb8
    2f7c:	69727070 	ldmdbvs	r2!, {r4, r5, r6, ip, sp, lr}^
    2f80:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2f84:	54560079 	ldrbpl	r0, [r6], #-121	; 0x79
    2f88:	4900524f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, ip, lr}
    2f8c:	00525053 	subseq	r5, r2, r3, asr r0
    2f90:	52534644 	subspl	r4, r3, #68, 12	; 0x4400000
    2f94:	53464800 	movtpl	r4, #26624	; 0x6800
    2f98:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2f9c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2fa0:	41465445 	cmpmi	r6, r5, asr #8
    2fa4:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    2fa8:	004b5341 	subeq	r5, fp, r1, asr #6
    2fac:	52534641 	subspl	r4, r3, #68157440	; 0x4100000
    2fb0:	45534900 	ldrbmi	r4, [r3, #-2304]	; 0x900
    2fb4:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2fb8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2fbc:	61467465 	cmpvs	r6, r5, ror #8
    2fc0:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    2fc4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2fc8:	6f537265 	svcvs	0x00537265
    2fcc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2fd0:	43530073 	cmpmi	r3, #115	; 0x73
    2fd4:	79545f42 	ldmdbvc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2fd8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2fdc:	6d740066 	ldclvs	0, cr0, [r4, #-408]!	; 0xfffffe68
    2fe0:	4e003270 	mcrmi	2, 0, r3, cr0, cr0, {3}
    2fe4:	5f434956 	svcpl	0x00434956
    2fe8:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    2fec:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2ff0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2ff4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2ff8:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2ffc:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    3000:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    3004:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3008:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    300c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    3010:	53726165 	cmnpl	r2, #1073741849	; 0x40000019
    3014:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    3018:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    301c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3020:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    3024:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    3028:	76007469 	strvc	r7, [r0], -r9, ror #8
    302c:	32336375 	eorscc	r6, r3, #-738197503	; 0xd4000001
    3030:	75616600 	strbvc	r6, [r1, #-1536]!	; 0x600
    3034:	6f73746c 	svcvs	0x0073746c
    3038:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    303c:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    3040:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    3044:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3048:	5072656c 	rsbspl	r6, r2, ip, ror #10
    304c:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!	; 0xfffffe38
    3050:	6f697470 	svcvs	0x00697470
    3054:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
    3058:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    305c:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
    3060:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    3064:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    3068:	61684351 	cmnvs	r8, r1, asr r3
    306c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    3070:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    3074:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    3078:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    307c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3080:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    3084:	43535f43 	cmpmi	r3, #268	; 0x10c
    3088:	49654442 	stmdbmi	r5!, {r1, r6, sl, lr}^
    308c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3090:	5077654e 	rsbspl	r6, r7, lr, asr #10
    3094:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    3098:	00797469 	rsbseq	r7, r9, r9, ror #8
    309c:	4349564e 	movtmi	r5, #38478	; 0x964e
    30a0:	6365565f 	cmnvs	r5, #99614720	; 0x5f00000
    30a4:	62615474 	rsbvs	r5, r1, #116, 8	; 0x74000000
    30a8:	74636100 	strbtvc	r6, [r3], #-256	; 0x100
    30ac:	69657669 	stmdbvs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    30b0:	74737172 	ldrbtvc	r7, [r3], #-370	; 0x172
    30b4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30b8:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
    30bc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    30c0:	6b73616d 	blvs	1cdb67c <__Stack_Size+0x1cdb27c>
    30c4:	776f4c00 	strbvc	r4, [pc, -r0, lsl #24]!
    30c8:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    30cc:	646f4d72 	strbtvs	r4, [pc], #-3442	; 30d4 <__Stack_Size+0x2cd4>
    30d0:	564e0065 	strbpl	r0, [lr], -r5, rrx
    30d4:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    30d8:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    30dc:	61684351 	cmnvs	r8, r1, asr r3
    30e0:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    30e4:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    30e8:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    30ec:	61745374 	cmnvs	r4, r4, ror r3
    30f0:	00737574 	rsbseq	r7, r3, r4, ror r5
    30f4:	4349564e 	movtmi	r5, #38478	; 0x964e
    30f8:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    30fc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3100:	646e6570 	strbtvs	r6, [lr], #-1392	; 0x570
    3104:	69676e69 	stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    3108:	74737172 	ldrbtvc	r7, [r3], #-370	; 0x172
    310c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3110:	52575000 	subspl	r5, r7, #0
    3114:	746e455f 	strbtvc	r4, [lr], #-1375	; 0x55f
    3118:	54537265 	ldrbpl	r7, [r3], #-613	; 0x265
    311c:	42444e41 	submi	r4, r4, #1040	; 0x410
    3120:	646f4d59 	strbtvs	r4, [pc], #-3417	; 3128 <__Stack_Size+0x2d28>
    3124:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    3128:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    312c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    3130:	0067616c 	rsbeq	r6, r7, ip, ror #2
    3134:	5f525750 	svcpl	0x00525750
    3138:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    313c:	50007469 	andpl	r7, r0, r9, ror #8
    3140:	525f5257 	subspl	r5, pc, #1879048197	; 0x70000005
    3144:	6c756765 	ldclvs	7, cr6, [r5], #-404	; 0xfffffe6c
    3148:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    314c:	52575000 	subspl	r5, r7, #0
    3150:	4456505f 	ldrbmi	r5, [r6], #-95	; 0x5f
    3154:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    3158:	5750006c 	ldrbpl	r0, [r0, -ip, rrx]
    315c:	4c465f52 	mcrrmi	15, 5, r5, r6, cr2
    3160:	50004741 	andpl	r4, r0, r1, asr #14
    3164:	545f5257 	ldrbpl	r5, [pc], #-599	; 316c <__Stack_Size+0x2d6c>
    3168:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    316c:	50006665 	andpl	r6, r0, r5, ror #12
    3170:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
    3174:	6d434456 	cfstrdvs	mvd4, [r3, #-344]	; 0xfffffea8
    3178:	74730064 	ldrbtvc	r0, [r3], #-100	; 0x64
    317c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3180:	5f783031 	svcpl	0x00783031
    3184:	2f62696c 	svccs	0x0062696c
    3188:	2f637273 	svccs	0x00637273
    318c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3190:	30316632 	eorscc	r6, r1, r2, lsr r6
    3194:	77705f78 			; <UNDEFINED> instruction: 0x77705f78
    3198:	00632e72 	rsbeq	r2, r3, r2, ror lr
    319c:	5f525750 	svcpl	0x00525750
    31a0:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    31a4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    31a8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    31ac:	50006769 	andpl	r6, r0, r9, ror #14
    31b0:	475f5257 			; <UNDEFINED> instruction: 0x475f5257
    31b4:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    31b8:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    31bc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    31c0:	575f5f00 	ldrbpl	r5, [pc, -r0, lsl #30]
    31c4:	5f004546 	svcpl	0x00004546
    31c8:	4946575f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    31cc:	52575000 	subspl	r5, r7, #0
    31d0:	746e455f 	strbtvc	r4, [lr], #-1375	; 0x55f
    31d4:	54537265 	ldrbpl	r7, [r3], #-613	; 0x265
    31d8:	6f4d504f 	svcvs	0x004d504f
    31dc:	52006564 	andpl	r6, r0, #100, 10	; 0x19000000
    31e0:	415f4343 	cmpmi	pc, r3, asr #6
    31e4:	50314250 	eorspl	r4, r1, r0, asr r2
    31e8:	70697265 	rsbvc	r7, r9, r5, ror #4
    31ec:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    31f0:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    31f4:	57500064 	ldrbpl	r0, [r0, -r4, rrx]
    31f8:	54535f52 	ldrbpl	r5, [r3], #-3922	; 0xf52
    31fc:	6e45504f 	cdpvs	0, 4, cr5, cr5, cr15, {2}
    3200:	00797274 	rsbseq	r7, r9, r4, ror r2
    3204:	5f525750 	svcpl	0x00525750
    3208:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    320c:	69507055 	ldmdbvs	r0, {r0, r2, r4, r6, ip, sp, lr}^
    3210:	646d436e 	strbtvs	r4, [sp], #-878	; 0x36e
    3214:	43435200 	movtmi	r5, #12800	; 0x3200
    3218:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    321c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    3220:	42504100 	subsmi	r4, r0, #0, 2
    3224:	54535231 	ldrbpl	r5, [r3], #-561	; 0x231
    3228:	43520052 	cmpmi	r2, #82	; 0x52
    322c:	43485f43 	movtmi	r5, #36675	; 0x8f43
    3230:	52004b4c 	andpl	r4, r0, #76, 22	; 0x13000
    3234:	415f4343 	cmpmi	pc, r3, asr #6
    3238:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    323c:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    3240:	00676966 	rsbeq	r6, r7, r6, ror #18
    3244:	5f434352 	svcpl	0x00434352
    3248:	61656c43 	cmnvs	r5, r3, asr #24
    324c:	50544972 	subspl	r4, r4, r2, ror r9
    3250:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    3254:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3258:	43520074 	cmpmi	r2, #116	; 0x74
    325c:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    3260:	43520045 	cmpmi	r2, #69	; 0x45
    3264:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    3268:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    326c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3270:	44420073 	strbmi	r0, [r2], #-115	; 0x73
    3274:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    3278:	415f4343 	cmpmi	pc, r3, asr #6
    327c:	50324250 	eorspl	r4, r2, r0, asr r2
    3280:	70697265 	rsbvc	r7, r9, r5, ror #4
    3284:	43520068 	cmpmi	r2, #104	; 0x68
    3288:	43505f43 	cmpmi	r0, #268	; 0x10c
    328c:	00324b4c 	eorseq	r4, r2, ip, asr #22
    3290:	5f434352 	svcpl	0x00434352
    3294:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3298:	7954736b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
    329c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    32a0:	43520066 	cmpmi	r2, #102	; 0x66
    32a4:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    32a8:	6c754d4c 	ldclvs	13, cr4, [r5], #-304	; 0xfffffed0
    32ac:	43435200 	movtmi	r5, #12800	; 0x3200
    32b0:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    32b4:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    32b8:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    32bc:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    32c0:	4800646d 	stmdami	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    32c4:	5f4b4c43 	svcpl	0x004b4c43
    32c8:	71657246 	cmnvc	r5, r6, asr #4
    32cc:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    32d0:	50410079 	subpl	r0, r1, r9, ror r0
    32d4:	4e453142 	dvfmism	f3, f5, f2
    32d8:	43520052 	cmpmi	r2, #82	; 0x52
    32dc:	434d5f43 	movtmi	r5, #57155	; 0xdf43
    32e0:	6e6f434f 	cdpvs	3, 6, cr4, cr15, cr15, {2}
    32e4:	00676966 	rsbeq	r6, r7, r6, ror #18
    32e8:	5f434352 	svcpl	0x00434352
    32ec:	43435452 	movtmi	r5, #13394	; 0x3452
    32f0:	6f534b4c 	svcvs	0x00534b4c
    32f4:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    32f8:	6c6c7000 	stclvs	0, cr7, [ip], #-0
    32fc:	6c6c756d 	cfstr64vs	mvdx7, [ip], #-436	; 0xfffffe4c
    3300:	43435200 	movtmi	r5, #12800	; 0x3200
    3304:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    3308:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    330c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3310:	43520067 	cmpmi	r2, #103	; 0x67
    3314:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    3318:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    331c:	42504100 	subsmi	r4, r0, #0, 2
    3320:	54535232 	ldrbpl	r5, [r3], #-562	; 0x232
    3324:	43520052 	cmpmi	r2, #82	; 0x52
    3328:	50415f43 	subpl	r5, r1, r3, asr #30
    332c:	65503142 	ldrbvs	r3, [r0, #-322]	; 0x142
    3330:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3334:	6c6c7000 	stclvs	0, cr7, [ip], #-0
    3338:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    333c:	41006563 	tstmi	r0, r3, ror #10
    3340:	4e454248 	cdpmi	2, 4, cr4, cr5, cr8, {2}
    3344:	74730052 	ldrbtvc	r0, [r3], #-82	; 0x52
    3348:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    334c:	00676572 	rsbeq	r6, r7, r2, ror r5
    3350:	32425041 	subcc	r5, r2, #65	; 0x41
    3354:	00524e45 	subseq	r4, r2, r5, asr #28
    3358:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    335c:	43705574 	cmnmi	r0, #116, 10	; 0x1d000000
    3360:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3364:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    3368:	415f4343 	cmpmi	pc, r3, asr #6
    336c:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    3370:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    3374:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    3378:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    337c:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    3380:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3384:	43444100 	movtmi	r4, #16640	; 0x4100
    3388:	5f4b4c43 	svcpl	0x004b4c43
    338c:	71657246 	cmnvc	r5, r6, asr #4
    3390:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    3394:	43520079 	cmpmi	r2, #121	; 0x79
    3398:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    339c:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    33a0:	505f4343 	subspl	r4, pc, r3, asr #6
    33a4:	6f534c4c 	svcvs	0x00534c4c
    33a8:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    33ac:	43435200 	movtmi	r5, #12800	; 0x3200
    33b0:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    33b4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    33b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    33bc:	43520067 	cmpmi	r2, #103	; 0x67
    33c0:	53555f43 	cmppl	r5, #268	; 0x10c
    33c4:	4b4c4342 	blmi	13140d4 <__Stack_Size+0x1313cd4>
    33c8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    33cc:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    33d0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    33d4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    33d8:	5348004b 	movtpl	r0, #32843	; 0x804b
    33dc:	61745345 	cmnvs	r4, r5, asr #6
    33e0:	00737574 	rsbseq	r7, r3, r4, ror r5
    33e4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    33e8:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    33ec:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    33f0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    33f4:	43435200 	movtmi	r5, #12800	; 0x3200
    33f8:	6f6c435f 	svcvs	0x006c435f
    33fc:	00736b63 	rsbseq	r6, r3, r3, ror #22
    3400:	4b4c4350 	blmi	1314148 <__Stack_Size+0x1313d48>
    3404:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    3408:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    340c:	0079636e 	rsbseq	r6, r9, lr, ror #6
    3410:	5f434352 	svcpl	0x00434352
    3414:	6f435449 	svcvs	0x00435449
    3418:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    341c:	65727000 	ldrbvs	r7, [r2, #-0]!
    3420:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    3424:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    3428:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    342c:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    3430:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    3434:	756f534b 	strbvc	r5, [pc, #-843]!	; 30f1 <__Stack_Size+0x2cf1>
    3438:	00656372 	rsbeq	r6, r5, r2, ror r3
    343c:	4b4c4350 	blmi	1314184 <__Stack_Size+0x1313d84>
    3440:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    3444:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    3448:	0079636e 	rsbseq	r6, r9, lr, ror #6
    344c:	41425041 	cmpmi	r2, r1, asr #32
    3450:	72504248 	subsvc	r4, r0, #72, 4	; 0x80000004
    3454:	54637365 	strbtpl	r7, [r3], #-869	; 0x365
    3458:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    345c:	43435200 	movtmi	r5, #12800	; 0x3200
    3460:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3464:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3468:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    346c:	73007165 	movwvc	r7, #357	; 0x165
    3470:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3474:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3478:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    347c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3480:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    3484:	31663233 	cmncc	r6, r3, lsr r2
    3488:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    348c:	632e6363 			; <UNDEFINED> instruction: 0x632e6363
    3490:	43435200 	movtmi	r5, #12800	; 0x3200
    3494:	45534c5f 	ldrbmi	r4, [r3, #-3167]	; 0xc5f
    3498:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    349c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    34a0:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    34a4:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    34a8:	646d434b 	strbtvs	r4, [sp], #-843	; 0x34b
    34ac:	43435200 	movtmi	r5, #12800	; 0x3200
    34b0:	6f6c435f 	svcvs	0x006c435f
    34b4:	65536b63 	ldrbvs	r6, [r3, #-2915]	; 0xb63
    34b8:	69727563 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^
    34bc:	79537974 	ldmdbvc	r3, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^
    34c0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    34c4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    34c8:	5f434352 	svcpl	0x00434352
    34cc:	43495348 	movtmi	r5, #37704	; 0x9348
    34d0:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    34d4:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]	; 33d0 <__Stack_Size+0x2fd0>
    34d8:	52004f43 	andpl	r4, r0, #268	; 0x10c
    34dc:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    34e0:	43520054 	cmpmi	r2, #84	; 0x54
    34e4:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    34e8:	72655042 	rsbvc	r5, r5, #66	; 0x42
    34ec:	00687069 	rsbeq	r7, r8, r9, rrx
    34f0:	50434441 	subpl	r4, r3, r1, asr #8
    34f4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    34f8:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
    34fc:	50530065 	subspl	r0, r3, r5, rrx
    3500:	32495f49 	subcc	r5, r9, #292	; 0x124
    3504:	4d445f53 	stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4
    3508:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    350c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3510:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3514:	50435243 	subpl	r5, r3, r3, asr #4
    3518:	6e796c6f 	cdpvs	12, 7, cr6, cr9, cr15, {3}
    351c:	61696d6f 	cmnvs	r9, pc, ror #26
    3520:	5053006c 	subspl	r0, r3, ip, rrx
    3524:	32495f49 	subcc	r5, r9, #292	; 0x124
    3528:	4c465f53 	mcrrmi	15, 5, r5, r6, cr3
    352c:	49004741 	stmdbmi	r0, {r0, r6, r8, r9, sl, lr}
    3530:	535f5332 	cmppl	pc, #-939524096	; 0xc8000000
    3534:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    3538:	00647261 	rsbeq	r7, r4, r1, ror #4
    353c:	5f533249 	svcpl	0x00533249
    3540:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    3544:	63617000 	cmnvs	r1, #0
    3548:	6c74656b 	cfldr64vs	mvdx6, [r4], #-428	; 0xfffffe54
    354c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    3550:	50530068 	subspl	r0, r3, r8, rrx
    3554:	32495f49 	subcc	r5, r9, #292	; 0x124
    3558:	4d445f53 	stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4
    355c:	71655241 	cmnvc	r5, r1, asr #4
    3560:	53324900 	teqpl	r2, #0, 18
    3564:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    3568:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    356c:	00746375 	rsbseq	r6, r4, r5, ror r3
    3570:	5f533249 	svcpl	0x00533249
    3574:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3578:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    357c:	00666544 	rsbeq	r6, r6, r4, asr #10
    3580:	5f533249 	svcpl	0x00533249
    3584:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3588:	53324900 	teqpl	r2, #0, 18
    358c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    3590:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    3594:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3598:	64733269 	ldrbtvs	r3, [r3], #-617	; 0x269
    359c:	53007669 	movwpl	r7, #1641	; 0x669
    35a0:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    35a4:	495f5332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, ip, lr}^	; <UNPREDICTABLE>
    35a8:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    35ac:	00676966 	rsbeq	r6, r7, r6, ror #18
    35b0:	5f533249 	svcpl	0x00533249
    35b4:	69647541 	stmdbvs	r4!, {r0, r6, r8, sl, ip, sp, lr}^
    35b8:	6572466f 	ldrbvs	r4, [r2, #-1647]!	; 0x66f
    35bc:	32490071 	subcc	r0, r9, #113	; 0x71
    35c0:	434d5f53 	movtmi	r5, #57171	; 0xdf53
    35c4:	754f4b4c 	strbvc	r4, [pc, #-2892]	; 2a80 <__Stack_Size+0x2680>
    35c8:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    35cc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    35d0:	4352435f 	cmpmi	r2, #2080374785	; 0x7c000001
    35d4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    35d8:	4469425f 	strbtmi	r4, [r9], #-607	; 0x25f
    35dc:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
    35e0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    35e4:	694c6c61 	stmdbvs	ip, {r0, r5, r6, sl, fp, sp, lr}^
    35e8:	6f43656e 	svcvs	0x0043656e
    35ec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    35f0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    35f4:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    35f8:	0054495f 	subseq	r4, r4, pc, asr r9
    35fc:	5f495053 	svcpl	0x00495053
    3600:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3604:	53004352 	movwpl	r4, #850	; 0x352
    3608:	445f4950 	ldrbmi	r4, [pc], #-2384	; 3610 <__Stack_Size+0x3210>
    360c:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    3610:	43657a69 	cmnmi	r5, #430080	; 0x69000
    3614:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3618:	32490067 	subcc	r0, r9, #103	; 0x67
    361c:	61445f53 	cmpvs	r4, r3, asr pc
    3620:	6f466174 	svcvs	0x00466174
    3624:	74616d72 	strbtvc	r6, [r1], #-3442	; 0xd72
    3628:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    362c:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3630:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    3634:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3638:	5f495053 	svcpl	0x00495053
    363c:	4953534e 	ldmdbmi	r3, {r1, r2, r3, r6, r8, r9, ip, lr}^
    3640:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3644:	536c616e 	cmnpl	ip, #-2147483621	; 0x8000001b
    3648:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
    364c:	43657261 	cmnmi	r5, #268435462	; 0x10000006
    3650:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3654:	50530067 	subspl	r0, r3, r7, rrx
    3658:	32495f49 	subcc	r5, r9, #292	; 0x124
    365c:	65475f53 	strbvs	r5, [r7, #-3923]	; 0xf53
    3660:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    3664:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3668:	50530073 	subspl	r0, r3, r3, ror r0
    366c:	534e5f49 	movtpl	r5, #61257	; 0xef49
    3670:	746e4953 	strbtvc	r4, [lr], #-2387	; 0x953
    3674:	616e7265 	cmnvs	lr, r5, ror #4
    3678:	666f536c 	strbtvs	r5, [pc], -ip, ror #6
    367c:	50530074 	subspl	r0, r3, r4, ror r0
    3680:	32495f49 	subcc	r5, r9, #292	; 0x124
    3684:	6c435f53 	mcrrvs	15, 5, r5, r3, cr3
    3688:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    368c:	0067616c 	rsbeq	r6, r7, ip, ror #2
    3690:	5f533249 	svcpl	0x00533249
    3694:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3698:	5f495053 	svcpl	0x00495053
    369c:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    36a0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    36a4:	53007469 	movwpl	r7, #1129	; 0x469
    36a8:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    36ac:	435f5332 	cmpmi	pc, #-939524096	; 0xc8000000
    36b0:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    36b4:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    36b8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    36bc:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    36c0:	53324900 	teqpl	r2, #0, 18
    36c4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 36cc <__Stack_Size+0x32cc>
    36c8:	74730065 	ldrbtvc	r0, [r3], #-101	; 0x65
    36cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    36d0:	5f783031 	svcpl	0x00783031
    36d4:	2f62696c 	svccs	0x0062696c
    36d8:	2f637273 	svccs	0x00637273
    36dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    36e0:	30316632 	eorscc	r6, r1, r2, lsr r6
    36e4:	70735f78 	rsbsvc	r5, r3, r8, ror pc
    36e8:	00632e69 	rsbeq	r2, r3, r9, ror #28
    36ec:	78495053 	stmdavc	r9, {r0, r1, r4, r6, ip, lr}^
    36f0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    36f4:	4f53535f 	svcmi	0x0053535f
    36f8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    36fc:	646d4374 	strbtvs	r4, [sp], #-884	; 0x374
    3700:	73326900 	teqvc	r2, #0, 18
    3704:	0064646f 	rsbeq	r6, r4, pc, ror #8
    3708:	5f495053 	svcpl	0x00495053
    370c:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
    3710:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xd73
    3714:	00435243 	subeq	r5, r3, r3, asr #4
    3718:	5f495053 	svcpl	0x00495053
    371c:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
    3720:	74616c75 	strbtvc	r6, [r1], #-3189	; 0xc75
    3724:	43524365 	cmpmi	r2, #-1811939327	; 0x94000001
    3728:	63726300 	cmnvs	r2, #0, 6
    372c:	00676572 	rsbeq	r6, r7, r2, ror r5
    3730:	5f495053 	svcpl	0x00495053
    3734:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3738:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    373c:	53007463 	movwpl	r7, #1123	; 0x463
    3740:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    3744:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    3748:	6f437465 	svcvs	0x00437465
    374c:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    3750:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    3754:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3758:	65475f6b 	strbvs	r5, [r7, #-3947]	; 0xf6b
    375c:	616c4674 	smcvs	50276	; 0xc464
    3760:	61745367 	cmnvs	r4, r7, ror #6
    3764:	00737574 	rsbseq	r7, r3, r4, ror r5
    3768:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    376c:	5f6b6369 	svcpl	0x006b6369
    3770:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    3774:	4c414300 	mcrrmi	3, 0, r4, r1, cr0
    3778:	73004249 	movwvc	r4, #585	; 0x249
    377c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3780:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3784:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3788:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    378c:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    3790:	31663233 	cmncc	r6, r3, lsr r2
    3794:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    3798:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    379c:	632e6b63 			; <UNDEFINED> instruction: 0x632e6b63
    37a0:	52544300 	subspl	r4, r4, #0, 6
    37a4:	7953004c 	ldmdbvc	r3, {r2, r3, r6}^
    37a8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    37ac:	6f435f6b 	svcvs	0x00435f6b
    37b0:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    37b4:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    37b8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    37bc:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    37c0:	756f534b 	strbvc	r5, [pc, #-843]!	; 347d <__Stack_Size+0x307d>
    37c4:	43656372 	cmnmi	r5, #-939524095	; 0xc8000001
    37c8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    37cc:	4f4c0067 	svcmi	0x004c0067
    37d0:	53004441 	movwpl	r4, #1089	; 0x441
    37d4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    37d8:	545f6b63 	ldrbpl	r6, [pc], #-2915	; 37e0 <__Stack_Size+0x33e0>
    37dc:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    37e0:	53006665 	movwpl	r6, #1637	; 0x665
    37e4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    37e8:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    37ec:	6f534b4c 	svcvs	0x00534b4c
    37f0:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    37f4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    37f8:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    37fc:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    3800:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3804:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3808:	4f5f4d49 	svcmi	0x005f4d49
    380c:	6f503143 	svcvs	0x00503143
    3810:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3814:	6f437974 	svcvs	0x00437974
    3818:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    381c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3820:	5343495f 	movtpl	r4, #14687	; 0x395f
    3824:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3828:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    382c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3830:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3834:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 366c <__Stack_Size+0x326c>
    3838:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    383c:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    3840:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3844:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 367c <__Stack_Size+0x327c>
    3848:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    384c:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    3850:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3854:	6f504e33 	svcvs	0x00504e33
    3858:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    385c:	6f437974 	svcvs	0x00437974
    3860:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3864:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3868:	50434f5f 	subpl	r4, r3, pc, asr pc
    386c:	6f6c6572 	svcvs	0x006c6572
    3870:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    3874:	4f5f4d49 	svcmi	0x005f4d49
    3878:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    387c:	616f6c65 	cmnvs	pc, r5, ror #24
    3880:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    3884:	00676966 	rsbeq	r6, r7, r6, ror #18
    3888:	5f4d4954 	svcpl	0x004d4954
    388c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    3890:	5367616c 	cmnpl	r7, #108, 2
    3894:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3898:	49540073 	ldmdbmi	r4, {r0, r1, r4, r5, r6}^
    389c:	6f435f32 	svcvs	0x00435f32
    38a0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    38a4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    38a8:	46434f5f 			; <UNDEFINED> instruction: 0x46434f5f
    38ac:	00747361 	rsbseq	r7, r4, r1, ror #6
    38b0:	5f4d4954 	svcpl	0x004d4954
    38b4:	00444b43 	subeq	r4, r4, r3, asr #22
    38b8:	5f4d4954 	svcpl	0x004d4954
    38bc:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    38c0:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    38c4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    38c8:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    38cc:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    38d0:	54747570 	ldrbtpl	r7, [r4], #-1392	; 0x570
    38d4:	67676972 			; <UNDEFINED> instruction: 0x67676972
    38d8:	6f537265 	svcvs	0x00537265
    38dc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    38e0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    38e4:	7478455f 	ldrbtvc	r4, [r8], #-1375	; 0x55f
    38e8:	50475254 	subpl	r5, r7, r4, asr r2
    38ec:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    38f0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    38f4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    38f8:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    38fc:	646d434e 	strbtvs	r4, [sp], #-846	; 0x34e
    3900:	65746900 	ldrbvs	r6, [r4, #-2304]!	; 0x900
    3904:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    3908:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    390c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3910:	65725032 	ldrbvs	r5, [r2, #-50]!	; 0x32
    3914:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    3918:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    391c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3920:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3924:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    3928:	32434f64 	subcc	r4, r3, #100, 30	; 0x190
    392c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3930:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3934:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2bf3 <__Stack_Size+0x27f3>
    3938:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    393c:	71655265 	cmnvc	r5, r5, ror #4
    3940:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    3944:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3948:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    394c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3950:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3954:	44434374 	strbmi	r4, [r3], #-884	; 0x374
    3958:	5400414d 	strpl	r4, [r0], #-333	; 0x14d
    395c:	4f5f4d49 	svcmi	0x005f4d49
    3960:	646f4d50 	strbtvs	r4, [pc], #-3408	; 3968 <__Stack_Size+0x3568>
    3964:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3968:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    396c:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    3970:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3974:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3978:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    397c:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    3980:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3984:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3988:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    398c:	6f503143 	svcvs	0x00503143
    3990:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3994:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    3998:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    399c:	61437465 	cmpvs	r3, r5, ror #8
    39a0:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    39a4:	74003165 	strvc	r3, [r0], #-357	; 0x165
    39a8:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    39ac:	54007263 	strpl	r7, [r0], #-611	; 0x263
    39b0:	4f5f4d49 	svcmi	0x005f4d49
    39b4:	61463343 	cmpvs	r6, r3, asr #6
    39b8:	6f437473 	svcvs	0x00437473
    39bc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    39c0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    39c4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    39c8:	6f465f4d 	svcvs	0x00465f4d
    39cc:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    39d0:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    39d4:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    39d8:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    39dc:	6f503243 	svcvs	0x00503243
    39e0:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    39e4:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    39e8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    39ec:	43497465 	movtmi	r7, #37989	; 0x9465
    39f0:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    39f4:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    39f8:	54007265 	strpl	r7, [r0], #-613	; 0x265
    39fc:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3a00:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    3a04:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3a08:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a0c:	53534f5f 	cmppl	r3, #380	; 0x17c
    3a10:	61745349 	cmnvs	r4, r9, asr #6
    3a14:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    3a18:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    3a1c:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    3a20:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3a24:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    3a28:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3a2c:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    3a30:	6f6c4352 	svcvs	0x006c4352
    3a34:	6f4d6b63 	svcvs	0x004d6b63
    3a38:	43326564 	teqmi	r2, #100, 10	; 0x19000000
    3a3c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3a40:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3a44:	6f435f31 	svcvs	0x00435f31
    3a48:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3a4c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a50:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3a54:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    3a58:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    3a5c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a60:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3a64:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    3a68:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    3a6c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a70:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3a74:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    3a78:	34657275 	strbtcc	r7, [r5], #-629	; 0x275
    3a7c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a80:	414d445f 	cmpmi	sp, pc, asr r4
    3a84:	73727542 	cmnvc	r2, #276824064	; 0x10800000
    3a88:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3a8c:	00687467 	rsbeq	r7, r8, r7, ror #8
    3a90:	5f4d4954 	svcpl	0x004d4954
    3a94:	61656c43 	cmnvs	r5, r3, asr #24
    3a98:	616c4672 	smcvs	50274	; 0xc462
    3a9c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3aa0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3aa4:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    3aa8:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3aac:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    3ab0:	4f726165 	svcmi	0x00726165
    3ab4:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0x443
    3ab8:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    3abc:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    3ac0:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    3ac4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    3ac8:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    3acc:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    3ad0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3ad4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3ad8:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    3adc:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    3ae0:	00676966 	rsbeq	r6, r7, r6, ror #18
    3ae4:	5f4d4954 	svcpl	0x004d4954
    3ae8:	50525241 	subspl	r5, r2, r1, asr #4
    3aec:	6f6c6572 	svcvs	0x006c6572
    3af0:	6f436461 	svcvs	0x00436461
    3af4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3af8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    3afc:	31663233 	cmncc	r6, r3, lsr r2
    3b00:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    3b04:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    3b08:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    3b0c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3b10:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3b14:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    3b18:	5400632e 	strpl	r6, [r0], #-814	; 0x32e
    3b1c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3b20:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    3b24:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    3b28:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3b2c:	6d740074 	ldclvs	0, cr0, [r4, #-464]!	; 0xfffffe30
    3b30:	65636370 	strbvs	r6, [r3, #-880]!	; 0x370
    3b34:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3b38:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3b3c:	6f6c4374 	svcvs	0x006c4374
    3b40:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    3b44:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    3b48:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    3b4c:	4f5f4d49 	svcmi	0x005f4d49
    3b50:	61463243 	cmpvs	r6, r3, asr #4
    3b54:	6f437473 	svcvs	0x00437473
    3b58:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3b5c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3b60:	6572425f 	ldrbvs	r4, [r2, #-607]!	; 0x25f
    3b64:	6f506b61 	svcvs	0x00506b61
    3b68:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3b6c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    3b70:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3b74:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3b78:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    3b7c:	54747570 	ldrbtpl	r7, [r4], #-1392	; 0x570
    3b80:	67676972 			; <UNDEFINED> instruction: 0x67676972
    3b84:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3b88:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3b90 <__Stack_Size+0x3790>
    3b8c:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    3b90:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    3b94:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    3b98:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3b9c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3ba0:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3ba4:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    3ba8:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!	; 0xfffffec4
    3bac:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    3bb0:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    3bb4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    3bb8:	4c465f4d 	mcrrmi	15, 4, r5, r6, cr13
    3bbc:	54004741 	strpl	r4, [r0], #-1857	; 0x741
    3bc0:	4c5f4d49 	mrrcmi	13, 4, r4, pc, cr9	; <UNPREDICTABLE>
    3bc4:	4c4b434f 	mcrrmi	3, 4, r4, fp, cr15
    3bc8:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    3bcc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3bd0:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    3bd4:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    3bd8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3bdc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3be0:	5043495f 	subpl	r4, r3, pc, asr r9
    3be4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3be8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    3bec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3bf0:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    3bf4:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3bf8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3bfc:	4353505f 	cmpmi	r3, #95	; 0x5f
    3c00:	6f6c6552 	svcvs	0x006c6552
    3c04:	6f4d6461 	svcvs	0x004d6461
    3c08:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3c0c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3c10:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    3c14:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    3c18:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    3c1c:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    3c20:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3c24:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3c28:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3c30 <__Stack_Size+0x3830>
    3c2c:	6142414d 	cmpvs	r2, sp, asr #2
    3c30:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    3c34:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3c38:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    3c3c:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3c40:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    3c44:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    3c48:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3c4c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3c50:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    3c54:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    3c58:	00726f73 	rsbseq	r6, r2, r3, ror pc
    3c5c:	5f4d4954 	svcpl	0x004d4954
    3c60:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    3c64:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    3c68:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    3c6c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3c70:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3c74:	32434974 	subcc	r4, r3, #116, 18	; 0x1d0000
    3c78:	73657250 	cmnvc	r5, #80, 4
    3c7c:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    3c80:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3c84:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    3c88:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    3c8c:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    3c90:	61667265 	cmnvs	r6, r5, ror #4
    3c94:	6f436563 	svcvs	0x00436563
    3c98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3c9c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ca0:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3ca4:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    3ca8:	72425f4d 	subvc	r5, r2, #308	; 0x134
    3cac:	006b6165 	rsbeq	r6, fp, r5, ror #2
    3cb0:	5f4d4954 	svcpl	0x004d4954
    3cb4:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    3cb8:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    3cbc:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3cc0:	6f534b4c 	svcvs	0x00534b4c
    3cc4:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3cc8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ccc:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    3cd0:	44657461 	strbtmi	r7, [r5], #-1121	; 0x461
    3cd4:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    3cd8:	6f43656c 	svcvs	0x0043656c
    3cdc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3ce0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ce4:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    3ce8:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    3cec:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3cf0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3cf4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3cf8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3cfc:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3d00:	54007463 	strpl	r7, [r0], #-1123	; 0x463
    3d04:	435f3349 	cmpmi	pc, #603979777	; 0x24000001
    3d08:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3d0c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3d10:	6f435f4d 	svcvs	0x00435f4d
    3d14:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    3d18:	646f4d72 	strbtvs	r4, [pc], #-3442	; 3d20 <__Stack_Size+0x3920>
    3d1c:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    3d20:	00676966 	rsbeq	r6, r7, r6, ror #18
    3d24:	5f4d4954 	svcpl	0x004d4954
    3d28:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    3d2c:	61706d6f 	cmnvs	r0, pc, ror #26
    3d30:	00336572 	eorseq	r6, r3, r2, ror r5
    3d34:	5f4d4954 	svcpl	0x004d4954
    3d38:	61656c43 	cmnvs	r5, r3, asr #24
    3d3c:	33434f72 	movtcc	r4, #16242	; 0x3f72
    3d40:	00666552 	rsbeq	r6, r6, r2, asr r5
    3d44:	5f4d4954 	svcpl	0x004d4954
    3d48:	63726f46 	cmnvs	r2, #280	; 0x118
    3d4c:	434f6465 	movtmi	r6, #62565	; 0xf465
    3d50:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    3d54:	00676966 	rsbeq	r6, r7, r6, ror #18
    3d58:	5f4d4954 	svcpl	0x004d4954
    3d5c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3d60:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3d64:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3d68:	4f5f4d49 	svcmi	0x005f4d49
    3d6c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3d70:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3d74:	00746375 	rsbseq	r6, r4, r5, ror r3
    3d78:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    3d7c:	69464752 	stmdbvs	r6, {r1, r4, r6, r8, r9, sl, lr}^
    3d80:	7265746c 	rsbvc	r7, r5, #108, 8	; 0x6c000000
    3d84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d88:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3d8c:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    3d90:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    3d94:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3d98:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d9c:	31434f5f 	cmpcc	r3, pc, asr pc
    3da0:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    3da4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3da8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3dac:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 306b <__Stack_Size+0x2c6b>
    3db0:	6f435254 	svcvs	0x00435254
    3db4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3db8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3dbc:	31434f5f 	cmpcc	r3, pc, asr pc
    3dc0:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 3c90 <__Stack_Size+0x3890>
    3dc4:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3dc8:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3dcc:	00676966 	rsbeq	r6, r7, r6, ror #18
    3dd0:	5f4d4954 	svcpl	0x004d4954
    3dd4:	53504349 	cmppl	r0, #603979777	; 0x24000001
    3dd8:	49540043 	ldmdbmi	r4, {r0, r1, r6}^
    3ddc:	76455f4d 	strbvc	r5, [r5], -sp, asr #30
    3de0:	53746e65 	cmnpl	r4, #1616	; 0x650
    3de4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3de8:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
    3dec:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    3df0:	74003172 	strvc	r3, [r0], #-370	; 0x172
    3df4:	6363706d 	cmnvs	r3, #109	; 0x6d
    3df8:	0032726d 	eorseq	r7, r2, sp, ror #4
    3dfc:	5f4d4954 	svcpl	0x004d4954
    3e00:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    3e04:	006c656e 	rsbeq	r6, ip, lr, ror #10
    3e08:	5f4d4954 	svcpl	0x004d4954
    3e0c:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    3e10:	4f437463 	svcmi	0x00437463
    3e14:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    3e18:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    3e1c:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3e20:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    3e24:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    3e28:	69006c6f 	stmdbvs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
    3e2c:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    3e30:	7469736f 	strbtvc	r7, [r9], #-879	; 0x36f
    3e34:	6c657365 	stclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    3e38:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3e3c:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    3e40:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3e44:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3e48:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3e4c:	6b636f6c 	blvs	18dfc04 <__Stack_Size+0x18df804>
    3e50:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3e54:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3e58:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3e5c:	43497465 	movtmi	r7, #37989	; 0x9465
    3e60:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    3e64:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3e68:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3e6c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3e70:	54007843 	strpl	r7, [r0], #-2115	; 0x843
    3e74:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3e78:	43497465 	movtmi	r7, #37989	; 0x9465
    3e7c:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    3e80:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3e84:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3e88:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3e8c:	6c655343 	stclvs	3, cr5, [r5], #-268	; 0xfffffef4
    3e90:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3e94:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    3e98:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 3157 <__Stack_Size+0x2d57>
    3e9c:	6c435254 	sfmvs	f5, 2, [r3], {84}	; 0x54
    3ea0:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!	; 0xfffffe44
    3ea4:	3165646f 	cmncc	r5, pc, ror #8
    3ea8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3eac:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3eb0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3eb4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3eb8:	656e4f74 	strbvs	r4, [lr, #-3956]!	; 0xf74
    3ebc:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    3ec0:	646f4d65 	strbtvs	r4, [pc], #-3429	; 3ec8 <__Stack_Size+0x3ac8>
    3ec4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3ec8:	52545f4d 	subspl	r5, r4, #308	; 0x134
    3ecc:	6f534f47 	svcvs	0x00534f47
    3ed0:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3ed4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ed8:	53534f5f 	cmppl	r3, #380	; 0x17c
    3edc:	61745352 	cmnvs	r4, r2, asr r3
    3ee0:	54006574 	strpl	r6, [r0], #-1396	; 0x574
    3ee4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3ee8:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 3de4 <__Stack_Size+0x39e4>
    3eec:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3ef0:	63690079 	cmnvs	r9, #121	; 0x79
    3ef4:	6f70706f 	svcvs	0x0070706f
    3ef8:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    3efc:	616c6f70 	smcvs	50928	; 0xc6f0
    3f00:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3f04:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3f08:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    3f0c:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    3f10:	00676966 	rsbeq	r6, r7, r6, ror #18
    3f14:	5f4d4954 	svcpl	0x004d4954
    3f18:	61656c43 	cmnvs	r5, r3, asr #24
    3f1c:	32434f72 	subcc	r4, r3, #456	; 0x1c8
    3f20:	00666552 	rsbeq	r6, r6, r2, asr r5
    3f24:	5f4d4954 	svcpl	0x004d4954
    3f28:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    3f2c:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    3f30:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3f34:	6b636f6c 	blvs	18dfcec <__Stack_Size+0x18df8ec>
    3f38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3f3c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3f40:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 3e24 <__Stack_Size+0x3a24>
    3f44:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    3f48:	616c5372 	smcvs	50482	; 0xc532
    3f4c:	6f4d6576 	svcvs	0x004d6576
    3f50:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3f54:	415f4d49 	cmpmi	pc, r9, asr #26
    3f58:	6d6f7475 	cfstrdvs	mvd7, [pc, #-468]!	; 3d8c <__Stack_Size+0x398c>
    3f5c:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
    3f60:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    3f64:	54007475 	strpl	r7, [r0], #-1141	; 0x475
    3f68:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3f70 <__Stack_Size+0x3b70>
    3f6c:	6d43414d 	stfvse	f4, [r3, #-308]	; 0xfffffecc
    3f70:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    3f74:	6f465f4d 	svcvs	0x00465f4d
    3f78:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    3f7c:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3f80:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3f84:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3f88:	6f435f34 	svcvs	0x00435f34
    3f8c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3f90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3f94:	6165445f 	cmnvs	r5, pc, asr r4
    3f98:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3f9c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3fa0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3fa4:	6f504e32 	svcvs	0x00504e32
    3fa8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3fac:	6f437974 	svcvs	0x00437974
    3fb0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3fb4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3fb8:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    3fbc:	616c6f50 	cmnvs	ip, r0, asr pc
    3fc0:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3fc4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3fc8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3fcc:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3fd0:	53525444 	cmppl	r2, #68, 8	; 0x44000000
    3fd4:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3fd8:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3fdc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3fe0:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    3fe4:	4f726165 	svcmi	0x00726165
    3fe8:	65523143 	ldrbvs	r3, [r2, #-323]	; 0x143
    3fec:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    3ff0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3ff4:	6c6f5033 	stclvs	0, cr5, [pc], #-204	; 3f30 <__Stack_Size+0x3b30>
    3ff8:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3ffc:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    4000:	00676966 	rsbeq	r6, r7, r6, ror #18
    4004:	5f4d4954 	svcpl	0x004d4954
    4008:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    400c:	6f504752 	svcvs	0x00504752
    4010:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    4014:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    4018:	505f4d49 	subspl	r4, pc, r9, asr #26
    401c:	43494d57 	movtmi	r4, #40279	; 0x9d57
    4020:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    4024:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    4028:	32726370 	rsbscc	r6, r2, #112, 6	; 0xc0000001
    402c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4030:	0054495f 	subseq	r4, r4, pc, asr r9
    4034:	5f4d4954 	svcpl	0x004d4954
    4038:	63726f46 	cmnvs	r2, #280	; 0x118
    403c:	434f6465 	movtmi	r6, #62565	; 0xf465
    4040:	6e6f4333 	mcrvs	3, 3, r4, cr15, cr3, {1}
    4044:	00676966 	rsbeq	r6, r7, r6, ror #18
    4048:	5f4d4954 	svcpl	0x004d4954
    404c:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    4050:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    4054:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    4058:	6c694643 	stclvs	6, cr4, [r9], #-268	; 0xfffffef4
    405c:	00726574 	rsbseq	r6, r2, r4, ror r5
    4060:	5f4d4954 	svcpl	0x004d4954
    4064:	53414d44 	movtpl	r4, #7492	; 0x1d44
    4068:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    406c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    4070:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    4074:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    4078:	7473614d 	ldrbtvc	r6, [r3], #-333	; 0x14d
    407c:	6c537265 	lfmvs	f7, 2, [r3], {101}	; 0x65
    4080:	4d657661 	stclmi	6, cr7, [r5, #-388]!	; 0xfffffe7c
    4084:	0065646f 	rsbeq	r6, r5, pc, ror #8
    4088:	5f4d4954 	svcpl	0x004d4954
    408c:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    4090:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    4094:	54747570 	ldrbtpl	r7, [r4], #-1392	; 0x570
    4098:	67676972 			; <UNDEFINED> instruction: 0x67676972
    409c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    40a0:	4f5f4d49 	svcmi	0x005f4d49
    40a4:	6f503243 	svcvs	0x00503243
    40a8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    40ac:	6f437974 	svcvs	0x00437974
    40b0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    40b4:	746e6900 	strbtvc	r6, [lr], #-2304	; 0x900
    40b8:	72656765 	rsbvc	r6, r5, #26476544	; 0x1940000
    40bc:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    40c0:	00726564 	rsbseq	r6, r2, r4, ror #10
    40c4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    40c8:	50435f54 	subpl	r5, r3, r4, asr pc
    40cc:	55004148 	strpl	r4, [r0, #-328]	; 0x148
    40d0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    40d4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    40d8:	73657250 	cmnvc	r5, #80, 4
    40dc:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    40e0:	53550072 	cmppl	r5, #114	; 0x72
    40e4:	5f545241 	svcpl	0x00545241
    40e8:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    40ec:	6b616572 	blvs	185d6bc <__Stack_Size+0x185d2bc>
    40f0:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
    40f4:	654c7463 	strbvs	r7, [ip, #-1123]	; 0x463
    40f8:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    40fc:	41535500 	cmpmi	r3, r0, lsl #10
    4100:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    4104:	6b636f6c 	blvs	18dfebc <__Stack_Size+0x18dfabc>
    4108:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    410c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    4110:	00666544 	rsbeq	r6, r6, r4, asr #10
    4114:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4118:	61485f54 	cmpvs	r8, r4, asr pc
    411c:	7544666c 	strbvc	r6, [r4, #-1644]	; 0x66c
    4120:	78656c70 	stmdavc	r5!, {r4, r5, r6, sl, fp, sp, lr}^
    4124:	00646d43 	rsbeq	r6, r4, r3, asr #26
    4128:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    412c:	61575f54 	cmpvs	r7, r4, asr pc
    4130:	7055656b 	subsvc	r6, r5, fp, ror #10
    4134:	41535500 	cmpmi	r3, r0, lsl #10
    4138:	445f5452 	ldrbmi	r5, [pc], #-1106	; 4140 <__Stack_Size+0x3d40>
    413c:	6d43414d 	stfvse	f4, [r3, #-308]	; 0xfffffecc
    4140:	53550064 	cmppl	r5, #100	; 0x64
    4144:	5f545241 	svcpl	0x00545241
    4148:	55005449 	strpl	r5, [r0, #-1097]	; 0x449
    414c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4150:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    4154:	646f4d41 	strbtvs	r4, [pc], #-3393	; 415c <__Stack_Size+0x3d5c>
    4158:	70610065 	rsbvc	r0, r1, r5, rrx
    415c:	6f6c6362 	svcvs	0x006c6362
    4160:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
    4164:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4168:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    416c:	54497261 	strbpl	r7, [r9], #-609	; 0x261
    4170:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    4174:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    4178:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
    417c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4180:	6175475f 	cmnvs	r5, pc, asr r7
    4184:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    4188:	5500656d 	strpl	r6, [r0, #-1389]	; 0x56d
    418c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4190:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    4194:	61657242 	cmnvs	r5, r2, asr #4
    4198:	7465446b 	strbtvc	r4, [r5], #-1131	; 0x46b
    419c:	4c746365 	ldclmi	3, cr6, [r4], #-404	; 0xfffffe6c
    41a0:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    41a4:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
    41a8:	00676966 	rsbeq	r6, r7, r6, ror #18
    41ac:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    41b0:	4c465f54 	mcrrmi	15, 5, r5, r6, cr4
    41b4:	55004741 	strpl	r4, [r0, #-1857]	; 0x741
    41b8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    41bc:	6f6c435f 	svcvs	0x006c435f
    41c0:	6e496b63 	vmlsvs.f64	d22, d9, d19
    41c4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    41c8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    41cc:	41535500 	cmpmi	r3, r0, lsl #10
    41d0:	445f5452 	ldrbmi	r5, [pc], #-1106	; 41d8 <__Stack_Size+0x3dd8>
    41d4:	6552414d 	ldrbvs	r4, [r2, #-333]	; 0x14d
    41d8:	53550071 	cmppl	r5, #113	; 0x71
    41dc:	5f545241 	svcpl	0x00545241
    41e0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    41e4:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    41e8:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    41ec:	0074696e 	rsbseq	r6, r4, lr, ror #18
    41f0:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    41f4:	61627874 	smcvs	10116	; 0x2784
    41f8:	52006573 	andpl	r6, r0, #482344960	; 0x1cc00000
    41fc:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    4200:	6b636f6c 	blvs	18dffb8 <__Stack_Size+0x18dfbb8>
    4204:	61745373 	cmnvs	r4, r3, ror r3
    4208:	00737574 	rsbseq	r7, r3, r4, ror r5
    420c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4210:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    4214:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
    4218:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    421c:	41535500 	cmpmi	r3, r0, lsl #10
    4220:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    4224:	75477465 	strbvc	r7, [r7, #-1125]	; 0x465
    4228:	54647261 	strbtpl	r7, [r4], #-609	; 0x261
    422c:	00656d69 	rsbeq	r6, r5, r9, ror #26
    4230:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4234:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    4238:	7242646e 	subvc	r6, r2, #1845493760	; 0x6e000000
    423c:	006b6165 	rsbeq	r6, fp, r5, ror #2
    4240:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4244:	55007854 	strpl	r7, [r0, #-2132]	; 0x854
    4248:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    424c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    4250:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    4254:	00746375 	rsbseq	r6, r4, r5, ror r3
    4258:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    425c:	64415f54 	strbvs	r5, [r1], #-3924	; 0xf54
    4260:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    4264:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    4268:	736f7074 	cmnvc	pc, #116	; 0x74
    426c:	41535500 	cmpmi	r3, r0, lsl #10
    4270:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    4274:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    4278:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    427c:	41535500 	cmpmi	r3, r0, lsl #10
    4280:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    4284:	43414472 	movtmi	r4, #5234	; 0x1472
    4288:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    428c:	53550067 	cmppl	r5, #103	; 0x67
    4290:	5f545241 	svcpl	0x00545241
    4294:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    4298:	5355006b 	cmppl	r5, #107	; 0x6b
    429c:	5f545241 	svcpl	0x00545241
    42a0:	65636552 	strbvs	r6, [r3, #-1362]!	; 0x552
    42a4:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    42a8:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    42ac:	6d437055 	stclvs	0, cr7, [r3, #-340]	; 0xfffffeac
    42b0:	53550064 	cmppl	r5, #100	; 0x64
    42b4:	5f545241 	svcpl	0x00545241
    42b8:	41447249 	cmpmi	r4, r9, asr #4
    42bc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    42c0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    42c4:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    42c8:	646d434e 	strbtvs	r4, [sp], #-846	; 0x34e
    42cc:	61726600 	cmnvs	r2, r0, lsl #12
    42d0:	6f697463 	svcvs	0x00697463
    42d4:	646c616e 	strbtvs	r6, [ip], #-366	; 0x16e
    42d8:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    42dc:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    42e0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    42e4:	616d535f 	cmnvs	sp, pc, asr r3
    42e8:	61437472 	hvcvs	14146	; 0x3742
    42ec:	414e6472 	hvcmi	58946	; 0xe642
    42f0:	6d434b43 	vstrvs	d20, [r3, #-268]	; 0xfffffef4
    42f4:	53550064 	cmppl	r5, #100	; 0x64
    42f8:	5f545241 	svcpl	0x00545241
    42fc:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    4300:	72614374 	rsbvc	r4, r1, #116, 6	; 0xd0000001
    4304:	646d4364 	strbtvs	r4, [sp], #-868	; 0x364
    4308:	41535500 	cmpmi	r3, r0, lsl #10
    430c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    4310:	6b636f6c 	blvs	18e00c8 <__Stack_Size+0x18dfcc8>
    4314:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    4318:	41535500 	cmpmi	r3, r0, lsl #10
    431c:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
    4320:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xb61
    4324:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    4328:	00676966 	rsbeq	r6, r7, r6, ror #18
    432c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4330:	72505f54 	subsvc	r5, r0, #84, 30	; 0x150
    4334:	61637365 	cmnvs	r3, r5, ror #6
    4338:	0072656c 	rsbseq	r6, r2, ip, ror #10
    433c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4340:	50435f54 	subpl	r5, r3, r4, asr pc
    4344:	55004c4f 	strpl	r4, [r0, #-3151]	; 0xc4f
    4348:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    434c:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    4350:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    4354:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    4358:	31663233 	cmncc	r6, r3, lsr r2
    435c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    4360:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    4364:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    4368:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    436c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    4370:	6173755f 	cmnvs	r3, pc, asr r5
    4374:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
    4378:	61737500 	cmnvs	r3, r0, lsl #10
    437c:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0x472
    4380:	655f0067 	ldrbvs	r0, [pc, #-103]	; 4321 <__Stack_Size+0x3f21>
    4384:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    4388:	735f006b 	cmpvc	pc, #107	; 0x6b
    438c:	61746164 	cmnvs	r4, r4, ror #2
    4390:	73655200 	cmnvc	r5, #0, 4
    4394:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    4398:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    439c:	70007265 	andvc	r7, r0, r5, ror #4
    43a0:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    43a4:	5f007473 	svcpl	0x00007473
    43a8:	61646973 	smcvs	18067	; 0x4693
    43ac:	5f006174 	svcpl	0x00006174
    43b0:	73736265 	cmnvc	r3, #1342177286	; 0x50000006
    43b4:	64655f00 	strbtvs	r5, [r5], #-3840	; 0xf00
    43b8:	00617461 	rsbeq	r7, r1, r1, ror #8
    43bc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    43c0:	30316632 	eorscc	r6, r1, r2, lsr r6
    43c4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    43c8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    43cc:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    43d0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    43d4:	5f783031 	svcpl	0x00783031
    43d8:	74636576 	strbtvc	r6, [r3], #-1398	; 0x576
    43dc:	632e726f 			; <UNDEFINED> instruction: 0x632e726f
    43e0:	705f6700 	subsvc	r6, pc, r0, lsl #14
    43e4:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xe66
    43e8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    43ec:	75700073 	ldrbvc	r0, [r0, #-115]!	; 0x73
    43f0:	6372536c 	cmnvs	r2, #108, 6	; 0xb0000001
    43f4:	62735f00 	rsbsvs	r5, r3, #0, 30
    43f8:	Address 0x00000000000043f8 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	08004708 	stmdaeq	r0, {r3, r8, r9, sl, lr}
       4:	0800470a 	stmdaeq	r0, {r1, r3, r8, r9, sl, lr}
       8:	9f300002 	svcls	0x00300002
       c:	0800470a 	stmdaeq	r0, {r1, r3, r8, r9, sl, lr}
      10:	08004712 	stmdaeq	r0, {r1, r4, r8, r9, sl, lr}
      14:	12530001 	subsne	r0, r3, #1
      18:	14080047 	strne	r0, [r8], #-71	; 0x47
      1c:	03080047 	movweq	r0, #32839	; 0x8047
      20:	9f017300 	svcls	0x00017300
      24:	08004722 	stmdaeq	r0, {r1, r5, r8, r9, sl, lr}
      28:	08004724 	stmdaeq	r0, {r2, r5, r8, r9, sl, lr}
      2c:	9f300002 	svcls	0x00300002
      30:	08004724 	stmdaeq	r0, {r2, r5, r8, r9, sl, lr}
      34:	0800473c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, lr}
      38:	74330005 	ldrtvc	r0, [r3], #-5
      3c:	009f1c00 	addseq	r1, pc, r0, lsl #24
	...
      48:	07000000 	streq	r0, [r0, -r0]
      4c:	01000000 	mrseq	r0, (UNDEF: 0)
      50:	00075000 	andeq	r5, r7, r0
      54:	00200000 	eoreq	r0, r0, r0
      58:	00040000 	andeq	r0, r4, r0
      5c:	9f5001f3 	svcls	0x005001f3
	...
      68:	00000024 	andeq	r0, r0, r4, lsr #32
      6c:	0000002c 	andeq	r0, r0, ip, lsr #32
      70:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
      74:	60000000 	andvs	r0, r0, r0
      78:	04000000 	streq	r0, [r0], #-0
      7c:	5001f300 	andpl	pc, r1, r0, lsl #6
      80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      84:	00000000 	andeq	r0, r0, r0
      88:	00002800 	andeq	r2, r0, r0, lsl #16
      8c:	00003800 	andeq	r3, r0, r0, lsl #16
      90:	53000100 	movwpl	r0, #256	; 0x100
      94:	00000038 	andeq	r0, r0, r8, lsr r0
      98:	00000053 	andeq	r0, r0, r3, asr r0
      9c:	72910002 	addsvc	r0, r1, #2
      a0:	00000053 	andeq	r0, r0, r3, asr r0
      a4:	00000060 	andeq	r0, r0, r0, rrx
      a8:	01f30004 	mvnseq	r0, r4
      ac:	00009f50 	andeq	r9, r0, r0, asr pc
      b0:	00000000 	andeq	r0, r0, r0
      b4:	002c0000 	eoreq	r0, ip, r0
      b8:	00320000 	eorseq	r0, r2, r0
      bc:	00010000 	andeq	r0, r1, r0
      c0:	00003250 	andeq	r3, r0, r0, asr r2
      c4:	00005300 	andeq	r5, r0, r0, lsl #6
      c8:	91000200 	mrsls	r0, R8_usr
      cc:	00005374 	andeq	r5, r0, r4, ror r3
      d0:	00006000 	andeq	r6, r0, r0
      d4:	f3000a00 	vpmax.u8	d0, d0, d0
      d8:	f4095001 	vst4.8	{d5-d8}, [r9], r1
      dc:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
      e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      e4:	00000000 	andeq	r0, r0, r0
      e8:	00007c00 	andeq	r7, r0, r0, lsl #24
      ec:	00008400 	andeq	r8, r0, r0, lsl #8
      f0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      fc:	000000e8 	andeq	r0, r0, r8, ror #1
     100:	000000f4 	strdeq	r0, [r0], -r4
     104:	0e030009 	cdpeq	0, 0, cr0, cr3, cr9, {0}
     108:	94200003 	strtls	r0, [r0], #-3
     10c:	f49f2001 			; <UNDEFINED> instruction: 0xf49f2001
     110:	0a000000 	beq	118 <_Minimum_Stack_Size+0x18>
     114:	09000001 	stmdbeq	r0, {r0}
     118:	03100300 	tsteq	r0, #0, 6
     11c:	01942000 	orrseq	r2, r4, r0
     120:	00009f20 	andeq	r9, r0, r0, lsr #30
     124:	00000000 	andeq	r0, r0, r0
     128:	00920000 	addseq	r0, r2, r0
     12c:	00d20000 	sbcseq	r0, r2, r0
     130:	00010000 	andeq	r0, r1, r0
     134:	00000053 	andeq	r0, r0, r3, asr r0
     138:	00000000 	andeq	r0, r0, r0
     13c:	0000c000 	andeq	ip, r0, r0
     140:	0000c200 	andeq	ip, r0, r0, lsl #4
     144:	53000100 	movwpl	r0, #256	; 0x100
     148:	000000c2 	andeq	r0, r0, r2, asr #1
     14c:	000000d4 	ldrdeq	r0, [r0], -r4
     150:	00510001 	subseq	r0, r1, r1
     154:	00000000 	andeq	r0, r0, r0
     158:	2c000000 	stccs	0, cr0, [r0], {-0}
     15c:	34000001 	strcc	r0, [r0], #-1
     160:	01000001 	tsteq	r0, r1
     164:	01345000 	teqeq	r4, r0
     168:	01440000 	mrseq	r0, (UNDEF: 68)
     16c:	00040000 	andeq	r0, r4, r0
     170:	9f5001f3 	svcls	0x005001f3
	...
     17c:	00000136 	andeq	r0, r0, r6, lsr r1
     180:	0000013a 	andeq	r0, r0, sl, lsr r1
     184:	9f310002 	svcls	0x00310002
	...
     190:	00000144 	andeq	r0, r0, r4, asr #2
     194:	0000014e 	andeq	r0, r0, lr, asr #2
     198:	9f320002 	svcls	0x00320002
     19c:	0000014e 	andeq	r0, r0, lr, asr #2
     1a0:	000001aa 	andeq	r0, r0, sl, lsr #3
     1a4:	aa550001 	bge	15401b0 <__Stack_Size+0x153fdb0>
     1a8:	b0000001 	andlt	r0, r0, r1
     1ac:	03000001 	movweq	r0, #1
     1b0:	9f7f7500 	svcls	0x007f7500
	...
     1bc:	00000162 	andeq	r0, r0, r2, ror #2
     1c0:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
     1c4:	9f310002 	svcls	0x00310002
	...
     1d4:	00000004 	andeq	r0, r0, r4
     1d8:	04500001 	ldrbeq	r0, [r0], #-1
     1dc:	10000000 	andne	r0, r0, r0
     1e0:	04000000 	streq	r0, [r0], #-0
     1e4:	5001f300 	andpl	pc, r1, r0, lsl #6
     1e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     1f4:	00000800 	andeq	r0, r0, r0, lsl #16
     1f8:	51000100 	mrspl	r0, (UNDEF: 16)
     1fc:	00000008 	andeq	r0, r0, r8
     200:	00000010 	andeq	r0, r0, r0, lsl r0
     204:	01f30004 	mvnseq	r0, r4
     208:	00009f51 	andeq	r9, r0, r1, asr pc
     20c:	00000000 	andeq	r0, r0, r0
     210:	00120000 	andseq	r0, r2, r0
     214:	001a0000 	andseq	r0, sl, r0
     218:	00010000 	andeq	r0, r1, r0
     21c:	00001a50 	andeq	r1, r0, r0, asr sl
     220:	00003000 	andeq	r3, r0, r0
     224:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     230:	00000012 	andeq	r0, r0, r2, lsl r0
     234:	0000001a 	andeq	r0, r0, sl, lsl r0
     238:	1a510001 	bne	1440244 <__Stack_Size+0x143fe44>
     23c:	30000000 	andcc	r0, r0, r0
     240:	01000000 	mrseq	r0, (UNDEF: 0)
     244:	00005600 	andeq	r5, r0, r0, lsl #12
     248:	00000000 	andeq	r0, r0, r0
     24c:	00120000 	andseq	r0, r2, r0
     250:	001a0000 	andseq	r0, sl, r0
     254:	00020000 	andeq	r0, r2, r0
     258:	001a9f30 	andseq	r9, sl, r0, lsr pc
     25c:	00260000 	eoreq	r0, r6, r0
     260:	00060000 	andeq	r0, r6, r0
     264:	00750074 	rsbseq	r0, r5, r4, ror r0
     268:	00269f1c 	eoreq	r9, r6, ip, lsl pc
     26c:	002a0000 	eoreq	r0, sl, r0
     270:	00070000 	andeq	r0, r7, r0
     274:	74200075 	strtvc	r0, [r0], #-117	; 0x75
     278:	2a9f2200 	bcs	fe7c8a80 <SCS_BASE+0x1e7baa80>
     27c:	30000000 	andcc	r0, r0, r0
     280:	06000000 	streq	r0, [r0], -r0
     284:	75007400 	strvc	r7, [r0, #-1024]	; 0x400
     288:	009f1c00 	addseq	r1, pc, r0, lsl #24
     28c:	00000000 	andeq	r0, r0, r0
     290:	30000000 	andcc	r0, r0, r0
     294:	36000000 	strcc	r0, [r0], -r0
     298:	01000000 	mrseq	r0, (UNDEF: 0)
     29c:	00365000 	eorseq	r5, r6, r0
     2a0:	006a0000 	rsbeq	r0, sl, r0
     2a4:	00010000 	andeq	r0, r1, r0
     2a8:	00000056 	andeq	r0, r0, r6, asr r0
     2ac:	00000000 	andeq	r0, r0, r0
     2b0:	00003000 	andeq	r3, r0, r0
     2b4:	00003b00 	andeq	r3, r0, r0, lsl #22
     2b8:	51000100 	mrspl	r0, (UNDEF: 16)
     2bc:	0000003b 	andeq	r0, r0, fp, lsr r0
     2c0:	0000006a 	andeq	r0, r0, sl, rrx
     2c4:	00540001 	subseq	r0, r4, r1
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	30000000 	andcc	r0, r0, r0
     2d0:	40000000 	andmi	r0, r0, r0
     2d4:	02000000 	andeq	r0, r0, #0
     2d8:	4a9f3000 	bmi	fe7cc2e0 <SCS_BASE+0x1e7be2e0>
     2dc:	54000000 	strpl	r0, [r0], #-0
     2e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     2e4:	76007500 	strvc	r7, [r0], -r0, lsl #10
     2e8:	01231c00 			; <UNDEFINED> instruction: 0x01231c00
     2ec:	0000549f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     2f0:	00006400 	andeq	r6, r0, r0, lsl #8
     2f4:	75000600 	strvc	r0, [r0, #-1536]	; 0x600
     2f8:	1c007600 	stcne	6, cr7, [r0], {-0}
     2fc:	0000649f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     300:	00006a00 	andeq	r6, r0, r0, lsl #20
     304:	30000200 	andcc	r0, r0, r0, lsl #4
     308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     30c:	00000000 	andeq	r0, r0, r0
     310:	0000dc00 	andeq	sp, r0, r0, lsl #24
     314:	0000e000 	andeq	lr, r0, r0
     318:	31000200 	mrscc	r0, R8_usr
     31c:	0000e09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     320:	00011600 	andeq	r1, r1, r0, lsl #12
     324:	54000100 	strpl	r0, [r0], #-256	; 0x100
     328:	00000118 	andeq	r0, r0, r8, lsl r1
     32c:	0000013c 	andeq	r0, r0, ip, lsr r1
     330:	3e540001 	cdpcc	0, 5, cr0, cr4, cr1, {0}
     334:	42000001 	andmi	r0, r0, #1
     338:	01000001 	tsteq	r0, r1
     33c:	00005400 	andeq	r5, r0, r0, lsl #8
     340:	00000000 	andeq	r0, r0, r0
     344:	00f60000 	rscseq	r0, r6, r0
     348:	010e0000 	mrseq	r0, (UNDEF: 14)
     34c:	00010000 	andeq	r0, r1, r0
     350:	00010e50 	andeq	r0, r1, r0, asr lr
     354:	00011300 	andeq	r1, r1, r0, lsl #6
     358:	03001000 	movweq	r1, #0
     35c:	20000416 	andcs	r0, r0, r6, lsl r4
     360:	ff080194 			; <UNDEFINED> instruction: 0xff080194
     364:	2200741a 	andcs	r7, r0, #436207616	; 0x1a000000
     368:	1a9f1c31 	bne	fe7c7434 <SCS_BASE+0x1e7b9434>
     36c:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
     370:	01000001 	tsteq	r0, r1
     374:	012e5000 			; <UNDEFINED> instruction: 0x012e5000
     378:	01390000 	teqeq	r9, r0
     37c:	00100000 	andseq	r0, r0, r0
     380:	00041603 	andeq	r1, r4, r3, lsl #12
     384:	08019420 	stmdaeq	r1, {r5, sl, ip, pc}
     388:	00741aff 	ldrshteq	r1, [r4], #-175	; 0xffffff51
     38c:	9f1c3122 	svcls	0x001c3122
	...
     398:	0000016c 	andeq	r0, r0, ip, ror #2
     39c:	000001aa 	andeq	r0, r0, sl, lsr #3
     3a0:	9f310002 	svcls	0x00310002
	...
     3ac:	00000172 	andeq	r0, r0, r2, ror r1
     3b0:	0000019a 	muleq	r0, sl, r1
     3b4:	00530001 	subseq	r0, r3, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
     3c0:	dc000001 	stcle	0, cr0, [r0], {1}
     3c4:	01000001 	tsteq	r0, r1
     3c8:	01dc5000 	bicseq	r5, ip, r0
     3cc:	027c0000 	rsbseq	r0, ip, #0
     3d0:	00040000 	andeq	r0, r4, r0
     3d4:	9f5001f3 	svcls	0x005001f3
	...
     3e0:	000001d4 	ldrdeq	r0, [r0], -r4
     3e4:	0000026b 	andeq	r0, r0, fp, ror #4
     3e8:	00500001 	subseq	r0, r0, r1
     3ec:	00000000 	andeq	r0, r0, r0
     3f0:	14000000 	strne	r0, [r0], #-0
     3f4:	6b000002 	blvs	404 <__Stack_Size+0x4>
     3f8:	01000002 	tsteq	r0, r2
     3fc:	00005300 	andeq	r5, r0, r0, lsl #6
     400:	00000000 	andeq	r0, r0, r0
     404:	027c0000 	rsbseq	r0, ip, #0
     408:	02800000 	addeq	r0, r0, #0
     40c:	00020000 	andeq	r0, r2, r0
     410:	02809f30 	addeq	r9, r0, #48, 30	; 0xc0
     414:	02840000 	addeq	r0, r4, #0
     418:	00010000 	andeq	r0, r1, r0
     41c:	00028455 	andeq	r8, r2, r5, asr r4
     420:	00029400 	andeq	r9, r2, r0, lsl #8
     424:	53000100 	movwpl	r0, #256	; 0x100
     428:	00000294 	muleq	r0, r4, r2
     42c:	00000380 	andeq	r0, r0, r0, lsl #7
     430:	80550001 	subshi	r0, r5, r1
     434:	82000003 	andhi	r0, r0, #3
     438:	03000003 	movweq	r0, #3
     43c:	9f017500 	svcls	0x00017500
     440:	00000384 	andeq	r0, r0, r4, lsl #7
     444:	00000386 	andeq	r0, r0, r6, lsl #7
     448:	00530001 	subseq	r0, r3, r1
     44c:	00000000 	andeq	r0, r0, r0
     450:	a4000000 	strge	r0, [r0], #-0
     454:	b0000002 	andlt	r0, r0, r2
     458:	06000002 	streq	r0, [r0], -r2
     45c:	84800c00 	strhi	r0, [r0], #3072	; 0xc00
     460:	b09f001e 	addslt	r0, pc, lr, lsl r0	; <UNPREDICTABLE>
     464:	c2000002 	andgt	r0, r0, #2
     468:	01000002 	tsteq	r0, r2
     46c:	00005400 	andeq	r5, r0, r0, lsl #8
     470:	00000000 	andeq	r0, r0, r0
     474:	04ac0000 	strteq	r0, [ip], #0
     478:	04ae0000 	strteq	r0, [lr], #0
     47c:	00020000 	andeq	r0, r2, r0
     480:	04ae9f30 	strteq	r9, [lr], #3888	; 0xf30
     484:	04b20000 	ldrteq	r0, [r2], #0
     488:	00010000 	andeq	r0, r1, r0
     48c:	0004b252 	andeq	fp, r4, r2, asr r2
     490:	0004f600 	andeq	pc, r4, r0, lsl #12
     494:	5e000100 	adfpls	f0, f0, f0
     498:	000004f8 	strdeq	r0, [r0], -r8
     49c:	00000502 	andeq	r0, r0, r2, lsl #10
     4a0:	185e0001 	ldmdane	lr, {r0}^
     4a4:	1a000005 	bne	4c0 <__Stack_Size+0xc0>
     4a8:	01000005 	tsteq	r0, r5
     4ac:	05465600 	strbeq	r5, [r6, #-1536]	; 0x600
     4b0:	054a0000 	strbeq	r0, [sl, #-0]
     4b4:	00020000 	andeq	r0, r2, r0
     4b8:	054a9f32 	strbeq	r9, [sl, #-3890]	; 0xf32
     4bc:	057e0000 	ldrbeq	r0, [lr, #-0]!
     4c0:	00010000 	andeq	r0, r1, r0
     4c4:	00064c52 	andeq	r4, r6, r2, asr ip
     4c8:	00064e00 	andeq	r4, r6, r0, lsl #28
     4cc:	57000100 	strpl	r0, [r0, -r0, lsl #2]
     4d0:	0000064e 	andeq	r0, r0, lr, asr #12
     4d4:	0000065c 	andeq	r0, r0, ip, asr r6
     4d8:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
     4dc:	7a000006 	bvc	4fc <__Stack_Size+0xfc>
     4e0:	01000006 	tsteq	r0, r6
     4e4:	06925700 	ldreq	r5, [r2], r0, lsl #14
     4e8:	069f0000 	ldreq	r0, [pc], r0
     4ec:	00010000 	andeq	r0, r1, r0
     4f0:	0006a052 	andeq	sl, r6, r2, asr r0
     4f4:	0006a200 	andeq	sl, r6, r0, lsl #4
     4f8:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     4fc:	000006a2 	andeq	r0, r0, r2, lsr #13
     500:	000006ac 	andeq	r0, r0, ip, lsr #13
     504:	b0520001 	subslt	r0, r2, r1
     508:	b8000006 	stmdalt	r0, {r1, r2}
     50c:	01000006 	tsteq	r0, r6
     510:	06d25200 	ldrbeq	r5, [r2], r0, lsl #4
     514:	06e60000 	strbteq	r0, [r6], r0
     518:	00010000 	andeq	r0, r1, r0
     51c:	0006e656 	andeq	lr, r6, r6, asr r6
     520:	0006e800 	andeq	lr, r6, r0, lsl #16
     524:	76000300 	strvc	r0, [r0], -r0, lsl #6
     528:	06ee9f01 	strbteq	r9, [lr], r1, lsl #30
     52c:	06f00000 	ldrbteq	r0, [r0], r0
     530:	00010000 	andeq	r0, r1, r0
     534:	00070452 	andeq	r0, r7, r2, asr r4
     538:	00071400 	andeq	r1, r7, r0, lsl #8
     53c:	52000100 	andpl	r0, r0, #0, 2
     540:	00000714 	andeq	r0, r0, r4, lsl r7
     544:	0000071c 	andeq	r0, r0, ip, lsl r7
     548:	6e560001 	cdpvs	0, 5, cr0, cr6, cr1, {0}
     54c:	ca000008 	bgt	574 <__Stack_Size+0x174>
     550:	01000008 	tsteq	r0, r8
     554:	08f05600 	ldmeq	r0!, {r9, sl, ip, lr}^
     558:	09220000 	stmdbeq	r2!, {}	; <UNPREDICTABLE>
     55c:	00010000 	andeq	r0, r1, r0
     560:	00092456 	andeq	r2, r9, r6, asr r4
     564:	00099a00 	andeq	r9, r9, r0, lsl #20
     568:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     574:	00000468 	andeq	r0, r0, r8, ror #8
     578:	00000576 	andeq	r0, r0, r6, ror r5
     57c:	76550001 	ldrbvc	r0, [r5], -r1
     580:	a4000005 	strge	r0, [r0], #-5
     584:	02000006 	andeq	r0, r0, #6
     588:	a49f3400 	ldrge	r3, [pc], #1024	; 590 <__Stack_Size+0x190>
     58c:	b8000006 	stmdalt	r0, {r1, r2}
     590:	01000006 	tsteq	r0, r6
     594:	06b85500 	ldrteq	r5, [r8], r0, lsl #10
     598:	06ba0000 	ldrteq	r0, [sl], r0
     59c:	00020000 	andeq	r0, r2, r0
     5a0:	06ba9f34 			; <UNDEFINED> instruction: 0x06ba9f34
     5a4:	06e80000 	strbteq	r0, [r8], r0
     5a8:	00010000 	andeq	r0, r1, r0
     5ac:	00071455 	andeq	r1, r7, r5, asr r4
     5b0:	00071c00 	andeq	r1, r7, r0, lsl #24
     5b4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     5b8:	0000084c 	andeq	r0, r0, ip, asr #16
     5bc:	00000860 	andeq	r0, r0, r0, ror #16
     5c0:	60520001 	subsvs	r0, r2, r1
     5c4:	66000008 	strvs	r0, [r0], -r8
     5c8:	02000008 	andeq	r0, r0, #8
     5cc:	00027100 	andeq	r7, r2, r0, lsl #2
     5d0:	00000000 	andeq	r0, r0, r0
     5d4:	4c000000 	stcmi	0, cr0, [r0], {-0}
     5d8:	9a000008 	bls	600 <__Stack_Size+0x200>
     5dc:	01000009 	tsteq	r0, r9
     5e0:	00005700 	andeq	r5, r0, r0, lsl #14
     5e4:	00000000 	andeq	r0, r0, r0
     5e8:	03d60000 	bicseq	r0, r6, #0
     5ec:	03da0000 	bicseq	r0, sl, #0
     5f0:	00020000 	andeq	r0, r2, r0
     5f4:	03dc9f30 	bicseq	r9, ip, #48, 30	; 0xc0
     5f8:	041a0000 	ldreq	r0, [sl], #-0
     5fc:	00010000 	andeq	r0, r1, r0
     600:	00041c50 	andeq	r1, r4, r0, asr ip
     604:	00043800 	andeq	r3, r4, r0, lsl #16
     608:	50000100 	andpl	r0, r0, r0, lsl #2
     60c:	00000598 	muleq	r0, r8, r5
     610:	0000059a 	muleq	r0, sl, r5
     614:	9f300002 	svcls	0x00300002
     618:	0000059a 	muleq	r0, sl, r5
     61c:	000005d4 	ldrdeq	r0, [r0], -r4
     620:	d6520001 	ldrble	r0, [r2], -r1
     624:	de000005 	cdple	0, 0, cr0, cr0, cr5, {0}
     628:	01000005 	tsteq	r0, r5
     62c:	00005200 	andeq	r5, r0, r0, lsl #4
     630:	00000000 	andeq	r0, r0, r0
     634:	04ac0000 	strteq	r0, [ip], #0
     638:	054a0000 	strbeq	r0, [sl, #-0]
     63c:	00010000 	andeq	r0, r1, r0
     640:	00086257 	andeq	r6, r8, r7, asr r2
     644:	0008c400 	andeq	ip, r8, r0, lsl #8
     648:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     64c:	000008c4 	andeq	r0, r0, r4, asr #17
     650:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     654:	00750006 	rsbseq	r0, r5, r6
     658:	9f220072 	svcls	0x00220072
     65c:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     660:	0000092e 	andeq	r0, r0, lr, lsr #18
     664:	2e550001 	cdpcs	0, 5, cr0, cr5, cr1, {0}
     668:	51000009 	tstpl	r0, r9
     66c:	01000009 	tsteq	r0, r9
     670:	00005300 	andeq	r5, r0, r0, lsl #6
     674:	00000000 	andeq	r0, r0, r0
     678:	072c0000 	streq	r0, [ip, -r0]!
     67c:	07400000 	strbeq	r0, [r0, -r0]
     680:	00010000 	andeq	r0, r1, r0
     684:	00000055 	andeq	r0, r0, r5, asr r0
     688:	00000000 	andeq	r0, r0, r0
     68c:	00054600 	andeq	r4, r5, r0, lsl #12
     690:	00054a00 	andeq	r4, r5, r0, lsl #20
     694:	09000300 	stmdbeq	r0, {r8, r9}
     698:	06aa9fff 			; <UNDEFINED> instruction: 0x06aa9fff
     69c:	06b80000 	ldrteq	r0, [r8], r0
     6a0:	00010000 	andeq	r0, r1, r0
     6a4:	00000053 	andeq	r0, r0, r3, asr r0
     6a8:	00000000 	andeq	r0, r0, r0
     6ac:	0005ce00 	andeq	ip, r5, r0, lsl #28
     6b0:	0005e800 	andeq	lr, r5, r0, lsl #16
     6b4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     6c0:	00000614 	andeq	r0, r0, r4, lsl r6
     6c4:	00000618 	andeq	r0, r0, r8, lsl r6
     6c8:	00510001 	subseq	r0, r1, r1
     6cc:	00000000 	andeq	r0, r0, r0
     6d0:	1a000000 	bne	6d8 <__Stack_Size+0x2d8>
     6d4:	8c000006 	stchi	0, cr0, [r0], {6}
     6d8:	01000006 	tsteq	r0, r6
     6dc:	00005100 	andeq	r5, r0, r0, lsl #2
     6e0:	00000000 	andeq	r0, r0, r0
     6e4:	06d20000 	ldrbeq	r0, [r2], r0
     6e8:	070a0000 	streq	r0, [sl, -r0]
     6ec:	00010000 	andeq	r0, r1, r0
     6f0:	00070a50 	andeq	r0, r7, r0, asr sl
     6f4:	00071400 	andeq	r1, r7, r0, lsl #8
     6f8:	70000300 	andvc	r0, r0, r0, lsl #6
     6fc:	07149f7f 			; <UNDEFINED> instruction: 0x07149f7f
     700:	071c0000 	ldreq	r0, [ip, -r0]
     704:	00010000 	andeq	r0, r1, r0
     708:	00000050 	andeq	r0, r0, r0, asr r0
     70c:	00000000 	andeq	r0, r0, r0
     710:	0006e600 	andeq	lr, r6, r0, lsl #12
     714:	0006e800 	andeq	lr, r6, r0, lsl #16
     718:	31000200 	mrscc	r0, R8_usr
     71c:	0006ee9f 	muleq	r6, pc, lr	; <UNPREDICTABLE>
     720:	0006fc00 	andeq	pc, r6, r0, lsl #24
     724:	53000100 	movwpl	r0, #256	; 0x100
     728:	00000702 	andeq	r0, r0, r2, lsl #14
     72c:	00000714 	andeq	r0, r0, r4, lsl r7
     730:	00530001 	subseq	r0, r3, r1
     734:	00000000 	andeq	r0, r0, r0
     738:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     73c:	c4000008 	strgt	r0, [r0], #-8
     740:	01000008 	tsteq	r0, r8
     744:	08c45200 	stmiaeq	r4, {r9, ip, lr}^
     748:	08ec0000 	stmiaeq	ip!, {}^	; <UNPREDICTABLE>
     74c:	00010000 	andeq	r0, r1, r0
     750:	0008ec53 	andeq	lr, r8, r3, asr ip
     754:	0008f200 	andeq	pc, r8, r0, lsl #4
     758:	71000200 	mrsvc	r0, R8_usr
     75c:	0008fe02 	andeq	pc, r8, r2, lsl #28
     760:	00091e00 	andeq	r1, r9, r0, lsl #28
     764:	53000100 	movwpl	r0, #256	; 0x100
     768:	0000091e 	andeq	r0, r0, lr, lsl r9
     76c:	00000920 	andeq	r0, r0, r0, lsr #18
     770:	02720002 	rsbseq	r0, r2, #2
	...
     77c:	000008a4 	andeq	r0, r0, r4, lsr #17
     780:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
     784:	b8530001 	ldmdalt	r3, {r0}^
     788:	ca000008 	bgt	7b0 <__Stack_Size+0x3b0>
     78c:	08000008 	stmdaeq	r0, {r3}
     790:	03007600 	movweq	r7, #1536	; 0x600
     794:	20000517 	andcs	r0, r0, r7, lsl r5
     798:	0008ca22 	andeq	ip, r8, r2, lsr #20
     79c:	0008de00 	andeq	sp, r8, r0, lsl #28
     7a0:	76000800 	strvc	r0, [r0], -r0, lsl #16
     7a4:	05160300 	ldreq	r0, [r6, #-768]	; 0x300
     7a8:	00222000 	eoreq	r2, r2, r0
	...
     7b4:	1a000000 	bne	7bc <__Stack_Size+0x3bc>
     7b8:	02000000 	andeq	r0, r0, #0
     7bc:	1a9f3000 	bne	fe7cc7c4 <SCS_BASE+0x1e7be7c4>
     7c0:	26000000 	strcs	r0, [r0], -r0
     7c4:	01000000 	mrseq	r0, (UNDEF: 0)
     7c8:	00285400 	eoreq	r5, r8, r0, lsl #8
     7cc:	002c0000 	eoreq	r0, ip, r0
     7d0:	00010000 	andeq	r0, r1, r0
     7d4:	00002c54 	andeq	r2, r0, r4, asr ip
     7d8:	00003000 	andeq	r3, r0, r0
     7dc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     7ec:	0000001e 	andeq	r0, r0, lr, lsl r0
     7f0:	1e500001 	cdpne	0, 5, cr0, cr0, cr1, {0}
     7f4:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     7f8:	04000000 	streq	r0, [r0], #-0
     7fc:	5001f300 	andpl	pc, r1, r0, lsl #6
     800:	0000589f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     804:	00005c00 	andeq	r5, r0, r0, lsl #24
     808:	50000100 	andpl	r0, r0, r0, lsl #2
     80c:	0000005c 	andeq	r0, r0, ip, asr r0
     810:	000000a0 	andeq	r0, r0, r0, lsr #1
     814:	01f30004 	mvnseq	r0, r4
     818:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     824:	00220000 	eoreq	r0, r2, r0
     828:	00010000 	andeq	r0, r1, r0
     82c:	00002251 	andeq	r2, r0, r1, asr r2
     830:	00005800 	andeq	r5, r0, r0, lsl #16
     834:	f3000400 	vshl.u8	d0, d0, d0
     838:	589f5101 	ldmpl	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
     83c:	60000000 	andvs	r0, r0, r0
     840:	01000000 	mrseq	r0, (UNDEF: 0)
     844:	00605100 	rsbeq	r5, r0, r0, lsl #2
     848:	00a00000 	adceq	r0, r0, r0
     84c:	00040000 	andeq	r0, r4, r0
     850:	9f5101f3 	svcls	0x005101f3
	...
     85c:	000000a0 	andeq	r0, r0, r0, lsr #1
     860:	000000a8 	andeq	r0, r0, r8, lsr #1
     864:	a8500001 	ldmdage	r0, {r0}^
     868:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
     86c:	04000000 	streq	r0, [r0], #-0
     870:	5001f300 	andpl	pc, r1, r0, lsl #6
     874:	0000ae9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
     878:	0000b400 	andeq	fp, r0, r0, lsl #8
     87c:	50000100 	andpl	r0, r0, r0, lsl #2
     880:	000000b4 	strheq	r0, [r0], -r4
     884:	000000ba 	strheq	r0, [r0], -sl
     888:	01f30004 	mvnseq	r0, r4
     88c:	00ba9f50 	adcseq	r9, sl, r0, asr pc
     890:	00c00000 	sbceq	r0, r0, r0
     894:	00010000 	andeq	r0, r1, r0
     898:	0000c050 	andeq	ip, r0, r0, asr r0
     89c:	0000c400 	andeq	ip, r0, r0, lsl #8
     8a0:	f3000400 	vshl.u8	d0, d0, d0
     8a4:	c49f5001 	ldrgt	r5, [pc], #1	; 8ac <__Stack_Size+0x4ac>
     8a8:	ca000000 	bgt	8b0 <__Stack_Size+0x4b0>
     8ac:	01000000 	mrseq	r0, (UNDEF: 0)
     8b0:	00ca5000 	sbceq	r5, sl, r0
     8b4:	00d00000 	sbcseq	r0, r0, r0
     8b8:	00040000 	andeq	r0, r4, r0
     8bc:	9f5001f3 	svcls	0x005001f3
     8c0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8c4:	000000d6 	ldrdeq	r0, [r0], -r6
     8c8:	d6500001 	ldrble	r0, [r0], -r1
     8cc:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     8d0:	04000000 	streq	r0, [r0], #-0
     8d4:	5001f300 	andpl	pc, r1, r0, lsl #6
     8d8:	0000e89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     8dc:	0000ea00 	andeq	lr, r0, r0, lsl #20
     8e0:	50000100 	andpl	r0, r0, r0, lsl #2
     8e4:	000000ea 	andeq	r0, r0, sl, ror #1
     8e8:	000000f4 	strdeq	r0, [r0], -r4
     8ec:	01f30004 	mvnseq	r0, r4
     8f0:	00009f50 	andeq	r9, r0, r0, asr pc
     8f4:	00000000 	andeq	r0, r0, r0
     8f8:	013a0000 	teqeq	sl, r0
     8fc:	013c0000 	teqeq	ip, r0
     900:	00010000 	andeq	r0, r1, r0
     904:	00015850 	andeq	r5, r1, r0, asr r8
     908:	00015a00 	andeq	r5, r1, r0, lsl #20
     90c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     918:	000001a8 	andeq	r0, r0, r8, lsr #3
     91c:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
     920:	b2500001 	subslt	r0, r0, #1
     924:	84000001 	strhi	r0, [r0], #-1
     928:	04000002 	streq	r0, [r0], #-2
     92c:	5001f300 	andpl	pc, r1, r0, lsl #6
     930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     934:	00000000 	andeq	r0, r0, r0
     938:	0001a800 	andeq	sl, r1, r0, lsl #16
     93c:	0001b500 	andeq	fp, r1, r0, lsl #10
     940:	51000100 	mrspl	r0, (UNDEF: 16)
     944:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
     948:	00000270 	andeq	r0, r0, r0, ror r2
     94c:	70550001 	subsvc	r0, r5, r1
     950:	84000002 	strhi	r0, [r0], #-2
     954:	04000002 	streq	r0, [r0], #-2
     958:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     95c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     960:	00000000 	andeq	r0, r0, r0
     964:	00028400 	andeq	r8, r2, r0, lsl #8
     968:	00028a00 	andeq	r8, r2, r0, lsl #20
     96c:	50000100 	andpl	r0, r0, r0, lsl #2
     970:	0000028a 	andeq	r0, r0, sl, lsl #5
     974:	0000028c 	andeq	r0, r0, ip, lsl #5
     978:	01f30004 	mvnseq	r0, r4
     97c:	028c9f50 	addeq	r9, ip, #80, 30	; 0x140
     980:	02940000 	addseq	r0, r4, #0
     984:	00010000 	andeq	r0, r1, r0
     988:	00029450 	andeq	r9, r2, r0, asr r4
     98c:	00029600 	andeq	r9, r2, r0, lsl #12
     990:	f3000400 	vshl.u8	d0, d0, d0
     994:	969f5001 	ldrls	r5, [pc], r1
     998:	9e000002 	cdpls	0, 0, cr0, cr0, cr2, {0}
     99c:	01000002 	tsteq	r0, r2
     9a0:	029e5000 	addseq	r5, lr, #0
     9a4:	02a80000 	adceq	r0, r8, #0
     9a8:	00040000 	andeq	r0, r4, r0
     9ac:	9f5001f3 	svcls	0x005001f3
	...
     9bc:	00000056 	andeq	r0, r0, r6, asr r0
     9c0:	9f300002 	svcls	0x00300002
     9c4:	00000056 	andeq	r0, r0, r6, asr r0
     9c8:	0000005e 	andeq	r0, r0, lr, asr r0
     9cc:	00540001 	subseq	r0, r4, r1
     9d0:	00000000 	andeq	r0, r0, r0
     9d4:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
     9d8:	64000000 	strvs	r0, [r0], #-0
     9dc:	01000000 	mrseq	r0, (UNDEF: 0)
     9e0:	00645000 	rsbeq	r5, r4, r0
     9e4:	006c0000 	rsbeq	r0, ip, r0
     9e8:	00010000 	andeq	r0, r1, r0
     9ec:	00006c54 	andeq	r6, r0, r4, asr ip
     9f0:	00007900 	andeq	r7, r0, r0, lsl #18
     9f4:	03000500 	movweq	r0, #1280	; 0x500
     9f8:	20000b90 	mulcs	r0, r0, fp
     9fc:	00000079 	andeq	r0, r0, r9, ror r0
     a00:	00000088 	andeq	r0, r0, r8, lsl #1
     a04:	01f30004 	mvnseq	r0, r4
     a08:	00009f50 	andeq	r9, r0, r0, asr pc
     a0c:	00000000 	andeq	r0, r0, r0
     a10:	00980000 	addseq	r0, r8, r0
     a14:	00a40000 	adceq	r0, r4, r0
     a18:	00010000 	andeq	r0, r1, r0
     a1c:	00000051 	andeq	r0, r0, r1, asr r0
     a20:	00000000 	andeq	r0, r0, r0
     a24:	00008a00 	andeq	r8, r0, r0, lsl #20
     a28:	00009200 	andeq	r9, r0, r0, lsl #4
     a2c:	30000200 	andcc	r0, r0, r0, lsl #4
     a30:	0000929f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
     a34:	0000aa00 	andeq	sl, r0, r0, lsl #20
     a38:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     a44:	000000c4 	andeq	r0, r0, r4, asr #1
     a48:	000000cc 	andeq	r0, r0, ip, asr #1
     a4c:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     a50:	dc000000 	stcle	0, cr0, [r0], {-0}
     a54:	04000000 	streq	r0, [r0], #-0
     a58:	5001f300 	andpl	pc, r1, r0, lsl #6
     a5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a60:	00000000 	andeq	r0, r0, r0
     a64:	0000f400 	andeq	pc, r0, r0, lsl #8
     a68:	0000f600 	andeq	pc, r0, r0, lsl #12
     a6c:	50000100 	andpl	r0, r0, r0, lsl #2
     a70:	000000f6 	strdeq	r0, [r0], -r6
     a74:	00000102 	andeq	r0, r0, r2, lsl #2
     a78:	01f30004 	mvnseq	r0, r4
     a7c:	00009f50 	andeq	r9, r0, r0, asr pc
     a80:	00000000 	andeq	r0, r0, r0
     a84:	00f40000 	rscseq	r0, r4, r0
     a88:	00f60000 	rscseq	r0, r6, r0
     a8c:	000a0000 	andeq	r0, sl, r0
     a90:	24310070 	ldrtcs	r0, [r1], #-112	; 0x70
     a94:	9fe08023 	svcls	0x00e08023
     a98:	00f69f40 	rscseq	r9, r6, r0, asr #30
     a9c:	01020000 	mrseq	r0, (UNDEF: 2)
     aa0:	000b0000 	andeq	r0, fp, r0
     aa4:	315001f3 	ldrshcc	r0, [r0, #-19]	; 0xffffffed
     aa8:	e0802324 	add	r2, r0, r4, lsr #6
     aac:	009f409f 	umullseq	r4, pc, pc, r0	; <UNPREDICTABLE>
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	02000000 	andeq	r0, r0, #0
     ab8:	43000001 	movwmi	r0, #1
     abc:	01000001 	tsteq	r0, r1
     ac0:	01435000 	mrseq	r5, (UNDEF: 67)
     ac4:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
     ac8:	00040000 	andeq	r0, r4, r0
     acc:	9f5001f3 	svcls	0x005001f3
	...
     ad8:	00000102 	andeq	r0, r0, r2, lsl #2
     adc:	00000143 	andeq	r0, r0, r3, asr #2
     ae0:	43510001 	cmpmi	r1, #1
     ae4:	a8000001 	stmdage	r0, {r0}
     ae8:	04000001 	streq	r0, [r0], #-1
     aec:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     af0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     af4:	00000000 	andeq	r0, r0, r0
     af8:	00010e00 	andeq	r0, r1, r0, lsl #28
     afc:	00016c00 	andeq	r6, r1, r0, lsl #24
     b00:	54000100 	strpl	r0, [r0], #-256	; 0x100
     b04:	0000016c 	andeq	r0, r0, ip, ror #2
     b08:	00000170 	andeq	r0, r0, r0, ror r1
     b0c:	01f3000b 	mvnseq	r0, fp
     b10:	23243150 			; <UNDEFINED> instruction: 0x23243150
     b14:	409fe080 	addsmi	lr, pc, r0, lsl #1
     b18:	0001709f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
     b1c:	00019e00 	andeq	r9, r1, r0, lsl #28
     b20:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     b2c:	00000122 	andeq	r0, r0, r2, lsr #2
     b30:	00000134 	andeq	r0, r0, r4, lsr r1
     b34:	34530001 	ldrbcc	r0, [r3], #-1
     b38:	36000001 	strcc	r0, [r0], -r1
     b3c:	03000001 	movweq	r0, #1
     b40:	9f017300 	svcls	0x00017300
	...
     b4c:	00000122 	andeq	r0, r0, r2, lsr #2
     b50:	00000136 	andeq	r0, r0, r6, lsr r1
     b54:	36530001 	ldrbcc	r0, [r3], -r1
     b58:	43000001 	movwmi	r0, #1
     b5c:	03000001 	movweq	r0, #1
     b60:	9f7f7300 	svcls	0x007f7300
	...
     b6c:	00000122 	andeq	r0, r0, r2, lsr #2
     b70:	00000136 	andeq	r0, r0, r6, lsr r1
     b74:	0073000a 	rsbseq	r0, r3, sl
     b78:	80232431 	eorhi	r2, r3, r1, lsr r4
     b7c:	9f409fe0 	svcls	0x00409fe0
     b80:	00000136 	andeq	r0, r0, r6, lsr r1
     b84:	00000143 	andeq	r0, r0, r3, asr #2
     b88:	7f73000a 	svcvc	0x0073000a
     b8c:	80232431 	eorhi	r2, r3, r1, lsr r4
     b90:	9f409fe0 	svcls	0x00409fe0
	...
     ba0:	00000006 	andeq	r0, r0, r6
     ba4:	06500001 	ldrbeq	r0, [r0], -r1
     ba8:	10000000 	andne	r0, r0, r0
     bac:	04000000 	streq	r0, [r0], #-0
     bb0:	5001f300 	andpl	pc, r1, r0, lsl #6
     bb4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     bb8:	00000000 	andeq	r0, r0, r0
     bbc:	00007a00 	andeq	r7, r0, r0, lsl #20
     bc0:	00008000 	andeq	r8, r0, r0
     bc4:	30000200 	andcc	r0, r0, r0, lsl #4
     bc8:	0000809f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     bcc:	00008400 	andeq	r8, r0, r0, lsl #8
     bd0:	53000100 	movwpl	r0, #256	; 0x100
	...
     bdc:	00000014 	andeq	r0, r0, r4, lsl r0
     be0:	0000001c 	andeq	r0, r0, ip, lsl r0
     be4:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     be8:	2a000000 	bcs	bf0 <__Stack_Size+0x7f0>
     bec:	04000000 	streq	r0, [r0], #-0
     bf0:	5001f300 	andpl	pc, r1, r0, lsl #6
     bf4:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     bf8:	00002c00 	andeq	r2, r0, r0, lsl #24
     bfc:	50000100 	andpl	r0, r0, r0, lsl #2
     c00:	0000002c 	andeq	r0, r0, ip, lsr #32
     c04:	00000034 	andeq	r0, r0, r4, lsr r0
     c08:	01f30004 	mvnseq	r0, r4
     c0c:	00009f50 	andeq	r9, r0, r0, asr pc
     c10:	00000000 	andeq	r0, r0, r0
     c14:	00340000 	eorseq	r0, r4, r0
     c18:	00520000 	subseq	r0, r2, r0
     c1c:	00010000 	andeq	r0, r1, r0
     c20:	00005250 	andeq	r5, r0, r0, asr r2
     c24:	00005c00 	andeq	r5, r0, r0, lsl #24
     c28:	f3000400 	vshl.u8	d0, d0, d0
     c2c:	009f5001 	addseq	r5, pc, r1
     c30:	00000000 	andeq	r0, r0, r0
     c34:	5c000000 	stcpl	0, cr0, [r0], {-0}
     c38:	64000000 	strvs	r0, [r0], #-0
     c3c:	01000000 	mrseq	r0, (UNDEF: 0)
     c40:	00645000 	rsbeq	r5, r4, r0
     c44:	009e0000 	addseq	r0, lr, r0
     c48:	00040000 	andeq	r0, r4, r0
     c4c:	9f5001f3 	svcls	0x005001f3
     c50:	0000009e 	muleq	r0, lr, r0
     c54:	000000a4 	andeq	r0, r0, r4, lsr #1
     c58:	a4500001 	ldrbge	r0, [r0], #-1
     c5c:	b6000000 	strlt	r0, [r0], -r0
     c60:	04000000 	streq	r0, [r0], #-0
     c64:	5001f300 	andpl	pc, r1, r0, lsl #6
     c68:	0000b69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
     c6c:	0000be00 	andeq	fp, r0, r0, lsl #28
     c70:	50000100 	andpl	r0, r0, r0, lsl #2
     c74:	000000be 	strheq	r0, [r0], -lr
     c78:	000000e4 	andeq	r0, r0, r4, ror #1
     c7c:	01f30004 	mvnseq	r0, r4
     c80:	00009f50 	andeq	r9, r0, r0, asr pc
     c84:	00000000 	andeq	r0, r0, r0
     c88:	005c0000 	subseq	r0, ip, r0
     c8c:	00660000 	rsbeq	r0, r6, r0
     c90:	00010000 	andeq	r0, r1, r0
     c94:	00006651 	andeq	r6, r0, r1, asr r6
     c98:	00009e00 	andeq	r9, r0, r0, lsl #28
     c9c:	f3000400 	vshl.u8	d0, d0, d0
     ca0:	9e9f5101 	fmllse	f5, f7, f1
     ca4:	a7000000 	strge	r0, [r0, -r0]
     ca8:	01000000 	mrseq	r0, (UNDEF: 0)
     cac:	00a75100 	adceq	r5, r7, r0, lsl #2
     cb0:	00b60000 	adcseq	r0, r6, r0
     cb4:	00040000 	andeq	r0, r4, r0
     cb8:	9f5101f3 	svcls	0x005101f3
     cbc:	000000b6 	strheq	r0, [r0], -r6
     cc0:	000000c1 	andeq	r0, r0, r1, asr #1
     cc4:	c1510001 	cmpgt	r1, r1
     cc8:	e4000000 	str	r0, [r0], #-0
     ccc:	04000000 	streq	r0, [r0], #-0
     cd0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     cd4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     cd8:	00000000 	andeq	r0, r0, r0
     cdc:	00012c00 	andeq	r2, r1, r0, lsl #24
     ce0:	00013700 	andeq	r3, r1, r0, lsl #14
     ce4:	50000100 	andpl	r0, r0, r0, lsl #2
     ce8:	00000137 	andeq	r0, r0, r7, lsr r1
     cec:	00000154 	andeq	r0, r0, r4, asr r1
     cf0:	54540001 	ldrbpl	r0, [r4], #-1
     cf4:	93000001 	movwls	r0, #1
     cf8:	05000001 	streq	r0, [r0, #-1]
     cfc:	02840300 	addeq	r0, r4, #0, 6
     d00:	01932000 	orrseq	r2, r3, r0
     d04:	01c80000 	biceq	r0, r8, r0
     d08:	00040000 	andeq	r0, r4, r0
     d0c:	9f5001f3 	svcls	0x005001f3
     d10:	000001c8 	andeq	r0, r0, r8, asr #3
     d14:	000001cf 	andeq	r0, r0, pc, asr #3
     d18:	cf500001 	svcgt	0x00500001
     d1c:	f2000001 	vhadd.s8	d0, d0, d1
     d20:	01000001 	tsteq	r0, r1
     d24:	01f25400 	mvnseq	r5, r0, lsl #8
     d28:	01f50000 	mvnseq	r0, r0
     d2c:	00010000 	andeq	r0, r1, r0
     d30:	0001f550 	andeq	pc, r1, r0, asr r5	; <UNPREDICTABLE>
     d34:	0001f600 	andeq	pc, r1, r0, lsl #12
     d38:	f3000400 	vshl.u8	d0, d0, d0
     d3c:	f69f5001 			; <UNDEFINED> instruction: 0xf69f5001
     d40:	02000001 	andeq	r0, r0, #1
     d44:	01000002 	tsteq	r0, r2
     d48:	02025400 	andeq	r5, r2, #0, 8
     d4c:	024c0000 	subeq	r0, ip, #0
     d50:	00040000 	andeq	r0, r4, r0
     d54:	9f5001f3 	svcls	0x005001f3
	...
     d60:	00000144 	andeq	r0, r0, r4, asr #2
     d64:	00000158 	andeq	r0, r0, r8, asr r1
     d68:	00500001 	subseq	r0, r0, r1
     d6c:	00000000 	andeq	r0, r0, r0
     d70:	64000000 	strvs	r0, [r0], #-0
     d74:	74000002 	strvc	r0, [r0], #-2
     d78:	01000002 	tsteq	r0, r2
     d7c:	00005000 	andeq	r5, r0, r0
     d80:	00000000 	andeq	r0, r0, r0
     d84:	00480000 	subeq	r0, r8, r0
     d88:	004e0000 	subeq	r0, lr, r0
     d8c:	00010000 	andeq	r0, r1, r0
     d90:	00004e50 	andeq	r4, r0, r0, asr lr
     d94:	00007400 	andeq	r7, r0, r0, lsl #8
     d98:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     da4:	00000048 	andeq	r0, r0, r8, asr #32
     da8:	00000058 	andeq	r0, r0, r8, asr r0
     dac:	58510001 	ldmdapl	r1, {r0}^
     db0:	5a000000 	bpl	db8 <__Stack_Size+0x9b8>
     db4:	04000000 	streq	r0, [r0], #-0
     db8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     dbc:	00005a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     dc0:	00006200 	andeq	r6, r0, r0, lsl #4
     dc4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     dd0:	0000007a 	andeq	r0, r0, sl, ror r0
     dd4:	00000086 	andeq	r0, r0, r6, lsl #1
     dd8:	00500001 	subseq	r0, r0, r1
     ddc:	00000000 	andeq	r0, r0, r0
     de0:	a4000000 	strge	r0, [r0], #-0
     de4:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
     de8:	01000000 	mrseq	r0, (UNDEF: 0)
     dec:	00ae5000 	adceq	r5, lr, r0
     df0:	00c40000 	sbceq	r0, r4, r0
     df4:	00040000 	andeq	r0, r4, r0
     df8:	9f5001f3 	svcls	0x005001f3
	...
     e08:	00000004 	andeq	r0, r0, r4
     e0c:	04500001 	ldrbeq	r0, [r0], #-1
     e10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     e14:	04000000 	streq	r0, [r0], #-0
     e18:	5001f300 	andpl	pc, r1, r0, lsl #6
     e1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e20:	00000000 	andeq	r0, r0, r0
     e24:	0000b000 	andeq	fp, r0, r0
     e28:	0000be00 	andeq	fp, r0, r0, lsl #28
     e2c:	51000100 	mrspl	r0, (UNDEF: 16)
     e30:	000000be 	strheq	r0, [r0], -lr
     e34:	000000c2 	andeq	r0, r0, r2, asr #1
     e38:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
     e3c:	00c29f03 	sbceq	r9, r2, r3, lsl #30
     e40:	00c40000 	sbceq	r0, r4, r0
     e44:	00010000 	andeq	r0, r1, r0
     e48:	0000da51 	andeq	sp, r0, r1, asr sl
     e4c:	0000e800 	andeq	lr, r0, r0, lsl #16
     e50:	52000100 	andpl	r0, r0, #0, 2
     e54:	000000e8 	andeq	r0, r0, r8, ror #1
     e58:	000000ec 	andeq	r0, r0, ip, ror #1
     e5c:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
     e60:	00ec9f03 	rsceq	r9, ip, r3, lsl #30
     e64:	00ee0000 	rsceq	r0, lr, r0
     e68:	00010000 	andeq	r0, r1, r0
     e6c:	00010a52 	andeq	r0, r1, r2, asr sl
     e70:	00012800 	andeq	r2, r1, r0, lsl #16
     e74:	54000100 	strpl	r0, [r0], #-256	; 0x100
     e78:	00000128 	andeq	r0, r0, r8, lsr #2
     e7c:	00000130 	andeq	r0, r0, r0, lsr r1
     e80:	000a0030 	andeq	r0, sl, r0, lsr r0
     e84:	13fc0302 	mvnsne	r0, #134217728	; 0x8000000
     e88:	02942000 	addseq	r2, r4, #0
     e8c:	26402440 	strbcs	r2, [r0], -r0, asr #8
     e90:	1c1b0072 	ldcne	0, cr0, [fp], {114}	; 0x72
     e94:	000a0071 	andeq	r0, sl, r1, ror r0
     e98:	13fc0302 	mvnsne	r0, #134217728	; 0x8000000
     e9c:	02942000 	addseq	r2, r4, #0
     ea0:	26402440 	strbcs	r2, [r0], -r0, asr #8
     ea4:	1c1b0072 	ldcne	0, cr0, [fp], {114}	; 0x72
     ea8:	2e04000a 	cdpcs	0, 0, cr0, cr4, cr10, {0}
     eac:	16000128 	strne	r0, [r0], -r8, lsr #2
     eb0:	00009f13 	andeq	r9, r0, r3, lsl pc
     eb4:	00000000 	andeq	r0, r0, r0
     eb8:	03d40000 	bicseq	r0, r4, #0
     ebc:	03d80000 	bicseq	r0, r8, #0
     ec0:	00020000 	andeq	r0, r2, r0
     ec4:	04349f30 	ldrteq	r9, [r4], #-3888	; 0xf30
     ec8:	043a0000 	ldrteq	r0, [sl], #-0
     ecc:	00010000 	andeq	r0, r1, r0
     ed0:	00049454 	andeq	r9, r4, r4, asr r4
     ed4:	0004a400 	andeq	sl, r4, r0, lsl #8
     ed8:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     ee8:	0000001c 	andeq	r0, r0, ip, lsl r0
     eec:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     ef0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     ef4:	04000000 	streq	r0, [r0], #-0
     ef8:	5001f300 	andpl	pc, r1, r0, lsl #6
     efc:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     f00:	00002c00 	andeq	r2, r0, r0, lsl #24
     f04:	50000100 	andpl	r0, r0, r0, lsl #2
     f08:	0000002c 	andeq	r0, r0, ip, lsr #32
     f0c:	00000038 	andeq	r0, r0, r8, lsr r0
     f10:	01f30004 	mvnseq	r0, r4
     f14:	00389f50 	eorseq	r9, r8, r0, asr pc
     f18:	003c0000 	eorseq	r0, ip, r0
     f1c:	00010000 	andeq	r0, r1, r0
     f20:	00003c50 	andeq	r3, r0, r0, asr ip
     f24:	00005000 	andeq	r5, r0, r0
     f28:	f3000400 	vshl.u8	d0, d0, d0
     f2c:	509f5001 	addspl	r5, pc, r1
     f30:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     f34:	01000000 	mrseq	r0, (UNDEF: 0)
     f38:	00005000 	andeq	r5, r0, r0
     f3c:	00000000 	andeq	r0, r0, r0
     f40:	00580000 	subseq	r0, r8, r0
     f44:	005a0000 	subseq	r0, sl, r0
     f48:	00020000 	andeq	r0, r2, r0
     f4c:	005a9f30 	subseq	r9, sl, r0, lsr pc
     f50:	00620000 	rsbeq	r0, r2, r0
     f54:	00080000 	andeq	r0, r8, r0
     f58:	ff110073 			; <UNDEFINED> instruction: 0xff110073
     f5c:	9f1a43fd 	svcls	0x001a43fd
     f60:	0000006e 	andeq	r0, r0, lr, rrx
     f64:	00000074 	andeq	r0, r0, r4, ror r0
     f68:	74530001 	ldrbvc	r0, [r3], #-1
     f6c:	76000000 	strvc	r0, [r0], -r0
     f70:	02000000 	andeq	r0, r0, #0
     f74:	76047000 	strvc	r7, [r4], -r0
     f78:	7c000000 	stcvc	0, cr0, [r0], {-0}
     f7c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     f80:	11007400 	tstne	r0, r0, lsl #8
     f84:	1a47effd 	bne	11fcf80 <__Stack_Size+0x11fcb80>
     f88:	00007c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     f8c:	00007e00 	andeq	r7, r0, r0, lsl #28
     f90:	53000100 	movwpl	r0, #256	; 0x100
     f94:	0000007e 	andeq	r0, r0, lr, ror r0
     f98:	00000084 	andeq	r0, r0, r4, lsl #1
     f9c:	00740008 	rsbseq	r0, r4, r8
     fa0:	47effd11 			; <UNDEFINED> instruction: 0x47effd11
     fa4:	00849f1a 	addeq	r9, r4, sl, lsl pc
     fa8:	008c0000 	addeq	r0, ip, r0
     fac:	00010000 	andeq	r0, r1, r0
     fb0:	00008c53 	andeq	r8, r0, r3, asr ip
     fb4:	00009600 	andeq	r9, r0, r0, lsl #12
     fb8:	52000100 	andpl	r0, r0, #0, 2
     fbc:	00000096 	muleq	r0, r6, r0
     fc0:	000000a0 	andeq	r0, r0, r0, lsr #1
     fc4:	00530001 	subseq	r0, r3, r1
     fc8:	00000000 	andeq	r0, r0, r0
     fcc:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     fd0:	8c000000 	stchi	0, cr0, [r0], {-0}
     fd4:	02000000 	andeq	r0, r0, #0
     fd8:	8c9f3000 	ldchi	0, cr3, [pc], {0}
     fdc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     fe0:	07000000 	streq	r0, [r0, -r0]
     fe4:	94107100 	ldrls	r7, [r0], #-256	; 0x100
     fe8:	9f1c3101 	svcls	0x001c3101
	...
     ff4:	000000d6 	ldrdeq	r0, [r0], -r6
     ff8:	000000d8 	ldrdeq	r0, [r0], -r8
     ffc:	d8510001 	ldmdale	r1, {r0}^
    1000:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    1004:	04000000 	streq	r0, [r0], #-0
    1008:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    100c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1010:	00000000 	andeq	r0, r0, r0
    1014:	0000d600 	andeq	sp, r0, r0, lsl #12
    1018:	0000d800 	andeq	sp, r0, r0, lsl #16
    101c:	30000200 	andcc	r0, r0, r0, lsl #4
    1020:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1024:	0000de00 	andeq	sp, r0, r0, lsl #28
    1028:	51000100 	mrspl	r0, (UNDEF: 16)
    102c:	000000de 	ldrdeq	r0, [r0], -lr
    1030:	000000e0 	andeq	r0, r0, r0, ror #1
    1034:	01f30004 	mvnseq	r0, r4
    1038:	00e09f51 	rsceq	r9, r0, r1, asr pc
    103c:	00e40000 	rsceq	r0, r4, r0
    1040:	00010000 	andeq	r0, r1, r0
    1044:	0000e451 	andeq	lr, r0, r1, asr r4
    1048:	0000e800 	andeq	lr, r0, r0, lsl #16
    104c:	f3000400 	vshl.u8	d0, d0, d0
    1050:	009f5101 	addseq	r5, pc, r1, lsl #2
    1054:	00000000 	andeq	r0, r0, r0
    1058:	f2000000 	vhadd.s8	d0, d0, d0
    105c:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    1060:	01000000 	mrseq	r0, (UNDEF: 0)
    1064:	00f45000 	rscseq	r5, r4, r0
    1068:	00fa0000 	rscseq	r0, sl, r0
    106c:	00040000 	andeq	r0, r4, r0
    1070:	9f5001f3 	svcls	0x005001f3
	...
    107c:	000000f2 	strdeq	r0, [r0], -r2
    1080:	000000f4 	strdeq	r0, [r0], -r4
    1084:	9f300002 	svcls	0x00300002
    1088:	000000f4 	strdeq	r0, [r0], -r4
    108c:	000000f8 	strdeq	r0, [r0], -r8
    1090:	00700007 	rsbseq	r0, r0, r7
    1094:	2e301a38 	mrccs	10, 1, r1, cr0, cr8, {1}
    1098:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    109c:	00000000 	andeq	r0, r0, r0
    10a0:	00010400 	andeq	r0, r1, r0, lsl #8
    10a4:	00010600 	andeq	r0, r1, r0, lsl #12
    10a8:	50000100 	andpl	r0, r0, r0, lsl #2
    10ac:	00000106 	andeq	r0, r0, r6, lsl #2
    10b0:	0000010c 	andeq	r0, r0, ip, lsl #2
    10b4:	01f30004 	mvnseq	r0, r4
    10b8:	00009f50 	andeq	r9, r0, r0, asr pc
    10bc:	00000000 	andeq	r0, r0, r0
    10c0:	01040000 	mrseq	r0, (UNDEF: 4)
    10c4:	01060000 	mrseq	r0, (UNDEF: 6)
    10c8:	00020000 	andeq	r0, r2, r0
    10cc:	01069f30 	tsteq	r6, r0, lsr pc
    10d0:	010a0000 	mrseq	r0, (UNDEF: 10)
    10d4:	00070000 	andeq	r0, r7, r0
    10d8:	1a340070 	bne	d012a0 <__Stack_Size+0xd00ea0>
    10dc:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    10e0:	00000000 	andeq	r0, r0, r0
    10e4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    10e8:	20000001 	andcs	r0, r0, r1
    10ec:	01000001 	tsteq	r0, r1
    10f0:	01205000 			; <UNDEFINED> instruction: 0x01205000
    10f4:	01260000 			; <UNDEFINED> instruction: 0x01260000
    10f8:	00040000 	andeq	r0, r4, r0
    10fc:	9f5001f3 	svcls	0x005001f3
	...
    1108:	0000011e 	andeq	r0, r0, lr, lsl r1
    110c:	00000120 	andeq	r0, r0, r0, lsr #2
    1110:	9f300002 	svcls	0x00300002
    1114:	00000120 	andeq	r0, r0, r0, lsr #2
    1118:	00000124 	andeq	r0, r0, r4, lsr #2
    111c:	00700009 	rsbseq	r0, r0, r9
    1120:	1a244240 	bne	911a28 <__Stack_Size+0x911628>
    1124:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    1128:	00000000 	andeq	r0, r0, r0
    112c:	26000000 	strcs	r0, [r0], -r0
    1130:	2a000001 	bcs	113c <__Stack_Size+0xd3c>
    1134:	01000001 	tsteq	r0, r1
    1138:	012a5100 			; <UNDEFINED> instruction: 0x012a5100
    113c:	01360000 	teqeq	r6, r0
    1140:	00040000 	andeq	r0, r4, r0
    1144:	9f5101f3 	svcls	0x005101f3
	...
    1150:	00000126 	andeq	r0, r0, r6, lsr #2
    1154:	00000128 	andeq	r0, r0, r8, lsr #2
    1158:	9f300002 	svcls	0x00300002
    115c:	00000128 	andeq	r0, r0, r8, lsr #2
    1160:	00000136 	andeq	r0, r0, r6, lsr r1
    1164:	00530001 	subseq	r0, r3, r1
    1168:	00000000 	andeq	r0, r0, r0
    116c:	26000000 	strcs	r0, [r0], -r0
    1170:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    1174:	02000001 	andeq	r0, r0, #1
    1178:	009f3000 	addseq	r3, pc, r0
    117c:	00000000 	andeq	r0, r0, r0
    1180:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1184:	92000001 	andls	r0, r0, #1
    1188:	01000001 	tsteq	r0, r1
    118c:	01925100 	orrseq	r5, r2, r0, lsl #2
    1190:	01980000 	orrseq	r0, r8, r0
    1194:	00040000 	andeq	r0, r4, r0
    1198:	9f5101f3 	svcls	0x005101f3
    119c:	00000198 	muleq	r0, r8, r1
    11a0:	000001ae 	andeq	r0, r0, lr, lsr #3
    11a4:	ae510001 	cdpge	0, 5, cr0, cr1, cr1, {0}
    11a8:	b4000001 	strlt	r0, [r0], #-1
    11ac:	04000001 	streq	r0, [r0], #-1
    11b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    11b4:	0001b49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    11b8:	0001c600 	andeq	ip, r1, r0, lsl #12
    11bc:	51000100 	mrspl	r0, (UNDEF: 16)
    11c0:	000001c6 	andeq	r0, r0, r6, asr #3
    11c4:	000001cc 	andeq	r0, r0, ip, asr #3
    11c8:	01f30004 	mvnseq	r0, r4
    11cc:	00009f51 	andeq	r9, r0, r1, asr pc
    11d0:	00000000 	andeq	r0, r0, r0
    11d4:	01480000 	mrseq	r0, (UNDEF: 72)
    11d8:	01820000 	orreq	r0, r2, r0
    11dc:	00010000 	andeq	r0, r1, r0
    11e0:	00018252 	andeq	r8, r1, r2, asr r2
    11e4:	00019800 	andeq	r9, r1, r0, lsl #16
    11e8:	f3000400 	vshl.u8	d0, d0, d0
    11ec:	989f5201 	ldmls	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
    11f0:	9e000001 	cdpls	0, 0, cr0, cr0, cr1, {0}
    11f4:	01000001 	tsteq	r0, r1
    11f8:	019e5200 	orrseq	r5, lr, r0, lsl #4
    11fc:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    1200:	00040000 	andeq	r0, r4, r0
    1204:	9f5201f3 	svcls	0x005201f3
    1208:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    120c:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    1210:	b6520001 	ldrblt	r0, [r2], -r1
    1214:	cc000001 	stcgt	0, cr0, [r0], {1}
    1218:	04000001 	streq	r0, [r0], #-1
    121c:	5201f300 	andpl	pc, r1, #0, 6
    1220:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1224:	00000000 	andeq	r0, r0, r0
    1228:	00014800 	andeq	r4, r1, r0, lsl #16
    122c:	00016200 	andeq	r6, r1, r0, lsl #4
    1230:	53000100 	movwpl	r0, #256	; 0x100
    1234:	00000162 	andeq	r0, r0, r2, ror #2
    1238:	00000168 	andeq	r0, r0, r8, ror #2
    123c:	01f30004 	mvnseq	r0, r4
    1240:	01689f53 	cmneq	r8, r3, asr pc
    1244:	01780000 	cmneq	r8, r0
    1248:	00010000 	andeq	r0, r1, r0
    124c:	00017853 	andeq	r7, r1, r3, asr r8
    1250:	0001cc00 	andeq	ip, r1, r0, lsl #24
    1254:	f3000400 	vshl.u8	d0, d0, d0
    1258:	009f5301 	addseq	r5, pc, r1, lsl #6
    125c:	00000000 	andeq	r0, r0, r0
    1260:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1264:	54000001 	strpl	r0, [r0], #-1
    1268:	02000001 	andeq	r0, r0, #1
    126c:	549f3000 	ldrpl	r3, [pc], #0	; 1274 <__Stack_Size+0xe74>
    1270:	60000001 	andvs	r0, r0, r1
    1274:	01000001 	tsteq	r0, r1
    1278:	01605600 	cmneq	r0, r0, lsl #12
    127c:	01640000 	cmneq	r4, r0
    1280:	00010000 	andeq	r0, r1, r0
    1284:	00016455 	andeq	r6, r1, r5, asr r4
    1288:	00016800 	andeq	r6, r1, r0, lsl #16
    128c:	53000100 	movwpl	r0, #256	; 0x100
    1290:	00000168 	andeq	r0, r0, r8, ror #2
    1294:	0000016a 	andeq	r0, r0, sl, ror #2
    1298:	9f300002 	svcls	0x00300002
    129c:	0000016a 	andeq	r0, r0, sl, ror #2
    12a0:	00000176 	andeq	r0, r0, r6, ror r1
    12a4:	76550001 	ldrbvc	r0, [r5], -r1
    12a8:	7a000001 	bvc	12b4 <__Stack_Size+0xeb4>
    12ac:	01000001 	tsteq	r0, r1
    12b0:	017a5400 	cmneq	sl, r0, lsl #8
    12b4:	01840000 	orreq	r0, r4, r0
    12b8:	00010000 	andeq	r0, r1, r0
    12bc:	00018453 	andeq	r8, r1, r3, asr r4
    12c0:	00019000 	andeq	r9, r1, r0
    12c4:	54000100 	strpl	r0, [r0], #-256	; 0x100
    12c8:	00000190 	muleq	r0, r0, r1
    12cc:	00000194 	muleq	r0, r4, r1
    12d0:	94530001 	ldrbls	r0, [r3], #-1
    12d4:	98000001 	stmdals	r0, {r0}
    12d8:	01000001 	tsteq	r0, r1
    12dc:	01985100 	orrseq	r5, r8, r0, lsl #2
    12e0:	01a00000 	moveq	r0, r0
    12e4:	00010000 	andeq	r0, r1, r0
    12e8:	0001a053 	andeq	sl, r1, r3, asr r0
    12ec:	0001ac00 	andeq	sl, r1, r0, lsl #24
    12f0:	54000100 	strpl	r0, [r0], #-256	; 0x100
    12f4:	000001ac 	andeq	r0, r0, ip, lsr #3
    12f8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    12fc:	b0530001 	subslt	r0, r3, r1
    1300:	b4000001 	strlt	r0, [r0], #-1
    1304:	01000001 	tsteq	r0, r1
    1308:	01b45100 			; <UNDEFINED> instruction: 0x01b45100
    130c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    1310:	00010000 	andeq	r0, r1, r0
    1314:	0001b853 	andeq	fp, r1, r3, asr r8
    1318:	0001c400 	andeq	ip, r1, r0, lsl #8
    131c:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1320:	000001c4 	andeq	r0, r0, r4, asr #3
    1324:	000001c8 	andeq	r0, r0, r8, asr #3
    1328:	c8530001 	ldmdagt	r3, {r0}^
    132c:	cc000001 	stcgt	0, cr0, [r0], {1}
    1330:	01000001 	tsteq	r0, r1
    1334:	00005100 	andeq	r5, r0, r0, lsl #2
    1338:	00000000 	andeq	r0, r0, r0
    133c:	01480000 	mrseq	r0, (UNDEF: 72)
    1340:	01580000 	cmpeq	r8, r0
    1344:	00020000 	andeq	r0, r2, r0
    1348:	01589f30 	cmpeq	r8, r0, lsr pc
    134c:	015c0000 	cmpeq	ip, r0
    1350:	00050000 	andeq	r0, r5, r0
    1354:	24007437 	strcs	r7, [r0], #-1079	; 0x437
    1358:	00015c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    135c:	00016000 	andeq	r6, r1, r0
    1360:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    1364:	00000160 	andeq	r0, r0, r0, ror #2
    1368:	00000162 	andeq	r0, r0, r2, ror #2
    136c:	00730009 	rsbseq	r0, r3, r9
    1370:	741aff08 	ldrvc	pc, [sl], #-3848	; 0xf08
    1374:	629f2400 	addsvs	r2, pc, #0, 8
    1378:	68000001 	stmdavs	r0, {r0}
    137c:	0a000001 	beq	1388 <__Stack_Size+0xf88>
    1380:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    1384:	741aff08 	ldrvc	pc, [sl], #-3848	; 0xf08
    1388:	689f2400 	ldmvs	pc, {sl, sp}	; <UNPREDICTABLE>
    138c:	6e000001 	cdpvs	0, 0, cr0, cr0, cr1, {0}
    1390:	02000001 	andeq	r0, r0, #1
    1394:	6e9f3000 	cdpvs	0, 9, cr3, cr15, cr0, {0}
    1398:	72000001 	andvc	r0, r0, #1
    139c:	05000001 	streq	r0, [r0, #-1]
    13a0:	00763700 	rsbseq	r3, r6, r0, lsl #14
    13a4:	01729f24 	cmneq	r2, r4, lsr #30
    13a8:	01760000 	cmneq	r6, r0
    13ac:	00010000 	andeq	r0, r1, r0
    13b0:	00017654 	andeq	r7, r1, r4, asr r6
    13b4:	00017800 	andeq	r7, r1, r0, lsl #16
    13b8:	73000900 	movwvc	r0, #2304	; 0x900
    13bc:	1aff0800 	bne	fffc33c4 <SCS_BASE+0x1ffb53c4>
    13c0:	9f240076 	svcls	0x00240076
    13c4:	00000178 	andeq	r0, r0, r8, ror r1
    13c8:	0000017c 	andeq	r0, r0, ip, ror r1
    13cc:	01f3000a 	mvnseq	r0, sl
    13d0:	1aff0853 	bne	fffc3524 <SCS_BASE+0x1ffb5524>
    13d4:	9f240076 	svcls	0x00240076
    13d8:	00000188 	andeq	r0, r0, r8, lsl #3
    13dc:	0000018c 	andeq	r0, r0, ip, lsl #3
    13e0:	724f0005 	subvc	r0, pc, #5
    13e4:	8c9f2400 	cfldrshi	mvf2, [pc], {0}
    13e8:	90000001 	andls	r0, r0, r1
    13ec:	01000001 	tsteq	r0, r1
    13f0:	01905300 	orrseq	r5, r0, r0, lsl #6
    13f4:	01920000 	orrseq	r0, r2, r0
    13f8:	00090000 	andeq	r0, r9, r0
    13fc:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    1400:	2400721a 	strcs	r7, [r0], #-538	; 0x21a
    1404:	0001929f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    1408:	00019800 	andeq	r9, r1, r0, lsl #16
    140c:	f3000a00 	vpmax.u8	d0, d0, d0
    1410:	ff085101 			; <UNDEFINED> instruction: 0xff085101
    1414:	2400721a 	strcs	r7, [r0], #-538	; 0x21a
    1418:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    141c:	0001a800 	andeq	sl, r1, r0, lsl #16
    1420:	4f000500 	svcmi	0x00000500
    1424:	9f240072 	svcls	0x00240072
    1428:	000001a8 	andeq	r0, r0, r8, lsr #3
    142c:	000001ac 	andeq	r0, r0, ip, lsr #3
    1430:	ac530001 	mrrcge	0, 0, r0, r3, cr1
    1434:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
    1438:	09000001 	stmdbeq	r0, {r0}
    143c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1440:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    1444:	01ae9f24 			; <UNDEFINED> instruction: 0x01ae9f24
    1448:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    144c:	000a0000 	andeq	r0, sl, r0
    1450:	085101f3 	ldmdaeq	r1, {r0, r1, r4, r5, r6, r7, r8}^
    1454:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    1458:	01bc9f24 			; <UNDEFINED> instruction: 0x01bc9f24
    145c:	01c00000 	biceq	r0, r0, r0
    1460:	00050000 	andeq	r0, r5, r0
    1464:	2400724f 	strcs	r7, [r0], #-591	; 0x24f
    1468:	0001c09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    146c:	0001c400 	andeq	ip, r1, r0, lsl #8
    1470:	53000100 	movwpl	r0, #256	; 0x100
    1474:	000001c4 	andeq	r0, r0, r4, asr #3
    1478:	000001c6 	andeq	r0, r0, r6, asr #3
    147c:	00710009 	rsbseq	r0, r1, r9
    1480:	721aff08 	andsvc	pc, sl, #8, 30
    1484:	c69f2400 	ldrgt	r2, [pc], r0, lsl #8
    1488:	cc000001 	stcgt	0, cr0, [r0], {1}
    148c:	0a000001 	beq	1498 <__Stack_Size+0x1098>
    1490:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1494:	721aff08 	andsvc	pc, sl, #8, 30
    1498:	009f2400 	addseq	r2, pc, r0, lsl #8
    149c:	00000000 	andeq	r0, r0, r0
    14a0:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    14a4:	e0000001 	and	r0, r0, r1
    14a8:	01000001 	tsteq	r0, r1
    14ac:	01e05000 	mvneq	r5, r0
    14b0:	01e40000 	mvneq	r0, r0
    14b4:	00040000 	andeq	r0, r4, r0
    14b8:	9f5001f3 	svcls	0x005001f3
	...
    14c4:	00000214 	andeq	r0, r0, r4, lsl r2
    14c8:	0000021c 	andeq	r0, r0, ip, lsl r2
    14cc:	1c510001 	mrrcne	0, 0, r0, r1, cr1
    14d0:	20000002 	andcs	r0, r0, r2
    14d4:	04000002 	streq	r0, [r0], #-2
    14d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    14dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	00021400 	andeq	r1, r2, r0, lsl #8
    14e8:	00021600 	andeq	r1, r2, r0, lsl #12
    14ec:	30000200 	andcc	r0, r0, r0, lsl #4
    14f0:	0002169f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    14f4:	00021c00 	andeq	r1, r2, r0, lsl #24
    14f8:	53000100 	movwpl	r0, #256	; 0x100
    14fc:	0000021c 	andeq	r0, r0, ip, lsl r2
    1500:	00000220 	andeq	r0, r0, r0, lsr #4
    1504:	00510001 	subseq	r0, r1, r1
    1508:	00000000 	andeq	r0, r0, r0
    150c:	44000000 	strmi	r0, [r0], #-0
    1510:	46000002 	strmi	r0, [r0], -r2
    1514:	01000002 	tsteq	r0, r2
    1518:	02465000 	subeq	r5, r6, #0
    151c:	024c0000 	subeq	r0, ip, #0
    1520:	00040000 	andeq	r0, r4, r0
    1524:	9f5001f3 	svcls	0x005001f3
	...
    1530:	00000244 	andeq	r0, r0, r4, asr #4
    1534:	00000246 	andeq	r0, r0, r6, asr #4
    1538:	9f300002 	svcls	0x00300002
    153c:	00000246 	andeq	r0, r0, r6, asr #4
    1540:	0000024a 	andeq	r0, r0, sl, asr #4
    1544:	00700009 	rsbseq	r0, r0, r9
    1548:	1a244140 	bne	911a50 <__Stack_Size+0x911650>
    154c:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    1550:	00000000 	andeq	r0, r0, r0
    1554:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1558:	9a000002 	bls	1568 <__Stack_Size+0x1168>
    155c:	01000002 	tsteq	r0, r2
    1560:	029a5100 	addseq	r5, sl, #0, 2
    1564:	02a00000 	adceq	r0, r0, #0
    1568:	00040000 	andeq	r0, r4, r0
    156c:	9f5101f3 	svcls	0x005101f3
	...
    1578:	0000024c 	andeq	r0, r0, ip, asr #4
    157c:	00000284 	andeq	r0, r0, r4, lsl #5
    1580:	84520001 	ldrbhi	r0, [r2], #-1
    1584:	a0000002 	andge	r0, r0, r2
    1588:	04000002 	streq	r0, [r0], #-2
    158c:	5201f300 	andpl	pc, r1, #0, 6
    1590:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1594:	00000000 	andeq	r0, r0, r0
    1598:	00024c00 	andeq	r4, r2, r0, lsl #24
    159c:	00026600 	andeq	r6, r2, r0, lsl #12
    15a0:	53000100 	movwpl	r0, #256	; 0x100
    15a4:	00000266 	andeq	r0, r0, r6, ror #4
    15a8:	0000026c 	andeq	r0, r0, ip, ror #4
    15ac:	01f30004 	mvnseq	r0, r4
    15b0:	026c9f53 	rsbeq	r9, ip, #332	; 0x14c
    15b4:	027c0000 	rsbseq	r0, ip, #0
    15b8:	00010000 	andeq	r0, r1, r0
    15bc:	00027c53 	andeq	r7, r2, r3, asr ip
    15c0:	0002a000 	andeq	sl, r2, r0
    15c4:	f3000400 	vshl.u8	d0, d0, d0
    15c8:	009f5301 	addseq	r5, pc, r1, lsl #6
    15cc:	00000000 	andeq	r0, r0, r0
    15d0:	4c000000 	stcmi	0, cr0, [r0], {-0}
    15d4:	58000002 	stmdapl	r0, {r1}
    15d8:	02000002 	andeq	r0, r0, #2
    15dc:	589f3000 	ldmpl	pc, {ip, sp}	; <UNPREDICTABLE>
    15e0:	64000002 	strvs	r0, [r0], #-2
    15e4:	01000002 	tsteq	r0, r2
    15e8:	02645600 	rsbeq	r5, r4, #0, 12
    15ec:	02680000 	rsbeq	r0, r8, #0
    15f0:	00010000 	andeq	r0, r1, r0
    15f4:	00026855 	andeq	r6, r2, r5, asr r8
    15f8:	00026c00 	andeq	r6, r2, r0, lsl #24
    15fc:	53000100 	movwpl	r0, #256	; 0x100
    1600:	0000026c 	andeq	r0, r0, ip, ror #4
    1604:	0000026e 	andeq	r0, r0, lr, ror #4
    1608:	9f300002 	svcls	0x00300002
    160c:	0000026e 	andeq	r0, r0, lr, ror #4
    1610:	0000027a 	andeq	r0, r0, sl, ror r2
    1614:	7a550001 	bvc	1541620 <__Stack_Size+0x1541220>
    1618:	7e000002 	cdpvc	0, 0, cr0, cr0, cr2, {0}
    161c:	01000002 	tsteq	r0, r2
    1620:	027e5400 	rsbseq	r5, lr, #0, 8
    1624:	029c0000 	addseq	r0, ip, #0
    1628:	00010000 	andeq	r0, r1, r0
    162c:	00029c53 	andeq	r9, r2, r3, asr ip
    1630:	0002a000 	andeq	sl, r2, r0
    1634:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1640:	0000024c 	andeq	r0, r0, ip, asr #4
    1644:	0000025c 	andeq	r0, r0, ip, asr r2
    1648:	9f300002 	svcls	0x00300002
    164c:	0000025c 	andeq	r0, r0, ip, asr r2
    1650:	00000260 	andeq	r0, r0, r0, ror #4
    1654:	74370005 	ldrtvc	r0, [r7], #-5
    1658:	609f2400 	addsvs	r2, pc, r0, lsl #8
    165c:	64000002 	strvs	r0, [r0], #-2
    1660:	01000002 	tsteq	r0, r2
    1664:	02645500 	rsbeq	r5, r4, #0, 10
    1668:	02660000 	rsbeq	r0, r6, #0
    166c:	00090000 	andeq	r0, r9, r0
    1670:	ff080073 			; <UNDEFINED> instruction: 0xff080073
    1674:	2400741a 	strcs	r7, [r0], #-1050	; 0x41a
    1678:	0002669f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    167c:	00026c00 	andeq	r6, r2, r0, lsl #24
    1680:	f3000a00 	vpmax.u8	d0, d0, d0
    1684:	ff085301 			; <UNDEFINED> instruction: 0xff085301
    1688:	2400741a 	strcs	r7, [r0], #-1050	; 0x41a
    168c:	00026c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    1690:	00027200 	andeq	r7, r2, r0, lsl #4
    1694:	30000200 	andcc	r0, r0, r0, lsl #4
    1698:	0002729f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    169c:	00027600 	andeq	r7, r2, r0, lsl #12
    16a0:	37000500 	strcc	r0, [r0, -r0, lsl #10]
    16a4:	9f240076 	svcls	0x00240076
    16a8:	00000276 	andeq	r0, r0, r6, ror r2
    16ac:	0000027a 	andeq	r0, r0, sl, ror r2
    16b0:	7a540001 	bvc	15016bc <__Stack_Size+0x15012bc>
    16b4:	7c000002 	stcvc	0, cr0, [r0], {2}
    16b8:	09000002 	stmdbeq	r0, {r1}
    16bc:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    16c0:	00761aff 	ldrshteq	r1, [r6], #-175	; 0xffffff51
    16c4:	027c9f24 	rsbseq	r9, ip, #36, 30	; 0x90
    16c8:	02800000 	addeq	r0, r0, #0
    16cc:	000a0000 	andeq	r0, sl, r0
    16d0:	085301f3 	ldmdaeq	r3, {r0, r1, r4, r5, r6, r7, r8}^
    16d4:	00761aff 	ldrshteq	r1, [r6], #-175	; 0xffffff51
    16d8:	02909f24 	addseq	r9, r0, #36, 30	; 0x90
    16dc:	02940000 	addseq	r0, r4, #0
    16e0:	00050000 	andeq	r0, r5, r0
    16e4:	2400724f 	strcs	r7, [r0], #-591	; 0x24f
    16e8:	0002949f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    16ec:	00029800 	andeq	r9, r2, r0, lsl #16
    16f0:	54000100 	strpl	r0, [r0], #-256	; 0x100
    16f4:	00000298 	muleq	r0, r8, r2
    16f8:	0000029a 	muleq	r0, sl, r2
    16fc:	00710009 	rsbseq	r0, r1, r9
    1700:	721aff08 	andsvc	pc, sl, #8, 30
    1704:	9a9f2400 	bls	fe7ca70c <SCS_BASE+0x1e7bc70c>
    1708:	a0000002 	andge	r0, r0, r2
    170c:	0a000002 	beq	171c <__Stack_Size+0x131c>
    1710:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1714:	721aff08 	andsvc	pc, sl, #8, 30
    1718:	009f2400 	addseq	r2, pc, r0, lsl #8
    171c:	00000000 	andeq	r0, r0, r0
    1720:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1724:	82000002 	andhi	r0, r0, #2
    1728:	02000002 	andeq	r0, r0, #2
    172c:	829f3000 	addshi	r3, pc, #0
    1730:	98000002 	stmdals	r0, {r1}
    1734:	09000002 	stmdbeq	r0, {r1}
    1738:	48007300 	stmdami	r0, {r8, r9, ip, sp, lr}
    173c:	441a2441 	ldrmi	r2, [sl], #-1089	; 0x441
    1740:	00009f25 	andeq	r9, r0, r5, lsr #30
    1744:	00000000 	andeq	r0, r0, r0
    1748:	02a00000 	adceq	r0, r0, #0
    174c:	02a40000 	adceq	r0, r4, #0
    1750:	00010000 	andeq	r0, r1, r0
    1754:	0002a451 	andeq	sl, r2, r1, asr r4
    1758:	0002b000 	andeq	fp, r2, r0
    175c:	f3000400 	vshl.u8	d0, d0, d0
    1760:	009f5101 	addseq	r5, pc, r1, lsl #2
    1764:	00000000 	andeq	r0, r0, r0
    1768:	a0000000 	andge	r0, r0, r0
    176c:	a2000002 	andge	r0, r0, #2
    1770:	02000002 	andeq	r0, r0, #2
    1774:	a29f3000 	addsge	r3, pc, #0
    1778:	b0000002 	andlt	r0, r0, r2
    177c:	01000002 	tsteq	r0, r2
    1780:	00005300 	andeq	r5, r0, r0, lsl #6
    1784:	00000000 	andeq	r0, r0, r0
    1788:	02a00000 	adceq	r0, r0, #0
    178c:	02a80000 	adceq	r0, r8, #0
    1790:	00020000 	andeq	r0, r2, r0
    1794:	00009f30 	andeq	r9, r0, r0, lsr pc
    1798:	00000000 	andeq	r0, r0, r0
    179c:	02b40000 	adcseq	r0, r4, #0
    17a0:	02b80000 	adcseq	r0, r8, #0
    17a4:	00010000 	andeq	r0, r1, r0
    17a8:	0002b850 	andeq	fp, r2, r0, asr r8
    17ac:	0002bc00 	andeq	fp, r2, r0, lsl #24
    17b0:	f3000400 	vshl.u8	d0, d0, d0
    17b4:	009f5001 	addseq	r5, pc, r1
    17b8:	00000000 	andeq	r0, r0, r0
    17bc:	b4000000 	strlt	r0, [r0], #-0
    17c0:	b6000002 	strlt	r0, [r0], -r2
    17c4:	01000002 	tsteq	r0, r2
    17c8:	02b65100 	adcseq	r5, r6, #0, 2
    17cc:	02bc0000 	adcseq	r0, ip, #0
    17d0:	00040000 	andeq	r0, r4, r0
    17d4:	9f5101f3 	svcls	0x005101f3
	...
    17e0:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    17e4:	000002c8 	andeq	r0, r0, r8, asr #5
    17e8:	c8510001 	ldmdagt	r1, {r0}^
    17ec:	cc000002 	stcgt	0, cr0, [r0], {2}
    17f0:	04000002 	streq	r0, [r0], #-2
    17f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    17f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17fc:	00000000 	andeq	r0, r0, r0
    1800:	0002bc00 	andeq	fp, r2, r0, lsl #24
    1804:	0002be00 	andeq	fp, r2, r0, lsl #28
    1808:	30000200 	andcc	r0, r0, r0, lsl #4
    180c:	0002be9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    1810:	0002c200 	andeq	ip, r2, r0, lsl #4
    1814:	53000100 	movwpl	r0, #256	; 0x100
    1818:	000002c6 	andeq	r0, r0, r6, asr #5
    181c:	000002c8 	andeq	r0, r0, r8, asr #5
    1820:	c8530001 	ldmdagt	r3, {r0}^
    1824:	cc000002 	stcgt	0, cr0, [r0], {2}
    1828:	01000002 	tsteq	r0, r2
    182c:	00005100 	andeq	r5, r0, r0, lsl #2
    1830:	00000000 	andeq	r0, r0, r0
    1834:	02d20000 	sbcseq	r0, r2, #0
    1838:	02da0000 	sbcseq	r0, sl, #0
    183c:	00010000 	andeq	r0, r1, r0
    1840:	0002da51 	andeq	sp, r2, r1, asr sl
    1844:	0002de00 	andeq	sp, r2, r0, lsl #28
    1848:	f3000400 	vshl.u8	d0, d0, d0
    184c:	009f5101 	addseq	r5, pc, r1, lsl #2
    1850:	00000000 	andeq	r0, r0, r0
    1854:	d2000000 	andle	r0, r0, #0
    1858:	d4000002 	strle	r0, [r0], #-2
    185c:	02000002 	andeq	r0, r0, #2
    1860:	d49f3000 	ldrle	r3, [pc], #0	; 1868 <__Stack_Size+0x1468>
    1864:	da000002 	ble	1874 <__Stack_Size+0x1474>
    1868:	01000002 	tsteq	r0, r2
    186c:	02da5300 	sbcseq	r5, sl, #0, 6
    1870:	02de0000 	sbcseq	r0, lr, #0
    1874:	00010000 	andeq	r0, r1, r0
    1878:	00000051 	andeq	r0, r0, r1, asr r0
    187c:	00000000 	andeq	r0, r0, r0
    1880:	0002f800 	andeq	pc, r2, r0, lsl #16
    1884:	00030000 	andeq	r0, r3, r0
    1888:	50000100 	andpl	r0, r0, r0, lsl #2
    188c:	00000300 	andeq	r0, r0, r0, lsl #6
    1890:	00000304 	andeq	r0, r0, r4, lsl #6
    1894:	01f30004 	mvnseq	r0, r4
    1898:	00009f50 	andeq	r9, r0, r0, asr pc
    189c:	00000000 	andeq	r0, r0, r0
    18a0:	02f80000 	rscseq	r0, r8, #0
    18a4:	02fa0000 	rscseq	r0, sl, #0
    18a8:	00020000 	andeq	r0, r2, r0
    18ac:	02fa9f30 	rscseq	r9, sl, #48, 30	; 0xc0
    18b0:	03040000 	movweq	r0, #16384	; 0x4000
    18b4:	000b0000 	andeq	r0, fp, r0
    18b8:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    18bc:	1a00731a 	bne	1e52c <__Stack_Size+0x1e12c>
    18c0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    18c4:	00000000 	andeq	r0, r0, r0
    18c8:	04000000 	streq	r0, [r0], #-0
    18cc:	06000003 	streq	r0, [r0], -r3
    18d0:	01000003 	tsteq	r0, r3
    18d4:	03065100 	movweq	r5, #24832	; 0x6100
    18d8:	030a0000 	movweq	r0, #40960	; 0xa000
    18dc:	00040000 	andeq	r0, r4, r0
    18e0:	9f5101f3 	svcls	0x005101f3
	...
    18ec:	0000030a 	andeq	r0, r0, sl, lsl #6
    18f0:	0000030e 	andeq	r0, r0, lr, lsl #6
    18f4:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
    18f8:	20000003 	andcs	r0, r0, r3
    18fc:	04000003 	streq	r0, [r0], #-3
    1900:	5001f300 	andpl	pc, r1, r0, lsl #6
    1904:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1908:	00000000 	andeq	r0, r0, r0
    190c:	00030a00 	andeq	r0, r3, r0, lsl #20
    1910:	00031600 	andeq	r1, r3, r0, lsl #12
    1914:	51000100 	mrspl	r0, (UNDEF: 16)
    1918:	00000316 	andeq	r0, r0, r6, lsl r3
    191c:	00000320 	andeq	r0, r0, r0, lsr #6
    1920:	01f30004 	mvnseq	r0, r4
    1924:	00009f51 	andeq	r9, r0, r1, asr pc
    1928:	00000000 	andeq	r0, r0, r0
    192c:	030a0000 	movweq	r0, #40960	; 0xa000
    1930:	031e0000 	tsteq	lr, #0
    1934:	00020000 	andeq	r0, r2, r0
    1938:	031e9f30 	tsteq	lr, #48, 30	; 0xc0
    193c:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
    1940:	00010000 	andeq	r0, r1, r0
    1944:	00000050 	andeq	r0, r0, r0, asr r0
    1948:	00000000 	andeq	r0, r0, r0
    194c:	00030a00 	andeq	r0, r3, r0, lsl #20
    1950:	00031600 	andeq	r1, r3, r0, lsl #12
    1954:	71000900 	tstvc	r0, r0, lsl #18
    1958:	0a253800 	beq	94f960 <__Stack_Size+0x94f560>
    195c:	9f1affff 	svcls	0x001affff
    1960:	00000316 	andeq	r0, r0, r6, lsl r3
    1964:	00000320 	andeq	r0, r0, r0, lsr #6
    1968:	01f3000a 	mvnseq	r0, sl
    196c:	0a253851 	beq	94fab8 <__Stack_Size+0x94f6b8>
    1970:	9f1affff 	svcls	0x001affff
	...
    197c:	0000030a 	andeq	r0, r0, sl, lsl #6
    1980:	0000030c 	andeq	r0, r0, ip, lsl #6
    1984:	9f300002 	svcls	0x00300002
    1988:	0000030c 	andeq	r0, r0, ip, lsl #6
    198c:	0000031e 	andeq	r0, r0, lr, lsl r3
    1990:	00710009 	rsbseq	r0, r1, r9
    1994:	731aff08 	tstvc	sl, #8, 30	; <UNPREDICTABLE>
    1998:	1e9f1a00 	vfnmsne.f32	s2, s30, s0
    199c:	20000003 	andcs	r0, r0, r3
    19a0:	0a000003 	beq	19b4 <__Stack_Size+0x15b4>
    19a4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    19a8:	731aff08 	tstvc	sl, #8, 30	; <UNPREDICTABLE>
    19ac:	009f1a00 	addseq	r1, pc, r0, lsl #20
    19b0:	00000000 	andeq	r0, r0, r0
    19b4:	20000000 	andcs	r0, r0, r0
    19b8:	24000003 	strcs	r0, [r0], #-3
    19bc:	01000003 	tsteq	r0, r3
    19c0:	03245100 			; <UNDEFINED> instruction: 0x03245100
    19c4:	03280000 			; <UNDEFINED> instruction: 0x03280000
    19c8:	00040000 	andeq	r0, r4, r0
    19cc:	9f5101f3 	svcls	0x005101f3
	...
    19d8:	00000320 	andeq	r0, r0, r0, lsr #6
    19dc:	00000324 	andeq	r0, r0, r4, lsr #6
    19e0:	00710005 	rsbseq	r0, r1, r5
    19e4:	249f2538 	ldrcs	r2, [pc], #1336	; 19ec <__Stack_Size+0x15ec>
    19e8:	28000003 	stmdacs	r0, {r0, r1}
    19ec:	06000003 	streq	r0, [r0], -r3
    19f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    19f4:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    19f8:	00000000 	andeq	r0, r0, r0
    19fc:	34000000 	strcc	r0, [r0], #-0
    1a00:	42000000 	andmi	r0, r0, #0
    1a04:	01000000 	mrseq	r0, (UNDEF: 0)
    1a08:	00425000 	subeq	r5, r2, r0
    1a0c:	004c0000 	subeq	r0, ip, r0
    1a10:	00040000 	andeq	r0, r4, r0
    1a14:	9f5001f3 	svcls	0x005001f3
	...
    1a20:	00000034 	andeq	r0, r0, r4, lsr r0
    1a24:	00000038 	andeq	r0, r0, r8, lsr r0
    1a28:	9f300002 	svcls	0x00300002
    1a2c:	00000038 	andeq	r0, r0, r8, lsr r0
    1a30:	0000003c 	andeq	r0, r0, ip, lsr r0
    1a34:	40530001 	subsmi	r0, r3, r1
    1a38:	42000000 	andmi	r0, r0, #0
    1a3c:	01000000 	mrseq	r0, (UNDEF: 0)
    1a40:	00425300 	subeq	r5, r2, r0, lsl #6
    1a44:	004c0000 	subeq	r0, ip, r0
    1a48:	00010000 	andeq	r0, r1, r0
    1a4c:	00000050 	andeq	r0, r0, r0, asr r0
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00004c00 	andeq	r4, r0, r0, lsl #24
    1a58:	00005a00 	andeq	r5, r0, r0, lsl #20
    1a5c:	50000100 	andpl	r0, r0, r0, lsl #2
    1a60:	0000005a 	andeq	r0, r0, sl, asr r0
    1a64:	00000064 	andeq	r0, r0, r4, rrx
    1a68:	01f30004 	mvnseq	r0, r4
    1a6c:	00009f50 	andeq	r9, r0, r0, asr pc
    1a70:	00000000 	andeq	r0, r0, r0
    1a74:	004c0000 	subeq	r0, ip, r0
    1a78:	00500000 	subseq	r0, r0, r0
    1a7c:	00020000 	andeq	r0, r2, r0
    1a80:	00509f30 	subseq	r9, r0, r0, lsr pc
    1a84:	00540000 	subseq	r0, r4, r0
    1a88:	00010000 	andeq	r0, r1, r0
    1a8c:	00005853 	andeq	r5, r0, r3, asr r8
    1a90:	00005a00 	andeq	r5, r0, r0, lsl #20
    1a94:	53000100 	movwpl	r0, #256	; 0x100
    1a98:	0000005a 	andeq	r0, r0, sl, asr r0
    1a9c:	00000064 	andeq	r0, r0, r4, rrx
    1aa0:	00500001 	subseq	r0, r0, r1
    1aa4:	00000000 	andeq	r0, r0, r0
    1aa8:	64000000 	strvs	r0, [r0], #-0
    1aac:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    1ab0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ab4:	00685000 	rsbeq	r5, r8, r0
    1ab8:	00700000 	rsbseq	r0, r0, r0
    1abc:	00040000 	andeq	r0, r4, r0
    1ac0:	9f5001f3 	svcls	0x005001f3
	...
    1acc:	00000070 	andeq	r0, r0, r0, ror r0
    1ad0:	00000074 	andeq	r0, r0, r4, ror r0
    1ad4:	74500001 	ldrbvc	r0, [r0], #-1
    1ad8:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    1adc:	04000000 	streq	r0, [r0], #-0
    1ae0:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ae4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1af0:	00000e00 	andeq	r0, r0, r0, lsl #28
    1af4:	50000100 	andpl	r0, r0, r0, lsl #2
    1af8:	0000000e 	andeq	r0, r0, lr
    1afc:	00000018 	andeq	r0, r0, r8, lsl r0
    1b00:	01f30004 	mvnseq	r0, r4
    1b04:	00009f50 	andeq	r9, r0, r0, asr pc
    1b08:	00000000 	andeq	r0, r0, r0
    1b0c:	00180000 	andseq	r0, r8, r0
    1b10:	00260000 	eoreq	r0, r6, r0
    1b14:	00010000 	andeq	r0, r1, r0
    1b18:	00002650 	andeq	r2, r0, r0, asr r6
    1b1c:	00003000 	andeq	r3, r0, r0
    1b20:	f3000400 	vshl.u8	d0, d0, d0
    1b24:	009f5001 	addseq	r5, pc, r1
    1b28:	00000000 	andeq	r0, r0, r0
    1b2c:	30000000 	andcc	r0, r0, r0
    1b30:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1b34:	01000000 	mrseq	r0, (UNDEF: 0)
    1b38:	003e5000 	eorseq	r5, lr, r0
    1b3c:	00480000 	subeq	r0, r8, r0
    1b40:	00040000 	andeq	r0, r4, r0
    1b44:	9f5001f3 	svcls	0x005001f3
	...
    1b50:	00000088 	andeq	r0, r0, r8, lsl #1
    1b54:	0000008c 	andeq	r0, r0, ip, lsl #1
    1b58:	9f300002 	svcls	0x00300002
    1b5c:	0000008c 	andeq	r0, r0, ip, lsl #1
    1b60:	00000090 	muleq	r0, r0, r0
    1b64:	00700007 	rsbseq	r0, r0, r7
    1b68:	2e301a32 	mrccs	10, 1, r1, cr0, cr2, {1}
    1b6c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b70:	00000000 	andeq	r0, r0, r0
    1b74:	00009800 	andeq	r9, r0, r0, lsl #16
    1b78:	00009c00 	andeq	r9, r0, r0, lsl #24
    1b7c:	30000200 	andcc	r0, r0, r0, lsl #4
    1b80:	00009c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    1b84:	0000a000 	andeq	sl, r0, r0
    1b88:	70000800 	andvc	r0, r0, r0, lsl #16
    1b8c:	1a200800 	bne	803b94 <__Stack_Size+0x803794>
    1b90:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    1b94:	00000000 	andeq	r0, r0, r0
    1b98:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1b9c:	b0000000 	andlt	r0, r0, r0
    1ba0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ba4:	00b05000 	adcseq	r5, r0, r0
    1ba8:	00b20000 	adcseq	r0, r2, r0
    1bac:	00040000 	andeq	r0, r4, r0
    1bb0:	9f5001f3 	svcls	0x005001f3
    1bb4:	000000b2 	strheq	r0, [r0], -r2
    1bb8:	000000b6 	strheq	r0, [r0], -r6
    1bbc:	b6500001 	ldrblt	r0, [r0], -r1
    1bc0:	c0000000 	andgt	r0, r0, r0
    1bc4:	04000000 	streq	r0, [r0], #-0
    1bc8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1bcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	0000c000 	andeq	ip, r0, r0
    1bd8:	0000c800 	andeq	ip, r0, r0, lsl #16
    1bdc:	50000100 	andpl	r0, r0, r0, lsl #2
    1be0:	000000c8 	andeq	r0, r0, r8, asr #1
    1be4:	000000ce 	andeq	r0, r0, lr, asr #1
    1be8:	01f30004 	mvnseq	r0, r4
    1bec:	00ce9f50 	sbceq	r9, lr, r0, asr pc
    1bf0:	00d60000 	sbcseq	r0, r6, r0
    1bf4:	00010000 	andeq	r0, r1, r0
    1bf8:	0000d650 	andeq	sp, r0, r0, asr r6
    1bfc:	0000e000 	andeq	lr, r0, r0
    1c00:	f3000400 	vshl.u8	d0, d0, d0
    1c04:	009f5001 	addseq	r5, pc, r1
    1c08:	00000000 	andeq	r0, r0, r0
    1c0c:	c0000000 	andgt	r0, r0, r0
    1c10:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1c14:	02000000 	andeq	r0, r0, #0
    1c18:	d89f3000 	ldmle	pc, {ip, sp}	; <UNPREDICTABLE>
    1c1c:	e0000000 	and	r0, r0, r0
    1c20:	01000000 	mrseq	r0, (UNDEF: 0)
    1c24:	00005000 	andeq	r5, r0, r0
    1c28:	00000000 	andeq	r0, r0, r0
    1c2c:	00ec0000 	rsceq	r0, ip, r0
    1c30:	010e0000 	mrseq	r0, (UNDEF: 14)
    1c34:	00020000 	andeq	r0, r2, r0
    1c38:	010e9f34 	tsteq	lr, r4, lsr pc
    1c3c:	01140000 	tsteq	r4, r0
    1c40:	00010000 	andeq	r0, r1, r0
    1c44:	00000050 	andeq	r0, r0, r0, asr r0
    1c48:	00000000 	andeq	r0, r0, r0
    1c4c:	00011400 	andeq	r1, r1, r0, lsl #8
    1c50:	00011b00 	andeq	r1, r1, r0, lsl #22
    1c54:	50000100 	andpl	r0, r0, r0, lsl #2
    1c58:	0000011b 	andeq	r0, r0, fp, lsl r1
    1c5c:	0000014a 	andeq	r0, r0, sl, asr #2
    1c60:	00540001 	subseq	r0, r4, r1
    1c64:	00000000 	andeq	r0, r0, r0
    1c68:	14000000 	strne	r0, [r0], #-0
    1c6c:	1c000001 	stcne	0, cr0, [r0], {1}
    1c70:	02000001 	andeq	r0, r0, #1
    1c74:	1c9f3400 	cfldrsne	mvf3, [pc], {0}
    1c78:	37000001 	strcc	r0, [r0, -r1]
    1c7c:	01000001 	tsteq	r0, r1
    1c80:	01385000 	teqeq	r8, r0
    1c84:	013e0000 	teqeq	lr, r0
    1c88:	00010000 	andeq	r0, r1, r0
    1c8c:	00014050 	andeq	r4, r1, r0, asr r0
    1c90:	00014a00 	andeq	r4, r1, r0, lsl #20
    1c94:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1ca0:	0000014a 	andeq	r0, r0, sl, asr #2
    1ca4:	00000152 	andeq	r0, r0, r2, asr r1
    1ca8:	52500001 	subspl	r0, r0, #1
    1cac:	86000001 	strhi	r0, [r0], -r1
    1cb0:	01000001 	tsteq	r0, r1
    1cb4:	01865500 	orreq	r5, r6, r0, lsl #10
    1cb8:	018c0000 	orreq	r0, ip, r0
    1cbc:	00040000 	andeq	r0, r4, r0
    1cc0:	9f5001f3 	svcls	0x005001f3
	...
    1ccc:	0000014a 	andeq	r0, r0, sl, asr #2
    1cd0:	00000156 	andeq	r0, r0, r6, asr r1
    1cd4:	9f340002 	svcls	0x00340002
    1cd8:	00000156 	andeq	r0, r0, r6, asr r1
    1cdc:	00000160 	andeq	r0, r0, r0, ror #2
    1ce0:	76500001 	ldrbvc	r0, [r0], -r1
    1ce4:	8c000001 	stchi	0, cr0, [r0], {1}
    1ce8:	01000001 	tsteq	r0, r1
    1cec:	00005000 	andeq	r5, r0, r0
    1cf0:	00000000 	andeq	r0, r0, r0
    1cf4:	018c0000 	orreq	r0, ip, r0
    1cf8:	01960000 	orrseq	r0, r6, r0
    1cfc:	00020000 	andeq	r0, r2, r0
    1d00:	01969f34 	orrseq	r9, r6, r4, lsr pc
    1d04:	01a00000 	moveq	r0, r0
    1d08:	00010000 	andeq	r0, r1, r0
    1d0c:	0001b450 	andeq	fp, r1, r0, asr r4
    1d10:	0001c800 	andeq	ip, r1, r0, lsl #16
    1d14:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d20:	000001c8 	andeq	r0, r0, r8, asr #3
    1d24:	000001d2 	ldrdeq	r0, [r0], -r2
    1d28:	9f340002 	svcls	0x00340002
    1d2c:	000001d2 	ldrdeq	r0, [r0], -r2
    1d30:	000001de 	ldrdeq	r0, [r0], -lr
    1d34:	fa500001 	blx	1401d40 <__Stack_Size+0x1401940>
    1d38:	06000001 	streq	r0, [r0], -r1
    1d3c:	01000002 	tsteq	r0, r2
    1d40:	021c5000 	andseq	r5, ip, #0
    1d44:	02380000 	eorseq	r0, r8, #0
    1d48:	00010000 	andeq	r0, r1, r0
    1d4c:	00000050 	andeq	r0, r0, r0, asr r0
    1d50:	00000000 	andeq	r0, r0, r0
    1d54:	00023800 	andeq	r3, r2, r0, lsl #16
    1d58:	00023e00 	andeq	r3, r2, r0, lsl #28
    1d5c:	50000100 	andpl	r0, r0, r0, lsl #2
    1d60:	0000023e 	andeq	r0, r0, lr, lsr r2
    1d64:	0000027a 	andeq	r0, r0, sl, ror r2
    1d68:	7a560001 	bvc	1581d74 <__Stack_Size+0x1581974>
    1d6c:	80000002 	andhi	r0, r0, r2
    1d70:	04000002 	streq	r0, [r0], #-2
    1d74:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d7c:	00000000 	andeq	r0, r0, r0
    1d80:	00023800 	andeq	r3, r2, r0, lsl #16
    1d84:	00024300 	andeq	r4, r2, r0, lsl #6
    1d88:	51000100 	mrspl	r0, (UNDEF: 16)
    1d8c:	00000243 	andeq	r0, r0, r3, asr #4
    1d90:	00000262 	andeq	r0, r0, r2, ror #4
    1d94:	62550001 	subsvs	r0, r5, #1
    1d98:	80000002 	andhi	r0, r0, r2
    1d9c:	04000002 	streq	r0, [r0], #-2
    1da0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1da4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	00023800 	andeq	r3, r2, r0, lsl #16
    1db0:	00024400 	andeq	r4, r2, r0, lsl #8
    1db4:	34000200 	strcc	r0, [r0], #-512	; 0x200
    1db8:	0002449f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1dbc:	00024c00 	andeq	r4, r2, r0, lsl #24
    1dc0:	50000100 	andpl	r0, r0, r0, lsl #2
    1dc4:	0000025c 	andeq	r0, r0, ip, asr r2
    1dc8:	00000266 	andeq	r0, r0, r6, ror #4
    1dcc:	6a500001 	bvs	1401dd8 <__Stack_Size+0x14019d8>
    1dd0:	80000002 	andhi	r0, r0, r2
    1dd4:	01000002 	tsteq	r0, r2
    1dd8:	00005000 	andeq	r5, r0, r0
    1ddc:	00000000 	andeq	r0, r0, r0
    1de0:	02800000 	addeq	r0, r0, #0
    1de4:	02860000 	addeq	r0, r6, #0
    1de8:	00010000 	andeq	r0, r1, r0
    1dec:	00028650 	andeq	r8, r2, r0, asr r6
    1df0:	0002b200 	andeq	fp, r2, r0, lsl #4
    1df4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    1df8:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    1dfc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    1e00:	01f30004 	mvnseq	r0, r4
    1e04:	00009f50 	andeq	r9, r0, r0, asr pc
    1e08:	00000000 	andeq	r0, r0, r0
    1e0c:	02800000 	addeq	r0, r0, #0
    1e10:	028b0000 	addeq	r0, fp, #0
    1e14:	00010000 	andeq	r0, r1, r0
    1e18:	00028b51 	andeq	r8, r2, r1, asr fp
    1e1c:	0002b800 	andeq	fp, r2, r0, lsl #16
    1e20:	f3000400 	vshl.u8	d0, d0, d0
    1e24:	009f5101 	addseq	r5, pc, r1, lsl #2
    1e28:	00000000 	andeq	r0, r0, r0
    1e2c:	80000000 	andhi	r0, r0, r0
    1e30:	8c000002 	stchi	0, cr0, [r0], {2}
    1e34:	02000002 	andeq	r0, r0, #2
    1e38:	8c9f3400 	cfldrshi	mvf3, [pc], {0}
    1e3c:	94000002 	strls	r0, [r0], #-2
    1e40:	01000002 	tsteq	r0, r2
    1e44:	02a25000 	adceq	r5, r2, #0
    1e48:	02b80000 	adcseq	r0, r8, #0
    1e4c:	00010000 	andeq	r0, r1, r0
    1e50:	00000050 	andeq	r0, r0, r0, asr r0
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	0002b800 	andeq	fp, r2, r0, lsl #16
    1e5c:	0002be00 	andeq	fp, r2, r0, lsl #28
    1e60:	50000100 	andpl	r0, r0, r0, lsl #2
    1e64:	000002be 			; <UNDEFINED> instruction: 0x000002be
    1e68:	000002f6 	strdeq	r0, [r0], -r6
    1e6c:	f6560001 			; <UNDEFINED> instruction: 0xf6560001
    1e70:	00000002 	andeq	r0, r0, r2
    1e74:	04000003 	streq	r0, [r0], #-3
    1e78:	5001f300 	andpl	pc, r1, r0, lsl #6
    1e7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e80:	00000000 	andeq	r0, r0, r0
    1e84:	0002b800 	andeq	fp, r2, r0, lsl #16
    1e88:	0002c300 	andeq	ip, r2, r0, lsl #6
    1e8c:	51000100 	mrspl	r0, (UNDEF: 16)
    1e90:	000002c3 	andeq	r0, r0, r3, asr #5
    1e94:	00000300 	andeq	r0, r0, r0, lsl #6
    1e98:	01f30004 	mvnseq	r0, r4
    1e9c:	00009f51 	andeq	r9, r0, r1, asr pc
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	02b80000 	adcseq	r0, r8, #0
    1ea8:	02c40000 	sbceq	r0, r4, #0
    1eac:	00020000 	andeq	r0, r2, r0
    1eb0:	02c49f34 	sbceq	r9, r4, #52, 30	; 0xd0
    1eb4:	02da0000 	sbcseq	r0, sl, #0
    1eb8:	00010000 	andeq	r0, r1, r0
    1ebc:	0002e650 	andeq	lr, r2, r0, asr r6
    1ec0:	00030000 	andeq	r0, r3, r0
    1ec4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1ed0:	00000300 	andeq	r0, r0, r0, lsl #6
    1ed4:	00000304 	andeq	r0, r0, r4, lsl #6
    1ed8:	04500001 	ldrbeq	r0, [r0], #-1
    1edc:	06000003 	streq	r0, [r0], -r3
    1ee0:	04000003 	streq	r0, [r0], #-3
    1ee4:	20007000 	andcs	r7, r0, r0
    1ee8:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1eec:	00031000 	andeq	r1, r3, r0
    1ef0:	74000400 	strvc	r0, [r0], #-1024	; 0x400
    1ef4:	109f2000 	addsne	r2, pc, r0
    1ef8:	6e000003 	cdpvs	0, 0, cr0, cr0, cr3, {0}
    1efc:	01000003 	tsteq	r0, r3
    1f00:	036e5400 	cmneq	lr, #0, 8
    1f04:	03a00000 	moveq	r0, #0
    1f08:	00050000 	andeq	r0, r5, r0
    1f0c:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    1f10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f14:	00000000 	andeq	r0, r0, r0
    1f18:	00030400 	andeq	r0, r3, r0, lsl #8
    1f1c:	00030600 	andeq	r0, r3, r0, lsl #12
    1f20:	70000700 	andvc	r0, r0, r0, lsl #14
    1f24:	ff082000 			; <UNDEFINED> instruction: 0xff082000
    1f28:	03069f1a 	movweq	r9, #28442	; 0x6f1a
    1f2c:	03100000 	tsteq	r0, #0
    1f30:	00070000 	andeq	r0, r7, r0
    1f34:	08200074 	stmdaeq	r0!, {r2, r4, r5, r6}
    1f38:	109f1aff 			; <UNDEFINED> instruction: 0x109f1aff
    1f3c:	6e000003 	cdpvs	0, 0, cr0, cr0, cr3, {0}
    1f40:	06000003 	streq	r0, [r0], -r3
    1f44:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    1f48:	6e9f1aff 	mrcvs	10, 4, r1, cr15, cr15, {7}
    1f4c:	a0000003 	andge	r0, r0, r3
    1f50:	08000003 	stmdaeq	r0, {r0, r1}
    1f54:	5001f300 	andpl	pc, r1, r0, lsl #6
    1f58:	1aff0820 	bne	fffc3fe0 <SCS_BASE+0x1ffb5fe0>
    1f5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f60:	00000000 	andeq	r0, r0, r0
    1f64:	00030400 	andeq	r0, r3, r0, lsl #8
    1f68:	00030600 	andeq	r0, r3, r0, lsl #12
    1f6c:	70000a00 	andvc	r0, r0, r0, lsl #20
    1f70:	000a2000 	andeq	r2, sl, r0
    1f74:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    1f78:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1f7c:	00031000 	andeq	r1, r3, r0
    1f80:	74000a00 	strvc	r0, [r0], #-2560	; 0xa00
    1f84:	000a2000 	andeq	r2, sl, r0
    1f88:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    1f8c:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    1f90:	00036e00 	andeq	r6, r3, r0, lsl #28
    1f94:	74000900 	strvc	r0, [r0], #-2304	; 0x900
    1f98:	ff000a00 			; <UNDEFINED> instruction: 0xff000a00
    1f9c:	9f25381a 	svcls	0x0025381a
    1fa0:	0000036e 	andeq	r0, r0, lr, ror #6
    1fa4:	000003a0 	andeq	r0, r0, r0, lsr #7
    1fa8:	01f3000b 	mvnseq	r0, fp
    1fac:	000a2050 	andeq	r2, sl, r0, asr r0
    1fb0:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    1fb4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fb8:	00000000 	andeq	r0, r0, r0
    1fbc:	00030400 	andeq	r0, r3, r0, lsl #8
    1fc0:	00030600 	andeq	r0, r3, r0, lsl #12
    1fc4:	70000b00 	andvc	r0, r0, r0, lsl #22
    1fc8:	ff082000 			; <UNDEFINED> instruction: 0xff082000
    1fcc:	401a2440 	andsmi	r2, sl, r0, asr #8
    1fd0:	03069f25 	movweq	r9, #28453	; 0x6f25
    1fd4:	03100000 	tsteq	r0, #0
    1fd8:	000b0000 	andeq	r0, fp, r0
    1fdc:	08200074 	stmdaeq	r0!, {r2, r4, r5, r6}
    1fe0:	1a2440ff 	bne	9123e4 <__Stack_Size+0x911fe4>
    1fe4:	109f2540 	addsne	r2, pc, r0, asr #10
    1fe8:	6e000003 	cdpvs	0, 0, cr0, cr0, cr3, {0}
    1fec:	0a000003 	beq	2000 <__Stack_Size+0x1c00>
    1ff0:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    1ff4:	1a2440ff 	bne	9123f8 <__Stack_Size+0x911ff8>
    1ff8:	6e9f2540 	cdpvs	5, 9, cr2, cr15, cr0, {2}
    1ffc:	a0000003 	andge	r0, r0, r3
    2000:	0c000003 	stceq	0, cr0, [r0], {3}
    2004:	5001f300 	andpl	pc, r1, r0, lsl #6
    2008:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
    200c:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    2010:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2014:	00000000 	andeq	r0, r0, r0
    2018:	00030400 	andeq	r0, r3, r0, lsl #8
    201c:	00030600 	andeq	r0, r3, r0, lsl #12
    2020:	70000600 	andvc	r0, r0, r0, lsl #12
    2024:	25482000 	strbcs	r2, [r8, #-0]
    2028:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    202c:	00031000 	andeq	r1, r3, r0
    2030:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    2034:	25482000 	strbcs	r2, [r8, #-0]
    2038:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    203c:	00036e00 	andeq	r6, r3, r0, lsl #28
    2040:	74000500 	strvc	r0, [r0], #-1280	; 0x500
    2044:	9f254800 	svcls	0x00254800
    2048:	0000036e 	andeq	r0, r0, lr, ror #6
    204c:	000003a0 	andeq	r0, r0, r0, lsr #7
    2050:	01f30007 	mvnseq	r0, r7
    2054:	25482050 	strbcs	r2, [r8, #-80]	; 0x50
    2058:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    205c:	00000000 	andeq	r0, r0, r0
    2060:	00030000 	andeq	r0, r3, r0
    2064:	00030a00 	andeq	r0, r3, r0, lsl #20
    2068:	34000200 	strcc	r0, [r0], #-512	; 0x200
    206c:	00030a9f 	muleq	r3, pc, sl	; <UNPREDICTABLE>
    2070:	00032e00 	andeq	r2, r3, r0, lsl #28
    2074:	50000100 	andpl	r0, r0, r0, lsl #2
    2078:	00000334 	andeq	r0, r0, r4, lsr r3
    207c:	00000338 	andeq	r0, r0, r8, lsr r3
    2080:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    2084:	44000003 	strmi	r0, [r0], #-3
    2088:	01000003 	tsteq	r0, r3
    208c:	03505000 	cmpeq	r0, #0
    2090:	03540000 	cmpeq	r4, #0
    2094:	00010000 	andeq	r0, r1, r0
    2098:	00036850 	andeq	r6, r3, r0, asr r8
    209c:	00036c00 	andeq	r6, r3, r0, lsl #24
    20a0:	50000100 	andpl	r0, r0, r0, lsl #2
    20a4:	00000382 	andeq	r0, r0, r2, lsl #7
    20a8:	000003a0 	andeq	r0, r0, r0, lsr #7
    20ac:	00500001 	subseq	r0, r0, r1
    20b0:	00000000 	andeq	r0, r0, r0
    20b4:	a0000000 	andge	r0, r0, r0
    20b8:	a8000003 	stmdage	r0, {r0, r1}
    20bc:	01000003 	tsteq	r0, r3
    20c0:	03a85000 			; <UNDEFINED> instruction: 0x03a85000
    20c4:	042c0000 	strteq	r0, [ip], #-0
    20c8:	00040000 	andeq	r0, r4, r0
    20cc:	9f5001f3 	svcls	0x005001f3
	...
    20d8:	000003a0 	andeq	r0, r0, r0, lsr #7
    20dc:	000003ac 	andeq	r0, r0, ip, lsr #7
    20e0:	9f340002 	svcls	0x00340002
    20e4:	000003ac 	andeq	r0, r0, ip, lsr #7
    20e8:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    20ec:	d4500001 	ldrble	r0, [r0], #-1
    20f0:	fa000003 	blx	2104 <__Stack_Size+0x1d04>
    20f4:	01000003 	tsteq	r0, r3
    20f8:	03fe5000 	mvnseq	r5, #0
    20fc:	042c0000 	strteq	r0, [ip], #-0
    2100:	00010000 	andeq	r0, r1, r0
    2104:	00000050 	andeq	r0, r0, r0, asr r0
    2108:	00000000 	andeq	r0, r0, r0
    210c:	00042c00 	andeq	r2, r4, r0, lsl #24
    2110:	00043e00 	andeq	r3, r4, r0, lsl #28
    2114:	50000100 	andpl	r0, r0, r0, lsl #2
    2118:	0000043e 	andeq	r0, r0, lr, lsr r4
    211c:	00000480 	andeq	r0, r0, r0, lsl #9
    2120:	01f30004 	mvnseq	r0, r4
    2124:	00009f50 	andeq	r9, r0, r0, asr pc
    2128:	00000000 	andeq	r0, r0, r0
    212c:	042c0000 	strteq	r0, [ip], #-0
    2130:	04450000 	strbeq	r0, [r5], #-0
    2134:	00010000 	andeq	r0, r1, r0
    2138:	00044551 	andeq	r4, r4, r1, asr r5
    213c:	00048000 	andeq	r8, r4, r0
    2140:	f3000400 	vshl.u8	d0, d0, d0
    2144:	009f5101 	addseq	r5, pc, r1, lsl #2
    2148:	00000000 	andeq	r0, r0, r0
    214c:	2c000000 	stccs	0, cr0, [r0], {-0}
    2150:	45000004 	strmi	r0, [r0, #-4]
    2154:	01000004 	tsteq	r0, r4
    2158:	04455200 	strbeq	r5, [r5], #-512	; 0x200
    215c:	04800000 	streq	r0, [r0], #0
    2160:	00040000 	andeq	r0, r4, r0
    2164:	9f5201f3 	svcls	0x005201f3
	...
    2170:	0000042c 	andeq	r0, r0, ip, lsr #8
    2174:	00000446 	andeq	r0, r0, r6, asr #8
    2178:	9f340002 	svcls	0x00340002
    217c:	00000446 	andeq	r0, r0, r6, asr #8
    2180:	00000450 	andeq	r0, r0, r0, asr r4
    2184:	64500001 	ldrbvs	r0, [r0], #-1
    2188:	80000004 	andhi	r0, r0, r4
    218c:	01000004 	tsteq	r0, r4
    2190:	00005000 	andeq	r5, r0, r0
	...
    219c:	00240000 	eoreq	r0, r4, r0
    21a0:	00010000 	andeq	r0, r1, r0
    21a4:	00002450 	andeq	r2, r0, r0, asr r4
    21a8:	00002e00 	andeq	r2, r0, r0, lsl #28
    21ac:	f3000400 	vshl.u8	d0, d0, d0
    21b0:	2e9f5001 	cdpcs	0, 9, cr5, cr15, cr1, {0}
    21b4:	46000000 	strmi	r0, [r0], -r0
    21b8:	01000000 	mrseq	r0, (UNDEF: 0)
    21bc:	00465000 	subeq	r5, r6, r0
    21c0:	00500000 	subseq	r0, r0, r0
    21c4:	00040000 	andeq	r0, r4, r0
    21c8:	9f5001f3 	svcls	0x005001f3
    21cc:	00000050 	andeq	r0, r0, r0, asr r0
    21d0:	00000052 	andeq	r0, r0, r2, asr r0
    21d4:	52500001 	subspl	r0, r0, #1
    21d8:	5c000000 	stcpl	0, cr0, [r0], {-0}
    21dc:	04000000 	streq	r0, [r0], #-0
    21e0:	5001f300 	andpl	pc, r1, r0, lsl #6
    21e4:	00005c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    21e8:	00005e00 	andeq	r5, r0, r0, lsl #28
    21ec:	50000100 	andpl	r0, r0, r0, lsl #2
    21f0:	0000005e 	andeq	r0, r0, lr, asr r0
    21f4:	00000068 	andeq	r0, r0, r8, rrx
    21f8:	01f30004 	mvnseq	r0, r4
    21fc:	00689f50 	rsbeq	r9, r8, r0, asr pc
    2200:	006a0000 	rsbeq	r0, sl, r0
    2204:	00010000 	andeq	r0, r1, r0
    2208:	00006a50 	andeq	r6, r0, r0, asr sl
    220c:	00007400 	andeq	r7, r0, r0, lsl #8
    2210:	f3000400 	vshl.u8	d0, d0, d0
    2214:	749f5001 	ldrvc	r5, [pc], #1	; 221c <__Stack_Size+0x1e1c>
    2218:	76000000 	strvc	r0, [r0], -r0
    221c:	01000000 	mrseq	r0, (UNDEF: 0)
    2220:	00765000 	rsbseq	r5, r6, r0
    2224:	00800000 	addeq	r0, r0, r0
    2228:	00040000 	andeq	r0, r4, r0
    222c:	9f5001f3 	svcls	0x005001f3
    2230:	00000080 	andeq	r0, r0, r0, lsl #1
    2234:	00000084 	andeq	r0, r0, r4, lsl #1
    2238:	84500001 	ldrbhi	r0, [r0], #-1
    223c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    2240:	04000000 	streq	r0, [r0], #-0
    2244:	5001f300 	andpl	pc, r1, r0, lsl #6
    2248:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    224c:	0000a400 	andeq	sl, r0, r0, lsl #8
    2250:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    225c:	000000ba 	strheq	r0, [r0], -sl
    2260:	000000d6 	ldrdeq	r0, [r0], -r6
    2264:	d6510001 	ldrble	r0, [r1], -r1
    2268:	56000000 	strpl	r0, [r0], -r0
    226c:	04000001 	streq	r0, [r0], #-1
    2270:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2274:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2278:	00000000 	andeq	r0, r0, r0
    227c:	0000ba00 	andeq	fp, r0, r0, lsl #20
    2280:	0000ca00 	andeq	ip, r0, r0, lsl #20
    2284:	30000200 	andcc	r0, r0, r0, lsl #4
    2288:	0000ca9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    228c:	0000ce00 	andeq	ip, r0, r0, lsl #28
    2290:	73000600 	movwvc	r0, #1536	; 0x600
    2294:	1aff0800 	bne	fffc429c <SCS_BASE+0x1ffb629c>
    2298:	0000ce9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    229c:	00015600 	andeq	r5, r1, r0, lsl #12
    22a0:	53000100 	movwpl	r0, #256	; 0x100
	...
    22ac:	000000ba 	strheq	r0, [r0], -sl
    22b0:	000000d8 	ldrdeq	r0, [r0], -r8
    22b4:	9f300002 	svcls	0x00300002
    22b8:	000000e0 	andeq	r0, r0, r0, ror #1
    22bc:	00000110 	andeq	r0, r0, r0, lsl r1
    22c0:	24570001 	ldrbcs	r0, [r7], #-1
    22c4:	54000001 	strpl	r0, [r0], #-1
    22c8:	01000001 	tsteq	r0, r1
    22cc:	00005700 	andeq	r5, r0, r0, lsl #14
    22d0:	00000000 	andeq	r0, r0, r0
    22d4:	00ba0000 	adcseq	r0, sl, r0
    22d8:	00d80000 	sbcseq	r0, r8, r0
    22dc:	00020000 	andeq	r0, r2, r0
    22e0:	00d89f30 	sbcseq	r9, r8, r0, lsr pc
    22e4:	01100000 	tsteq	r0, r0
    22e8:	00010000 	andeq	r0, r1, r0
    22ec:	00011654 	andeq	r1, r1, r4, asr r6
    22f0:	00011800 	andeq	r1, r1, r0, lsl #16
    22f4:	30000200 	andcc	r0, r0, r0, lsl #4
    22f8:	0001189f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    22fc:	00015400 	andeq	r5, r1, r0, lsl #8
    2300:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    230c:	000000ba 	strheq	r0, [r0], -sl
    2310:	000000d8 	ldrdeq	r0, [r0], -r8
    2314:	9f300002 	svcls	0x00300002
    2318:	000000dc 	ldrdeq	r0, [r0], -ip
    231c:	000000e4 	andeq	r0, r0, r4, ror #1
    2320:	e4560001 	ldrb	r0, [r6], #-1
    2324:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    2328:	05000000 	streq	r0, [r0, #-0]
    232c:	32007400 	andcc	r7, r0, #0, 8
    2330:	00e89f24 	rsceq	r9, r8, r4, lsr #30
    2334:	01080000 	mrseq	r0, (UNDEF: 8)
    2338:	00010000 	andeq	r0, r1, r0
    233c:	0001205e 	andeq	r2, r1, lr, asr r0
    2340:	00012800 	andeq	r2, r1, r0, lsl #16
    2344:	56000100 	strpl	r0, [r0], -r0, lsl #2
    2348:	00000128 	andeq	r0, r0, r8, lsr #2
    234c:	0000012c 	andeq	r0, r0, ip, lsr #2
    2350:	00740005 	rsbseq	r0, r4, r5
    2354:	2c9f2432 	cfldrscs	mvf2, [pc], {50}	; 0x32
    2358:	4c000001 	stcmi	0, cr0, [r0], {1}
    235c:	01000001 	tsteq	r0, r1
    2360:	00005e00 	andeq	r5, r0, r0, lsl #28
    2364:	00000000 	andeq	r0, r0, r0
    2368:	00ba0000 	adcseq	r0, sl, r0
    236c:	00d60000 	sbcseq	r0, r6, r0
    2370:	00020000 	andeq	r0, r2, r0
    2374:	00d69f30 	sbcseq	r9, r6, r0, lsr pc
    2378:	01100000 	tsteq	r0, r0
    237c:	00010000 	andeq	r0, r1, r0
    2380:	00011651 	andeq	r1, r1, r1, asr r6
    2384:	00015400 	andeq	r5, r1, r0, lsl #8
    2388:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2394:	000000ba 	strheq	r0, [r0], -sl
    2398:	000000d8 	ldrdeq	r0, [r0], -r8
    239c:	9f300002 	svcls	0x00300002
    23a0:	000000e8 	andeq	r0, r0, r8, ror #1
    23a4:	000000ee 	andeq	r0, r0, lr, ror #1
    23a8:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    23ac:	ee9f2400 	cdp	4, 9, cr2, cr15, cr0, {0}
    23b0:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    23b4:	01000000 	mrseq	r0, (UNDEF: 0)
    23b8:	00f85600 	rscseq	r5, r8, r0, lsl #12
    23bc:	01080000 	mrseq	r0, (UNDEF: 8)
    23c0:	00050000 	andeq	r0, r5, r0
    23c4:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    23c8:	00012c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    23cc:	00013200 	andeq	r3, r1, r0, lsl #4
    23d0:	3f000500 	svccc	0x00000500
    23d4:	9f24007e 	svcls	0x0024007e
    23d8:	00000132 	andeq	r0, r0, r2, lsr r1
    23dc:	0000013c 	andeq	r0, r0, ip, lsr r1
    23e0:	3c560001 	mrrccc	0, 0, r0, r6, cr1
    23e4:	4c000001 	stcmi	0, cr0, [r0], {1}
    23e8:	05000001 	streq	r0, [r0, #-1]
    23ec:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    23f0:	00009f24 	andeq	r9, r0, r4, lsr #30
    23f4:	00000000 	andeq	r0, r0, r0
    23f8:	01660000 	cmneq	r6, r0
    23fc:	016e0000 	cmneq	lr, r0
    2400:	00010000 	andeq	r0, r1, r0
    2404:	00016e50 	andeq	r6, r1, r0, asr lr
    2408:	00017200 	andeq	r7, r1, r0, lsl #4
    240c:	f3000400 	vshl.u8	d0, d0, d0
    2410:	009f5001 	addseq	r5, pc, r1
    2414:	00000000 	andeq	r0, r0, r0
    2418:	66000000 	strvs	r0, [r0], -r0
    241c:	68000001 	stmdavs	r0, {r0}
    2420:	02000001 	andeq	r0, r0, #1
    2424:	689f3000 	ldmvs	pc, {ip, sp}	; <UNPREDICTABLE>
    2428:	72000001 	andvc	r0, r0, #1
    242c:	0c000001 	stceq	0, cr0, [r0], {1}
    2430:	0a007100 	beq	1e838 <__Stack_Size+0x1e438>
    2434:	731affff 	tstvc	sl, #1020	; 0x3fc	; <UNPREDICTABLE>
    2438:	2e301a00 	vaddcs.f32	s2, s0, s0
    243c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2440:	00000000 	andeq	r0, r0, r0
    2444:	00017200 	andeq	r7, r1, r0, lsl #4
    2448:	00017400 	andeq	r7, r1, r0, lsl #8
    244c:	50000100 	andpl	r0, r0, r0, lsl #2
    2450:	00000174 	andeq	r0, r0, r4, ror r1
    2454:	00000178 	andeq	r0, r0, r8, ror r1
    2458:	01f30004 	mvnseq	r0, r4
    245c:	00009f50 	andeq	r9, r0, r0, asr pc
    2460:	00000000 	andeq	r0, r0, r0
    2464:	01780000 	cmneq	r8, r0
    2468:	01800000 	orreq	r0, r0, r0
    246c:	00010000 	andeq	r0, r1, r0
    2470:	00018050 	andeq	r8, r1, r0, asr r0
    2474:	00018400 	andeq	r8, r1, r0, lsl #8
    2478:	f3000400 	vshl.u8	d0, d0, d0
    247c:	009f5001 	addseq	r5, pc, r1
    2480:	00000000 	andeq	r0, r0, r0
    2484:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2488:	7a000001 	bvc	2494 <__Stack_Size+0x2094>
    248c:	02000001 	andeq	r0, r0, #1
    2490:	7a9f3000 	bvc	fe7ce498 <SCS_BASE+0x1e7c0498>
    2494:	84000001 	strhi	r0, [r0], #-1
    2498:	0c000001 	stceq	0, cr0, [r0], {1}
    249c:	0a007100 	beq	1e8a4 <__Stack_Size+0x1e4a4>
    24a0:	731affff 	tstvc	sl, #1020	; 0x3fc	; <UNPREDICTABLE>
    24a4:	2e301a00 	vaddcs.f32	s2, s0, s0
    24a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24ac:	00000000 	andeq	r0, r0, r0
    24b0:	00018400 	andeq	r8, r1, r0, lsl #8
    24b4:	00018600 	andeq	r8, r1, r0, lsl #12
    24b8:	50000100 	andpl	r0, r0, r0, lsl #2
    24bc:	00000186 	andeq	r0, r0, r6, lsl #3
    24c0:	0000018a 	andeq	r0, r0, sl, lsl #3
    24c4:	01f30004 	mvnseq	r0, r4
    24c8:	00009f50 	andeq	r9, r0, r0, asr pc
    24cc:	00000000 	andeq	r0, r0, r0
    24d0:	01a00000 	moveq	r0, r0
    24d4:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    24d8:	00040000 	andeq	r0, r4, r0
    24dc:	9f243c40 	svcls	0x00243c40
    24e0:	000001a4 	andeq	r0, r0, r4, lsr #3
    24e4:	000001ac 	andeq	r0, r0, ip, lsr #3
    24e8:	00530001 	subseq	r0, r3, r1
    24ec:	00000000 	andeq	r0, r0, r0
    24f0:	b0000000 	andlt	r0, r0, r0
    24f4:	c2000001 	andgt	r0, r0, #1
    24f8:	01000001 	tsteq	r0, r1
    24fc:	01c25000 	biceq	r5, r2, r0
    2500:	01cc0000 	biceq	r0, ip, r0
    2504:	00040000 	andeq	r0, r4, r0
    2508:	9f5001f3 	svcls	0x005001f3
	...
    2514:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    2518:	000001be 			; <UNDEFINED> instruction: 0x000001be
    251c:	be510001 	cdplt	0, 5, cr0, cr1, cr1, {0}
    2520:	cc000001 	stcgt	0, cr0, [r0], {1}
    2524:	04000001 	streq	r0, [r0], #-1
    2528:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    252c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2530:	00000000 	andeq	r0, r0, r0
    2534:	0001b000 	andeq	fp, r1, r0
    2538:	0001b400 	andeq	fp, r1, r0, lsl #8
    253c:	30000200 	andcc	r0, r0, r0, lsl #4
    2540:	0001b49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    2544:	0001b800 	andeq	fp, r1, r0, lsl #16
    2548:	73000f00 	movwvc	r0, #3840	; 0xf00
    254c:	ff800a00 			; <UNDEFINED> instruction: 0xff800a00
    2550:	0800701a 	stmdaeq	r0, {r1, r3, r4, ip, sp, lr}
    2554:	24341aff 	ldrtcs	r1, [r4], #-2815	; 0xaff
    2558:	01c29f21 	biceq	r9, r2, r1, lsr #30
    255c:	01cc0000 	biceq	r0, ip, r0
    2560:	00010000 	andeq	r0, r1, r0
    2564:	00000050 	andeq	r0, r0, r0, asr r0
    2568:	00000000 	andeq	r0, r0, r0
    256c:	0001d800 	andeq	sp, r1, r0, lsl #16
    2570:	00021a00 	andeq	r1, r2, r0, lsl #20
    2574:	50000100 	andpl	r0, r0, r0, lsl #2
    2578:	0000021a 	andeq	r0, r0, sl, lsl r2
    257c:	0000022c 	andeq	r0, r0, ip, lsr #4
    2580:	01f30004 	mvnseq	r0, r4
    2584:	00009f50 	andeq	r9, r0, r0, asr pc
    2588:	00000000 	andeq	r0, r0, r0
    258c:	01d80000 	bicseq	r0, r8, r0
    2590:	01e80000 	mvneq	r0, r0
    2594:	00020000 	andeq	r0, r2, r0
    2598:	01e89f30 	mvneq	r9, r0, lsr pc
    259c:	021e0000 	andseq	r0, lr, #0
    25a0:	00010000 	andeq	r0, r1, r0
    25a4:	00021e52 	andeq	r1, r2, r2, asr lr
    25a8:	00022c00 	andeq	r2, r2, r0, lsl #24
    25ac:	f3000800 	vsub.i8	d0, d0, d0
    25b0:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    25b4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    25b8:	00000000 	andeq	r0, r0, r0
    25bc:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    25c0:	fa000001 	blx	25cc <__Stack_Size+0x21cc>
    25c4:	02000001 	andeq	r0, r0, #1
    25c8:	fa9f3000 	blx	fe7ce5d0 <SCS_BASE+0x1e7c05d0>
    25cc:	16000001 	strne	r0, [r0], -r1
    25d0:	0b000002 	bleq	25e0 <__Stack_Size+0x21e0>
    25d4:	00703300 	rsbseq	r3, r0, r0, lsl #6
    25d8:	1a243f4e 	bne	912318 <__Stack_Size+0x911f18>
    25dc:	9f242540 	svcls	0x00242540
	...
    25e8:	000001d8 	ldrdeq	r0, [r0], -r8
    25ec:	000001e6 	andeq	r0, r0, r6, ror #3
    25f0:	9f300002 	svcls	0x00300002
    25f4:	000001e6 	andeq	r0, r0, r6, ror #3
    25f8:	0000022c 	andeq	r0, r0, ip, lsr #4
    25fc:	00530001 	subseq	r0, r3, r1
    2600:	00000000 	andeq	r0, r0, r0
    2604:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    2608:	e6000001 	str	r0, [r0], -r1
    260c:	02000001 	andeq	r0, r0, #1
    2610:	e69f3000 	ldr	r3, [pc], r0
    2614:	1a000001 	bne	2620 <__Stack_Size+0x2220>
    2618:	09000002 	stmdbeq	r0, {r1}
    261c:	4e007000 	cdpmi	0, 0, cr7, cr0, cr0, {0}
    2620:	401a243f 	andsmi	r2, sl, pc, lsr r4
    2624:	021a9f25 	andseq	r9, sl, #37, 30	; 0x94
    2628:	022c0000 	eoreq	r0, ip, #0
    262c:	000a0000 	andeq	r0, sl, r0
    2630:	4e5001f3 	mrcmi	1, 2, r0, cr0, cr3, {7}
    2634:	401a243f 	andsmi	r2, sl, pc, lsr r4
    2638:	00009f25 	andeq	r9, r0, r5, lsr #30
    263c:	00000000 	andeq	r0, r0, r0
    2640:	022c0000 	eoreq	r0, ip, #0
    2644:	02500000 	subseq	r0, r0, #0
    2648:	00010000 	andeq	r0, r1, r0
    264c:	00025050 	andeq	r5, r2, r0, asr r0
    2650:	00025600 	andeq	r5, r2, r0, lsl #12
    2654:	f3000400 	vshl.u8	d0, d0, d0
    2658:	009f5001 	addseq	r5, pc, r1
    265c:	00000000 	andeq	r0, r0, r0
    2660:	2c000000 	stccs	0, cr0, [r0], {-0}
    2664:	34000002 	strcc	r0, [r0], #-2
    2668:	01000002 	tsteq	r0, r2
    266c:	02345100 	eorseq	r5, r4, #0, 2
    2670:	02560000 	subseq	r0, r6, #0
    2674:	00040000 	andeq	r0, r4, r0
    2678:	9f5101f3 	svcls	0x005101f3
	...
    2684:	0000022c 	andeq	r0, r0, ip, lsr #4
    2688:	00000240 	andeq	r0, r0, r0, asr #4
    268c:	9f300002 	svcls	0x00300002
    2690:	00000240 	andeq	r0, r0, r0, asr #4
    2694:	00000246 	andeq	r0, r0, r6, asr #4
    2698:	733f0005 	teqvc	pc, #5
    269c:	469f2400 	ldrmi	r2, [pc], r0, lsl #8
    26a0:	4a000002 	bmi	26b0 <__Stack_Size+0x22b0>
    26a4:	01000002 	tsteq	r0, r2
    26a8:	024a5200 	subeq	r5, sl, #0, 4
    26ac:	02560000 	subseq	r0, r6, #0
    26b0:	00050000 	andeq	r0, r5, r0
    26b4:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    26b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    26c4:	00001c00 	andeq	r1, r0, r0, lsl #24
    26c8:	30000200 	andcc	r0, r0, r0, lsl #4
    26cc:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    26d0:	00003400 	andeq	r3, r0, r0, lsl #8
    26d4:	52000100 	andpl	r0, r0, #0, 2
	...
    26e0:	00000034 	andeq	r0, r0, r4, lsr r0
    26e4:	0000004a 	andeq	r0, r0, sl, asr #32
    26e8:	9f300002 	svcls	0x00300002
    26ec:	0000004a 	andeq	r0, r0, sl, asr #32
    26f0:	0000004c 	andeq	r0, r0, ip, asr #32
    26f4:	9f310002 	svcls	0x00310002
    26f8:	0000004c 	andeq	r0, r0, ip, asr #32
    26fc:	0000004e 	andeq	r0, r0, lr, asr #32
    2700:	9f320002 	svcls	0x00320002
    2704:	0000004e 	andeq	r0, r0, lr, asr #32
    2708:	00000064 	andeq	r0, r0, r4, rrx
    270c:	9f330002 	svcls	0x00330002
	...
    2718:	00000064 	andeq	r0, r0, r4, rrx
    271c:	00000068 	andeq	r0, r0, r8, rrx
    2720:	68500001 	ldmdavs	r0, {r0}^
    2724:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2728:	04000000 	streq	r0, [r0], #-0
    272c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2730:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2734:	00000000 	andeq	r0, r0, r0
    2738:	00007800 	andeq	r7, r0, r0, lsl #16
    273c:	00009000 	andeq	r9, r0, r0
    2740:	30000200 	andcc	r0, r0, r0, lsl #4
    2744:	0000909f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2748:	00009800 	andeq	r9, r0, r0, lsl #16
    274c:	54000100 	strpl	r0, [r0], #-256	; 0x100
    2750:	00000098 	muleq	r0, r8, r0
    2754:	000000ae 	andeq	r0, r0, lr, lsr #1
    2758:	ae510001 	cdpge	0, 5, cr0, cr1, cr1, {0}
    275c:	c0000000 	andgt	r0, r0, r0
    2760:	01000000 	mrseq	r0, (UNDEF: 0)
    2764:	00c05200 	sbceq	r5, r0, r0, lsl #4
    2768:	00c20000 	sbceq	r0, r2, r0
    276c:	00060000 	andeq	r0, r6, r0
    2770:	00710072 	rsbseq	r0, r1, r2, ror r0
    2774:	00c29f1a 	sbceq	r9, r2, sl, lsl pc
    2778:	00c40000 	sbceq	r0, r4, r0
    277c:	00010000 	andeq	r0, r1, r0
    2780:	0000de52 	andeq	sp, r0, r2, asr lr
    2784:	0000fc00 	andeq	pc, r0, r0, lsl #24
    2788:	30000200 	andcc	r0, r0, r0, lsl #4
    278c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2790:	00000000 	andeq	r0, r0, r0
    2794:	00007800 	andeq	r7, r0, r0, lsl #16
    2798:	0000b200 	andeq	fp, r0, r0, lsl #4
    279c:	30000200 	andcc	r0, r0, r0, lsl #4
    27a0:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    27a4:	0000c400 	andeq	ip, r0, r0, lsl #8
    27a8:	54000100 	strpl	r0, [r0], #-256	; 0x100
    27ac:	000000c4 	andeq	r0, r0, r4, asr #1
    27b0:	000000cc 	andeq	r0, r0, ip, asr #1
    27b4:	de520001 	cdple	0, 5, cr0, cr2, cr1, {0}
    27b8:	fc000000 	stc2	0, cr0, [r0], {-0}
    27bc:	02000000 	andeq	r0, r0, #0
    27c0:	009f3000 	addseq	r3, pc, r0
    27c4:	00000000 	andeq	r0, r0, r0
    27c8:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    27cc:	bc000000 	stclt	0, cr0, [r0], {-0}
    27d0:	02000000 	andeq	r0, r0, #0
    27d4:	bc9f3000 	ldclt	0, cr3, [pc], {0}
    27d8:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    27dc:	01000000 	mrseq	r0, (UNDEF: 0)
    27e0:	00ce5100 	sbceq	r5, lr, r0, lsl #2
    27e4:	00de0000 	sbcseq	r0, lr, r0
    27e8:	00060000 	andeq	r0, r6, r0
    27ec:	0075ff08 	rsbseq	pc, r5, r8, lsl #30
    27f0:	00de9f24 	sbcseq	r9, lr, r4, lsr #30
    27f4:	00fc0000 	rscseq	r0, ip, r0
    27f8:	00020000 	andeq	r0, r2, r0
    27fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    2800:	00000000 	andeq	r0, r0, r0
    2804:	00780000 	rsbseq	r0, r8, r0
    2808:	00900000 	addseq	r0, r0, r0
    280c:	00020000 	andeq	r0, r2, r0
    2810:	00909f30 	addseq	r9, r0, r0, lsr pc
    2814:	00940000 	addseq	r0, r4, r0
    2818:	00050000 	andeq	r0, r5, r0
    281c:	1c007434 	cfstrsne	mvf7, [r0], {52}	; 0x34
    2820:	0000949f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    2824:	00009800 	andeq	r9, r0, r0, lsl #16
    2828:	51000100 	mrspl	r0, (UNDEF: 16)
    282c:	00000098 	muleq	r0, r8, r0
    2830:	0000009e 	muleq	r0, lr, r0
    2834:	74340005 	ldrtvc	r0, [r4], #-5
    2838:	de9f1c00 	cdple	12, 9, cr1, cr15, cr0, {0}
    283c:	fc000000 	stc2	0, cr0, [r0], {-0}
    2840:	02000000 	andeq	r0, r0, #0
    2844:	009f3000 	addseq	r3, pc, r0
    2848:	00000000 	andeq	r0, r0, r0
    284c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2850:	90000000 	andls	r0, r0, r0
    2854:	02000000 	andeq	r0, r0, #0
    2858:	909f3f00 	addsls	r3, pc, r0, lsl #30
    285c:	9c000000 	stcls	0, cr0, [r0], {-0}
    2860:	05000000 	streq	r0, [r0, #-0]
    2864:	00743f00 	rsbseq	r3, r4, r0, lsl #30
    2868:	009c9f25 	addseq	r9, ip, r5, lsr #30
    286c:	00a40000 	adceq	r0, r4, r0
    2870:	00010000 	andeq	r0, r1, r0
    2874:	0000de52 	andeq	sp, r0, r2, asr lr
    2878:	0000fc00 	andeq	pc, r0, r0, lsl #24
    287c:	3f000200 	svccc	0x00000200
    2880:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2884:	00000000 	andeq	r0, r0, r0
    2888:	00011800 	andeq	r1, r1, r0, lsl #16
    288c:	00011a00 	andeq	r1, r1, r0, lsl #20
    2890:	50000100 	andpl	r0, r0, r0, lsl #2
    2894:	0000011a 	andeq	r0, r0, sl, lsl r1
    2898:	0000011e 	andeq	r0, r0, lr, lsl r1
    289c:	01f30004 	mvnseq	r0, r4
    28a0:	00009f50 	andeq	r9, r0, r0, asr pc
    28a4:	00000000 	andeq	r0, r0, r0
    28a8:	01300000 	teqeq	r0, r0
    28ac:	01420000 	mrseq	r0, (UNDEF: 66)
    28b0:	00010000 	andeq	r0, r1, r0
    28b4:	00014250 	andeq	r4, r1, r0, asr r2
    28b8:	00015000 	andeq	r5, r1, r0
    28bc:	f3000400 	vshl.u8	d0, d0, d0
    28c0:	009f5001 	addseq	r5, pc, r1
    28c4:	00000000 	andeq	r0, r0, r0
    28c8:	30000000 	andcc	r0, r0, r0
    28cc:	42000001 	andmi	r0, r0, #1
    28d0:	02000001 	andeq	r0, r0, #1
    28d4:	429f3000 	addsmi	r3, pc, #0
    28d8:	44000001 	strmi	r0, [r0], #-1
    28dc:	09000001 	stmdbeq	r0, {r0}
    28e0:	72007000 	andvc	r7, r0, #0
    28e4:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    28e8:	00009f29 	andeq	r9, r0, r9, lsr #30
    28ec:	00000000 	andeq	r0, r0, r0
    28f0:	01300000 	teqeq	r0, r0
    28f4:	01380000 	teqeq	r8, r0
    28f8:	00020000 	andeq	r0, r2, r0
    28fc:	01389f30 	teqeq	r8, r0, lsr pc
    2900:	01500000 	cmpeq	r0, r0
    2904:	00010000 	andeq	r0, r1, r0
    2908:	00000052 	andeq	r0, r0, r2, asr r0
    290c:	00000000 	andeq	r0, r0, r0
    2910:	00015c00 	andeq	r5, r1, r0, lsl #24
    2914:	00016400 	andeq	r6, r1, r0, lsl #8
    2918:	50000100 	andpl	r0, r0, r0, lsl #2
    291c:	00000164 	andeq	r0, r0, r4, ror #2
    2920:	00000174 	andeq	r0, r0, r4, ror r1
    2924:	01f30004 	mvnseq	r0, r4
    2928:	00009f50 	andeq	r9, r0, r0, asr pc
    292c:	00000000 	andeq	r0, r0, r0
    2930:	01840000 	orreq	r0, r4, r0
    2934:	01960000 	orrseq	r0, r6, r0
    2938:	00010000 	andeq	r0, r1, r0
    293c:	00019650 	andeq	r9, r1, r0, asr r6
    2940:	0001a400 	andeq	sl, r1, r0, lsl #8
    2944:	f3000400 	vshl.u8	d0, d0, d0
    2948:	009f5001 	addseq	r5, pc, r1
    294c:	00000000 	andeq	r0, r0, r0
    2950:	84000000 	strhi	r0, [r0], #-0
    2954:	96000001 	strls	r0, [r0], -r1
    2958:	02000001 	andeq	r0, r0, #1
    295c:	969f3000 	ldrls	r3, [pc], r0
    2960:	98000001 	stmdals	r0, {r0}
    2964:	09000001 	stmdbeq	r0, {r0}
    2968:	72007000 	andvc	r7, r0, #0
    296c:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    2970:	00009f29 	andeq	r9, r0, r9, lsr #30
    2974:	00000000 	andeq	r0, r0, r0
    2978:	01840000 	orreq	r0, r4, r0
    297c:	018c0000 	orreq	r0, ip, r0
    2980:	00020000 	andeq	r0, r2, r0
    2984:	018c9f30 	orreq	r9, ip, r0, lsr pc
    2988:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    298c:	00010000 	andeq	r0, r1, r0
    2990:	00000052 	andeq	r0, r0, r2, asr r0
    2994:	00000000 	andeq	r0, r0, r0
    2998:	0001b000 	andeq	fp, r1, r0
    299c:	0001bc00 	andeq	fp, r1, r0, lsl #24
    29a0:	50000100 	andpl	r0, r0, r0, lsl #2
    29a4:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    29a8:	000001c4 	andeq	r0, r0, r4, asr #3
    29ac:	01f30004 	mvnseq	r0, r4
    29b0:	00009f50 	andeq	r9, r0, r0, asr pc
    29b4:	00000000 	andeq	r0, r0, r0
    29b8:	01b00000 	movseq	r0, r0
    29bc:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    29c0:	00010000 	andeq	r0, r1, r0
    29c4:	0001b451 	andeq	fp, r1, r1, asr r4
    29c8:	0001c400 	andeq	ip, r1, r0, lsl #8
    29cc:	f3000400 	vshl.u8	d0, d0, d0
    29d0:	009f5101 	addseq	r5, pc, r1, lsl #2
    29d4:	00000000 	andeq	r0, r0, r0
    29d8:	e4000000 	str	r0, [r0], #-0
    29dc:	ec000001 	stc	0, cr0, [r0], {1}
    29e0:	01000001 	tsteq	r0, r1
    29e4:	01ec5000 	mvneq	r5, r0
    29e8:	01ee0000 	mvneq	r0, r0
    29ec:	00040000 	andeq	r0, r4, r0
    29f0:	9f5001f3 	svcls	0x005001f3
    29f4:	000001ee 	andeq	r0, r0, lr, ror #3
    29f8:	000001f2 	strdeq	r0, [r0], -r2
    29fc:	f2500001 	vhadd.s16	d16, d0, d1
    2a00:	fc000001 	stc2	0, cr0, [r0], {1}
    2a04:	04000001 	streq	r0, [r0], #-1
    2a08:	5001f300 	andpl	pc, r1, r0, lsl #6
    2a0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a10:	00000000 	andeq	r0, r0, r0
    2a14:	0001fc00 	andeq	pc, r1, r0, lsl #24
    2a18:	00020000 	andeq	r0, r2, r0
    2a1c:	50000100 	andpl	r0, r0, r0, lsl #2
    2a20:	00000200 	andeq	r0, r0, r0, lsl #4
    2a24:	0000021c 	andeq	r0, r0, ip, lsl r2
    2a28:	01f30004 	mvnseq	r0, r4
    2a2c:	00009f50 	andeq	r9, r0, r0, asr pc
    2a30:	00000000 	andeq	r0, r0, r0
    2a34:	01fc0000 	mvnseq	r0, r0
    2a38:	020a0000 	andeq	r0, sl, #0
    2a3c:	00010000 	andeq	r0, r1, r0
    2a40:	00020a51 	andeq	r0, r2, r1, asr sl
    2a44:	00020e00 	andeq	r0, r2, r0, lsl #28
    2a48:	f3000400 	vshl.u8	d0, d0, d0
    2a4c:	0e9f5101 	fmleqe	f5, f7, f1
    2a50:	10000002 	andne	r0, r0, r2
    2a54:	01000002 	tsteq	r0, r2
    2a58:	02105100 	andseq	r5, r0, #0, 2
    2a5c:	021c0000 	andseq	r0, ip, #0
    2a60:	00040000 	andeq	r0, r4, r0
    2a64:	9f5101f3 	svcls	0x005101f3
	...
    2a70:	000001fc 	strdeq	r0, [r0], -ip
    2a74:	00000204 	andeq	r0, r0, r4, lsl #4
    2a78:	9f300002 	svcls	0x00300002
    2a7c:	00000204 	andeq	r0, r0, r4, lsl #4
    2a80:	0000020c 	andeq	r0, r0, ip, lsl #4
    2a84:	0c520001 	mrrceq	0, 0, r0, r2, cr1
    2a88:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2a8c:	05000002 	streq	r0, [r0, #-2]
    2a90:	00703100 	rsbseq	r3, r0, r0, lsl #2
    2a94:	020e9f24 	andeq	r9, lr, #36, 30	; 0x90
    2a98:	02140000 	andseq	r0, r4, #0
    2a9c:	00010000 	andeq	r0, r1, r0
    2aa0:	00021452 	andeq	r1, r2, r2, asr r4
    2aa4:	00021c00 	andeq	r1, r2, r0, lsl #24
    2aa8:	31000500 	tstcc	r0, r0, lsl #10
    2aac:	9f240070 	svcls	0x00240070
	...
    2ab8:	0000021c 	andeq	r0, r0, ip, lsl r2
    2abc:	0000023e 	andeq	r0, r0, lr, lsr r2
    2ac0:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    2ac4:	68000002 	stmdavs	r0, {r1}
    2ac8:	04000002 	streq	r0, [r0], #-2
    2acc:	5001f300 	andpl	pc, r1, r0, lsl #6
    2ad0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ad4:	00000000 	andeq	r0, r0, r0
    2ad8:	00021c00 	andeq	r1, r2, r0, lsl #24
    2adc:	00022e00 	andeq	r2, r2, r0, lsl #28
    2ae0:	51000100 	mrspl	r0, (UNDEF: 16)
    2ae4:	0000022e 	andeq	r0, r0, lr, lsr #4
    2ae8:	00000268 	andeq	r0, r0, r8, ror #4
    2aec:	01f30004 	mvnseq	r0, r4
    2af0:	00009f51 	andeq	r9, r0, r1, asr pc
    2af4:	00000000 	andeq	r0, r0, r0
    2af8:	021c0000 	andseq	r0, ip, #0
    2afc:	02360000 	eorseq	r0, r6, #0
    2b00:	00010000 	andeq	r0, r1, r0
    2b04:	00023652 	andeq	r3, r2, r2, asr r6
    2b08:	00026800 	andeq	r6, r2, r0, lsl #16
    2b0c:	f3000400 	vshl.u8	d0, d0, d0
    2b10:	009f5201 	addseq	r5, pc, r1, lsl #4
    2b14:	00000000 	andeq	r0, r0, r0
    2b18:	1c000000 	stcne	0, cr0, [r0], {-0}
    2b1c:	28000002 	stmdacs	r0, {r1}
    2b20:	02000002 	andeq	r0, r0, #2
    2b24:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    2b28:	2c000002 	stccs	0, cr0, [r0], {2}
    2b2c:	05000002 	streq	r0, [r0, #-2]
    2b30:	00733400 	rsbseq	r3, r3, r0, lsl #8
    2b34:	022c9f1c 	eoreq	r9, ip, #28, 30	; 0x70
    2b38:	02300000 	eorseq	r0, r0, #0
    2b3c:	00010000 	andeq	r0, r1, r0
    2b40:	00023054 	andeq	r3, r2, r4, asr r0
    2b44:	00023400 	andeq	r3, r2, r0, lsl #8
    2b48:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    2b4c:	9f1c0073 	svcls	0x001c0073
	...
    2b58:	0000021c 	andeq	r0, r0, ip, lsl r2
    2b5c:	00000228 	andeq	r0, r0, r8, lsr #4
    2b60:	ff080003 			; <UNDEFINED> instruction: 0xff080003
    2b64:	0002289f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2b68:	00023400 	andeq	r3, r2, r0, lsl #8
    2b6c:	08000600 	stmdaeq	r0, {r9, sl}
    2b70:	250073ff 	strcs	r7, [r0, #-1023]	; 0x3ff
    2b74:	0002349f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    2b78:	00023a00 	andeq	r3, r2, r0, lsl #20
    2b7c:	53000100 	movwpl	r0, #256	; 0x100
	...
    2b88:	0000021c 	andeq	r0, r0, ip, lsl r2
    2b8c:	0000025a 	andeq	r0, r0, sl, asr r2
    2b90:	9f300002 	svcls	0x00300002
    2b94:	0000025a 	andeq	r0, r0, sl, asr r2
    2b98:	00000268 	andeq	r0, r0, r8, ror #4
    2b9c:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    2ba0:	9f240073 	svcls	0x00240073
	...
    2bac:	0000021c 	andeq	r0, r0, ip, lsl r2
    2bb0:	00000228 	andeq	r0, r0, r8, lsr #4
    2bb4:	9f300002 	svcls	0x00300002
    2bb8:	00000228 	andeq	r0, r0, r8, lsr #4
    2bbc:	0000022e 	andeq	r0, r0, lr, lsr #4
    2bc0:	2e530001 	cdpcs	0, 5, cr0, cr3, cr1, {0}
    2bc4:	5a000002 	bpl	2bd4 <__Stack_Size+0x27d4>
    2bc8:	01000002 	tsteq	r0, r2
    2bcc:	025a5100 	subseq	r5, sl, #0, 2
    2bd0:	025c0000 	subseq	r0, ip, #0
    2bd4:	00060000 	andeq	r0, r6, r0
    2bd8:	00730071 	rsbseq	r0, r3, r1, ror r0
    2bdc:	025c9f24 	subseq	r9, ip, #36, 30	; 0x90
    2be0:	025e0000 	subseq	r0, lr, #0
    2be4:	00010000 	andeq	r0, r1, r0
    2be8:	00000051 	andeq	r0, r0, r1, asr r0
    2bec:	00000000 	andeq	r0, r0, r0
    2bf0:	00026800 	andeq	r6, r2, r0, lsl #16
    2bf4:	00026e00 	andeq	r6, r2, r0, lsl #28
    2bf8:	50000100 	andpl	r0, r0, r0, lsl #2
    2bfc:	0000026e 	andeq	r0, r0, lr, ror #4
    2c00:	00000284 	andeq	r0, r0, r4, lsl #5
    2c04:	01f30004 	mvnseq	r0, r4
    2c08:	00009f50 	andeq	r9, r0, r0, asr pc
    2c0c:	00000000 	andeq	r0, r0, r0
    2c10:	02680000 	rsbeq	r0, r8, #0
    2c14:	02740000 	rsbseq	r0, r4, #0
    2c18:	00020000 	andeq	r0, r2, r0
    2c1c:	02749f30 	rsbseq	r9, r4, #48, 30	; 0xc0
    2c20:	02760000 	rsbseq	r0, r6, #0
    2c24:	00090000 	andeq	r0, r9, r0
    2c28:	00700073 	rsbseq	r0, r0, r3, ror r0
    2c2c:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    2c30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c34:	00000000 	andeq	r0, r0, r0
    2c38:	00026800 	andeq	r6, r2, r0, lsl #16
    2c3c:	00027400 	andeq	r7, r2, r0, lsl #8
    2c40:	30000200 	andcc	r0, r0, r0, lsl #4
    2c44:	0002749f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    2c48:	00027600 	andeq	r7, r2, r0, lsl #12
    2c4c:	73000600 	movwvc	r0, #1536	; 0x600
    2c50:	1a007000 	bne	1ec58 <__Stack_Size+0x1e858>
    2c54:	0002769f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    2c58:	00027a00 	andeq	r7, r2, r0, lsl #20
    2c5c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2c68:	00000268 	andeq	r0, r0, r8, ror #4
    2c6c:	0000026e 	andeq	r0, r0, lr, ror #4
    2c70:	00700007 	rsbseq	r0, r0, r7
    2c74:	1a3f253a 	bne	fcc164 <__Stack_Size+0xfcbd64>
    2c78:	00026e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    2c7c:	00027200 	andeq	r7, r2, r0, lsl #4
    2c80:	f3000800 	vsub.i8	d0, d0, d0
    2c84:	253a5001 	ldrcs	r5, [sl, #-1]!
    2c88:	729f1a3f 	addsvc	r1, pc, #258048	; 0x3f000
    2c8c:	78000002 	stmdavc	r0, {r1}
    2c90:	01000002 	tsteq	r0, r2
    2c94:	02785300 	rsbseq	r5, r8, #0, 6
    2c98:	02840000 	addeq	r0, r4, #0
    2c9c:	00090000 	andeq	r0, r9, r0
    2ca0:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    2ca4:	2424f609 	strtcs	pc, [r4], #-1545	; 0x609
    2ca8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2cac:	00000000 	andeq	r0, r0, r0
    2cb0:	00028400 	andeq	r8, r2, r0, lsl #8
    2cb4:	00028a00 	andeq	r8, r2, r0, lsl #20
    2cb8:	50000100 	andpl	r0, r0, r0, lsl #2
    2cbc:	0000028a 	andeq	r0, r0, sl, lsl #5
    2cc0:	0000029c 	muleq	r0, ip, r2
    2cc4:	01f30004 	mvnseq	r0, r4
    2cc8:	00009f50 	andeq	r9, r0, r0, asr pc
    2ccc:	00000000 	andeq	r0, r0, r0
    2cd0:	02840000 	addeq	r0, r4, #0
    2cd4:	028a0000 	addeq	r0, sl, #0
    2cd8:	00050000 	andeq	r0, r5, r0
    2cdc:	1a4f0070 	bne	13c2ea4 <__Stack_Size+0x13c2aa4>
    2ce0:	00028a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    2ce4:	00029c00 	andeq	r9, r2, r0, lsl #24
    2ce8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2cf4:	0000029c 	muleq	r0, ip, r2
    2cf8:	000002a2 	andeq	r0, r0, r2, lsr #5
    2cfc:	a2500001 	subsge	r0, r0, #1
    2d00:	b4000002 	strlt	r0, [r0], #-2
    2d04:	04000002 	streq	r0, [r0], #-2
    2d08:	5001f300 	andpl	pc, r1, r0, lsl #6
    2d0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d10:	00000000 	andeq	r0, r0, r0
    2d14:	00029c00 	andeq	r9, r2, r0, lsl #24
    2d18:	0002a200 	andeq	sl, r2, r0, lsl #4
    2d1c:	70000500 	andvc	r0, r0, r0, lsl #10
    2d20:	9f1a4f00 	svcls	0x001a4f00
    2d24:	000002a2 	andeq	r0, r0, r2, lsr #5
    2d28:	000002a6 	andeq	r0, r0, r6, lsr #5
    2d2c:	a6500001 	ldrbge	r0, [r0], -r1
    2d30:	b4000002 	strlt	r0, [r0], #-2
    2d34:	03000002 	movweq	r0, #2
    2d38:	9f017000 	svcls	0x00017000
	...
    2d44:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    2d48:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    2d4c:	ba500001 	blt	1402d58 <__Stack_Size+0x1402958>
    2d50:	d0000002 	andle	r0, r0, r2
    2d54:	04000002 	streq	r0, [r0], #-2
    2d58:	5001f300 	andpl	pc, r1, r0, lsl #6
    2d5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d60:	00000000 	andeq	r0, r0, r0
    2d64:	0002b400 	andeq	fp, r2, r0, lsl #8
    2d68:	0002c000 	andeq	ip, r2, r0
    2d6c:	30000200 	andcc	r0, r0, r0, lsl #4
    2d70:	0002c09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    2d74:	0002c200 	andeq	ip, r2, r0, lsl #4
    2d78:	73000900 	movwvc	r0, #2304	; 0x900
    2d7c:	1a007000 	bne	1ed84 <__Stack_Size+0x1e984>
    2d80:	9f290073 	svcls	0x00290073
	...
    2d8c:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    2d90:	000002c0 	andeq	r0, r0, r0, asr #5
    2d94:	9f300002 	svcls	0x00300002
    2d98:	000002c0 	andeq	r0, r0, r0, asr #5
    2d9c:	000002c2 	andeq	r0, r0, r2, asr #5
    2da0:	00730006 	rsbseq	r0, r3, r6
    2da4:	9f1a0070 	svcls	0x001a0070
    2da8:	000002c2 	andeq	r0, r0, r2, asr #5
    2dac:	000002c6 	andeq	r0, r0, r6, asr #5
    2db0:	00500001 	subseq	r0, r0, r1
    2db4:	00000000 	andeq	r0, r0, r0
    2db8:	b4000000 	strlt	r0, [r0], #-0
    2dbc:	ba000002 	blt	2dcc <__Stack_Size+0x29cc>
    2dc0:	07000002 	streq	r0, [r0, -r2]
    2dc4:	3e007000 	cdpcc	0, 0, cr7, cr0, cr0, {0}
    2dc8:	9f1a3f25 	svcls	0x001a3f25
    2dcc:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    2dd0:	000002be 			; <UNDEFINED> instruction: 0x000002be
    2dd4:	01f30008 	mvnseq	r0, r8
    2dd8:	3f253e50 	svccc	0x00253e50
    2ddc:	02be9f1a 	adcseq	r9, lr, #26, 30	; 0x68
    2de0:	02c40000 	sbceq	r0, r4, #0
    2de4:	00010000 	andeq	r0, r1, r0
    2de8:	0002c453 	andeq	ip, r2, r3, asr r4
    2dec:	0002d000 	andeq	sp, r2, r0
    2df0:	31000900 	tstcc	r0, r0, lsl #18
    2df4:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    2df8:	9f2424f2 	svcls	0x002424f2
	...
    2e04:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2e08:	000002da 	ldrdeq	r0, [r0], -sl
    2e0c:	da500001 	ble	1402e18 <__Stack_Size+0x1402a18>
    2e10:	dc000002 	stcle	0, cr0, [r0], {2}
    2e14:	04000002 	streq	r0, [r0], #-2
    2e18:	5001f300 	andpl	pc, r1, r0, lsl #6
    2e1c:	0002dc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2e20:	0002e600 	andeq	lr, r2, r0, lsl #12
    2e24:	50000100 	andpl	r0, r0, r0, lsl #2
    2e28:	000002e6 	andeq	r0, r0, r6, ror #5
    2e2c:	000002f6 	strdeq	r0, [r0], -r6
    2e30:	01f30004 	mvnseq	r0, r4
    2e34:	02f69f50 	rscseq	r9, r6, #80, 30	; 0x140
    2e38:	02f80000 	rscseq	r0, r8, #0
    2e3c:	00010000 	andeq	r0, r1, r0
    2e40:	0002f850 	andeq	pc, r2, r0, asr r8	; <UNPREDICTABLE>
    2e44:	00030000 	andeq	r0, r3, r0
    2e48:	f3000400 	vshl.u8	d0, d0, d0
    2e4c:	009f5001 	addseq	r5, pc, r1
    2e50:	00000000 	andeq	r0, r0, r0
    2e54:	d0000000 	andle	r0, r0, r0
    2e58:	da000002 	ble	2e68 <__Stack_Size+0x2a68>
    2e5c:	02000002 	andeq	r0, r0, #2
    2e60:	da9f3000 	ble	fe7cee68 <SCS_BASE+0x1e7c0e68>
    2e64:	dc000002 	stcle	0, cr0, [r0], {2}
    2e68:	01000002 	tsteq	r0, r2
    2e6c:	02dc5000 	sbcseq	r5, ip, #0
    2e70:	02ea0000 	rsceq	r0, sl, #0
    2e74:	00020000 	andeq	r0, r2, r0
    2e78:	02ea9f30 	rsceq	r9, sl, #48, 30	; 0xc0
    2e7c:	02f60000 	rscseq	r0, r6, #0
    2e80:	00010000 	andeq	r0, r1, r0
    2e84:	0002f650 	andeq	pc, r2, r0, asr r6	; <UNPREDICTABLE>
    2e88:	0002f800 	andeq	pc, r2, r0, lsl #16
    2e8c:	30000200 	andcc	r0, r0, r0, lsl #4
    2e90:	0002f89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2e94:	00030000 	andeq	r0, r3, r0
    2e98:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2ea4:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2ea8:	000002d4 	ldrdeq	r0, [r0], -r4
    2eac:	9f300002 	svcls	0x00300002
    2eb0:	000002d4 	ldrdeq	r0, [r0], -r4
    2eb4:	000002e4 	andeq	r0, r0, r4, ror #5
    2eb8:	e4530001 	ldrb	r0, [r3], #-1
    2ebc:	e6000002 	str	r0, [r0], -r2
    2ec0:	08000002 	stmdaeq	r0, {r1}
    2ec4:	09007000 	stmdbeq	r0, {ip, sp, lr}
    2ec8:	253224f0 	ldrcs	r2, [r2, #-1264]!	; 0x4f0
    2ecc:	0002e69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    2ed0:	0002f600 	andeq	pc, r2, r0, lsl #12
    2ed4:	f3000900 	vmls.i8	d0, d0, d0
    2ed8:	f0095001 			; <UNDEFINED> instruction: 0xf0095001
    2edc:	9f253224 	svcls	0x00253224
    2ee0:	000002f6 	strdeq	r0, [r0], -r6
    2ee4:	00000300 	andeq	r0, r0, r0, lsl #6
    2ee8:	00530001 	subseq	r0, r3, r1
    2eec:	00000000 	andeq	r0, r0, r0
    2ef0:	d0000000 	andle	r0, r0, r0
    2ef4:	d4000002 	strle	r0, [r0], #-2
    2ef8:	02000002 	andeq	r0, r0, #2
    2efc:	d49f3000 	ldrle	r3, [pc], #0	; 2f04 <__Stack_Size+0x2b04>
    2f00:	da000002 	ble	2f10 <__Stack_Size+0x2b10>
    2f04:	07000002 	streq	r0, [r0, -r2]
    2f08:	44007000 	strmi	r7, [r0], #-0
    2f0c:	9f1a3325 	svcls	0x001a3325
    2f10:	000002da 	ldrdeq	r0, [r0], -sl
    2f14:	000002dc 	ldrdeq	r0, [r0], -ip
    2f18:	01f30008 	mvnseq	r0, r8
    2f1c:	33254450 			; <UNDEFINED> instruction: 0x33254450
    2f20:	02dc9f1a 	sbcseq	r9, ip, #26, 30	; 0x68
    2f24:	02e60000 	rsceq	r0, r6, #0
    2f28:	00070000 	andeq	r0, r7, r0
    2f2c:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    2f30:	e69f1a33 			; <UNDEFINED> instruction: 0xe69f1a33
    2f34:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    2f38:	08000002 	stmdaeq	r0, {r1}
    2f3c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2f40:	1a332544 	bne	ccc458 <__Stack_Size+0xccc058>
    2f44:	0002f69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    2f48:	0002f800 	andeq	pc, r2, r0, lsl #16
    2f4c:	70000700 	andvc	r0, r0, r0, lsl #14
    2f50:	33254400 			; <UNDEFINED> instruction: 0x33254400
    2f54:	02f89f1a 	rscseq	r9, r8, #26, 30	; 0x68
    2f58:	03000000 	movweq	r0, #0
    2f5c:	00080000 	andeq	r0, r8, r0
    2f60:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    2f64:	9f1a3325 	svcls	0x001a3325
	...
    2f70:	00000300 	andeq	r0, r0, r0, lsl #6
    2f74:	0000030a 	andeq	r0, r0, sl, lsl #6
    2f78:	0a500001 	beq	1402f84 <__Stack_Size+0x1402b84>
    2f7c:	14000003 	strne	r0, [r0], #-3
    2f80:	04000003 	streq	r0, [r0], #-3
    2f84:	5001f300 	andpl	pc, r1, r0, lsl #6
    2f88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f8c:	00000000 	andeq	r0, r0, r0
    2f90:	00030000 	andeq	r0, r3, r0
    2f94:	00030a00 	andeq	r0, r3, r0, lsl #20
    2f98:	30000200 	andcc	r0, r0, r0, lsl #4
    2f9c:	00030a9f 	muleq	r3, pc, sl	; <UNPREDICTABLE>
    2fa0:	00031400 	andeq	r1, r3, r0, lsl #8
    2fa4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2fb0:	00000300 	andeq	r0, r0, r0, lsl #6
    2fb4:	0000030a 	andeq	r0, r0, sl, lsl #6
    2fb8:	00700007 	rsbseq	r0, r0, r7
    2fbc:	1a312546 	bne	c4c4dc <__Stack_Size+0xc4c0dc>
    2fc0:	00030a9f 	muleq	r3, pc, sl	; <UNPREDICTABLE>
    2fc4:	00031400 	andeq	r1, r3, r0, lsl #8
    2fc8:	f3000800 	vsub.i8	d0, d0, d0
    2fcc:	25465001 	strbcs	r5, [r6, #-1]
    2fd0:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    2fd4:	00000000 	andeq	r0, r0, r0
    2fd8:	30000000 	andcc	r0, r0, r0
    2fdc:	3a000000 	bcc	2fe4 <__Stack_Size+0x2be4>
    2fe0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fe4:	003a5000 	eorseq	r5, sl, r0
    2fe8:	00440000 	subeq	r0, r4, r0
    2fec:	00040000 	andeq	r0, r4, r0
    2ff0:	9f5001f3 	svcls	0x005001f3
	...
    2ffc:	00000030 	andeq	r0, r0, r0, lsr r0
    3000:	00000034 	andeq	r0, r0, r4, lsr r0
    3004:	9f300002 	svcls	0x00300002
    3008:	00000034 	andeq	r0, r0, r4, lsr r0
    300c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3010:	3a530001 	bcc	14c301c <__Stack_Size+0x14c2c1c>
    3014:	44000000 	strmi	r0, [r0], #-0
    3018:	01000000 	mrseq	r0, (UNDEF: 0)
    301c:	00005000 	andeq	r5, r0, r0
    3020:	00000000 	andeq	r0, r0, r0
    3024:	00500000 	subseq	r0, r0, r0
    3028:	005e0000 	subseq	r0, lr, r0
    302c:	00010000 	andeq	r0, r1, r0
    3030:	00005e50 	andeq	r5, r0, r0, asr lr
    3034:	00007c00 	andeq	r7, r0, r0, lsl #24
    3038:	f3000400 	vshl.u8	d0, d0, d0
    303c:	009f5001 	addseq	r5, pc, r1
    3040:	00000000 	andeq	r0, r0, r0
    3044:	50000000 	andpl	r0, r0, r0
    3048:	6f000000 	svcvs	0x00000000
    304c:	01000000 	mrseq	r0, (UNDEF: 0)
    3050:	006f5100 	rsbeq	r5, pc, r0, lsl #2
    3054:	00700000 	rsbseq	r0, r0, r0
    3058:	00040000 	andeq	r0, r4, r0
    305c:	9f5101f3 	svcls	0x005101f3
    3060:	00000070 	andeq	r0, r0, r0, ror r0
    3064:	00000073 	andeq	r0, r0, r3, ror r0
    3068:	73510001 	cmpvc	r1, #1
    306c:	7c000000 	stcvc	0, cr0, [r0], {-0}
    3070:	04000000 	streq	r0, [r0], #-0
    3074:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3078:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    307c:	00000000 	andeq	r0, r0, r0
    3080:	00005000 	andeq	r5, r0, r0
    3084:	00005600 	andeq	r5, r0, r0, lsl #12
    3088:	30000200 	andcc	r0, r0, r0, lsl #4
    308c:	0000569f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    3090:	00005e00 	andeq	r5, r0, r0, lsl #28
    3094:	53000100 	movwpl	r0, #256	; 0x100
    3098:	0000005e 	andeq	r0, r0, lr, asr r0
    309c:	0000006f 	andeq	r0, r0, pc, rrx
    30a0:	70500001 	subsvc	r0, r0, r1
    30a4:	73000000 	movwvc	r0, #0
    30a8:	01000000 	mrseq	r0, (UNDEF: 0)
    30ac:	00005000 	andeq	r5, r0, r0
    30b0:	00000000 	andeq	r0, r0, r0
    30b4:	00a40000 	adceq	r0, r4, r0
    30b8:	00ae0000 	adceq	r0, lr, r0
    30bc:	00010000 	andeq	r0, r1, r0
    30c0:	0000ae50 	andeq	sl, r0, r0, asr lr
    30c4:	0000b800 	andeq	fp, r0, r0, lsl #16
    30c8:	f3000400 	vshl.u8	d0, d0, d0
    30cc:	009f5001 	addseq	r5, pc, r1
    30d0:	00000000 	andeq	r0, r0, r0
    30d4:	a4000000 	strge	r0, [r0], #-0
    30d8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    30dc:	02000000 	andeq	r0, r0, #0
    30e0:	a89f3000 	ldmge	pc, {ip, sp}	; <UNPREDICTABLE>
    30e4:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    30e8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    30ec:	73007000 	movwvc	r7, #0
    30f0:	2e301a00 	vaddcs.f32	s2, s0, s0
    30f4:	0000ae9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    30f8:	0000b800 	andeq	fp, r0, r0, lsl #16
    30fc:	f3000900 	vmls.i8	d0, d0, d0
    3100:	00735001 	rsbseq	r5, r3, r1
    3104:	9f2e301a 	svcls	0x002e301a
	...
    3110:	000000b8 	strheq	r0, [r0], -r8
    3114:	000000c0 	andeq	r0, r0, r0, asr #1
    3118:	c0500001 	subsgt	r0, r0, r1
    311c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    3120:	04000000 	streq	r0, [r0], #-0
    3124:	5001f300 	andpl	pc, r1, r0, lsl #6
    3128:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    312c:	00000000 	andeq	r0, r0, r0
    3130:	00007400 	andeq	r7, r0, r0, lsl #8
    3134:	00008000 	andeq	r8, r0, r0
    3138:	50000100 	andpl	r0, r0, r0, lsl #2
    313c:	00000080 	andeq	r0, r0, r0, lsl #1
    3140:	00000088 	andeq	r0, r0, r8, lsl #1
    3144:	01f30004 	mvnseq	r0, r4
    3148:	00009f50 	andeq	r9, r0, r0, asr pc
    314c:	00000000 	andeq	r0, r0, r0
    3150:	00740000 	rsbseq	r0, r4, r0
    3154:	00780000 	rsbseq	r0, r8, r0
    3158:	00020000 	andeq	r0, r2, r0
    315c:	00789f30 	rsbseq	r9, r8, r0, lsr pc
    3160:	00800000 	addeq	r0, r0, r0
    3164:	00010000 	andeq	r0, r1, r0
    3168:	00008053 	andeq	r8, r0, r3, asr r0
    316c:	00008800 	andeq	r8, r0, r0, lsl #16
    3170:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    317c:	00000094 	muleq	r0, r4, r0
    3180:	000000a0 	andeq	r0, r0, r0, lsr #1
    3184:	a0500001 	subsge	r0, r0, r1
    3188:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    318c:	04000000 	streq	r0, [r0], #-0
    3190:	5001f300 	andpl	pc, r1, r0, lsl #6
    3194:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3198:	00000000 	andeq	r0, r0, r0
    319c:	00009400 	andeq	r9, r0, r0, lsl #8
    31a0:	00009e00 	andeq	r9, r0, r0, lsl #28
    31a4:	51000100 	mrspl	r0, (UNDEF: 16)
    31a8:	0000009e 	muleq	r0, lr, r0
    31ac:	000000a8 	andeq	r0, r0, r8, lsr #1
    31b0:	01f30004 	mvnseq	r0, r4
    31b4:	00009f51 	andeq	r9, r0, r1, asr pc
    31b8:	00000000 	andeq	r0, r0, r0
    31bc:	00940000 	addseq	r0, r4, r0
    31c0:	00980000 	addseq	r0, r8, r0
    31c4:	00020000 	andeq	r0, r2, r0
    31c8:	00989f30 	addseq	r9, r8, r0, lsr pc
    31cc:	009c0000 	addseq	r0, ip, r0
    31d0:	00090000 	andeq	r0, r9, r0
    31d4:	ff110073 			; <UNDEFINED> instruction: 0xff110073
    31d8:	1a7e83ff 	bne	1fa41dc <__Stack_Size+0x1fa3ddc>
    31dc:	00009c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    31e0:	0000a000 	andeq	sl, r0, r0
    31e4:	53000100 	movwpl	r0, #256	; 0x100
    31e8:	000000a0 	andeq	r0, r0, r0, lsr #1
    31ec:	000000a8 	andeq	r0, r0, r8, lsr #1
    31f0:	00500001 	subseq	r0, r0, r1
    31f4:	00000000 	andeq	r0, r0, r0
    31f8:	b4000000 	strlt	r0, [r0], #-0
    31fc:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    3200:	01000000 	mrseq	r0, (UNDEF: 0)
    3204:	00be5000 	adcseq	r5, lr, r0
    3208:	00c80000 	sbceq	r0, r8, r0
    320c:	00040000 	andeq	r0, r4, r0
    3210:	9f5001f3 	svcls	0x005001f3
	...
    321c:	000000b4 	strheq	r0, [r0], -r4
    3220:	000000b8 	strheq	r0, [r0], -r8
    3224:	9f300002 	svcls	0x00300002
    3228:	000000b8 	strheq	r0, [r0], -r8
    322c:	000000be 	strheq	r0, [r0], -lr
    3230:	be530001 	cdplt	0, 5, cr0, cr3, cr1, {0}
    3234:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    3238:	01000000 	mrseq	r0, (UNDEF: 0)
    323c:	00005000 	andeq	r5, r0, r0
    3240:	00000000 	andeq	r0, r0, r0
    3244:	00d80000 	sbcseq	r0, r8, r0
    3248:	00e20000 	rsceq	r0, r2, r0
    324c:	00010000 	andeq	r0, r1, r0
    3250:	0000e250 	andeq	lr, r0, r0, asr r2
    3254:	0000ec00 	andeq	lr, r0, r0, lsl #24
    3258:	f3000400 	vshl.u8	d0, d0, d0
    325c:	009f5001 	addseq	r5, pc, r1
    3260:	00000000 	andeq	r0, r0, r0
    3264:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    3268:	dc000000 	stcle	0, cr0, [r0], {-0}
    326c:	02000000 	andeq	r0, r0, #0
    3270:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    3274:	e2000000 	and	r0, r0, #0
    3278:	01000000 	mrseq	r0, (UNDEF: 0)
    327c:	00e25300 	rsceq	r5, r2, r0, lsl #6
    3280:	00ec0000 	rsceq	r0, ip, r0
    3284:	00010000 	andeq	r0, r1, r0
    3288:	00000050 	andeq	r0, r0, r0, asr r0
    328c:	00000000 	andeq	r0, r0, r0
    3290:	0000ec00 	andeq	lr, r0, r0, lsl #24
    3294:	0000f600 	andeq	pc, r0, r0, lsl #12
    3298:	50000100 	andpl	r0, r0, r0, lsl #2
    329c:	000000f6 	strdeq	r0, [r0], -r6
    32a0:	00000100 	andeq	r0, r0, r0, lsl #2
    32a4:	01f30004 	mvnseq	r0, r4
    32a8:	00009f50 	andeq	r9, r0, r0, asr pc
    32ac:	00000000 	andeq	r0, r0, r0
    32b0:	00ec0000 	rsceq	r0, ip, r0
    32b4:	00f00000 	rscseq	r0, r0, r0
    32b8:	00020000 	andeq	r0, r2, r0
    32bc:	00f09f30 	rscseq	r9, r0, r0, lsr pc
    32c0:	00f60000 	rscseq	r0, r6, r0
    32c4:	00010000 	andeq	r0, r1, r0
    32c8:	0000f653 	andeq	pc, r0, r3, asr r6	; <UNPREDICTABLE>
    32cc:	00010000 	andeq	r0, r1, r0
    32d0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    32dc:	00000100 	andeq	r0, r0, r0, lsl #2
    32e0:	0000010c 	andeq	r0, r0, ip, lsl #2
    32e4:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    32e8:	14000001 	strne	r0, [r0], #-1
    32ec:	04000001 	streq	r0, [r0], #-1
    32f0:	5001f300 	andpl	pc, r1, r0, lsl #6
    32f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    32f8:	00000000 	andeq	r0, r0, r0
    32fc:	00010000 	andeq	r0, r1, r0
    3300:	00010400 	andeq	r0, r1, r0, lsl #8
    3304:	30000200 	andcc	r0, r0, r0, lsl #4
    3308:	0001049f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    330c:	00010c00 	andeq	r0, r1, r0, lsl #24
    3310:	53000100 	movwpl	r0, #256	; 0x100
    3314:	0000010c 	andeq	r0, r0, ip, lsl #2
    3318:	00000114 	andeq	r0, r0, r4, lsl r1
    331c:	00500001 	subseq	r0, r0, r1
    3320:	00000000 	andeq	r0, r0, r0
    3324:	14000000 	strne	r0, [r0], #-0
    3328:	1c000001 	stcne	0, cr0, [r0], {1}
    332c:	01000001 	tsteq	r0, r1
    3330:	011c5000 	tsteq	ip, r0
    3334:	011e0000 	tsteq	lr, r0
    3338:	00040000 	andeq	r0, r4, r0
    333c:	9f5001f3 	svcls	0x005001f3
    3340:	0000011e 	andeq	r0, r0, lr, lsl r1
    3344:	00000122 	andeq	r0, r0, r2, lsr #2
    3348:	22500001 	subscs	r0, r0, #1
    334c:	2c000001 	stccs	0, cr0, [r0], {1}
    3350:	04000001 	streq	r0, [r0], #-1
    3354:	5001f300 	andpl	pc, r1, r0, lsl #6
    3358:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    335c:	00000000 	andeq	r0, r0, r0
    3360:	00013800 	andeq	r3, r1, r0, lsl #16
    3364:	00014200 	andeq	r4, r1, r0, lsl #4
    3368:	50000100 	andpl	r0, r0, r0, lsl #2
    336c:	00000142 	andeq	r0, r0, r2, asr #2
    3370:	0000014c 	andeq	r0, r0, ip, asr #2
    3374:	01f30004 	mvnseq	r0, r4
    3378:	00009f50 	andeq	r9, r0, r0, asr pc
    337c:	00000000 	andeq	r0, r0, r0
    3380:	01380000 	teqeq	r8, r0
    3384:	013c0000 	teqeq	ip, r0
    3388:	00020000 	andeq	r0, r2, r0
    338c:	013c9f30 	teqeq	ip, r0, lsr pc
    3390:	01420000 	mrseq	r0, (UNDEF: 66)
    3394:	00010000 	andeq	r0, r1, r0
    3398:	00014253 	andeq	r4, r1, r3, asr r2
    339c:	00014c00 	andeq	r4, r1, r0, lsl #24
    33a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    33ac:	00000178 	andeq	r0, r0, r8, ror r1
    33b0:	0000017e 	andeq	r0, r0, lr, ror r1
    33b4:	7e500001 	cdpvc	0, 5, cr0, cr0, cr1, {0}
    33b8:	88000001 	stmdahi	r0, {r0}
    33bc:	04000001 	streq	r0, [r0], #-1
    33c0:	5001f300 	andpl	pc, r1, r0, lsl #6
    33c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    33c8:	00000000 	andeq	r0, r0, r0
    33cc:	00019400 	andeq	r9, r1, r0, lsl #8
    33d0:	00019a00 	andeq	r9, r1, r0, lsl #20
    33d4:	30000200 	andcc	r0, r0, r0, lsl #4
    33d8:	00019a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
    33dc:	00019e00 	andeq	r9, r1, r0, lsl #28
    33e0:	73000500 	movwvc	r0, #1280	; 0x500
    33e4:	9f1a3c00 	svcls	0x001a3c00
    33e8:	0000019e 	muleq	r0, lr, r1
    33ec:	000001a8 	andeq	r0, r0, r8, lsr #3
    33f0:	aa530001 	bge	14c33fc <__Stack_Size+0x14c2ffc>
    33f4:	ac000001 	stcge	0, cr0, [r0], {1}
    33f8:	01000001 	tsteq	r0, r1
    33fc:	01cc5300 	biceq	r5, ip, r0, lsl #6
    3400:	01d20000 	bicseq	r0, r2, r0
    3404:	00080000 	andeq	r0, r8, r0
    3408:	f0080073 			; <UNDEFINED> instruction: 0xf0080073
    340c:	9f25341a 	svcls	0x0025341a
    3410:	000001dc 	ldrdeq	r0, [r0], -ip
    3414:	000001e0 	andeq	r0, r0, r0, ror #3
    3418:	00740009 	rsbseq	r0, r4, r9
    341c:	1a07000a 	bne	1c344c <__Stack_Size+0x1c304c>
    3420:	ea9f2538 	b	fe7cc908 <SCS_BASE+0x1e7be908>
    3424:	ee000001 	cdp	0, 0, cr0, cr0, cr1, {0}
    3428:	09000001 	stmdbeq	r0, {r0}
    342c:	0a007400 	beq	20434 <__Stack_Size+0x20034>
    3430:	3b1a3800 	blcc	691438 <__Stack_Size+0x691038>
    3434:	01f69f25 	mvnseq	r9, r5, lsr #30
    3438:	01fa0000 	mvnseq	r0, r0
    343c:	00090000 	andeq	r0, r9, r0
    3440:	000a0072 	andeq	r0, sl, r2, ror r0
    3444:	253e1ac0 	ldrcs	r1, [lr, #-2752]!	; 0xac0
    3448:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    344c:	00000000 	andeq	r0, r0, r0
    3450:	00019400 	andeq	r9, r1, r0, lsl #8
    3454:	0001ac00 	andeq	sl, r1, r0, lsl #24
    3458:	30000200 	andcc	r0, r0, r0, lsl #4
    345c:	0001ac9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    3460:	0001b200 	andeq	fp, r1, r0, lsl #4
    3464:	73000700 	movwvc	r0, #1792	; 0x700
    3468:	24414e00 	strbcs	r4, [r1], #-3584	; 0xe00
    346c:	01b89f1a 			; <UNDEFINED> instruction: 0x01b89f1a
    3470:	01c80000 	biceq	r0, r8, r0
    3474:	00010000 	andeq	r0, r1, r0
    3478:	00000053 	andeq	r0, r0, r3, asr r0
    347c:	00000000 	andeq	r0, r0, r0
    3480:	00019400 	andeq	r9, r1, r0, lsl #8
    3484:	0001b800 	andeq	fp, r1, r0, lsl #16
    3488:	30000200 	andcc	r0, r0, r0, lsl #4
    348c:	0001b89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    3490:	0001bc00 	andeq	fp, r1, r0, lsl #24
    3494:	71000700 	tstvc	r0, r0, lsl #14
    3498:	243c4000 	ldrtcs	r4, [ip], #-0
    349c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    34a0:	00000000 	andeq	r0, r0, r0
    34a4:	01940000 	orrseq	r0, r4, r0
    34a8:	01cc0000 	biceq	r0, ip, r0
    34ac:	00020000 	andeq	r0, r2, r0
    34b0:	01cc9f30 	biceq	r9, ip, r0, lsr pc
    34b4:	01d20000 	bicseq	r0, r2, r0
    34b8:	00130000 	andseq	r0, r3, r0
    34bc:	f0080073 			; <UNDEFINED> instruction: 0xf0080073
    34c0:	0325341a 			; <UNDEFINED> instruction: 0x0325341a
    34c4:	080049e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, lr}
    34c8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    34cc:	dc9f1aff 	vldmiale	pc, {s2-s256}
    34d0:	e0000001 	and	r0, r0, r1
    34d4:	14000001 	strne	r0, [r0], #-1
    34d8:	0a007400 	beq	204e0 <__Stack_Size+0x200e0>
    34dc:	381a0700 	ldmdacc	sl, {r8, r9, sl}
    34e0:	49e00325 	stmibmi	r0!, {r0, r2, r5, r8, r9}^
    34e4:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    34e8:	1aff0801 	bne	fffc54f4 <SCS_BASE+0x1ffb74f4>
    34ec:	0001ea9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
    34f0:	0001ee00 	andeq	lr, r1, r0, lsl #28
    34f4:	74001400 	strvc	r1, [r0], #-1024	; 0x400
    34f8:	38000a00 	stmdacc	r0, {r9, fp}
    34fc:	03253b1a 			; <UNDEFINED> instruction: 0x03253b1a
    3500:	080049e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, lr}
    3504:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3508:	f69f1aff 			; <UNDEFINED> instruction: 0xf69f1aff
    350c:	fa000001 	blx	3518 <__Stack_Size+0x3118>
    3510:	14000001 	strne	r0, [r0], #-1
    3514:	0a007200 	beq	1fd1c <__Stack_Size+0x1f91c>
    3518:	3e1ac000 	cdpcc	0, 1, cr12, cr10, cr0, {0}
    351c:	49f00325 	ldmibmi	r0!, {r0, r2, r5, r8, r9}^
    3520:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    3524:	1aff0801 	bne	fffc5530 <SCS_BASE+0x1ffb7530>
    3528:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    352c:	00000000 	andeq	r0, r0, r0
    3530:	00021800 	andeq	r1, r2, r0, lsl #16
    3534:	00022000 	andeq	r2, r2, r0
    3538:	50000100 	andpl	r0, r0, r0, lsl #2
    353c:	00000220 	andeq	r0, r0, r0, lsr #4
    3540:	00000222 	andeq	r0, r0, r2, lsr #4
    3544:	01f30004 	mvnseq	r0, r4
    3548:	02229f50 	eoreq	r9, r2, #80, 30	; 0x140
    354c:	02260000 	eoreq	r0, r6, #0
    3550:	00010000 	andeq	r0, r1, r0
    3554:	00022650 	andeq	r2, r2, r0, asr r6
    3558:	00023000 	andeq	r3, r2, r0
    355c:	f3000400 	vshl.u8	d0, d0, d0
    3560:	009f5001 	addseq	r5, pc, r1
    3564:	00000000 	andeq	r0, r0, r0
    3568:	30000000 	andcc	r0, r0, r0
    356c:	38000002 	stmdacc	r0, {r1}
    3570:	01000002 	tsteq	r0, r2
    3574:	02385000 	eorseq	r5, r8, #0
    3578:	023a0000 	eorseq	r0, sl, #0
    357c:	00040000 	andeq	r0, r4, r0
    3580:	9f5001f3 	svcls	0x005001f3
    3584:	0000023a 	andeq	r0, r0, sl, lsr r2
    3588:	0000023e 	andeq	r0, r0, lr, lsr r2
    358c:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    3590:	48000002 	stmdami	r0, {r1}
    3594:	04000002 	streq	r0, [r0], #-2
    3598:	5001f300 	andpl	pc, r1, r0, lsl #6
    359c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    35a0:	00000000 	andeq	r0, r0, r0
    35a4:	00024800 	andeq	r4, r2, r0, lsl #16
    35a8:	00025000 	andeq	r5, r2, r0
    35ac:	50000100 	andpl	r0, r0, r0, lsl #2
    35b0:	00000250 	andeq	r0, r0, r0, asr r2
    35b4:	00000252 	andeq	r0, r0, r2, asr r2
    35b8:	01f30004 	mvnseq	r0, r4
    35bc:	02529f50 	subseq	r9, r2, #80, 30	; 0x140
    35c0:	02560000 	subseq	r0, r6, #0
    35c4:	00010000 	andeq	r0, r1, r0
    35c8:	00025650 	andeq	r5, r2, r0, asr r6
    35cc:	00026000 	andeq	r6, r2, r0
    35d0:	f3000400 	vshl.u8	d0, d0, d0
    35d4:	009f5001 	addseq	r5, pc, r1
    35d8:	00000000 	andeq	r0, r0, r0
    35dc:	60000000 	andvs	r0, r0, r0
    35e0:	68000002 	stmdavs	r0, {r1}
    35e4:	01000002 	tsteq	r0, r2
    35e8:	02685000 	rsbeq	r5, r8, #0
    35ec:	026a0000 	rsbeq	r0, sl, #0
    35f0:	00040000 	andeq	r0, r4, r0
    35f4:	9f5001f3 	svcls	0x005001f3
    35f8:	0000026a 	andeq	r0, r0, sl, ror #4
    35fc:	0000026e 	andeq	r0, r0, lr, ror #4
    3600:	6e500001 	cdpvs	0, 5, cr0, cr0, cr1, {0}
    3604:	78000002 	stmdavc	r0, {r1}
    3608:	04000002 	streq	r0, [r0], #-2
    360c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3610:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3614:	00000000 	andeq	r0, r0, r0
    3618:	00027800 	andeq	r7, r2, r0, lsl #16
    361c:	00028000 	andeq	r8, r2, r0
    3620:	50000100 	andpl	r0, r0, r0, lsl #2
    3624:	00000280 	andeq	r0, r0, r0, lsl #5
    3628:	00000282 	andeq	r0, r0, r2, lsl #5
    362c:	01f30004 	mvnseq	r0, r4
    3630:	02829f50 	addeq	r9, r2, #80, 30	; 0x140
    3634:	02860000 	addeq	r0, r6, #0
    3638:	00010000 	andeq	r0, r1, r0
    363c:	00028650 	andeq	r8, r2, r0, asr r6
    3640:	00029000 	andeq	r9, r2, r0
    3644:	f3000400 	vshl.u8	d0, d0, d0
    3648:	009f5001 	addseq	r5, pc, r1
    364c:	00000000 	andeq	r0, r0, r0
    3650:	b4000000 	strlt	r0, [r0], #-0
    3654:	cc000002 	stcgt	0, cr0, [r0], {2}
    3658:	01000002 	tsteq	r0, r2
    365c:	02cc5000 	sbceq	r5, ip, #0
    3660:	02dc0000 	sbcseq	r0, ip, #0
    3664:	00040000 	andeq	r0, r4, r0
    3668:	9f5001f3 	svcls	0x005001f3
	...
    3674:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    3678:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    367c:	9f300002 	svcls	0x00300002
    3680:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    3684:	000002c8 	andeq	r0, r0, r8, asr #5
    3688:	00720006 	rsbseq	r0, r2, r6
    368c:	9f1aff08 	svcls	0x001aff08
    3690:	000002c8 	andeq	r0, r0, r8, asr #5
    3694:	000002cc 	andeq	r0, r0, ip, asr #5
    3698:	00700008 	rsbseq	r0, r0, r8
    369c:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    36a0:	02cc9f1a 	sbceq	r9, ip, #26, 30	; 0x68
    36a4:	02dc0000 	sbcseq	r0, ip, #0
    36a8:	00090000 	andeq	r0, r9, r0
    36ac:	4f5001f3 	svcmi	0x005001f3
    36b0:	1aff081a 	bne	fffc5720 <SCS_BASE+0x1ffb7720>
    36b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    36b8:	00000000 	andeq	r0, r0, r0
    36bc:	0002b400 	andeq	fp, r2, r0, lsl #8
    36c0:	0002be00 	andeq	fp, r2, r0, lsl #28
    36c4:	30000200 	andcc	r0, r0, r0, lsl #4
    36c8:	0002be9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    36cc:	0002c000 	andeq	ip, r2, r0
    36d0:	53000100 	movwpl	r0, #256	; 0x100
    36d4:	000002c0 	andeq	r0, r0, r0, asr #5
    36d8:	000002c6 	andeq	r0, r0, r6, asr #5
    36dc:	9f300002 	svcls	0x00300002
    36e0:	000002c6 	andeq	r0, r0, r6, asr #5
    36e4:	000002dc 	ldrdeq	r0, [r0], -ip
    36e8:	00530001 	subseq	r0, r3, r1
    36ec:	00000000 	andeq	r0, r0, r0
    36f0:	b4000000 	strlt	r0, [r0], #-0
    36f4:	c8000002 	stmdagt	r0, {r1}
    36f8:	02000002 	andeq	r0, r0, #2
    36fc:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
    3700:	cc000002 	stcgt	0, cr0, [r0], {2}
    3704:	0d000002 	stceq	0, cr0, [r0, #-8]
    3708:	70007300 	andvc	r7, r0, r0, lsl #6
    370c:	081a4f00 	ldmdaeq	sl, {r8, r9, sl, fp, lr}
    3710:	31251aff 	strdcc	r1, [r5, -pc]!
    3714:	02cc9f1a 	sbceq	r9, ip, #26, 30	; 0x68
    3718:	02dc0000 	sbcseq	r0, ip, #0
    371c:	000e0000 	andeq	r0, lr, r0
    3720:	01f30073 	mvnseq	r0, r3, ror r0
    3724:	081a4f50 	ldmdaeq	sl, {r4, r6, r8, r9, sl, fp, lr}
    3728:	31251aff 	strdcc	r1, [r5, -pc]!
    372c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3730:	00000000 	andeq	r0, r0, r0
    3734:	02e20000 	rsceq	r0, r2, #0
    3738:	02fe0000 	rscseq	r0, lr, #0
    373c:	00020000 	andeq	r0, r2, r0
    3740:	02fe9f30 	rscseq	r9, lr, #48, 30	; 0xc0
    3744:	03000000 	movweq	r0, #0
    3748:	00070000 	andeq	r0, r7, r0
    374c:	24480070 	strbcs	r0, [r8], #-112	; 0x70
    3750:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    3754:	00000000 	andeq	r0, r0, r0
    3758:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    375c:	fa000002 	blx	376c <__Stack_Size+0x336c>
    3760:	01000002 	tsteq	r0, r2
    3764:	00005000 	andeq	r5, r0, r0
    3768:	00000000 	andeq	r0, r0, r0
    376c:	031c0000 	tsteq	ip, #0
    3770:	03260000 			; <UNDEFINED> instruction: 0x03260000
    3774:	00010000 	andeq	r0, r1, r0
    3778:	00032650 	andeq	r2, r3, r0, asr r6
    377c:	00033000 	andeq	r3, r3, r0
    3780:	f3000400 	vshl.u8	d0, d0, d0
    3784:	009f5001 	addseq	r5, pc, r1
    3788:	00000000 	andeq	r0, r0, r0
    378c:	1c000000 	stcne	0, cr0, [r0], {-0}
    3790:	20000003 	andcs	r0, r0, r3
    3794:	02000003 	andeq	r0, r0, #3
    3798:	209f3000 	addscs	r3, pc, r0
    379c:	26000003 	strcs	r0, [r0], -r3
    37a0:	0b000003 	bleq	37b4 <__Stack_Size+0x33b4>
    37a4:	08007000 	stmdaeq	r0, {ip, sp, lr}
    37a8:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    37ac:	9f2e301a 	svcls	0x002e301a
    37b0:	00000326 	andeq	r0, r0, r6, lsr #6
    37b4:	00000330 	andeq	r0, r0, r0, lsr r3
    37b8:	01f3000c 	mvnseq	r0, ip
    37bc:	1aff0850 	bne	fffc5904 <SCS_BASE+0x1ffb7904>
    37c0:	301a0073 	andscc	r0, sl, r3, ror r0
    37c4:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    37d0:	001c0000 	andseq	r0, ip, r0
    37d4:	00010000 	andeq	r0, r1, r0
    37d8:	00001c50 	andeq	r1, r0, r0, asr ip
    37dc:	00002800 	andeq	r2, r0, r0, lsl #16
    37e0:	f3000400 	vshl.u8	d0, d0, d0
    37e4:	289f5001 	ldmcs	pc, {r0, ip, lr}	; <UNPREDICTABLE>
    37e8:	2c000000 	stccs	0, cr0, [r0], {-0}
    37ec:	01000000 	mrseq	r0, (UNDEF: 0)
    37f0:	002c5000 	eoreq	r5, ip, r0
    37f4:	00400000 	subeq	r0, r0, r0
    37f8:	00040000 	andeq	r0, r4, r0
    37fc:	9f5001f3 	svcls	0x005001f3
    3800:	00000040 	andeq	r0, r0, r0, asr #32
    3804:	00000044 	andeq	r0, r0, r4, asr #32
    3808:	44500001 	ldrbmi	r0, [r0], #-1
    380c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    3810:	04000000 	streq	r0, [r0], #-0
    3814:	5001f300 	andpl	pc, r1, r0, lsl #6
    3818:	0000589f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    381c:	00006000 	andeq	r6, r0, r0
    3820:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    382c:	00000060 	andeq	r0, r0, r0, rrx
    3830:	00000062 	andeq	r0, r0, r2, rrx
    3834:	9f300002 	svcls	0x00300002
    3838:	00000062 	andeq	r0, r0, r2, rrx
    383c:	0000006a 	andeq	r0, r0, sl, rrx
    3840:	6a530001 	bvs	14c384c <__Stack_Size+0x14c344c>
    3844:	8a000000 	bhi	384c <__Stack_Size+0x344c>
    3848:	01000000 	mrseq	r0, (UNDEF: 0)
    384c:	008a5400 	addeq	r5, sl, r0, lsl #8
    3850:	008e0000 	addeq	r0, lr, r0
    3854:	00010000 	andeq	r0, r1, r0
    3858:	00008e53 	andeq	r8, r0, r3, asr lr
    385c:	00009800 	andeq	r9, r0, r0, lsl #16
    3860:	70000200 	andvc	r0, r0, r0, lsl #4
    3864:	00009800 	andeq	r9, r0, r0, lsl #16
    3868:	00009e00 	andeq	r9, r0, r0, lsl #28
    386c:	71004500 	tstvc	r0, r0, lsl #10
    3870:	0a029400 	beq	a8878 <__Stack_Size+0xa8478>
    3874:	711affff 			; <UNDEFINED> instruction: 0x711affff
    3878:	0a029402 	beq	a8888 <__Stack_Size+0xa8488>
    387c:	211affff 			; <UNDEFINED> instruction: 0x211affff
    3880:	02940471 	addseq	r0, r4, #1895825408	; 0x71000000
    3884:	1affff0a 	bne	34b4 <__Stack_Size+0x30b4>
    3888:	94067121 	strls	r7, [r6], #-289	; 0x121
    388c:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    3890:	0871211a 	ldmdaeq	r1!, {r1, r3, r4, r8, sp}^
    3894:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    3898:	71211aff 	strdvc	r1, [r1, -pc]!
    389c:	0a02940a 	beq	a88cc <__Stack_Size+0xa84cc>
    38a0:	211affff 			; <UNDEFINED> instruction: 0x211affff
    38a4:	02940c71 	addseq	r0, r4, #28928	; 0x7100
    38a8:	1affff0a 	bne	34d8 <__Stack_Size+0x30d8>
    38ac:	21007221 	tstcs	r0, r1, lsr #4
    38b0:	9f210074 	svcls	0x00210074
	...
    38bc:	0000009e 	muleq	r0, lr, r0
    38c0:	000000c8 	andeq	r0, r0, r8, asr #1
    38c4:	c8500001 	ldmdagt	r0, {r0}^
    38c8:	0a000000 	beq	38d0 <__Stack_Size+0x34d0>
    38cc:	01000001 	tsteq	r0, r1
    38d0:	010a5500 	tsteq	sl, r0, lsl #10
    38d4:	010c0000 	mrseq	r0, (UNDEF: 12)
    38d8:	00010000 	andeq	r0, r1, r0
    38dc:	00010c50 	andeq	r0, r1, r0, asr ip
    38e0:	00013e00 	andeq	r3, r1, r0, lsl #28
    38e4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    38f0:	0000009e 	muleq	r0, lr, r0
    38f4:	000000d3 	ldrdeq	r0, [r0], -r3
    38f8:	d3510001 	cmple	r1, #1
    38fc:	0a000000 	beq	3904 <__Stack_Size+0x3504>
    3900:	01000001 	tsteq	r0, r1
    3904:	010a5400 	tsteq	sl, r0, lsl #8
    3908:	010c0000 	mrseq	r0, (UNDEF: 12)
    390c:	00010000 	andeq	r0, r1, r0
    3910:	00010c51 	andeq	r0, r1, r1, asr ip
    3914:	00013e00 	andeq	r3, r1, r0, lsl #28
    3918:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3924:	0000009e 	muleq	r0, lr, r0
    3928:	000000c2 	andeq	r0, r0, r2, asr #1
    392c:	9f300002 	svcls	0x00300002
    3930:	000000c2 	andeq	r0, r0, r2, asr #1
    3934:	00000128 	andeq	r0, r0, r8, lsr #2
    3938:	38560001 	ldmdacc	r6, {r0}^
    393c:	3e000001 	cdpcc	0, 0, cr0, cr0, cr1, {0}
    3940:	01000001 	tsteq	r0, r1
    3944:	00005300 	andeq	r5, r0, r0, lsl #6
    3948:	00000000 	andeq	r0, r0, r0
    394c:	009e0000 	addseq	r0, lr, r0
    3950:	01060000 	mrseq	r0, (UNDEF: 6)
    3954:	00020000 	andeq	r0, r2, r0
    3958:	01069f32 	tsteq	r6, r2, lsr pc
    395c:	010a0000 	mrseq	r0, (UNDEF: 10)
    3960:	00010000 	andeq	r0, r1, r0
    3964:	00010a53 	andeq	r0, r1, r3, asr sl
    3968:	00010c00 	andeq	r0, r1, r0, lsl #24
    396c:	32000200 	andcc	r0, r0, #0, 4
    3970:	00010c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    3974:	00011a00 	andeq	r1, r1, r0, lsl #20
    3978:	53000100 	movwpl	r0, #256	; 0x100
	...
    3984:	0000009e 	muleq	r0, lr, r0
    3988:	000000fc 	strdeq	r0, [r0], -ip
    398c:	9f300002 	svcls	0x00300002
    3990:	000000fc 	strdeq	r0, [r0], -ip
    3994:	00000106 	andeq	r0, r0, r6, lsl #2
    3998:	00730005 	rsbseq	r0, r3, r5
    399c:	089f1a31 	ldmeq	pc, {r0, r4, r5, r9, fp, ip}	; <UNPREDICTABLE>
    39a0:	0a000001 	beq	39ac <__Stack_Size+0x35ac>
    39a4:	01000001 	tsteq	r0, r1
    39a8:	010a5200 	mrseq	r5, R10_fiq
    39ac:	010c0000 	mrseq	r0, (UNDEF: 12)
    39b0:	00020000 	andeq	r0, r2, r0
    39b4:	010c9f30 	tsteq	ip, r0, lsr pc
    39b8:	01160000 	tsteq	r6, r0
    39bc:	00010000 	andeq	r0, r1, r0
    39c0:	00011852 	andeq	r1, r1, r2, asr r8
    39c4:	00011c00 	andeq	r1, r1, r0, lsl #24
    39c8:	52000100 	andpl	r0, r0, #0, 2
	...
    39d4:	0000009e 	muleq	r0, lr, r0
    39d8:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    39dc:	9f310002 	svcls	0x00310002
    39e0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    39e4:	0000010a 	andeq	r0, r0, sl, lsl #2
    39e8:	0a570001 	beq	15c39f4 <__Stack_Size+0x15c35f4>
    39ec:	0c000001 	stceq	0, cr0, [r0], {1}
    39f0:	02000001 	andeq	r0, r0, #1
    39f4:	009f3100 	addseq	r3, pc, r0, lsl #2
    39f8:	00000000 	andeq	r0, r0, r0
    39fc:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    3a00:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    3a04:	02000000 	andeq	r0, r0, #0
    3a08:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
    3a0c:	06000000 	streq	r0, [r0], -r0
    3a10:	01000001 	tsteq	r0, r1
    3a14:	010a5300 	mrseq	r5, (UNDEF: 58)
    3a18:	010c0000 	mrseq	r0, (UNDEF: 12)
    3a1c:	00020000 	andeq	r0, r2, r0
    3a20:	00009f30 	andeq	r9, r0, r0, lsr pc
    3a24:	00000000 	andeq	r0, r0, r0
    3a28:	01980000 	orrseq	r0, r8, r0
    3a2c:	019a0000 	orrseq	r0, sl, r0
    3a30:	00010000 	andeq	r0, r1, r0
    3a34:	00019a51 	andeq	r9, r1, r1, asr sl
    3a38:	0001b600 	andeq	fp, r1, r0, lsl #12
    3a3c:	f3000400 	vshl.u8	d0, d0, d0
    3a40:	009f5101 	addseq	r5, pc, r1, lsl #2
    3a44:	00000000 	andeq	r0, r0, r0
    3a48:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    3a4c:	a4000001 	strge	r0, [r0], #-1
    3a50:	01000001 	tsteq	r0, r1
    3a54:	01a45200 			; <UNDEFINED> instruction: 0x01a45200
    3a58:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
    3a5c:	00040000 	andeq	r0, r4, r0
    3a60:	9f5201f3 	svcls	0x005201f3
    3a64:	000001aa 	andeq	r0, r0, sl, lsr #3
    3a68:	000001ac 	andeq	r0, r0, ip, lsr #3
    3a6c:	ac520001 	mrrcge	0, 0, r0, r2, cr1
    3a70:	b6000001 	strlt	r0, [r0], -r1
    3a74:	04000001 	streq	r0, [r0], #-1
    3a78:	5201f300 	andpl	pc, r1, #0, 6
    3a7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3a80:	00000000 	andeq	r0, r0, r0
    3a84:	00019800 	andeq	r9, r1, r0, lsl #16
    3a88:	00019a00 	andeq	r9, r1, r0, lsl #20
    3a8c:	71000800 	tstvc	r0, r0, lsl #16
    3a90:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    3a94:	9a9f1aff 	bls	fe7ca698 <SCS_BASE+0x1e7bc698>
    3a98:	b6000001 	strlt	r0, [r0], -r1
    3a9c:	09000001 	stmdbeq	r0, {r0}
    3aa0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3aa4:	ff082534 			; <UNDEFINED> instruction: 0xff082534
    3aa8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3aac:	00000000 	andeq	r0, r0, r0
    3ab0:	01980000 	orrseq	r0, r8, r0
    3ab4:	01a00000 	moveq	r0, r0
    3ab8:	00020000 	andeq	r0, r2, r0
    3abc:	01a09f30 	lsreq	r9, r0, pc
    3ac0:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    3ac4:	00010000 	andeq	r0, r1, r0
    3ac8:	0001a853 	andeq	sl, r1, r3, asr r8
    3acc:	0001aa00 	andeq	sl, r1, r0, lsl #20
    3ad0:	31000500 	tstcc	r0, r0, lsl #10
    3ad4:	9f240071 	svcls	0x00240071
    3ad8:	000001aa 	andeq	r0, r0, sl, lsr #3
    3adc:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    3ae0:	b2530001 	subslt	r0, r3, #1
    3ae4:	b6000001 	strlt	r0, [r0], -r1
    3ae8:	05000001 	streq	r0, [r0, #-1]
    3aec:	00713100 	rsbseq	r3, r1, r0, lsl #2
    3af0:	00009f24 	andeq	r9, r0, r4, lsr #30
    3af4:	00000000 	andeq	r0, r0, r0
    3af8:	01b60000 			; <UNDEFINED> instruction: 0x01b60000
    3afc:	01be0000 			; <UNDEFINED> instruction: 0x01be0000
    3b00:	00010000 	andeq	r0, r1, r0
    3b04:	0001be51 	andeq	fp, r1, r1, asr lr
    3b08:	0001c000 	andeq	ip, r1, r0
    3b0c:	f3000400 	vshl.u8	d0, d0, d0
    3b10:	c09f5101 	addsgt	r5, pc, r1, lsl #2
    3b14:	c4000001 	strgt	r0, [r0], #-1
    3b18:	01000001 	tsteq	r0, r1
    3b1c:	01c45100 	biceq	r5, r4, r0, lsl #2
    3b20:	01c80000 	biceq	r0, r8, r0
    3b24:	00040000 	andeq	r0, r4, r0
    3b28:	9f5101f3 	svcls	0x005101f3
	...
    3b34:	000001cc 	andeq	r0, r0, ip, asr #3
    3b38:	000001ce 	andeq	r0, r0, lr, asr #3
    3b3c:	ce500001 	cdpgt	0, 5, cr0, cr0, cr1, {0}
    3b40:	d2000001 	andle	r0, r0, #1
    3b44:	04000001 	streq	r0, [r0], #-1
    3b48:	5001f300 	andpl	pc, r1, r0, lsl #6
    3b4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b50:	00000000 	andeq	r0, r0, r0
    3b54:	00020800 	andeq	r0, r2, r0, lsl #16
    3b58:	00021a00 	andeq	r1, r2, r0, lsl #20
    3b5c:	51000100 	mrspl	r0, (UNDEF: 16)
    3b60:	0000021a 	andeq	r0, r0, sl, lsl r2
    3b64:	0000021e 	andeq	r0, r0, lr, lsl r2
    3b68:	01f30004 	mvnseq	r0, r4
    3b6c:	00009f51 	andeq	r9, r0, r1, asr pc
    3b70:	00000000 	andeq	r0, r0, r0
    3b74:	02420000 	subeq	r0, r2, #0
    3b78:	02480000 	subeq	r0, r8, #0
    3b7c:	00010000 	andeq	r0, r1, r0
    3b80:	00024850 	andeq	r4, r2, r0, asr r8
    3b84:	00024e00 	andeq	r4, r2, r0, lsl #28
    3b88:	f3000400 	vshl.u8	d0, d0, d0
    3b8c:	009f5001 	addseq	r5, pc, r1
    3b90:	00000000 	andeq	r0, r0, r0
    3b94:	42000000 	andmi	r0, r0, #0
    3b98:	4c000002 	stcmi	0, cr0, [r0], {2}
    3b9c:	02000002 	andeq	r0, r0, #2
    3ba0:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    3ba4:	4e000002 	cdpmi	0, 0, cr0, cr0, cr2, {0}
    3ba8:	01000002 	tsteq	r0, r2
    3bac:	00005000 	andeq	r5, r0, r0
    3bb0:	00000000 	andeq	r0, r0, r0
    3bb4:	024e0000 	subeq	r0, lr, #0
    3bb8:	02500000 	subseq	r0, r0, #0
    3bbc:	00010000 	andeq	r0, r1, r0
    3bc0:	00025050 	andeq	r5, r2, r0, asr r0
    3bc4:	00025400 	andeq	r5, r2, r0, lsl #8
    3bc8:	f3000400 	vshl.u8	d0, d0, d0
    3bcc:	009f5001 	addseq	r5, pc, r1
    3bd0:	00000000 	andeq	r0, r0, r0
    3bd4:	70000000 	andvc	r0, r0, r0
    3bd8:	78000002 	stmdavc	r0, {r1}
    3bdc:	01000002 	tsteq	r0, r2
    3be0:	02785000 	rsbseq	r5, r8, #0
    3be4:	027c0000 	rsbseq	r0, ip, #0
    3be8:	00040000 	andeq	r0, r4, r0
    3bec:	9f5001f3 	svcls	0x005001f3
	...
    3bf8:	00000270 	andeq	r0, r0, r0, ror r2
    3bfc:	00000272 	andeq	r0, r0, r2, ror r2
    3c00:	9f300002 	svcls	0x00300002
    3c04:	00000272 	andeq	r0, r0, r2, ror r2
    3c08:	0000027c 	andeq	r0, r0, ip, ror r2
    3c0c:	0071000a 	rsbseq	r0, r1, sl
    3c10:	401a0073 	andsmi	r0, sl, r3, ror r0
    3c14:	9f2e3024 	svcls	0x002e3024
	...
    3c20:	0000027c 	andeq	r0, r0, ip, ror r2
    3c24:	0000027e 	andeq	r0, r0, lr, ror r2
    3c28:	7e510001 	cdpvc	0, 5, cr0, cr1, cr1, {0}
    3c2c:	84000002 	strhi	r0, [r0], #-2
    3c30:	04000002 	streq	r0, [r0], #-2
    3c34:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3c38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c3c:	00000000 	andeq	r0, r0, r0
    3c40:	00028400 	andeq	r8, r2, r0, lsl #8
    3c44:	00029000 	andeq	r9, r2, r0
    3c48:	50000100 	andpl	r0, r0, r0, lsl #2
    3c4c:	00000290 	muleq	r0, r0, r2
    3c50:	000002aa 	andeq	r0, r0, sl, lsr #5
    3c54:	01f30004 	mvnseq	r0, r4
    3c58:	00009f50 	andeq	r9, r0, r0, asr pc
    3c5c:	00000000 	andeq	r0, r0, r0
    3c60:	02840000 	addeq	r0, r4, #0
    3c64:	029e0000 	addseq	r0, lr, #0
    3c68:	00010000 	andeq	r0, r1, r0
    3c6c:	00029e51 	andeq	r9, r2, r1, asr lr
    3c70:	0002aa00 	andeq	sl, r2, r0, lsl #20
    3c74:	f3000400 	vshl.u8	d0, d0, d0
    3c78:	009f5101 	addseq	r5, pc, r1, lsl #2
    3c7c:	00000000 	andeq	r0, r0, r0
    3c80:	84000000 	strhi	r0, [r0], #-0
    3c84:	a8000002 	stmdage	r0, {r1}
    3c88:	02000002 	andeq	r0, r0, #2
    3c8c:	a89f3000 	ldmge	pc, {ip, sp}	; <UNPREDICTABLE>
    3c90:	aa000002 	bge	3ca0 <__Stack_Size+0x38a0>
    3c94:	01000002 	tsteq	r0, r2
    3c98:	00005000 	andeq	r5, r0, r0
    3c9c:	00000000 	andeq	r0, r0, r0
    3ca0:	02840000 	addeq	r0, r4, #0
    3ca4:	029e0000 	addseq	r0, lr, #0
    3ca8:	000a0000 	andeq	r0, sl, r0
    3cac:	34007131 	strcc	r7, [r0], #-305	; 0x131
    3cb0:	1aff0825 	bne	fffc5d4c <SCS_BASE+0x1ffb7d4c>
    3cb4:	029e9f24 	addseq	r9, lr, #36, 30	; 0x90
    3cb8:	02aa0000 	adceq	r0, sl, #0
    3cbc:	000b0000 	andeq	r0, fp, r0
    3cc0:	5101f331 	tstpl	r1, r1, lsr r3	; <UNPREDICTABLE>
    3cc4:	ff082534 			; <UNDEFINED> instruction: 0xff082534
    3cc8:	009f241a 	addseq	r2, pc, sl, lsl r4	; <UNPREDICTABLE>
    3ccc:	00000000 	andeq	r0, r0, r0
    3cd0:	84000000 	strhi	r0, [r0], #-0
    3cd4:	9a000002 	bls	3ce4 <__Stack_Size+0x38e4>
    3cd8:	02000002 	andeq	r0, r0, #2
    3cdc:	9a9f3000 	bls	fe7cfce4 <SCS_BASE+0x1e7c1ce4>
    3ce0:	9e000002 	cdpls	0, 0, cr0, cr0, cr2, {0}
    3ce4:	0d000002 	stceq	0, cr0, [r0, #-8]
    3ce8:	00713100 	rsbseq	r3, r1, r0, lsl #2
    3cec:	ff082534 			; <UNDEFINED> instruction: 0xff082534
    3cf0:	0074241a 	rsbseq	r2, r4, sl, lsl r4
    3cf4:	029e9f1a 	addseq	r9, lr, #26, 30	; 0x68
    3cf8:	02aa0000 	adceq	r0, sl, #0
    3cfc:	000e0000 	andeq	r0, lr, r0
    3d00:	5101f331 	tstpl	r1, r1, lsr r3	; <UNPREDICTABLE>
    3d04:	ff082534 			; <UNDEFINED> instruction: 0xff082534
    3d08:	0074241a 	rsbseq	r2, r4, sl, lsl r4
    3d0c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3d10:	00000000 	andeq	r0, r0, r0
    3d14:	02aa0000 	adceq	r0, sl, #0
    3d18:	02ae0000 	adceq	r0, lr, #0
    3d1c:	00010000 	andeq	r0, r1, r0
    3d20:	0002ae51 	andeq	sl, r2, r1, asr lr
    3d24:	0002ba00 	andeq	fp, r2, r0, lsl #20
    3d28:	f3000400 	vshl.u8	d0, d0, d0
    3d2c:	009f5101 	addseq	r5, pc, r1, lsl #2
    3d30:	00000000 	andeq	r0, r0, r0
    3d34:	24000000 	strcs	r0, [r0], #-0
    3d38:	34000000 	strcc	r0, [r0], #-0
    3d3c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d40:	00345000 	eorseq	r5, r4, r0
    3d44:	003c0000 	eorseq	r0, ip, r0
    3d48:	00030000 	andeq	r0, r3, r0
    3d4c:	3c9f7e70 	ldccc	14, cr7, [pc], {112}	; 0x70
    3d50:	40000000 	andmi	r0, r0, r0
    3d54:	04000000 	streq	r0, [r0], #-0
    3d58:	5001f300 	andpl	pc, r1, r0, lsl #6
    3d5c:	0000409f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d60:	00004c00 	andeq	r4, r0, r0, lsl #24
    3d64:	70000300 	andvc	r0, r0, r0, lsl #6
    3d68:	00009f7e 	andeq	r9, r0, lr, ror pc
    3d6c:	00000000 	andeq	r0, r0, r0
    3d70:	00700000 	rsbseq	r0, r0, r0
    3d74:	00800000 	addeq	r0, r0, r0
    3d78:	00010000 	andeq	r0, r1, r0
    3d7c:	00008050 	andeq	r8, r0, r0, asr r0
    3d80:	00008c00 	andeq	r8, r0, r0, lsl #24
    3d84:	f3000400 	vshl.u8	d0, d0, d0
    3d88:	009f5001 	addseq	r5, pc, r1
    3d8c:	00000000 	andeq	r0, r0, r0
    3d90:	70000000 	andvc	r0, r0, r0
    3d94:	7a000000 	bvc	3d9c <__Stack_Size+0x399c>
    3d98:	02000000 	andeq	r0, r0, #0
    3d9c:	7a9f3000 	bvc	fe7cfda4 <SCS_BASE+0x1e7c1da4>
    3da0:	8c000000 	stchi	0, cr0, [r0], {-0}
    3da4:	01000000 	mrseq	r0, (UNDEF: 0)
    3da8:	00005300 	andeq	r5, r0, r0, lsl #6
    3dac:	00000000 	andeq	r0, r0, r0
    3db0:	00700000 	rsbseq	r0, r0, r0
    3db4:	00800000 	addeq	r0, r0, r0
    3db8:	00080000 	andeq	r0, r8, r0
    3dbc:	25330070 	ldrcs	r0, [r3, #-112]!	; 0x70
    3dc0:	9f1aff08 	svcls	0x001aff08
    3dc4:	00000080 	andeq	r0, r0, r0, lsl #1
    3dc8:	0000008c 	andeq	r0, r0, ip, lsl #1
    3dcc:	01f30009 	mvnseq	r0, r9
    3dd0:	08253350 	stmdaeq	r5!, {r4, r6, r8, r9, ip, sp}
    3dd4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    3dd8:	00000000 	andeq	r0, r0, r0
    3ddc:	70000000 	andvc	r0, r0, r0
    3de0:	7c000000 	stcvc	0, cr0, [r0], {-0}
    3de4:	02000000 	andeq	r0, r0, #0
    3de8:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
    3dec:	80000000 	andhi	r0, r0, r0
    3df0:	0b000000 	bleq	3df8 <__Stack_Size+0x39f8>
    3df4:	70007300 	andvc	r7, r0, r0, lsl #6
    3df8:	1aff0800 	bne	fffc5e00 <SCS_BASE+0x1ffb7e00>
    3dfc:	9f1a3125 	svcls	0x001a3125
    3e00:	00000080 	andeq	r0, r0, r0, lsl #1
    3e04:	0000008c 	andeq	r0, r0, ip, lsl #1
    3e08:	0073000c 	rsbseq	r0, r3, ip
    3e0c:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    3e10:	31251aff 	strdcc	r1, [r5, -pc]!
    3e14:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    3e20:	002c0000 	eoreq	r0, ip, r0
    3e24:	00010000 	andeq	r0, r1, r0
    3e28:	00002c51 	andeq	r2, r0, r1, asr ip
    3e2c:	00003200 	andeq	r3, r0, r0, lsl #4
    3e30:	f3000400 	vshl.u8	d0, d0, d0
    3e34:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3e40:	1c000000 	stcne	0, cr0, [r0], {-0}
    3e44:	01000000 	mrseq	r0, (UNDEF: 0)
    3e48:	001c5200 	andseq	r5, ip, r0, lsl #4
    3e4c:	00320000 	eorseq	r0, r2, r0
    3e50:	00040000 	andeq	r0, r4, r0
    3e54:	9f5201f3 	svcls	0x005201f3
	...
    3e64:	00000024 	andeq	r0, r0, r4, lsr #32
    3e68:	24530001 	ldrbcs	r0, [r3], #-1
    3e6c:	32000000 	andcc	r0, r0, #0
    3e70:	04000000 	streq	r0, [r0], #-0
    3e74:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    3e78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3e84:	00001400 	andeq	r1, r0, r0, lsl #8
    3e88:	30000200 	andcc	r0, r0, r0, lsl #4
    3e8c:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    3e90:	00001600 	andeq	r1, r0, r0, lsl #12
    3e94:	54000100 	strpl	r0, [r0], #-256	; 0x100
    3e98:	00000016 	andeq	r0, r0, r6, lsl r0
    3e9c:	0000001a 	andeq	r0, r0, sl, lsl r0
    3ea0:	00740007 	rsbseq	r0, r4, r7
    3ea4:	1aff0c0b 	bne	fffc6ed8 <SCS_BASE+0x1ffb8ed8>
    3ea8:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    3eac:	00003200 	andeq	r3, r0, r0, lsl #4
    3eb0:	52000100 	andpl	r0, r0, #0, 2
	...
    3ec0:	00000016 	andeq	r0, r0, r6, lsl r0
    3ec4:	9f300002 	svcls	0x00300002
    3ec8:	00000016 	andeq	r0, r0, r6, lsl r0
    3ecc:	00000020 	andeq	r0, r0, r0, lsr #32
    3ed0:	2c550001 	mrrccs	0, 0, r0, r5, cr1
    3ed4:	32000000 	andcc	r0, r0, #0
    3ed8:	01000000 	mrseq	r0, (UNDEF: 0)
    3edc:	00005100 	andeq	r5, r0, r0, lsl #2
    3ee0:	00000000 	andeq	r0, r0, r0
    3ee4:	00320000 	eorseq	r0, r2, r0
    3ee8:	00620000 	rsbeq	r0, r2, r0
    3eec:	00010000 	andeq	r0, r1, r0
    3ef0:	00006251 	andeq	r6, r0, r1, asr r2
    3ef4:	00006c00 	andeq	r6, r0, r0, lsl #24
    3ef8:	f3000400 	vshl.u8	d0, d0, d0
    3efc:	009f5101 	addseq	r5, pc, r1, lsl #2
    3f00:	00000000 	andeq	r0, r0, r0
    3f04:	32000000 	andcc	r0, r0, #0
    3f08:	5a000000 	bpl	3f10 <__Stack_Size+0x3b10>
    3f0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3f10:	005a5200 	subseq	r5, sl, r0, lsl #4
    3f14:	006c0000 	rsbeq	r0, ip, r0
    3f18:	00040000 	andeq	r0, r4, r0
    3f1c:	9f5201f3 	svcls	0x005201f3
	...
    3f28:	00000032 	andeq	r0, r0, r2, lsr r0
    3f2c:	0000005e 	andeq	r0, r0, lr, asr r0
    3f30:	5e530001 	cdppl	0, 5, cr0, cr3, cr1, {0}
    3f34:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3f38:	04000000 	streq	r0, [r0], #-0
    3f3c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    3f40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3f44:	00000000 	andeq	r0, r0, r0
    3f48:	00003200 	andeq	r3, r0, r0, lsl #4
    3f4c:	00004200 	andeq	r4, r0, r0, lsl #4
    3f50:	30000200 	andcc	r0, r0, r0, lsl #4
    3f54:	0000429f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    3f58:	00004800 	andeq	r4, r0, r0, lsl #16
    3f5c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    3f60:	00000064 	andeq	r0, r0, r4, rrx
    3f64:	0000006c 	andeq	r0, r0, ip, rrx
    3f68:	00530001 	subseq	r0, r3, r1
    3f6c:	00000000 	andeq	r0, r0, r0
    3f70:	32000000 	andcc	r0, r0, #0
    3f74:	4a000000 	bmi	3f7c <__Stack_Size+0x3b7c>
    3f78:	02000000 	andeq	r0, r0, #0
    3f7c:	4a9f3000 	bmi	fe7cff84 <SCS_BASE+0x1e7c1f84>
    3f80:	52000000 	andpl	r0, r0, #0
    3f84:	01000000 	mrseq	r0, (UNDEF: 0)
    3f88:	00665400 	rsbeq	r5, r6, r0, lsl #8
    3f8c:	006c0000 	rsbeq	r0, ip, r0
    3f90:	00010000 	andeq	r0, r1, r0
    3f94:	00000054 	andeq	r0, r0, r4, asr r0
    3f98:	00000000 	andeq	r0, r0, r0
    3f9c:	00003200 	andeq	r3, r0, r0, lsl #4
    3fa0:	00004a00 	andeq	r4, r0, r0, lsl #20
    3fa4:	30000200 	andcc	r0, r0, r0, lsl #4
    3fa8:	00004a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    3fac:	00006200 	andeq	r6, r0, r0, lsl #4
    3fb0:	71000500 	tstvc	r0, r0, lsl #10
    3fb4:	9f243400 	svcls	0x00243400
    3fb8:	00000062 	andeq	r0, r0, r2, rrx
    3fbc:	0000006c 	andeq	r0, r0, ip, rrx
    3fc0:	01f30006 	mvnseq	r0, r6
    3fc4:	9f243451 	svcls	0x00243451
	...
    3fd0:	0000006c 	andeq	r0, r0, ip, rrx
    3fd4:	0000008e 	andeq	r0, r0, lr, lsl #1
    3fd8:	8e500001 	cdphi	0, 5, cr0, cr0, cr1, {0}
    3fdc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    3fe0:	04000000 	streq	r0, [r0], #-0
    3fe4:	5001f300 	andpl	pc, r1, r0, lsl #6
    3fe8:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    3fec:	0000be00 	andeq	fp, r0, r0, lsl #28
    3ff0:	50000100 	andpl	r0, r0, r0, lsl #2
    3ff4:	000000be 	strheq	r0, [r0], -lr
    3ff8:	000000ca 	andeq	r0, r0, sl, asr #1
    3ffc:	01f30004 	mvnseq	r0, r4
    4000:	00ca9f50 	sbceq	r9, sl, r0, asr pc
    4004:	00cc0000 	sbceq	r0, ip, r0
    4008:	00010000 	andeq	r0, r1, r0
    400c:	0000cc50 	andeq	ip, r0, r0, asr ip
    4010:	0000de00 	andeq	sp, r0, r0, lsl #28
    4014:	f3000400 	vshl.u8	d0, d0, d0
    4018:	de9f5001 	cdple	0, 9, cr5, cr15, cr1, {0}
    401c:	e0000000 	and	r0, r0, r0
    4020:	01000000 	mrseq	r0, (UNDEF: 0)
    4024:	00e05000 	rsceq	r5, r0, r0
    4028:	00ea0000 	rsceq	r0, sl, r0
    402c:	00040000 	andeq	r0, r4, r0
    4030:	9f5001f3 	svcls	0x005001f3
    4034:	000000ea 	andeq	r0, r0, sl, ror #1
    4038:	000000ec 	andeq	r0, r0, ip, ror #1
    403c:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    4040:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    4044:	04000000 	streq	r0, [r0], #-0
    4048:	5001f300 	andpl	pc, r1, r0, lsl #6
    404c:	0000f69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    4050:	0000f800 	andeq	pc, r0, r0, lsl #16
    4054:	50000100 	andpl	r0, r0, r0, lsl #2
    4058:	000000f8 	strdeq	r0, [r0], -r8
    405c:	00000102 	andeq	r0, r0, r2, lsl #2
    4060:	01f30004 	mvnseq	r0, r4
    4064:	01029f50 	tsteq	r2, r0, asr pc
    4068:	01040000 	mrseq	r0, (UNDEF: 4)
    406c:	00010000 	andeq	r0, r1, r0
    4070:	00010450 	andeq	r0, r1, r0, asr r4
    4074:	00010e00 	andeq	r0, r1, r0, lsl #28
    4078:	f3000400 	vshl.u8	d0, d0, d0
    407c:	0e9f5001 	cdpeq	0, 9, cr5, cr15, cr1, {0}
    4080:	12000001 	andne	r0, r0, #1
    4084:	01000001 	tsteq	r0, r1
    4088:	01125000 	tsteq	r2, r0
    408c:	01260000 			; <UNDEFINED> instruction: 0x01260000
    4090:	00040000 	andeq	r0, r4, r0
    4094:	9f5001f3 	svcls	0x005001f3
    4098:	00000126 	andeq	r0, r0, r6, lsr #2
    409c:	00000134 	andeq	r0, r0, r4, lsr r1
    40a0:	00500001 	subseq	r0, r0, r1
    40a4:	00000000 	andeq	r0, r0, r0
    40a8:	70000000 	andvc	r0, r0, r0
    40ac:	aa000001 	bge	40b8 <__Stack_Size+0x3cb8>
    40b0:	02000001 	andeq	r0, r0, #1
    40b4:	aa9f3000 	bge	fe7d00bc <SCS_BASE+0x1e7c20bc>
    40b8:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
    40bc:	01000001 	tsteq	r0, r1
    40c0:	00005600 	andeq	r5, r0, r0, lsl #12
    40c4:	00000000 	andeq	r0, r0, r0
    40c8:	01700000 	cmneq	r0, r0
    40cc:	01800000 	orreq	r0, r0, r0
    40d0:	00020000 	andeq	r0, r2, r0
    40d4:	01809f30 	orreq	r9, r0, r0, lsr pc
    40d8:	01960000 	orrseq	r0, r6, r0
    40dc:	00010000 	andeq	r0, r1, r0
    40e0:	0001ac53 	andeq	sl, r1, r3, asr ip
    40e4:	0001e400 	andeq	lr, r1, r0, lsl #8
    40e8:	53000100 	movwpl	r0, #256	; 0x100
	...
    40f4:	00000170 	andeq	r0, r0, r0, ror r1
    40f8:	000001aa 	andeq	r0, r0, sl, lsr #3
    40fc:	9f300002 	svcls	0x00300002
    4100:	000001aa 	andeq	r0, r0, sl, lsr #3
    4104:	000001cc 	andeq	r0, r0, ip, asr #3
    4108:	cc540001 	mrrcgt	0, 0, r0, r4, cr1
    410c:	d6000001 	strle	r0, [r0], -r1
    4110:	08000001 	stmdaeq	r0, {r0}
    4114:	940c7100 	strls	r7, [ip], #-256	; 0x100
    4118:	21007502 	tstcs	r0, r2, lsl #10
    411c:	0001d69f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    4120:	0001de00 	andeq	sp, r1, r0, lsl #28
    4124:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    4130:	000001e4 	andeq	r0, r0, r4, ror #3
    4134:	0000021a 	andeq	r0, r0, sl, lsl r2
    4138:	9f300002 	svcls	0x00300002
    413c:	0000021a 	andeq	r0, r0, sl, lsl r2
    4140:	00000268 	andeq	r0, r0, r8, ror #4
    4144:	00540001 	subseq	r0, r4, r1
    4148:	00000000 	andeq	r0, r0, r0
    414c:	e4000000 	str	r0, [r0], #-0
    4150:	f4000001 	vst4.8	{d0-d3}, [r0], r1
    4154:	02000001 	andeq	r0, r0, #1
    4158:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    415c:	0a000001 	beq	4168 <__Stack_Size+0x3d68>
    4160:	01000002 	tsteq	r0, r2
    4164:	021a5300 	andseq	r5, sl, #0, 6
    4168:	021e0000 	andseq	r0, lr, #0
    416c:	00010000 	andeq	r0, r1, r0
    4170:	00022253 	andeq	r2, r2, r3, asr r2
    4174:	00023600 	andeq	r3, r2, r0, lsl #12
    4178:	53000100 	movwpl	r0, #256	; 0x100
    417c:	0000023a 	andeq	r0, r0, sl, lsr r2
    4180:	0000023e 	andeq	r0, r0, lr, lsr r2
    4184:	3e530001 	cdpcc	0, 5, cr0, cr3, cr1, {0}
    4188:	44000002 	strmi	r0, [r0], #-2
    418c:	01000002 	tsteq	r0, r2
    4190:	02445200 	subeq	r5, r4, #0, 4
    4194:	024a0000 	subeq	r0, sl, #0
    4198:	00010000 	andeq	r0, r1, r0
    419c:	00025453 	andeq	r5, r2, r3, asr r4
    41a0:	00026c00 	andeq	r6, r2, r0, lsl #24
    41a4:	53000100 	movwpl	r0, #256	; 0x100
	...
    41b0:	000001e4 	andeq	r0, r0, r4, ror #3
    41b4:	0000021a 	andeq	r0, r0, sl, lsl r2
    41b8:	9f300002 	svcls	0x00300002
    41bc:	0000021a 	andeq	r0, r0, sl, lsl r2
    41c0:	00000252 	andeq	r0, r0, r2, asr r2
    41c4:	54550001 	ldrbpl	r0, [r5], #-1
    41c8:	60000002 	andvs	r0, r0, r2
    41cc:	01000002 	tsteq	r0, r2
    41d0:	02605200 	rsbeq	r5, r0, #0, 4
    41d4:	02680000 	rsbeq	r0, r8, #0
    41d8:	00010000 	andeq	r0, r1, r0
    41dc:	00000055 	andeq	r0, r0, r5, asr r0
    41e0:	00000000 	andeq	r0, r0, r0
    41e4:	00026c00 	andeq	r6, r2, r0, lsl #24
    41e8:	00029e00 	andeq	r9, r2, r0, lsl #28
    41ec:	30000200 	andcc	r0, r0, r0, lsl #4
    41f0:	00029e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    41f4:	0002ec00 	andeq	lr, r2, r0, lsl #24
    41f8:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    4204:	0000026c 	andeq	r0, r0, ip, ror #4
    4208:	0000027c 	andeq	r0, r0, ip, ror r2
    420c:	9f300002 	svcls	0x00300002
    4210:	0000027c 	andeq	r0, r0, ip, ror r2
    4214:	0000028e 	andeq	r0, r0, lr, lsl #5
    4218:	9e530001 	cdpls	0, 5, cr0, cr3, cr1, {0}
    421c:	a2000002 	andge	r0, r0, #2
    4220:	01000002 	tsteq	r0, r2
    4224:	02a65300 	adceq	r5, r6, #0, 6
    4228:	02ba0000 	adcseq	r0, sl, #0
    422c:	00010000 	andeq	r0, r1, r0
    4230:	0002c253 	andeq	ip, r2, r3, asr r2
    4234:	0002c600 	andeq	ip, r2, r0, lsl #12
    4238:	53000100 	movwpl	r0, #256	; 0x100
    423c:	000002c6 	andeq	r0, r0, r6, asr #5
    4240:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4244:	d0520001 	subsle	r0, r2, r1
    4248:	dc000002 	stcle	0, cr0, [r0], {2}
    424c:	01000002 	tsteq	r0, r2
    4250:	02e25300 	rsceq	r5, r2, #0, 6
    4254:	02f00000 	rscseq	r0, r0, #0
    4258:	00010000 	andeq	r0, r1, r0
    425c:	00000053 	andeq	r0, r0, r3, asr r0
    4260:	00000000 	andeq	r0, r0, r0
    4264:	00026c00 	andeq	r6, r2, r0, lsl #24
    4268:	00029e00 	andeq	r9, r2, r0, lsl #28
    426c:	30000200 	andcc	r0, r0, r0, lsl #4
    4270:	00029e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    4274:	0002ce00 	andeq	ip, r2, r0, lsl #28
    4278:	54000100 	strpl	r0, [r0], #-256	; 0x100
    427c:	000002e2 	andeq	r0, r0, r2, ror #5
    4280:	000002e4 	andeq	r0, r0, r4, ror #5
    4284:	e4550001 	ldrb	r0, [r5], #-1
    4288:	ec000002 	stc	0, cr0, [r0], {2}
    428c:	01000002 	tsteq	r0, r2
    4290:	00005400 	andeq	r5, r0, r0, lsl #8
    4294:	00000000 	andeq	r0, r0, r0
    4298:	02f00000 	rscseq	r0, r0, #0
    429c:	03420000 	movteq	r0, #8192	; 0x2000
    42a0:	00010000 	andeq	r0, r1, r0
    42a4:	00034251 	andeq	r4, r3, r1, asr r2
    42a8:	00035800 	andeq	r5, r3, r0, lsl #16
    42ac:	f3000400 	vshl.u8	d0, d0, d0
    42b0:	009f5101 	addseq	r5, pc, r1, lsl #2
    42b4:	00000000 	andeq	r0, r0, r0
    42b8:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    42bc:	24000002 	strcs	r0, [r0], #-2
    42c0:	02000003 	andeq	r0, r0, #3
    42c4:	2c9f3000 	ldccs	0, cr3, [pc], {0}
    42c8:	58000003 	stmdapl	r0, {r0, r1}
    42cc:	01000003 	tsteq	r0, r3
    42d0:	00005200 	andeq	r5, r0, r0, lsl #4
    42d4:	00000000 	andeq	r0, r0, r0
    42d8:	02f00000 	rscseq	r0, r0, #0
    42dc:	03000000 	movweq	r0, #0
    42e0:	00020000 	andeq	r0, r2, r0
    42e4:	03009f30 	movweq	r9, #3888	; 0xf30
    42e8:	03120000 	tsteq	r2, #0
    42ec:	00010000 	andeq	r0, r1, r0
    42f0:	00033453 	andeq	r3, r3, r3, asr r4
    42f4:	00035800 	andeq	r5, r3, r0, lsl #16
    42f8:	53000100 	movwpl	r0, #256	; 0x100
	...
    4304:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4308:	00000324 	andeq	r0, r0, r4, lsr #6
    430c:	9f300002 	svcls	0x00300002
    4310:	00000324 	andeq	r0, r0, r4, lsr #6
    4314:	0000034a 	andeq	r0, r0, sl, asr #6
    4318:	4c540001 	mrrcmi	0, 0, r0, r4, cr1
    431c:	54000003 	strpl	r0, [r0], #-3
    4320:	01000003 	tsteq	r0, r3
    4324:	00005400 	andeq	r5, r0, r0, lsl #8
    4328:	00000000 	andeq	r0, r0, r0
    432c:	03f60000 	mvnseq	r0, #0
    4330:	03fe0000 	mvnseq	r0, #0
    4334:	00010000 	andeq	r0, r1, r0
    4338:	0003fe51 	andeq	pc, r3, r1, asr lr	; <UNPREDICTABLE>
    433c:	00040000 	andeq	r0, r4, r0
    4340:	f3000400 	vshl.u8	d0, d0, d0
    4344:	009f5101 	addseq	r5, pc, r1, lsl #2
    4348:	04000004 	streq	r0, [r0], #-4
    434c:	01000004 	tsteq	r0, r4
    4350:	04045100 	streq	r5, [r4], #-256	; 0x100
    4354:	04080000 	streq	r0, [r8], #-0
    4358:	00040000 	andeq	r0, r4, r0
    435c:	9f5101f3 	svcls	0x005101f3
	...
    4368:	0000040c 	andeq	r0, r0, ip, lsl #8
    436c:	0000040e 	andeq	r0, r0, lr, lsl #8
    4370:	0e520001 	cdpeq	0, 5, cr0, cr2, cr1, {0}
    4374:	14000004 	strne	r0, [r0], #-4
    4378:	04000004 	streq	r0, [r0], #-4
    437c:	5201f300 	andpl	pc, r1, #0, 6
    4380:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4384:	00000000 	andeq	r0, r0, r0
    4388:	00041400 	andeq	r1, r4, r0, lsl #8
    438c:	00041c00 	andeq	r1, r4, r0, lsl #24
    4390:	51000100 	mrspl	r0, (UNDEF: 16)
    4394:	0000041c 	andeq	r0, r0, ip, lsl r4
    4398:	0000041e 	andeq	r0, r0, lr, lsl r4
    439c:	01f30004 	mvnseq	r0, r4
    43a0:	041e9f51 	ldreq	r9, [lr], #-3921	; 0xf51
    43a4:	04220000 	strteq	r0, [r2], #-0
    43a8:	00010000 	andeq	r0, r1, r0
    43ac:	00042251 	andeq	r2, r4, r1, asr r2
    43b0:	00042600 	andeq	r2, r4, r0, lsl #12
    43b4:	f3000400 	vshl.u8	d0, d0, d0
    43b8:	009f5101 	addseq	r5, pc, r1, lsl #2
    43bc:	00000000 	andeq	r0, r0, r0
    43c0:	34000000 	strcc	r0, [r0], #-0
    43c4:	40000004 	andmi	r0, r0, r4
    43c8:	01000004 	tsteq	r0, r4
    43cc:	04405100 	strbeq	r5, [r0], #-256	; 0x100
    43d0:	044e0000 	strbeq	r0, [lr], #-0
    43d4:	00040000 	andeq	r0, r4, r0
    43d8:	9f5101f3 	svcls	0x005101f3
	...
    43e4:	00000434 	andeq	r0, r0, r4, lsr r4
    43e8:	00000436 	andeq	r0, r0, r6, lsr r4
    43ec:	9f300002 	svcls	0x00300002
    43f0:	00000436 	andeq	r0, r0, r6, lsr r4
    43f4:	0000043a 	andeq	r0, r0, sl, lsr r4
    43f8:	3e530001 	cdpcc	0, 5, cr0, cr3, cr1, {0}
    43fc:	40000004 	andmi	r0, r0, r4
    4400:	01000004 	tsteq	r0, r4
    4404:	04405300 	strbeq	r5, [r0], #-768	; 0x300
    4408:	044e0000 	strbeq	r0, [lr], #-0
    440c:	00010000 	andeq	r0, r1, r0
    4410:	00000051 	andeq	r0, r0, r1, asr r0
    4414:	00000000 	andeq	r0, r0, r0
    4418:	00044e00 	andeq	r4, r4, r0, lsl #28
    441c:	00046100 	andeq	r6, r4, r0, lsl #2
    4420:	50000100 	andpl	r0, r0, r0, lsl #2
    4424:	00000461 	andeq	r0, r0, r1, ror #8
    4428:	00000464 	andeq	r0, r0, r4, ror #8
    442c:	64540001 	ldrbvs	r0, [r4], #-1
    4430:	67000004 	strvs	r0, [r0, -r4]
    4434:	01000004 	tsteq	r0, r4
    4438:	04675000 	strbteq	r5, [r7], #-0
    443c:	04820000 	streq	r0, [r2], #0
    4440:	00010000 	andeq	r0, r1, r0
    4444:	00000054 	andeq	r0, r0, r4, asr r0
    4448:	00000000 	andeq	r0, r0, r0
    444c:	00044e00 	andeq	r4, r4, r0, lsl #28
    4450:	00045600 	andeq	r5, r4, r0, lsl #12
    4454:	51000100 	mrspl	r0, (UNDEF: 16)
    4458:	00000456 	andeq	r0, r0, r6, asr r4
    445c:	00000482 	andeq	r0, r0, r2, lsl #9
    4460:	01f30004 	mvnseq	r0, r4
    4464:	00009f51 	andeq	r9, r0, r1, asr pc
    4468:	00000000 	andeq	r0, r0, r0
    446c:	044e0000 	strbeq	r0, [lr], #-0
    4470:	045c0000 	ldrbeq	r0, [ip], #-0
    4474:	00010000 	andeq	r0, r1, r0
    4478:	00045c52 	andeq	r5, r4, r2, asr ip
    447c:	00048200 	andeq	r8, r4, r0, lsl #4
    4480:	f3000400 	vshl.u8	d0, d0, d0
    4484:	009f5201 	addseq	r5, pc, r1, lsl #4
    4488:	00000000 	andeq	r0, r0, r0
    448c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    4490:	61000004 	tstvs	r0, r4
    4494:	01000004 	tsteq	r0, r4
    4498:	04615300 	strbteq	r5, [r1], #-768	; 0x300
    449c:	04640000 	strbteq	r0, [r4], #-0
    44a0:	00040000 	andeq	r0, r4, r0
    44a4:	9f5301f3 	svcls	0x005301f3
    44a8:	00000464 	andeq	r0, r0, r4, ror #8
    44ac:	00000467 	andeq	r0, r0, r7, ror #8
    44b0:	67530001 	ldrbvs	r0, [r3, -r1]
    44b4:	82000004 	andhi	r0, r0, #4
    44b8:	04000004 	streq	r0, [r0], #-4
    44bc:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    44c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44c4:	00000000 	andeq	r0, r0, r0
    44c8:	00046800 	andeq	r6, r4, r0, lsl #16
    44cc:	00046a00 	andeq	r6, r4, r0, lsl #20
    44d0:	30000200 	andcc	r0, r0, r0, lsl #4
    44d4:	00046a9f 	muleq	r4, pc, sl	; <UNPREDICTABLE>
    44d8:	00046e00 	andeq	r6, r4, r0, lsl #28
    44dc:	51000100 	mrspl	r0, (UNDEF: 16)
    44e0:	00000472 	andeq	r0, r0, r2, ror r4
    44e4:	00000482 	andeq	r0, r0, r2, lsl #9
    44e8:	00510001 	subseq	r0, r1, r1
    44ec:	00000000 	andeq	r0, r0, r0
    44f0:	82000000 	andhi	r0, r0, #0
    44f4:	92000004 	andls	r0, r0, #4
    44f8:	01000004 	tsteq	r0, r4
    44fc:	04925100 	ldreq	r5, [r2], #256	; 0x100
    4500:	04960000 	ldreq	r0, [r6], #0
    4504:	00040000 	andeq	r0, r4, r0
    4508:	9f5101f3 	svcls	0x005101f3
	...
    4514:	00000482 	andeq	r0, r0, r2, lsl #9
    4518:	0000048a 	andeq	r0, r0, sl, lsl #9
    451c:	8a530001 	bhi	14c4528 <__Stack_Size+0x14c4128>
    4520:	96000004 	strls	r0, [r0], -r4
    4524:	04000004 	streq	r0, [r0], #-4
    4528:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    452c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4530:	00000000 	andeq	r0, r0, r0
    4534:	00048200 	andeq	r8, r4, r0, lsl #4
    4538:	00048600 	andeq	r8, r4, r0, lsl #12
    453c:	30000200 	andcc	r0, r0, r0, lsl #4
    4540:	0004869f 	muleq	r4, pc, r6	; <UNPREDICTABLE>
    4544:	00048c00 	andeq	r8, r4, r0, lsl #24
    4548:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    454c:	1aff0800 	bne	fffc6554 <SCS_BASE+0x1ffb8554>
    4550:	0004929f 	muleq	r4, pc, r2	; <UNPREDICTABLE>
    4554:	00049600 	andeq	r9, r4, r0, lsl #12
    4558:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4564:	00000496 	muleq	r0, r6, r4
    4568:	0000049d 	muleq	r0, sp, r4
    456c:	9d500001 	ldclls	0, cr0, [r0, #-4]
    4570:	b0000004 	andlt	r0, r0, r4
    4574:	01000004 	tsteq	r0, r4
    4578:	00005400 	andeq	r5, r0, r0, lsl #8
    457c:	00000000 	andeq	r0, r0, r0
    4580:	04960000 	ldreq	r0, [r6], #0
    4584:	049d0000 	ldreq	r0, [sp], #0
    4588:	00010000 	andeq	r0, r1, r0
    458c:	00049d51 	andeq	r9, r4, r1, asr sp
    4590:	0004b000 	andeq	fp, r4, r0
    4594:	f3000400 	vshl.u8	d0, d0, d0
    4598:	009f5101 	addseq	r5, pc, r1, lsl #2
    459c:	00000000 	andeq	r0, r0, r0
    45a0:	96000000 	strls	r0, [r0], -r0
    45a4:	9d000004 	stcls	0, cr0, [r0, #-16]
    45a8:	01000004 	tsteq	r0, r4
    45ac:	049d5200 	ldreq	r5, [sp], #512	; 0x200
    45b0:	04b00000 	ldrteq	r0, [r0], #0
    45b4:	00040000 	andeq	r0, r4, r0
    45b8:	9f5201f3 	svcls	0x005201f3
	...
    45c4:	00000496 	muleq	r0, r6, r4
    45c8:	0000049d 	muleq	r0, sp, r4
    45cc:	9d530001 	ldclls	0, cr0, [r3, #-4]
    45d0:	b0000004 	andlt	r0, r0, r4
    45d4:	04000004 	streq	r0, [r0], #-4
    45d8:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    45dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    45e0:	00000000 	andeq	r0, r0, r0
    45e4:	00049600 	andeq	r9, r4, r0, lsl #12
    45e8:	0004a000 	andeq	sl, r4, r0
    45ec:	30000200 	andcc	r0, r0, r0, lsl #4
    45f0:	0004a09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    45f4:	0004a400 	andeq	sl, r4, r0, lsl #8
    45f8:	73000500 	movwvc	r0, #1280	; 0x500
    45fc:	9f213700 	svcls	0x00213700
    4600:	000004a8 	andeq	r0, r0, r8, lsr #9
    4604:	000004ac 	andeq	r0, r0, ip, lsr #9
    4608:	00730005 	rsbseq	r0, r3, r5
    460c:	ac9f2137 	ldfges	f2, [pc], {55}	; 0x37
    4610:	b0000004 	andlt	r0, r0, r4
    4614:	01000004 	tsteq	r0, r4
    4618:	00005300 	andeq	r5, r0, r0, lsl #6
    461c:	00000000 	andeq	r0, r0, r0
    4620:	04b00000 	ldrteq	r0, [r0], #0
    4624:	04b70000 	ldrteq	r0, [r7], #0
    4628:	00010000 	andeq	r0, r1, r0
    462c:	0004b750 	andeq	fp, r4, r0, asr r7
    4630:	0004c400 	andeq	ip, r4, r0, lsl #8
    4634:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    4640:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    4644:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    4648:	b7510001 	ldrblt	r0, [r1, -r1]
    464c:	c4000004 	strgt	r0, [r0], #-4
    4650:	04000004 	streq	r0, [r0], #-4
    4654:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4658:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    465c:	00000000 	andeq	r0, r0, r0
    4660:	0004b000 	andeq	fp, r4, r0
    4664:	0004b700 	andeq	fp, r4, r0, lsl #14
    4668:	52000100 	andpl	r0, r0, #0, 2
    466c:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    4670:	000004c4 	andeq	r0, r0, r4, asr #9
    4674:	01f30004 	mvnseq	r0, r4
    4678:	00009f52 	andeq	r9, r0, r2, asr pc
    467c:	00000000 	andeq	r0, r0, r0
    4680:	04b00000 	ldrteq	r0, [r0], #0
    4684:	04b70000 	ldrteq	r0, [r7], #0
    4688:	00010000 	andeq	r0, r1, r0
    468c:	0004b753 	andeq	fp, r4, r3, asr r7
    4690:	0004c400 	andeq	ip, r4, r0, lsl #8
    4694:	f3000400 	vshl.u8	d0, d0, d0
    4698:	009f5301 	addseq	r5, pc, r1, lsl #6
    469c:	00000000 	andeq	r0, r0, r0
    46a0:	ca000000 	bgt	46a8 <__Stack_Size+0x42a8>
    46a4:	d6000004 	strle	r0, [r0], -r4
    46a8:	01000004 	tsteq	r0, r4
    46ac:	04d65100 	ldrbeq	r5, [r6], #256	; 0x100
    46b0:	04da0000 	ldrbeq	r0, [sl], #0
    46b4:	00040000 	andeq	r0, r4, r0
    46b8:	9f5101f3 	svcls	0x005101f3
	...
    46c4:	000004ca 	andeq	r0, r0, sl, asr #9
    46c8:	000004cc 	andeq	r0, r0, ip, asr #9
    46cc:	9f300002 	svcls	0x00300002
    46d0:	000004cc 	andeq	r0, r0, ip, asr #9
    46d4:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    46d8:	d4530001 	ldrble	r0, [r3], #-1
    46dc:	d6000004 	strle	r0, [r0], -r4
    46e0:	01000004 	tsteq	r0, r4
    46e4:	04d65300 	ldrbeq	r5, [r6], #768	; 0x300
    46e8:	04da0000 	ldrbeq	r0, [sl], #0
    46ec:	00010000 	andeq	r0, r1, r0
    46f0:	00000051 	andeq	r0, r0, r1, asr r0
    46f4:	00000000 	andeq	r0, r0, r0
    46f8:	0004da00 	andeq	sp, r4, r0, lsl #20
    46fc:	0004e600 	andeq	lr, r4, r0, lsl #12
    4700:	51000100 	mrspl	r0, (UNDEF: 16)
    4704:	000004e6 	andeq	r0, r0, r6, ror #9
    4708:	000004ea 	andeq	r0, r0, sl, ror #9
    470c:	01f30004 	mvnseq	r0, r4
    4710:	00009f51 	andeq	r9, r0, r1, asr pc
    4714:	00000000 	andeq	r0, r0, r0
    4718:	04da0000 	ldrbeq	r0, [sl], #0
    471c:	04dc0000 	ldrbeq	r0, [ip], #0
    4720:	00020000 	andeq	r0, r2, r0
    4724:	04dc9f30 	ldrbeq	r9, [ip], #3888	; 0xf30
    4728:	04e00000 	strbteq	r0, [r0], #0
    472c:	00010000 	andeq	r0, r1, r0
    4730:	0004e453 	andeq	lr, r4, r3, asr r4
    4734:	0004e600 	andeq	lr, r4, r0, lsl #12
    4738:	53000100 	movwpl	r0, #256	; 0x100
    473c:	000004e6 	andeq	r0, r0, r6, ror #9
    4740:	000004ea 	andeq	r0, r0, sl, ror #9
    4744:	00510001 	subseq	r0, r1, r1
    4748:	00000000 	andeq	r0, r0, r0
    474c:	ea000000 	b	4754 <__Stack_Size+0x4354>
    4750:	18000004 	stmdane	r0, {r2}
    4754:	01000005 	tsteq	r0, r5
    4758:	05185100 	ldreq	r5, [r8, #-256]	; 0x100
    475c:	05260000 	streq	r0, [r6, #-0]!
    4760:	00040000 	andeq	r0, r4, r0
    4764:	9f5101f3 	svcls	0x005101f3
	...
    4770:	000004ea 	andeq	r0, r0, sl, ror #9
    4774:	00000508 	andeq	r0, r0, r8, lsl #10
    4778:	08520001 	ldmdaeq	r2, {r0}^
    477c:	26000005 	strcs	r0, [r0], -r5
    4780:	04000005 	streq	r0, [r0], #-5
    4784:	5201f300 	andpl	pc, r1, #0, 6
    4788:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    478c:	00000000 	andeq	r0, r0, r0
    4790:	0004ea00 	andeq	lr, r4, r0, lsl #20
    4794:	00051600 	andeq	r1, r5, r0, lsl #12
    4798:	53000100 	movwpl	r0, #256	; 0x100
    479c:	00000516 	andeq	r0, r0, r6, lsl r5
    47a0:	00000526 	andeq	r0, r0, r6, lsr #10
    47a4:	01f30004 	mvnseq	r0, r4
    47a8:	00009f53 	andeq	r9, r0, r3, asr pc
    47ac:	00000000 	andeq	r0, r0, r0
    47b0:	04ea0000 	strbteq	r0, [sl], #0
    47b4:	04ee0000 	strbteq	r0, [lr], #0
    47b8:	00020000 	andeq	r0, r2, r0
    47bc:	04ee9f30 	strbteq	r9, [lr], #3888	; 0xf30
    47c0:	05040000 	streq	r0, [r4, #-0]
    47c4:	00010000 	andeq	r0, r1, r0
    47c8:	00050e56 	andeq	r0, r5, r6, asr lr
    47cc:	00051800 	andeq	r1, r5, r0, lsl #16
    47d0:	56000100 	strpl	r0, [r0], -r0, lsl #2
    47d4:	00000518 	andeq	r0, r0, r8, lsl r5
    47d8:	00000526 	andeq	r0, r0, r6, lsr #10
    47dc:	00510001 	subseq	r0, r1, r1
    47e0:	00000000 	andeq	r0, r0, r0
    47e4:	ea000000 	b	47ec <__Stack_Size+0x43ec>
    47e8:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
    47ec:	02000004 	andeq	r0, r0, #4
    47f0:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
    47f4:	f6000004 			; <UNDEFINED> instruction: 0xf6000004
    47f8:	01000004 	tsteq	r0, r4
    47fc:	051c5400 	ldreq	r5, [ip, #-1024]	; 0x400
    4800:	05260000 	streq	r0, [r6, #-0]!
    4804:	00010000 	andeq	r0, r1, r0
    4808:	00000054 	andeq	r0, r0, r4, asr r0
    480c:	00000000 	andeq	r0, r0, r0
    4810:	0004ea00 	andeq	lr, r4, r0, lsl #20
    4814:	0004f800 	andeq	pc, r4, r0, lsl #16
    4818:	30000200 	andcc	r0, r0, r0, lsl #4
    481c:	0004f89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
    4820:	00050000 	andeq	r0, r5, r0
    4824:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    4828:	0000051e 	andeq	r0, r0, lr, lsl r5
    482c:	00000526 	andeq	r0, r0, r6, lsr #10
    4830:	00550001 	subseq	r0, r5, r1
    4834:	00000000 	andeq	r0, r0, r0
    4838:	26000000 	strcs	r0, [r0], -r0
    483c:	32000005 	andcc	r0, r0, #5
    4840:	01000005 	tsteq	r0, r5
    4844:	05325100 	ldreq	r5, [r2, #-256]!	; 0x100
    4848:	05360000 	ldreq	r0, [r6, #-0]!
    484c:	00040000 	andeq	r0, r4, r0
    4850:	9f5101f3 	svcls	0x005101f3
	...
    485c:	00000526 	andeq	r0, r0, r6, lsr #10
    4860:	00000528 	andeq	r0, r0, r8, lsr #10
    4864:	9f300002 	svcls	0x00300002
    4868:	00000528 	andeq	r0, r0, r8, lsr #10
    486c:	0000052c 	andeq	r0, r0, ip, lsr #10
    4870:	30530001 	subscc	r0, r3, r1
    4874:	32000005 	andcc	r0, r0, #5
    4878:	01000005 	tsteq	r0, r5
    487c:	05325300 	ldreq	r5, [r2, #-768]!	; 0x300
    4880:	05360000 	ldreq	r0, [r6, #-0]!
    4884:	00010000 	andeq	r0, r1, r0
    4888:	00000051 	andeq	r0, r0, r1, asr r0
    488c:	00000000 	andeq	r0, r0, r0
    4890:	00053600 	andeq	r3, r5, r0, lsl #12
    4894:	00054400 	andeq	r4, r5, r0, lsl #8
    4898:	51000100 	mrspl	r0, (UNDEF: 16)
    489c:	00000544 	andeq	r0, r0, r4, asr #10
    48a0:	0000054a 	andeq	r0, r0, sl, asr #10
    48a4:	01f30004 	mvnseq	r0, r4
    48a8:	00009f51 	andeq	r9, r0, r1, asr pc
    48ac:	00000000 	andeq	r0, r0, r0
    48b0:	05360000 	ldreq	r0, [r6, #-0]!
    48b4:	05380000 	ldreq	r0, [r8, #-0]!
    48b8:	00020000 	andeq	r0, r2, r0
    48bc:	05389f30 	ldreq	r9, [r8, #-3888]!	; 0xf30
    48c0:	053c0000 	ldreq	r0, [ip, #-0]!
    48c4:	00010000 	andeq	r0, r1, r0
    48c8:	00054053 	andeq	r4, r5, r3, asr r0
    48cc:	00054600 	andeq	r4, r5, r0, lsl #12
    48d0:	53000100 	movwpl	r0, #256	; 0x100
    48d4:	00000546 	andeq	r0, r0, r6, asr #10
    48d8:	0000054a 	andeq	r0, r0, sl, asr #10
    48dc:	00510001 	subseq	r0, r1, r1
    48e0:	00000000 	andeq	r0, r0, r0
    48e4:	4a000000 	bmi	48ec <__Stack_Size+0x44ec>
    48e8:	56000005 	strpl	r0, [r0], -r5
    48ec:	01000005 	tsteq	r0, r5
    48f0:	05565100 	ldrbeq	r5, [r6, #-256]	; 0x100
    48f4:	055a0000 	ldrbeq	r0, [sl, #-0]
    48f8:	00040000 	andeq	r0, r4, r0
    48fc:	9f5101f3 	svcls	0x005101f3
	...
    4908:	0000054a 	andeq	r0, r0, sl, asr #10
    490c:	0000054c 	andeq	r0, r0, ip, asr #10
    4910:	9f300002 	svcls	0x00300002
    4914:	0000054c 	andeq	r0, r0, ip, asr #10
    4918:	00000550 	andeq	r0, r0, r0, asr r5
    491c:	54530001 	ldrbpl	r0, [r3], #-1
    4920:	56000005 	strpl	r0, [r0], -r5
    4924:	01000005 	tsteq	r0, r5
    4928:	05565300 	ldrbeq	r5, [r6, #-768]	; 0x300
    492c:	055a0000 	ldrbeq	r0, [sl, #-0]
    4930:	00010000 	andeq	r0, r1, r0
    4934:	00000051 	andeq	r0, r0, r1, asr r0
    4938:	00000000 	andeq	r0, r0, r0
    493c:	00055a00 	andeq	r5, r5, r0, lsl #20
    4940:	00056800 	andeq	r6, r5, r0, lsl #16
    4944:	51000100 	mrspl	r0, (UNDEF: 16)
    4948:	00000568 	andeq	r0, r0, r8, ror #10
    494c:	0000056e 	andeq	r0, r0, lr, ror #10
    4950:	01f30004 	mvnseq	r0, r4
    4954:	00009f51 	andeq	r9, r0, r1, asr pc
    4958:	00000000 	andeq	r0, r0, r0
    495c:	055a0000 	ldrbeq	r0, [sl, #-0]
    4960:	055c0000 	ldrbeq	r0, [ip, #-0]
    4964:	00020000 	andeq	r0, r2, r0
    4968:	055c9f30 	ldrbeq	r9, [ip, #-3888]	; 0xf30
    496c:	05600000 	strbeq	r0, [r0, #-0]!
    4970:	00010000 	andeq	r0, r1, r0
    4974:	00056453 	andeq	r6, r5, r3, asr r4
    4978:	00056a00 	andeq	r6, r5, r0, lsl #20
    497c:	53000100 	movwpl	r0, #256	; 0x100
    4980:	0000056a 	andeq	r0, r0, sl, ror #10
    4984:	0000056e 	andeq	r0, r0, lr, ror #10
    4988:	00510001 	subseq	r0, r1, r1
    498c:	00000000 	andeq	r0, r0, r0
    4990:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    4994:	da000005 	ble	49b0 <__Stack_Size+0x45b0>
    4998:	01000005 	tsteq	r0, r5
    499c:	05da5100 	ldrbeq	r5, [sl, #256]	; 0x100
    49a0:	05de0000 	ldrbeq	r0, [lr]
    49a4:	00040000 	andeq	r0, r4, r0
    49a8:	9f5101f3 	svcls	0x005101f3
	...
    49b4:	000005ce 	andeq	r0, r0, lr, asr #11
    49b8:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    49bc:	9f300002 	svcls	0x00300002
    49c0:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    49c4:	000005d4 	ldrdeq	r0, [r0], -r4
    49c8:	d8530001 	ldmdale	r3, {r0}^
    49cc:	da000005 	ble	49e8 <__Stack_Size+0x45e8>
    49d0:	01000005 	tsteq	r0, r5
    49d4:	05da5300 	ldrbeq	r5, [sl, #768]	; 0x300
    49d8:	05de0000 	ldrbeq	r0, [lr]
    49dc:	00010000 	andeq	r0, r1, r0
    49e0:	00000051 	andeq	r0, r0, r1, asr r0
    49e4:	00000000 	andeq	r0, r0, r0
    49e8:	0005de00 	andeq	sp, r5, r0, lsl #28
    49ec:	0005ec00 	andeq	lr, r5, r0, lsl #24
    49f0:	51000100 	mrspl	r0, (UNDEF: 16)
    49f4:	000005ec 	andeq	r0, r0, ip, ror #11
    49f8:	000005f2 	strdeq	r0, [r0], -r2
    49fc:	01f30004 	mvnseq	r0, r4
    4a00:	00009f51 	andeq	r9, r0, r1, asr pc
    4a04:	00000000 	andeq	r0, r0, r0
    4a08:	05de0000 	ldrbeq	r0, [lr]
    4a0c:	05e00000 	strbeq	r0, [r0, #0]!
    4a10:	00020000 	andeq	r0, r2, r0
    4a14:	05e09f30 	strbeq	r9, [r0, #3888]!	; 0xf30
    4a18:	05e40000 	strbeq	r0, [r4, #0]!
    4a1c:	00010000 	andeq	r0, r1, r0
    4a20:	0005e853 	andeq	lr, r5, r3, asr r8
    4a24:	0005ee00 	andeq	lr, r5, r0, lsl #28
    4a28:	53000100 	movwpl	r0, #256	; 0x100
    4a2c:	000005ee 	andeq	r0, r0, lr, ror #11
    4a30:	000005f2 	strdeq	r0, [r0], -r2
    4a34:	00510001 	subseq	r0, r1, r1
    4a38:	00000000 	andeq	r0, r0, r0
    4a3c:	f2000000 	vhadd.s8	d0, d0, d0
    4a40:	fe000005 	cdp2	0, 0, cr0, cr0, cr5, {0}
    4a44:	01000005 	tsteq	r0, r5
    4a48:	05fe5100 	ldrbeq	r5, [lr, #256]!	; 0x100
    4a4c:	06020000 	streq	r0, [r2], -r0
    4a50:	00040000 	andeq	r0, r4, r0
    4a54:	9f5101f3 	svcls	0x005101f3
	...
    4a60:	000005f2 	strdeq	r0, [r0], -r2
    4a64:	000005f4 	strdeq	r0, [r0], -r4
    4a68:	9f300002 	svcls	0x00300002
    4a6c:	000005f4 	strdeq	r0, [r0], -r4
    4a70:	000005f8 	strdeq	r0, [r0], -r8
    4a74:	fc530001 	mrrc2	0, 0, r0, r3, cr1
    4a78:	fe000005 	cdp2	0, 0, cr0, cr0, cr5, {0}
    4a7c:	01000005 	tsteq	r0, r5
    4a80:	05fe5300 	ldrbeq	r5, [lr, #768]!	; 0x300
    4a84:	06020000 	streq	r0, [r2], -r0
    4a88:	00010000 	andeq	r0, r1, r0
    4a8c:	00000051 	andeq	r0, r0, r1, asr r0
    4a90:	00000000 	andeq	r0, r0, r0
    4a94:	00060200 	andeq	r0, r6, r0, lsl #4
    4a98:	00061000 	andeq	r1, r6, r0
    4a9c:	51000100 	mrspl	r0, (UNDEF: 16)
    4aa0:	00000610 	andeq	r0, r0, r0, lsl r6
    4aa4:	00000616 	andeq	r0, r0, r6, lsl r6
    4aa8:	01f30004 	mvnseq	r0, r4
    4aac:	00009f51 	andeq	r9, r0, r1, asr pc
    4ab0:	00000000 	andeq	r0, r0, r0
    4ab4:	06020000 	streq	r0, [r2], -r0
    4ab8:	06040000 	streq	r0, [r4], -r0
    4abc:	00020000 	andeq	r0, r2, r0
    4ac0:	06049f30 			; <UNDEFINED> instruction: 0x06049f30
    4ac4:	06080000 	streq	r0, [r8], -r0
    4ac8:	00010000 	andeq	r0, r1, r0
    4acc:	00060c53 	andeq	r0, r6, r3, asr ip
    4ad0:	00061200 	andeq	r1, r6, r0, lsl #4
    4ad4:	53000100 	movwpl	r0, #256	; 0x100
    4ad8:	00000612 	andeq	r0, r0, r2, lsl r6
    4adc:	00000616 	andeq	r0, r0, r6, lsl r6
    4ae0:	00510001 	subseq	r0, r1, r1
    4ae4:	00000000 	andeq	r0, r0, r0
    4ae8:	16000000 	strne	r0, [r0], -r0
    4aec:	22000006 	andcs	r0, r0, #6
    4af0:	01000006 	tsteq	r0, r6
    4af4:	06225100 	strteq	r5, [r2], -r0, lsl #2
    4af8:	06260000 	strteq	r0, [r6], -r0
    4afc:	00040000 	andeq	r0, r4, r0
    4b00:	9f5101f3 	svcls	0x005101f3
	...
    4b0c:	00000616 	andeq	r0, r0, r6, lsl r6
    4b10:	00000618 	andeq	r0, r0, r8, lsl r6
    4b14:	9f300002 	svcls	0x00300002
    4b18:	00000618 	andeq	r0, r0, r8, lsl r6
    4b1c:	0000061c 	andeq	r0, r0, ip, lsl r6
    4b20:	20530001 	subscs	r0, r3, r1
    4b24:	22000006 	andcs	r0, r0, #6
    4b28:	01000006 	tsteq	r0, r6
    4b2c:	06225300 	strteq	r5, [r2], -r0, lsl #6
    4b30:	06260000 	strteq	r0, [r6], -r0
    4b34:	00010000 	andeq	r0, r1, r0
    4b38:	00000051 	andeq	r0, r0, r1, asr r0
    4b3c:	00000000 	andeq	r0, r0, r0
    4b40:	00062600 	andeq	r2, r6, r0, lsl #12
    4b44:	00063400 	andeq	r3, r6, r0, lsl #8
    4b48:	51000100 	mrspl	r0, (UNDEF: 16)
    4b4c:	00000634 	andeq	r0, r0, r4, lsr r6
    4b50:	0000063a 	andeq	r0, r0, sl, lsr r6
    4b54:	01f30004 	mvnseq	r0, r4
    4b58:	00009f51 	andeq	r9, r0, r1, asr pc
    4b5c:	00000000 	andeq	r0, r0, r0
    4b60:	06260000 	strteq	r0, [r6], -r0
    4b64:	06280000 	strteq	r0, [r8], -r0
    4b68:	00020000 	andeq	r0, r2, r0
    4b6c:	06289f30 	qasxeq	r9, r8, r0
    4b70:	062c0000 	strteq	r0, [ip], -r0
    4b74:	00010000 	andeq	r0, r1, r0
    4b78:	00063053 	andeq	r3, r6, r3, asr r0
    4b7c:	00063600 	andeq	r3, r6, r0, lsl #12
    4b80:	53000100 	movwpl	r0, #256	; 0x100
    4b84:	00000636 	andeq	r0, r0, r6, lsr r6
    4b88:	0000063a 	andeq	r0, r0, sl, lsr r6
    4b8c:	00510001 	subseq	r0, r1, r1
    4b90:	00000000 	andeq	r0, r0, r0
    4b94:	3a000000 	bcc	4b9c <__Stack_Size+0x479c>
    4b98:	46000006 	strmi	r0, [r0], -r6
    4b9c:	01000006 	tsteq	r0, r6
    4ba0:	06465100 	strbeq	r5, [r6], -r0, lsl #2
    4ba4:	064a0000 	strbeq	r0, [sl], -r0
    4ba8:	00040000 	andeq	r0, r4, r0
    4bac:	9f5101f3 	svcls	0x005101f3
	...
    4bb8:	0000063a 	andeq	r0, r0, sl, lsr r6
    4bbc:	0000063c 	andeq	r0, r0, ip, lsr r6
    4bc0:	9f300002 	svcls	0x00300002
    4bc4:	0000063c 	andeq	r0, r0, ip, lsr r6
    4bc8:	00000640 	andeq	r0, r0, r0, asr #12
    4bcc:	44530001 	ldrbmi	r0, [r3], #-1
    4bd0:	46000006 	strmi	r0, [r0], -r6
    4bd4:	01000006 	tsteq	r0, r6
    4bd8:	06465300 	strbeq	r5, [r6], -r0, lsl #6
    4bdc:	064a0000 	strbeq	r0, [sl], -r0
    4be0:	00010000 	andeq	r0, r1, r0
    4be4:	00000051 	andeq	r0, r0, r1, asr r0
    4be8:	00000000 	andeq	r0, r0, r0
    4bec:	00064a00 	andeq	r4, r6, r0, lsl #20
    4bf0:	00065800 	andeq	r5, r6, r0, lsl #16
    4bf4:	51000100 	mrspl	r0, (UNDEF: 16)
    4bf8:	00000658 	andeq	r0, r0, r8, asr r6
    4bfc:	0000065e 	andeq	r0, r0, lr, asr r6
    4c00:	01f30004 	mvnseq	r0, r4
    4c04:	00009f51 	andeq	r9, r0, r1, asr pc
    4c08:	00000000 	andeq	r0, r0, r0
    4c0c:	064a0000 	strbeq	r0, [sl], -r0
    4c10:	064c0000 	strbeq	r0, [ip], -r0
    4c14:	00020000 	andeq	r0, r2, r0
    4c18:	064c9f30 			; <UNDEFINED> instruction: 0x064c9f30
    4c1c:	06500000 	ldrbeq	r0, [r0], -r0
    4c20:	00010000 	andeq	r0, r1, r0
    4c24:	00065453 	andeq	r5, r6, r3, asr r4
    4c28:	00065a00 	andeq	r5, r6, r0, lsl #20
    4c2c:	53000100 	movwpl	r0, #256	; 0x100
    4c30:	0000065a 	andeq	r0, r0, sl, asr r6
    4c34:	0000065e 	andeq	r0, r0, lr, asr r6
    4c38:	00510001 	subseq	r0, r1, r1
    4c3c:	00000000 	andeq	r0, r0, r0
    4c40:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    4c44:	6a000006 	bvs	4c64 <__Stack_Size+0x4864>
    4c48:	01000006 	tsteq	r0, r6
    4c4c:	066a5100 	strbteq	r5, [sl], -r0, lsl #2
    4c50:	066e0000 	strbteq	r0, [lr], -r0
    4c54:	00040000 	andeq	r0, r4, r0
    4c58:	9f5101f3 	svcls	0x005101f3
	...
    4c64:	0000065e 	andeq	r0, r0, lr, asr r6
    4c68:	00000660 	andeq	r0, r0, r0, ror #12
    4c6c:	9f300002 	svcls	0x00300002
    4c70:	00000660 	andeq	r0, r0, r0, ror #12
    4c74:	00000664 	andeq	r0, r0, r4, ror #12
    4c78:	68530001 	ldmdavs	r3, {r0}^
    4c7c:	6a000006 	bvs	4c9c <__Stack_Size+0x489c>
    4c80:	01000006 	tsteq	r0, r6
    4c84:	066a5300 	strbteq	r5, [sl], -r0, lsl #6
    4c88:	066e0000 	strbteq	r0, [lr], -r0
    4c8c:	00010000 	andeq	r0, r1, r0
    4c90:	00000051 	andeq	r0, r0, r1, asr r0
    4c94:	00000000 	andeq	r0, r0, r0
    4c98:	00066e00 	andeq	r6, r6, r0, lsl #28
    4c9c:	00067800 	andeq	r7, r6, r0, lsl #16
    4ca0:	51000100 	mrspl	r0, (UNDEF: 16)
    4ca4:	00000678 	andeq	r0, r0, r8, ror r6
    4ca8:	0000067e 	andeq	r0, r0, lr, ror r6
    4cac:	01f30004 	mvnseq	r0, r4
    4cb0:	00009f51 	andeq	r9, r0, r1, asr pc
    4cb4:	00000000 	andeq	r0, r0, r0
    4cb8:	066e0000 	strbteq	r0, [lr], -r0
    4cbc:	06700000 	ldrbteq	r0, [r0], -r0
    4cc0:	00020000 	andeq	r0, r2, r0
    4cc4:	06709f30 	uhasxeq	r9, r0, r0
    4cc8:	067a0000 	ldrbteq	r0, [sl], -r0
    4ccc:	00010000 	andeq	r0, r1, r0
    4cd0:	00067a53 	andeq	r7, r6, r3, asr sl
    4cd4:	00067e00 	andeq	r7, r6, r0, lsl #28
    4cd8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4ce4:	0000067e 	andeq	r0, r0, lr, ror r6
    4ce8:	0000068a 	andeq	r0, r0, sl, lsl #13
    4cec:	8a510001 	bhi	1444cf8 <__Stack_Size+0x14448f8>
    4cf0:	8e000006 	cdphi	0, 0, cr0, cr0, cr6, {0}
    4cf4:	04000006 	streq	r0, [r0], #-6
    4cf8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4cfc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d00:	00000000 	andeq	r0, r0, r0
    4d04:	00067e00 	andeq	r7, r6, r0, lsl #28
    4d08:	00068000 	andeq	r8, r6, r0
    4d0c:	30000200 	andcc	r0, r0, r0, lsl #4
    4d10:	0006809f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    4d14:	00068400 	andeq	r8, r6, r0, lsl #8
    4d18:	53000100 	movwpl	r0, #256	; 0x100
    4d1c:	00000688 	andeq	r0, r0, r8, lsl #13
    4d20:	0000068a 	andeq	r0, r0, sl, lsl #13
    4d24:	8a530001 	bhi	14c4d30 <__Stack_Size+0x14c4930>
    4d28:	8e000006 	cdphi	0, 0, cr0, cr0, cr6, {0}
    4d2c:	01000006 	tsteq	r0, r6
    4d30:	00005100 	andeq	r5, r0, r0, lsl #2
    4d34:	00000000 	andeq	r0, r0, r0
    4d38:	068e0000 	streq	r0, [lr], r0
    4d3c:	06980000 	ldreq	r0, [r8], r0
    4d40:	00010000 	andeq	r0, r1, r0
    4d44:	00069851 	andeq	r9, r6, r1, asr r8
    4d48:	00069e00 	andeq	r9, r6, r0, lsl #28
    4d4c:	f3000400 	vshl.u8	d0, d0, d0
    4d50:	009f5101 	addseq	r5, pc, r1, lsl #2
    4d54:	00000000 	andeq	r0, r0, r0
    4d58:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    4d5c:	90000006 	andls	r0, r0, r6
    4d60:	02000006 	andeq	r0, r0, #6
    4d64:	909f3000 	addsls	r3, pc, r0
    4d68:	9a000006 	bls	4d88 <__Stack_Size+0x4988>
    4d6c:	01000006 	tsteq	r0, r6
    4d70:	069a5300 	ldreq	r5, [sl], r0, lsl #6
    4d74:	069e0000 	ldreq	r0, [lr], r0
    4d78:	00010000 	andeq	r0, r1, r0
    4d7c:	00000051 	andeq	r0, r0, r1, asr r0
    4d80:	00000000 	andeq	r0, r0, r0
    4d84:	00069e00 	andeq	r9, r6, r0, lsl #28
    4d88:	0006aa00 	andeq	sl, r6, r0, lsl #20
    4d8c:	51000100 	mrspl	r0, (UNDEF: 16)
    4d90:	000006aa 	andeq	r0, r0, sl, lsr #13
    4d94:	000006ae 	andeq	r0, r0, lr, lsr #13
    4d98:	01f30004 	mvnseq	r0, r4
    4d9c:	00009f51 	andeq	r9, r0, r1, asr pc
    4da0:	00000000 	andeq	r0, r0, r0
    4da4:	069e0000 	ldreq	r0, [lr], r0
    4da8:	06a00000 	strteq	r0, [r0], r0
    4dac:	00020000 	andeq	r0, r2, r0
    4db0:	06a09f30 	ssat16eq	r9, #1, r0
    4db4:	06a40000 	strteq	r0, [r4], r0
    4db8:	00010000 	andeq	r0, r1, r0
    4dbc:	0006a853 	andeq	sl, r6, r3, asr r8
    4dc0:	0006aa00 	andeq	sl, r6, r0, lsl #20
    4dc4:	53000100 	movwpl	r0, #256	; 0x100
    4dc8:	000006aa 	andeq	r0, r0, sl, lsr #13
    4dcc:	000006ae 	andeq	r0, r0, lr, lsr #13
    4dd0:	00510001 	subseq	r0, r1, r1
    4dd4:	00000000 	andeq	r0, r0, r0
    4dd8:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    4ddc:	ba000006 	blt	4dfc <__Stack_Size+0x49fc>
    4de0:	01000006 	tsteq	r0, r6
    4de4:	06ba5100 	ldrteq	r5, [sl], r0, lsl #2
    4de8:	06be0000 	ldrteq	r0, [lr], r0
    4dec:	00040000 	andeq	r0, r4, r0
    4df0:	9f5101f3 	svcls	0x005101f3
	...
    4dfc:	000006ae 	andeq	r0, r0, lr, lsr #13
    4e00:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
    4e04:	9f300002 	svcls	0x00300002
    4e08:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
    4e0c:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    4e10:	b8530001 	ldmdalt	r3, {r0}^
    4e14:	ba000006 	blt	4e34 <__Stack_Size+0x4a34>
    4e18:	01000006 	tsteq	r0, r6
    4e1c:	06ba5300 	ldrteq	r5, [sl], r0, lsl #6
    4e20:	06be0000 	ldrteq	r0, [lr], r0
    4e24:	00010000 	andeq	r0, r1, r0
    4e28:	00000051 	andeq	r0, r0, r1, asr r0
    4e2c:	00000000 	andeq	r0, r0, r0
    4e30:	0006be00 	andeq	fp, r6, r0, lsl #28
    4e34:	0006cc00 	andeq	ip, r6, r0, lsl #24
    4e38:	51000100 	mrspl	r0, (UNDEF: 16)
    4e3c:	000006cc 	andeq	r0, r0, ip, asr #13
    4e40:	000006d2 	ldrdeq	r0, [r0], -r2
    4e44:	01f30004 	mvnseq	r0, r4
    4e48:	00009f51 	andeq	r9, r0, r1, asr pc
    4e4c:	00000000 	andeq	r0, r0, r0
    4e50:	06be0000 	ldrteq	r0, [lr], r0
    4e54:	06c00000 	strbeq	r0, [r0], r0
    4e58:	00020000 	andeq	r0, r2, r0
    4e5c:	06c09f30 			; <UNDEFINED> instruction: 0x06c09f30
    4e60:	06c40000 	strbeq	r0, [r4], r0
    4e64:	00010000 	andeq	r0, r1, r0
    4e68:	0006c853 	andeq	ip, r6, r3, asr r8
    4e6c:	0006ce00 	andeq	ip, r6, r0, lsl #28
    4e70:	53000100 	movwpl	r0, #256	; 0x100
    4e74:	000006ce 	andeq	r0, r0, lr, asr #13
    4e78:	000006d2 	ldrdeq	r0, [r0], -r2
    4e7c:	00510001 	subseq	r0, r1, r1
    4e80:	00000000 	andeq	r0, r0, r0
    4e84:	d2000000 	andle	r0, r0, #0
    4e88:	e0000006 	and	r0, r0, r6
    4e8c:	01000006 	tsteq	r0, r6
    4e90:	06e05100 	strbteq	r5, [r0], r0, lsl #2
    4e94:	06e60000 	strbteq	r0, [r6], r0
    4e98:	00040000 	andeq	r0, r4, r0
    4e9c:	9f5101f3 	svcls	0x005101f3
	...
    4ea8:	000006d2 	ldrdeq	r0, [r0], -r2
    4eac:	000006d4 	ldrdeq	r0, [r0], -r4
    4eb0:	9f300002 	svcls	0x00300002
    4eb4:	000006d4 	ldrdeq	r0, [r0], -r4
    4eb8:	000006d8 	ldrdeq	r0, [r0], -r8
    4ebc:	dc530001 	mrrcle	0, 0, r0, r3, cr1
    4ec0:	e2000006 	and	r0, r0, #6
    4ec4:	01000006 	tsteq	r0, r6
    4ec8:	06e25300 	strbteq	r5, [r2], r0, lsl #6
    4ecc:	06e60000 	strbteq	r0, [r6], r0
    4ed0:	00010000 	andeq	r0, r1, r0
    4ed4:	00000051 	andeq	r0, r0, r1, asr r0
    4ed8:	00000000 	andeq	r0, r0, r0
    4edc:	0006e600 	andeq	lr, r6, r0, lsl #12
    4ee0:	0006f400 	andeq	pc, r6, r0, lsl #8
    4ee4:	51000100 	mrspl	r0, (UNDEF: 16)
    4ee8:	000006f4 	strdeq	r0, [r0], -r4
    4eec:	000006fa 	strdeq	r0, [r0], -sl
    4ef0:	01f30004 	mvnseq	r0, r4
    4ef4:	00009f51 	andeq	r9, r0, r1, asr pc
    4ef8:	00000000 	andeq	r0, r0, r0
    4efc:	06e60000 	strbteq	r0, [r6], r0
    4f00:	06e80000 	strbteq	r0, [r8], r0
    4f04:	00020000 	andeq	r0, r2, r0
    4f08:	06e89f30 	usat16eq	r9, #8, r0
    4f0c:	06ec0000 	strbteq	r0, [ip], r0
    4f10:	00010000 	andeq	r0, r1, r0
    4f14:	0006f053 	andeq	pc, r6, r3, asr r0	; <UNPREDICTABLE>
    4f18:	0006f600 	andeq	pc, r6, r0, lsl #12
    4f1c:	53000100 	movwpl	r0, #256	; 0x100
    4f20:	000006f6 	strdeq	r0, [r0], -r6
    4f24:	000006fa 	strdeq	r0, [r0], -sl
    4f28:	00510001 	subseq	r0, r1, r1
    4f2c:	00000000 	andeq	r0, r0, r0
    4f30:	fa000000 	blx	4f38 <__Stack_Size+0x4b38>
    4f34:	08000006 	stmdaeq	r0, {r1, r2}
    4f38:	01000007 	tsteq	r0, r7
    4f3c:	07085100 	streq	r5, [r8, -r0, lsl #2]
    4f40:	070e0000 	streq	r0, [lr, -r0]
    4f44:	00040000 	andeq	r0, r4, r0
    4f48:	9f5101f3 	svcls	0x005101f3
	...
    4f54:	000006fa 	strdeq	r0, [r0], -sl
    4f58:	000006fc 	strdeq	r0, [r0], -ip
    4f5c:	9f300002 	svcls	0x00300002
    4f60:	000006fc 	strdeq	r0, [r0], -ip
    4f64:	00000700 	andeq	r0, r0, r0, lsl #14
    4f68:	04530001 	ldrbeq	r0, [r3], #-1
    4f6c:	0a000007 	beq	4f90 <__Stack_Size+0x4b90>
    4f70:	01000007 	tsteq	r0, r7
    4f74:	070a5300 	streq	r5, [sl, -r0, lsl #6]
    4f78:	070e0000 	streq	r0, [lr, -r0]
    4f7c:	00010000 	andeq	r0, r1, r0
    4f80:	00000051 	andeq	r0, r0, r1, asr r0
    4f84:	00000000 	andeq	r0, r0, r0
    4f88:	00070e00 	andeq	r0, r7, r0, lsl #28
    4f8c:	00071c00 	andeq	r1, r7, r0, lsl #24
    4f90:	51000100 	mrspl	r0, (UNDEF: 16)
    4f94:	0000071c 	andeq	r0, r0, ip, lsl r7
    4f98:	00000722 	andeq	r0, r0, r2, lsr #14
    4f9c:	01f30004 	mvnseq	r0, r4
    4fa0:	00009f51 	andeq	r9, r0, r1, asr pc
    4fa4:	00000000 	andeq	r0, r0, r0
    4fa8:	070e0000 	streq	r0, [lr, -r0]
    4fac:	07100000 	ldreq	r0, [r0, -r0]
    4fb0:	00020000 	andeq	r0, r2, r0
    4fb4:	07109f30 			; <UNDEFINED> instruction: 0x07109f30
    4fb8:	07140000 	ldreq	r0, [r4, -r0]
    4fbc:	00010000 	andeq	r0, r1, r0
    4fc0:	00071853 	andeq	r1, r7, r3, asr r8
    4fc4:	00071e00 	andeq	r1, r7, r0, lsl #28
    4fc8:	53000100 	movwpl	r0, #256	; 0x100
    4fcc:	0000071e 	andeq	r0, r0, lr, lsl r7
    4fd0:	00000722 	andeq	r0, r0, r2, lsr #14
    4fd4:	00510001 	subseq	r0, r1, r1
    4fd8:	00000000 	andeq	r0, r0, r0
    4fdc:	22000000 	andcs	r0, r0, #0
    4fe0:	36000007 	strcc	r0, [r0], -r7
    4fe4:	01000007 	tsteq	r0, r7
    4fe8:	07365200 	ldreq	r5, [r6, -r0, lsl #4]!
    4fec:	073e0000 	ldreq	r0, [lr, -r0]!
    4ff0:	00040000 	andeq	r0, r4, r0
    4ff4:	9f5201f3 	svcls	0x005201f3
	...
    5000:	0000073e 	andeq	r0, r0, lr, lsr r7
    5004:	00000752 	andeq	r0, r0, r2, asr r7
    5008:	52520001 	subspl	r0, r2, #1
    500c:	5a000007 	bpl	5030 <__Stack_Size+0x4c30>
    5010:	04000007 	streq	r0, [r0], #-7
    5014:	5201f300 	andpl	pc, r1, #0, 6
    5018:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    501c:	00000000 	andeq	r0, r0, r0
    5020:	00075a00 	andeq	r5, r7, r0, lsl #20
    5024:	00077000 	andeq	r7, r7, r0
    5028:	50000100 	andpl	r0, r0, r0, lsl #2
    502c:	00000770 	andeq	r0, r0, r0, ror r7
    5030:	0000079e 	muleq	r0, lr, r7
    5034:	68700003 	ldmdavs	r0!, {r0, r1}^
    5038:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    503c:	00000000 	andeq	r0, r0, r0
    5040:	00075a00 	andeq	r5, r7, r0, lsl #20
    5044:	00077800 	andeq	r7, r7, r0, lsl #16
    5048:	51000100 	mrspl	r0, (UNDEF: 16)
    504c:	00000778 	andeq	r0, r0, r8, ror r7
    5050:	00000782 	andeq	r0, r0, r2, lsl #15
    5054:	01f30004 	mvnseq	r0, r4
    5058:	07829f51 			; <UNDEFINED> instruction: 0x07829f51
    505c:	07880000 	streq	r0, [r8, r0]
    5060:	00010000 	andeq	r0, r1, r0
    5064:	00078851 	andeq	r8, r7, r1, asr r8
    5068:	00079e00 	andeq	r9, r7, r0, lsl #28
    506c:	f3000400 	vshl.u8	d0, d0, d0
    5070:	009f5101 	addseq	r5, pc, r1, lsl #2
    5074:	00000000 	andeq	r0, r0, r0
    5078:	5a000000 	bpl	5080 <__Stack_Size+0x4c80>
    507c:	90000007 	andls	r0, r0, r7
    5080:	01000007 	tsteq	r0, r7
    5084:	07905200 	ldreq	r5, [r0, r0, lsl #4]
    5088:	079e0000 	ldreq	r0, [lr, r0]
    508c:	00040000 	andeq	r0, r4, r0
    5090:	9f5201f3 	svcls	0x005201f3
	...
    509c:	000007e6 	andeq	r0, r0, r6, ror #15
    50a0:	000007f8 	strdeq	r0, [r0], -r8
    50a4:	f8510001 			; <UNDEFINED> instruction: 0xf8510001
    50a8:	fc000007 	stc2	0, cr0, [r0], {7}
    50ac:	04000007 	streq	r0, [r0], #-7
    50b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    50b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    50b8:	00000000 	andeq	r0, r0, r0
    50bc:	0007fc00 	andeq	pc, r7, r0, lsl #24
    50c0:	00080e00 	andeq	r0, r8, r0, lsl #28
    50c4:	51000100 	mrspl	r0, (UNDEF: 16)
    50c8:	0000080e 	andeq	r0, r0, lr, lsl #16
    50cc:	00000812 	andeq	r0, r0, r2, lsl r8
    50d0:	01f30004 	mvnseq	r0, r4
    50d4:	00009f51 	andeq	r9, r0, r1, asr pc
    50d8:	00000000 	andeq	r0, r0, r0
    50dc:	08120000 	ldmdaeq	r2, {}	; <UNPREDICTABLE>
    50e0:	08240000 	stmdaeq	r4!, {}	; <UNPREDICTABLE>
    50e4:	00010000 	andeq	r0, r1, r0
    50e8:	00082451 	andeq	r2, r8, r1, asr r4
    50ec:	00082800 	andeq	r2, r8, r0, lsl #16
    50f0:	f3000400 	vshl.u8	d0, d0, d0
    50f4:	009f5101 	addseq	r5, pc, r1, lsl #2
    50f8:	00000000 	andeq	r0, r0, r0
    50fc:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    5100:	3a000008 	bcc	5128 <__Stack_Size+0x4d28>
    5104:	01000008 	tsteq	r0, r8
    5108:	083a5100 	ldmdaeq	sl!, {r8, ip, lr}
    510c:	083e0000 	ldmdaeq	lr!, {}	; <UNPREDICTABLE>
    5110:	00040000 	andeq	r0, r4, r0
    5114:	9f5101f3 	svcls	0x005101f3
	...
    5120:	00000858 	andeq	r0, r0, r8, asr r8
    5124:	0000086a 	andeq	r0, r0, sl, ror #16
    5128:	6a510001 	bvs	1445134 <__Stack_Size+0x1444d34>
    512c:	6e000008 	cdpvs	0, 0, cr0, cr0, cr8, {0}
    5130:	04000008 	streq	r0, [r0], #-8
    5134:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5138:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    513c:	00000000 	andeq	r0, r0, r0
    5140:	00086e00 	andeq	r6, r8, r0, lsl #28
    5144:	00088200 	andeq	r8, r8, r0, lsl #4
    5148:	51000100 	mrspl	r0, (UNDEF: 16)
    514c:	00000882 	andeq	r0, r0, r2, lsl #17
    5150:	00000888 	andeq	r0, r0, r8, lsl #17
    5154:	01f30004 	mvnseq	r0, r4
    5158:	00009f51 	andeq	r9, r0, r1, asr pc
    515c:	00000000 	andeq	r0, r0, r0
    5160:	08880000 	stmeq	r8, {}	; <UNPREDICTABLE>
    5164:	08b10000 	ldmeq	r1!, {}	; <UNPREDICTABLE>
    5168:	00010000 	andeq	r0, r1, r0
    516c:	0008b150 	andeq	fp, r8, r0, asr r1
    5170:	0008ce00 	andeq	ip, r8, r0, lsl #28
    5174:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    5178:	000008ce 	andeq	r0, r0, lr, asr #17
    517c:	000008d1 	ldrdeq	r0, [r0], -r1
    5180:	d1500001 	cmple	r0, r1
    5184:	d2000008 	andle	r0, r0, #8
    5188:	04000008 	streq	r0, [r0], #-8
    518c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5190:	0008d29f 	muleq	r8, pc, r2	; <UNPREDICTABLE>
    5194:	0008d500 	andeq	sp, r8, r0, lsl #10
    5198:	50000100 	andpl	r0, r0, r0, lsl #2
    519c:	000008d5 	ldrdeq	r0, [r0], -r5
    51a0:	000008f2 	strdeq	r0, [r0], -r2
    51a4:	f2550001 	vhadd.s16	d16, d5, d1
    51a8:	f5000008 			; <UNDEFINED> instruction: 0xf5000008
    51ac:	01000008 	tsteq	r0, r8
    51b0:	08f55000 	ldmeq	r5!, {ip, lr}^
    51b4:	08f60000 	ldmeq	r6!, {}^	; <UNPREDICTABLE>
    51b8:	00040000 	andeq	r0, r4, r0
    51bc:	9f5001f3 	svcls	0x005001f3
	...
    51c8:	00000888 	andeq	r0, r0, r8, lsl #17
    51cc:	0000088e 	andeq	r0, r0, lr, lsl #17
    51d0:	8e510001 	cdphi	0, 5, cr0, cr1, cr1, {0}
    51d4:	ce000008 	cdpgt	0, 0, cr0, cr0, cr8, {0}
    51d8:	01000008 	tsteq	r0, r8
    51dc:	08ce5400 	stmiaeq	lr, {sl, ip, lr}^
    51e0:	08d20000 	ldmeq	r2, {}^	; <UNPREDICTABLE>
    51e4:	00040000 	andeq	r0, r4, r0
    51e8:	9f5101f3 	svcls	0x005101f3
    51ec:	000008d2 	ldrdeq	r0, [r0], -r2
    51f0:	000008f2 	strdeq	r0, [r0], -r2
    51f4:	f2540001 	vhadd.s16	d16, d4, d1
    51f8:	f6000008 			; <UNDEFINED> instruction: 0xf6000008
    51fc:	04000008 	streq	r0, [r0], #-8
    5200:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5204:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5208:	00000000 	andeq	r0, r0, r0
    520c:	00088800 	andeq	r8, r8, r0, lsl #16
    5210:	00089c00 	andeq	r9, r8, r0, lsl #24
    5214:	30000200 	andcc	r0, r0, r0, lsl #4
    5218:	00089c9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
    521c:	0008ce00 	andeq	ip, r8, r0, lsl #28
    5220:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    5224:	000008d2 	ldrdeq	r0, [r0], -r2
    5228:	000008f2 	strdeq	r0, [r0], -r2
    522c:	00570001 	subseq	r0, r7, r1
    5230:	00000000 	andeq	r0, r0, r0
    5234:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    5238:	a6000008 	strge	r0, [r0], -r8
    523c:	02000008 	andeq	r0, r0, #8
    5240:	a69f3100 	ldrge	r3, [pc], r0, lsl #2
    5244:	ce000008 	cdpgt	0, 0, cr0, cr0, cr8, {0}
    5248:	01000008 	tsteq	r0, r8
    524c:	08d25600 	ldmeq	r2, {r9, sl, ip, lr}^
    5250:	08f20000 	ldmeq	r2!, {}^	; <UNPREDICTABLE>
    5254:	00010000 	andeq	r0, r1, r0
    5258:	00000056 	andeq	r0, r0, r6, asr r0
    525c:	00000000 	andeq	r0, r0, r0
    5260:	0008f600 	andeq	pc, r8, r0, lsl #12
    5264:	00090800 	andeq	r0, r9, r0, lsl #16
    5268:	51000100 	mrspl	r0, (UNDEF: 16)
    526c:	00000908 	andeq	r0, r0, r8, lsl #18
    5270:	0000090c 	andeq	r0, r0, ip, lsl #18
    5274:	01f30004 	mvnseq	r0, r4
    5278:	00009f51 	andeq	r9, r0, r1, asr pc
    527c:	00000000 	andeq	r0, r0, r0
    5280:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    5284:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    5288:	00010000 	andeq	r0, r1, r0
    528c:	00092051 	andeq	r2, r9, r1, asr r0
    5290:	00092600 	andeq	r2, r9, r0, lsl #12
    5294:	f3000400 	vshl.u8	d0, d0, d0
    5298:	009f5101 	addseq	r5, pc, r1, lsl #2
    529c:	00000000 	andeq	r0, r0, r0
    52a0:	26000000 	strcs	r0, [r0], -r0
    52a4:	39000009 	stmdbcc	r0, {r0, r3}
    52a8:	01000009 	tsteq	r0, r9
    52ac:	09395000 	ldmdbeq	r9!, {ip, lr}
    52b0:	09420000 	stmdbeq	r2, {}^	; <UNPREDICTABLE>
    52b4:	00010000 	andeq	r0, r1, r0
    52b8:	00094254 	andeq	r4, r9, r4, asr r2
    52bc:	00094500 	andeq	r4, r9, r0, lsl #10
    52c0:	50000100 	andpl	r0, r0, r0, lsl #2
    52c4:	00000945 	andeq	r0, r0, r5, asr #18
    52c8:	00000946 	andeq	r0, r0, r6, asr #18
    52cc:	01f30004 	mvnseq	r0, r4
    52d0:	09469f50 	stmdbeq	r6, {r4, r6, r8, r9, sl, fp, ip, pc}^
    52d4:	094d0000 	stmdbeq	sp, {}^	; <UNPREDICTABLE>
    52d8:	00010000 	andeq	r0, r1, r0
    52dc:	00094d50 	andeq	r4, r9, r0, asr sp
    52e0:	00095600 	andeq	r5, r9, r0, lsl #12
    52e4:	54000100 	strpl	r0, [r0], #-256	; 0x100
    52e8:	00000956 	andeq	r0, r0, r6, asr r9
    52ec:	00000959 	andeq	r0, r0, r9, asr r9
    52f0:	59500001 	ldmdbpl	r0, {r0}^
    52f4:	5a000009 	bpl	5320 <__Stack_Size+0x4f20>
    52f8:	04000009 	streq	r0, [r0], #-9
    52fc:	5001f300 	andpl	pc, r1, r0, lsl #6
    5300:	00095a9f 	muleq	r9, pc, sl	; <UNPREDICTABLE>
    5304:	00099d00 	andeq	r9, r9, r0, lsl #26
    5308:	50000100 	andpl	r0, r0, r0, lsl #2
    530c:	0000099d 	muleq	r0, sp, r9
    5310:	0000099e 	muleq	r0, lr, r9
    5314:	01f30004 	mvnseq	r0, r4
    5318:	099e9f50 	ldmibeq	lr, {r4, r6, r8, r9, sl, fp, ip, pc}
    531c:	09db0000 	ldmibeq	fp, {}^	; <UNPREDICTABLE>
    5320:	00010000 	andeq	r0, r1, r0
    5324:	0009db50 	andeq	sp, r9, r0, asr fp
    5328:	0009dc00 	andeq	sp, r9, r0, lsl #24
    532c:	f3000400 	vshl.u8	d0, d0, d0
    5330:	009f5001 	addseq	r5, pc, r1
    5334:	00000000 	andeq	r0, r0, r0
    5338:	26000000 	strcs	r0, [r0], -r0
    533c:	30000009 	andcc	r0, r0, r9
    5340:	01000009 	tsteq	r0, r9
    5344:	09305100 	ldmdbeq	r0!, {r8, ip, lr}
    5348:	09420000 	stmdbeq	r2, {}^	; <UNPREDICTABLE>
    534c:	00010000 	andeq	r0, r1, r0
    5350:	00094255 	andeq	r4, r9, r5, asr r2
    5354:	00094600 	andeq	r4, r9, r0, lsl #12
    5358:	f3000400 	vshl.u8	d0, d0, d0
    535c:	469f5101 	ldrmi	r5, [pc], r1, lsl #2
    5360:	56000009 	strpl	r0, [r0], -r9
    5364:	01000009 	tsteq	r0, r9
    5368:	09565500 	ldmdbeq	r6, {r8, sl, ip, lr}^
    536c:	095a0000 	ldmdbeq	sl, {}^	; <UNPREDICTABLE>
    5370:	00040000 	andeq	r0, r4, r0
    5374:	9f5101f3 	svcls	0x005101f3
    5378:	0000095a 	andeq	r0, r0, sl, asr r9
    537c:	00000962 	andeq	r0, r0, r2, ror #18
    5380:	62550001 	subsvs	r0, r5, #1
    5384:	dc000009 	stcle	0, cr0, [r0], {9}
    5388:	04000009 	streq	r0, [r0], #-9
    538c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5390:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5394:	00000000 	andeq	r0, r0, r0
    5398:	00096400 	andeq	r6, r9, r0, lsl #8
    539c:	00098200 	andeq	r8, r9, r0, lsl #4
    53a0:	53000100 	movwpl	r0, #256	; 0x100
	...
    53ac:	00000964 	andeq	r0, r0, r4, ror #18
    53b0:	0000098c 	andeq	r0, r0, ip, lsl #19
    53b4:	00520001 	subseq	r0, r2, r1
    53b8:	00000000 	andeq	r0, r0, r0
    53bc:	64000000 	strvs	r0, [r0], #-0
    53c0:	94000009 	strls	r0, [r0], #-9
    53c4:	01000009 	tsteq	r0, r9
    53c8:	00005100 	andeq	r5, r0, r0, lsl #2
    53cc:	00000000 	andeq	r0, r0, r0
    53d0:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    53d4:	099d0000 	ldmibeq	sp, {}	; <UNPREDICTABLE>
    53d8:	00010000 	andeq	r0, r1, r0
    53dc:	00099d50 	andeq	r9, r9, r0, asr sp
    53e0:	00099e00 	andeq	r9, r9, r0, lsl #28
    53e4:	f3000400 	vshl.u8	d0, d0, d0
    53e8:	009f5001 	addseq	r5, pc, r1
    53ec:	00000000 	andeq	r0, r0, r0
    53f0:	64000000 	strvs	r0, [r0], #-0
    53f4:	74000009 	strvc	r0, [r0], #-9
    53f8:	02000009 	andeq	r0, r0, #9
    53fc:	749f3000 	ldrvc	r3, [pc], #0	; 5404 <__Stack_Size+0x5004>
    5400:	76000009 	strvc	r0, [r0], -r9
    5404:	01000009 	tsteq	r0, r9
    5408:	09765700 	ldmdbeq	r6!, {r8, r9, sl, ip, lr}^
    540c:	097a0000 	ldmdbeq	sl!, {}^	; <UNPREDICTABLE>
    5410:	00070000 	andeq	r0, r7, r0
    5414:	0c0b0077 	stceq	0, cr0, [fp], {119}	; 0x77
    5418:	8c9f1aff 	vldmiahi	pc, {s2-s256}
    541c:	9d000009 	stcls	0, cr0, [r0, #-36]	; 0xffffffdc
    5420:	01000009 	tsteq	r0, r9
    5424:	00005200 	andeq	r5, r0, r0, lsl #4
    5428:	00000000 	andeq	r0, r0, r0
    542c:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    5430:	09760000 	ldmdbeq	r6!, {}^	; <UNPREDICTABLE>
    5434:	00020000 	andeq	r0, r2, r0
    5438:	09769f30 	ldmdbeq	r6!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    543c:	097e0000 	ldmdbeq	lr!, {}^	; <UNPREDICTABLE>
    5440:	00010000 	andeq	r0, r1, r0
    5444:	00099056 	andeq	r9, r9, r6, asr r0
    5448:	00099a00 	andeq	r9, r9, r0, lsl #20
    544c:	56000100 	strpl	r0, [r0], -r0, lsl #2
    5450:	0000099a 	muleq	r0, sl, r9
    5454:	0000099d 	muleq	r0, sp, r9
    5458:	20700002 	rsbscs	r0, r0, r2
	...
    5464:	00000964 	andeq	r0, r0, r4, ror #18
    5468:	00000976 	andeq	r0, r0, r6, ror r9
    546c:	9f300002 	svcls	0x00300002
    5470:	00000976 	andeq	r0, r0, r6, ror r9
    5474:	00000994 	muleq	r0, r4, r9
    5478:	00710005 	rsbseq	r0, r1, r5
    547c:	009f2438 	addseq	r2, pc, r8, lsr r4	; <UNPREDICTABLE>
    5480:	00000000 	andeq	r0, r0, r0
    5484:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    5488:	c6000009 	strgt	r0, [r0], -r9
    548c:	01000009 	tsteq	r0, r9
    5490:	00005300 	andeq	r5, r0, r0, lsl #6
    5494:	00000000 	andeq	r0, r0, r0
    5498:	099e0000 	ldmibeq	lr, {}	; <UNPREDICTABLE>
    549c:	09be0000 	ldmibeq	lr!, {}	; <UNPREDICTABLE>
    54a0:	00010000 	andeq	r0, r1, r0
    54a4:	00000052 	andeq	r0, r0, r2, asr r0
    54a8:	00000000 	andeq	r0, r0, r0
    54ac:	00099e00 	andeq	r9, r9, r0, lsl #28
    54b0:	0009d200 	andeq	sp, r9, r0, lsl #4
    54b4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    54c0:	0000099e 	muleq	r0, lr, r9
    54c4:	000009db 	ldrdeq	r0, [r0], -fp
    54c8:	db500001 	blle	14054d4 <__Stack_Size+0x14050d4>
    54cc:	dc000009 	stcle	0, cr0, [r0], {9}
    54d0:	04000009 	streq	r0, [r0], #-9
    54d4:	5001f300 	andpl	pc, r1, r0, lsl #6
    54d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    54dc:	00000000 	andeq	r0, r0, r0
    54e0:	00099e00 	andeq	r9, r9, r0, lsl #28
    54e4:	0009aa00 	andeq	sl, r9, r0, lsl #20
    54e8:	30000200 	andcc	r0, r0, r0, lsl #4
    54ec:	0009aa9f 	muleq	r9, pc, sl	; <UNPREDICTABLE>
    54f0:	0009b400 	andeq	fp, r9, r0, lsl #8
    54f4:	56000100 	strpl	r0, [r0], -r0, lsl #2
    54f8:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    54fc:	000009ca 	andeq	r0, r0, sl, asr #19
    5500:	00760007 	rsbseq	r0, r6, r7
    5504:	1a0cff0a 	bne	345134 <__Stack_Size+0x344d34>
    5508:	0009ca9f 	muleq	r9, pc, sl	; <UNPREDICTABLE>
    550c:	0009d600 	andeq	sp, r9, r0, lsl #12
    5510:	53000100 	movwpl	r0, #256	; 0x100
    5514:	000009d6 	ldrdeq	r0, [r0], -r6
    5518:	000009d8 	ldrdeq	r0, [r0], -r8
    551c:	1c700002 	ldclne	0, cr0, [r0], #-8
	...
    5528:	0000099e 	muleq	r0, lr, r9
    552c:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    5530:	9f300002 	svcls	0x00300002
    5534:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    5538:	000009ca 	andeq	r0, r0, sl, asr #19
    553c:	ca570001 	bgt	15c5548 <__Stack_Size+0x15c5148>
    5540:	ce000009 	cdpgt	0, 0, cr0, cr0, cr9, {0}
    5544:	07000009 	streq	r0, [r0, -r9]
    5548:	0b007700 	bleq	23150 <__Stack_Size+0x22d50>
    554c:	9f1adfff 	svcls	0x001adfff
    5550:	000009ce 	andeq	r0, r0, lr, asr #19
    5554:	000009db 	ldrdeq	r0, [r0], -fp
    5558:	00520001 	subseq	r0, r2, r1
    555c:	00000000 	andeq	r0, r0, r0
    5560:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    5564:	b4000009 	strlt	r0, [r0], #-9
    5568:	02000009 	andeq	r0, r0, #9
    556c:	b49f3000 	ldrlt	r3, [pc], #0	; 5574 <__Stack_Size+0x5174>
    5570:	d2000009 	andle	r0, r0, #9
    5574:	05000009 	streq	r0, [r0, #-9]
    5578:	3c007100 	stfccs	f7, [r0], {-0}
    557c:	00009f24 	andeq	r9, r0, r4, lsr #30
    5580:	00000000 	andeq	r0, r0, r0
    5584:	09dc0000 	ldmibeq	ip, {}^	; <UNPREDICTABLE>
    5588:	09e80000 	stmibeq	r8!, {}^	; <UNPREDICTABLE>
    558c:	00010000 	andeq	r0, r1, r0
    5590:	0009e851 	andeq	lr, r9, r1, asr r8
    5594:	0009ec00 	andeq	lr, r9, r0, lsl #24
    5598:	f3000400 	vshl.u8	d0, d0, d0
    559c:	009f5101 	addseq	r5, pc, r1, lsl #2
    55a0:	00000000 	andeq	r0, r0, r0
    55a4:	ec000000 	stc	0, cr0, [r0], {-0}
    55a8:	ee000009 	cdp	0, 0, cr0, cr0, cr9, {0}
    55ac:	01000009 	tsteq	r0, r9
    55b0:	09ee5000 	stmibeq	lr!, {ip, lr}^
    55b4:	09f20000 	ldmibeq	r2!, {}^	; <UNPREDICTABLE>
    55b8:	00040000 	andeq	r0, r4, r0
    55bc:	9f5001f3 	svcls	0x005001f3
	...
    55c8:	000009f2 	strdeq	r0, [r0], -r2
    55cc:	000009f4 	strdeq	r0, [r0], -r4
    55d0:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
    55d4:	f8000009 			; <UNDEFINED> instruction: 0xf8000009
    55d8:	04000009 	streq	r0, [r0], #-9
    55dc:	5001f300 	andpl	pc, r1, r0, lsl #6
    55e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55e4:	00000000 	andeq	r0, r0, r0
    55e8:	0009f800 	andeq	pc, r9, r0, lsl #16
    55ec:	0009fa00 	andeq	pc, r9, r0, lsl #20
    55f0:	50000100 	andpl	r0, r0, r0, lsl #2
    55f4:	000009fa 	strdeq	r0, [r0], -sl
    55f8:	000009fe 	strdeq	r0, [r0], -lr
    55fc:	01f30004 	mvnseq	r0, r4
    5600:	00009f50 	andeq	r9, r0, r0, asr pc
    5604:	00000000 	andeq	r0, r0, r0
    5608:	09fe0000 	ldmibeq	lr!, {}^	; <UNPREDICTABLE>
    560c:	0a020000 	beq	85614 <__Stack_Size+0x85214>
    5610:	00010000 	andeq	r0, r1, r0
    5614:	000a0250 	andeq	r0, sl, r0, asr r2
    5618:	000a0600 	andeq	r0, sl, r0, lsl #12
    561c:	f3000400 	vshl.u8	d0, d0, d0
    5620:	009f5001 	addseq	r5, pc, r1
    5624:	00000000 	andeq	r0, r0, r0
    5628:	06000000 	streq	r0, [r0], -r0
    562c:	0800000a 	stmdaeq	r0, {r1, r3}
    5630:	0100000a 	tsteq	r0, sl
    5634:	0a085000 	beq	21963c <__Stack_Size+0x21923c>
    5638:	0a0c0000 	beq	305640 <__Stack_Size+0x305240>
    563c:	00040000 	andeq	r0, r4, r0
    5640:	9f5001f3 	svcls	0x005001f3
	...
    564c:	00000a0c 	andeq	r0, r0, ip, lsl #20
    5650:	00000a0e 	andeq	r0, r0, lr, lsl #20
    5654:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
    5658:	1200000a 	andne	r0, r0, #10
    565c:	0400000a 	streq	r0, [r0], #-10
    5660:	5001f300 	andpl	pc, r1, r0, lsl #6
    5664:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5668:	00000000 	andeq	r0, r0, r0
    566c:	000a1200 	andeq	r1, sl, r0, lsl #4
    5670:	000a1a00 	andeq	r1, sl, r0, lsl #20
    5674:	50000100 	andpl	r0, r0, r0, lsl #2
    5678:	00000a1a 	andeq	r0, r0, sl, lsl sl
    567c:	00000a1e 	andeq	r0, r0, lr, lsl sl
    5680:	01f30004 	mvnseq	r0, r4
    5684:	00009f50 	andeq	r9, r0, r0, asr pc
    5688:	00000000 	andeq	r0, r0, r0
    568c:	0a120000 	beq	485694 <__Stack_Size+0x485294>
    5690:	0a140000 	beq	505698 <__Stack_Size+0x505298>
    5694:	00020000 	andeq	r0, r2, r0
    5698:	0a149f30 	beq	52d360 <__Stack_Size+0x52cf60>
    569c:	0a1e0000 	beq	7856a4 <__Stack_Size+0x7852a4>
    56a0:	000a0000 	andeq	r0, sl, r0
    56a4:	00730071 	rsbseq	r0, r3, r1, ror r0
    56a8:	3024401a 	eorcc	r4, r4, sl, lsl r0
    56ac:	00009f2e 	andeq	r9, r0, lr, lsr #30
    56b0:	00000000 	andeq	r0, r0, r0
    56b4:	0a1e0000 	beq	7856bc <__Stack_Size+0x7852bc>
    56b8:	0a200000 	beq	8056c0 <__Stack_Size+0x8052c0>
    56bc:	00010000 	andeq	r0, r1, r0
    56c0:	000a2051 	andeq	r2, sl, r1, asr r0
    56c4:	000a2600 	andeq	r2, sl, r0, lsl #12
    56c8:	f3000400 	vshl.u8	d0, d0, d0
    56cc:	009f5101 	addseq	r5, pc, r1, lsl #2
    56d0:	00000000 	andeq	r0, r0, r0
    56d4:	26000000 	strcs	r0, [r0], -r0
    56d8:	2e00000a 	cdpcs	0, 0, cr0, cr0, cr10, {0}
    56dc:	0100000a 	tsteq	r0, sl
    56e0:	0a2e5000 	beq	b996e8 <__Stack_Size+0xb992e8>
    56e4:	0a3c0000 	beq	f056ec <__Stack_Size+0xf052ec>
    56e8:	00040000 	andeq	r0, r4, r0
    56ec:	9f5001f3 	svcls	0x005001f3
	...
    56f8:	00000a26 	andeq	r0, r0, r6, lsr #20
    56fc:	00000a3a 	andeq	r0, r0, sl, lsr sl
    5700:	9f300002 	svcls	0x00300002
    5704:	00000a3a 	andeq	r0, r0, sl, lsr sl
    5708:	00000a3c 	andeq	r0, r0, ip, lsr sl
    570c:	00500001 	subseq	r0, r0, r1
    5710:	00000000 	andeq	r0, r0, r0
    5714:	26000000 	strcs	r0, [r0], -r0
    5718:	2800000a 	stmdacs	r0, {r1, r3}
    571c:	0200000a 	andeq	r0, r0, #10
    5720:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    5724:	3c00000a 	stccc	0, cr0, [r0], {10}
    5728:	0600000a 	streq	r0, [r0], -sl
    572c:	71007300 	mrsvc	r7, LR_irq
    5730:	009f1a00 	addseq	r1, pc, r0, lsl #20
    5734:	00000000 	andeq	r0, r0, r0
    5738:	26000000 	strcs	r0, [r0], -r0
    573c:	3000000a 	andcc	r0, r0, sl
    5740:	0200000a 	andeq	r0, r0, #10
    5744:	309f3000 	addscc	r3, pc, r0
    5748:	3c00000a 	stccc	0, cr0, [r0], {10}
    574c:	0600000a 	streq	r0, [r0], -sl
    5750:	72007100 	andvc	r7, r0, #0, 2
    5754:	009f1a00 	addseq	r1, pc, r0, lsl #20
    5758:	00000000 	andeq	r0, r0, r0
    575c:	3c000000 	stccc	0, cr0, [r0], {-0}
    5760:	3e00000a 	cdpcc	0, 0, cr0, cr0, cr10, {0}
    5764:	0100000a 	tsteq	r0, sl
    5768:	0a3e5100 	beq	f99b70 <__Stack_Size+0xf99770>
    576c:	0a440000 	beq	1105774 <__Stack_Size+0x1105374>
    5770:	00040000 	andeq	r0, r4, r0
    5774:	9f5101f3 	svcls	0x005101f3
	...
    5784:	0000002e 	andeq	r0, r0, lr, lsr #32
    5788:	2e500001 	cdpcs	0, 5, cr0, cr0, cr1, {0}
    578c:	42000000 	andmi	r0, r0, #0
    5790:	04000000 	streq	r0, [r0], #-0
    5794:	5001f300 	andpl	pc, r1, r0, lsl #6
    5798:	0000429f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    579c:	00004600 	andeq	r4, r0, r0, lsl #12
    57a0:	50000100 	andpl	r0, r0, r0, lsl #2
    57a4:	00000046 	andeq	r0, r0, r6, asr #32
    57a8:	00000052 	andeq	r0, r0, r2, asr r0
    57ac:	01f30004 	mvnseq	r0, r4
    57b0:	00529f50 	subseq	r9, r2, r0, asr pc
    57b4:	00560000 	subseq	r0, r6, r0
    57b8:	00010000 	andeq	r0, r1, r0
    57bc:	00005650 	andeq	r5, r0, r0, asr r6
    57c0:	00006200 	andeq	r6, r0, r0, lsl #4
    57c4:	f3000400 	vshl.u8	d0, d0, d0
    57c8:	629f5001 	addsvs	r5, pc, #1
    57cc:	66000000 	strvs	r0, [r0], -r0
    57d0:	01000000 	mrseq	r0, (UNDEF: 0)
    57d4:	00665000 	rsbeq	r5, r6, r0
    57d8:	00720000 	rsbseq	r0, r2, r0
    57dc:	00040000 	andeq	r0, r4, r0
    57e0:	9f5001f3 	svcls	0x005001f3
    57e4:	00000072 	andeq	r0, r0, r2, ror r0
    57e8:	00000076 	andeq	r0, r0, r6, ror r0
    57ec:	76500001 	ldrbvc	r0, [r0], -r1
    57f0:	8a000000 	bhi	57f8 <__Stack_Size+0x53f8>
    57f4:	04000000 	streq	r0, [r0], #-0
    57f8:	5001f300 	andpl	pc, r1, r0, lsl #6
    57fc:	00008a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    5800:	00009400 	andeq	r9, r0, r0, lsl #8
    5804:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5810:	00000094 	muleq	r0, r4, r0
    5814:	000000d6 	ldrdeq	r0, [r0], -r6
    5818:	d6500001 	ldrble	r0, [r0], -r1
    581c:	16000000 	strne	r0, [r0], -r0
    5820:	01000001 	tsteq	r0, r1
    5824:	01165400 	tsteq	r6, r0, lsl #8
    5828:	011c0000 	tsteq	ip, r0
    582c:	00040000 	andeq	r0, r4, r0
    5830:	9f5001f3 	svcls	0x005001f3
	...
    583c:	00000094 	muleq	r0, r4, r0
    5840:	000000ac 	andeq	r0, r0, ip, lsr #1
    5844:	ac510001 	mrrcge	0, 0, r0, r1, cr1
    5848:	16000000 	strne	r0, [r0], -r0
    584c:	01000001 	tsteq	r0, r1
    5850:	01165500 	tsteq	r6, r0, lsl #10
    5854:	011c0000 	tsteq	ip, r0
    5858:	00040000 	andeq	r0, r4, r0
    585c:	9f5101f3 	svcls	0x005101f3
	...
    5868:	00000094 	muleq	r0, r4, r0
    586c:	000000a0 	andeq	r0, r0, r0, lsr #1
    5870:	9f300002 	svcls	0x00300002
    5874:	000000a0 	andeq	r0, r0, r0, lsr #1
    5878:	000000a4 	andeq	r0, r0, r4, lsr #1
    587c:	0073000b 	rsbseq	r0, r3, fp
    5880:	1acfff0b 	bne	ff4054b4 <SCS_BASE+0x1f3f74b4>
    5884:	1affff0a 	bne	54b4 <__Stack_Size+0x50b4>
    5888:	0000a69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    588c:	0000ae00 	andeq	sl, r0, r0, lsl #28
    5890:	73000700 	movwvc	r0, #1792	; 0x700
    5894:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    5898:	00ae9f1a 	adceq	r9, lr, sl, lsl pc
    589c:	00b00000 	adcseq	r0, r0, r0
    58a0:	00090000 	andeq	r0, r9, r0
    58a4:	02941070 	addseq	r1, r4, #112	; 0x70
    58a8:	1affff0a 	bne	54d8 <__Stack_Size+0x50d8>
    58ac:	0000b09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58b0:	0000b800 	andeq	fp, r0, r0, lsl #16
    58b4:	72000b00 	andvc	r0, r0, #0, 22
    58b8:	e9f30b00 	ldmib	r3!, {r8, r9, fp}^
    58bc:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    58c0:	00c29f1a 	sbceq	r9, r2, sl, lsl pc
    58c4:	00c60000 	sbceq	r0, r6, r0
    58c8:	00070000 	andeq	r0, r7, r0
    58cc:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    58d0:	c69f1aff 			; <UNDEFINED> instruction: 0xc69f1aff
    58d4:	ca000000 	bgt	58dc <__Stack_Size+0x54dc>
    58d8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    58dc:	940c7000 	strls	r7, [ip], #-0
    58e0:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    58e4:	00ca9f1a 	sbceq	r9, sl, sl, lsl pc
    58e8:	00ce0000 	sbceq	r0, lr, r0
    58ec:	000b0000 	andeq	r0, fp, r0
    58f0:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
    58f4:	ff0a1afc 			; <UNDEFINED> instruction: 0xff0a1afc
    58f8:	d29f1aff 	addsle	r1, pc, #1044480	; 0xff000
    58fc:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
    5900:	07000000 	streq	r0, [r0, -r0]
    5904:	0a007300 	beq	2250c <__Stack_Size+0x2210c>
    5908:	9f1affff 	svcls	0x001affff
    590c:	000000fa 	strdeq	r0, [r0], -sl
    5910:	0000010c 	andeq	r0, r0, ip, lsl #2
    5914:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5918:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    591c:	06000001 	streq	r0, [r0], -r1
    5920:	70007300 	andvc	r7, r0, r0, lsl #6
    5924:	0e9f2100 	fmleqe	f2, f7, f0
    5928:	10000001 	andne	r0, r0, r1
    592c:	01000001 	tsteq	r0, r1
    5930:	01105300 	tsteq	r0, r0, lsl #6
    5934:	011c0000 	tsteq	ip, r0
    5938:	00110000 	andseq	r0, r1, r0
    593c:	25f70072 	ldrbcs	r0, [r7, #114]!	; 0x72
    5940:	25f76408 	ldrbcs	r6, [r7, #1032]!	; 0x408
    5944:	3f00f71b 	svccc	0x0000f71b
    5948:	2100701a 	tstcs	r0, sl, lsl r0
    594c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5950:	00000000 	andeq	r0, r0, r0
    5954:	00009400 	andeq	r9, r0, r0, lsl #8
    5958:	0000e600 	andeq	lr, r0, r0, lsl #12
    595c:	30000200 	andcc	r0, r0, r0, lsl #4
    5960:	0000e69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    5964:	0000ec00 	andeq	lr, r0, r0, lsl #24
    5968:	52000100 	andpl	r0, r0, #0, 2
    596c:	000000ec 	andeq	r0, r0, ip, ror #1
    5970:	000000fc 	strdeq	r0, [r0], -ip
    5974:	68910011 	ldmvs	r1, {r0, r4}
    5978:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    597c:	00710074 	rsbseq	r0, r1, r4, ror r0
    5980:	00012829 	andeq	r2, r1, r9, lsr #16
    5984:	fc9f1316 	ldc2	3, cr1, [pc], {22}
    5988:	16000000 	strne	r0, [r0], -r0
    598c:	14000001 	strne	r0, [r0], #-1
    5990:	06689100 	strbteq	r9, [r8], -r0, lsl #2
    5994:	74066491 	strvc	r6, [r6], #-1169	; 0x491
    5998:	38000c00 	stmdacc	r0, {sl, fp}
    599c:	28294001 	stmdacs	r9!, {r0, lr}
    59a0:	13160001 	tstne	r6, #1
    59a4:	0001169f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    59a8:	00011c00 	andeq	r1, r1, r0, lsl #24
    59ac:	7d001500 	cfstr32vc	mvfx1, [r0, #-0]
    59b0:	647d0668 	ldrbtvs	r0, [sp], #-1640	; 0x668
    59b4:	5001f306 	andpl	pc, r1, r6, lsl #6
    59b8:	0138000c 	teqeq	r8, ip
    59bc:	01282940 			; <UNDEFINED> instruction: 0x01282940
    59c0:	9f131600 	svcls	0x00131600
	...
    59cc:	00000094 	muleq	r0, r4, r0
    59d0:	000000f2 	strdeq	r0, [r0], -r2
    59d4:	9f300002 	svcls	0x00300002
    59d8:	000000f2 	strdeq	r0, [r0], -r2
    59dc:	00000100 	andeq	r0, r0, r0, lsl #2
    59e0:	00520001 	subseq	r0, r2, r1
    59e4:	16000001 	strne	r0, [r0], -r1
    59e8:	22000001 	andcs	r0, r0, #1
    59ec:	06689100 	strbteq	r9, [r8], -r0, lsl #2
    59f0:	74066491 	strvc	r6, [r6], #-1169	; 0x491
    59f4:	38000c00 	stmdacc	r0, {sl, fp}
    59f8:	28294001 	stmdacs	r9!, {r0, lr}
    59fc:	13160001 	tstne	r6, #1
    5a00:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    5a04:	32060075 	andcc	r0, r6, #117	; 0x75
    5a08:	1b25f724 	blne	9836a0 <__Stack_Size+0x9832a0>
    5a0c:	169f00f7 			; <UNDEFINED> instruction: 0x169f00f7
    5a10:	1c000001 	stcne	0, cr0, [r0], {1}
    5a14:	24000001 	strcs	r0, [r0], #-1
    5a18:	06687d00 	strbteq	r7, [r8], -r0, lsl #26
    5a1c:	f306647d 	vqshl.u8	q3, <illegal reg q14.5>, q3
    5a20:	000c5001 	andeq	r5, ip, r1
    5a24:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    5a28:	16000128 	strne	r0, [r0], -r8, lsr #2
    5a2c:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    5a30:	5101f325 	tstpl	r1, r5, lsr #6	; <UNPREDICTABLE>
    5a34:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    5a38:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    5a3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5a40:	00000000 	andeq	r0, r0, r0
    5a44:	00009400 	andeq	r9, r0, r0, lsl #8
    5a48:	0000fa00 	andeq	pc, r0, r0, lsl #20
    5a4c:	30000200 	andcc	r0, r0, r0, lsl #4
    5a50:	0000fa9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    5a54:	00010000 	andeq	r0, r1, r0
    5a58:	72000b00 	andvc	r0, r0, #0, 22
    5a5c:	34007000 	strcc	r7, [r0], #-0
    5a60:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    5a64:	01009f1c 	tsteq	r0, ip, lsl pc
    5a68:	01020000 	mrseq	r0, (UNDEF: 2)
    5a6c:	00010000 	andeq	r0, r1, r0
    5a70:	00010252 	andeq	r0, r1, r2, asr r2
    5a74:	00011600 	andeq	r1, r1, r0, lsl #12
    5a78:	91002a00 	tstls	r0, r0, lsl #20
    5a7c:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    5a80:	0c007406 	cfstrseq	mvf7, [r0], {6}
    5a84:	40013800 	andmi	r3, r1, r0, lsl #16
    5a88:	00012829 	andeq	r2, r1, r9, lsr #16
    5a8c:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    5a90:	007525f7 	ldrshteq	r2, [r5], #-87	; 0xffffffa9
    5a94:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    5a98:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    5a9c:	25340070 	ldrcs	r0, [r4, #-112]!	; 0x70
    5aa0:	1c1e6408 	cfldrsne	mvf6, [lr], {8}
    5aa4:	0001169f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    5aa8:	00011c00 	andeq	r1, r1, r0, lsl #24
    5aac:	7d002c00 	stcvc	12, cr2, [r0, #-0]
    5ab0:	647d0668 	ldrbtvs	r0, [sp], #-1640	; 0x668
    5ab4:	5001f306 	andpl	pc, r1, r6, lsl #6
    5ab8:	0138000c 	teqeq	r8, ip
    5abc:	01282940 			; <UNDEFINED> instruction: 0x01282940
    5ac0:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    5ac4:	f325f71e 	vaba.u32	d15, d5, d14
    5ac8:	32065101 	andcc	r5, r6, #1073741824	; 0x40000000
    5acc:	1b25f724 	blne	983764 <__Stack_Size+0x983364>
    5ad0:	007000f7 	ldrshteq	r0, [r0], #-7
    5ad4:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    5ad8:	009f1c1e 	addseq	r1, pc, lr, lsl ip	; <UNPREDICTABLE>
    5adc:	00000000 	andeq	r0, r0, r0
    5ae0:	32000000 	andcc	r0, r0, #0
    5ae4:	40000001 	andmi	r0, r0, r1
    5ae8:	01000001 	tsteq	r0, r1
    5aec:	01405100 	mrseq	r5, (UNDEF: 80)
    5af0:	01520000 	cmpeq	r2, r0
    5af4:	00040000 	andeq	r0, r4, r0
    5af8:	9f5101f3 	svcls	0x005101f3
	...
    5b04:	00000132 	andeq	r0, r0, r2, lsr r1
    5b08:	00000142 	andeq	r0, r0, r2, asr #2
    5b0c:	9f300002 	svcls	0x00300002
    5b10:	00000142 	andeq	r0, r0, r2, asr #2
    5b14:	0000014a 	andeq	r0, r0, sl, asr #2
    5b18:	0072000b 	rsbseq	r0, r2, fp
    5b1c:	1af0ff0b 	bne	ffc45750 <SCS_BASE+0x1fc37750>
    5b20:	1affff0a 	bne	5750 <__Stack_Size+0x5350>
    5b24:	00014e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    5b28:	00015200 	andeq	r5, r1, r0, lsl #4
    5b2c:	73000700 	movwvc	r0, #1792	; 0x700
    5b30:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    5b34:	00009f1a 	andeq	r9, r0, sl, lsl pc
    5b38:	00000000 	andeq	r0, r0, r0
    5b3c:	01760000 	cmneq	r6, r0
    5b40:	018c0000 	orreq	r0, ip, r0
    5b44:	00010000 	andeq	r0, r1, r0
    5b48:	00018c50 	andeq	r8, r1, r0, asr ip
    5b4c:	00018e00 	andeq	r8, r1, r0, lsl #28
    5b50:	70000300 	andvc	r0, r0, r0, lsl #6
    5b54:	018e9f74 	orreq	r9, lr, r4, ror pc
    5b58:	01940000 	orrseq	r0, r4, r0
    5b5c:	00010000 	andeq	r0, r1, r0
    5b60:	00019450 	andeq	r9, r1, r0, asr r4
    5b64:	0001a800 	andeq	sl, r1, r0, lsl #16
    5b68:	f3000400 	vshl.u8	d0, d0, d0
    5b6c:	009f5001 	addseq	r5, pc, r1
    5b70:	00000000 	andeq	r0, r0, r0
    5b74:	76000000 	strvc	r0, [r0], -r0
    5b78:	82000001 	andhi	r0, r0, #1
    5b7c:	01000001 	tsteq	r0, r1
    5b80:	01825100 	orreq	r5, r2, r0, lsl #2
    5b84:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    5b88:	00040000 	andeq	r0, r4, r0
    5b8c:	9f5101f3 	svcls	0x005101f3
	...
    5b98:	00000176 	andeq	r0, r0, r6, ror r1
    5b9c:	0000019a 	muleq	r0, sl, r1
    5ba0:	9a520001 	bls	1485bac <__Stack_Size+0x14857ac>
    5ba4:	9e000001 	cdpls	0, 0, cr0, cr0, cr1, {0}
    5ba8:	04000001 	streq	r0, [r0], #-1
    5bac:	5201f300 	andpl	pc, r1, #0, 6
    5bb0:	00019e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    5bb4:	0001a000 	andeq	sl, r1, r0
    5bb8:	52000100 	andpl	r0, r0, #0, 2
    5bbc:	000001a0 	andeq	r0, r0, r0, lsr #3
    5bc0:	000001a8 	andeq	r0, r0, r8, lsr #3
    5bc4:	01f30004 	mvnseq	r0, r4
    5bc8:	00009f52 	andeq	r9, r0, r2, asr pc
    5bcc:	00000000 	andeq	r0, r0, r0
    5bd0:	01760000 	cmneq	r6, r0
    5bd4:	017c0000 	cmneq	ip, r0
    5bd8:	00020000 	andeq	r0, r2, r0
    5bdc:	017c9f30 	cmneq	ip, r0, lsr pc
    5be0:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    5be4:	00060000 	andeq	r0, r6, r0
    5be8:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    5bec:	00009f1a 	andeq	r9, r0, sl, lsl pc
    5bf0:	00000000 	andeq	r0, r0, r0
    5bf4:	01760000 	cmneq	r6, r0
    5bf8:	017c0000 	cmneq	ip, r0
    5bfc:	00020000 	andeq	r0, r2, r0
    5c00:	017c9f30 	cmneq	ip, r0, lsr pc
    5c04:	01820000 	orreq	r0, r2, r0
    5c08:	00090000 	andeq	r0, r9, r0
    5c0c:	1a4f0071 	bne	13c5dd8 <__Stack_Size+0x13c59d8>
    5c10:	1affff0a 	bne	5840 <__Stack_Size+0x5440>
    5c14:	0001829f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    5c18:	0001a800 	andeq	sl, r1, r0, lsl #16
    5c1c:	f3000a00 	vpmax.u8	d0, d0, d0
    5c20:	1a4f5101 	bne	13da02c <__Stack_Size+0x13d9c2c>
    5c24:	1affff0a 	bne	5854 <__Stack_Size+0x5454>
    5c28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c2c:	00000000 	andeq	r0, r0, r0
    5c30:	00017600 	andeq	r7, r1, r0, lsl #12
    5c34:	00018800 	andeq	r8, r1, r0, lsl #16
    5c38:	30000200 	andcc	r0, r0, r0, lsl #4
    5c3c:	0001889f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    5c40:	00019c00 	andeq	r9, r1, r0, lsl #24
    5c44:	53000100 	movwpl	r0, #256	; 0x100
    5c48:	0000019c 	muleq	r0, ip, r1
    5c4c:	0000019e 	muleq	r0, lr, r1
    5c50:	71310005 	teqvc	r1, r5
    5c54:	9e9f2400 	cdpls	4, 9, cr2, cr15, cr0, {0}
    5c58:	a4000001 	strge	r0, [r0], #-1
    5c5c:	01000001 	tsteq	r0, r1
    5c60:	01a45300 			; <UNDEFINED> instruction: 0x01a45300
    5c64:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    5c68:	00050000 	andeq	r0, r5, r0
    5c6c:	24007131 	strcs	r7, [r0], #-305	; 0x131
    5c70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c74:	00000000 	andeq	r0, r0, r0
    5c78:	0001a800 	andeq	sl, r1, r0, lsl #16
    5c7c:	0001b000 	andeq	fp, r1, r0
    5c80:	51000100 	mrspl	r0, (UNDEF: 16)
    5c84:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    5c88:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    5c8c:	01f30004 	mvnseq	r0, r4
    5c90:	01b29f51 			; <UNDEFINED> instruction: 0x01b29f51
    5c94:	01b60000 			; <UNDEFINED> instruction: 0x01b60000
    5c98:	00010000 	andeq	r0, r1, r0
    5c9c:	0001b651 	andeq	fp, r1, r1, asr r6
    5ca0:	0001ba00 	andeq	fp, r1, r0, lsl #20
    5ca4:	f3000400 	vshl.u8	d0, d0, d0
    5ca8:	009f5101 	addseq	r5, pc, r1, lsl #2
    5cac:	00000000 	andeq	r0, r0, r0
    5cb0:	ba000000 	blt	5cb8 <__Stack_Size+0x58b8>
    5cb4:	cc000001 	stcgt	0, cr0, [r0], {1}
    5cb8:	01000001 	tsteq	r0, r1
    5cbc:	01cc5100 	biceq	r5, ip, r0, lsl #2
    5cc0:	01d00000 	bicseq	r0, r0, r0
    5cc4:	00040000 	andeq	r0, r4, r0
    5cc8:	9f5101f3 	svcls	0x005101f3
	...
    5cd4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5cd8:	000001e2 	andeq	r0, r0, r2, ror #3
    5cdc:	e2510001 	subs	r0, r1, #1
    5ce0:	e6000001 	str	r0, [r0], -r1
    5ce4:	04000001 	streq	r0, [r0], #-1
    5ce8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5cec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5cf0:	00000000 	andeq	r0, r0, r0
    5cf4:	0001fe00 	andeq	pc, r1, r0, lsl #28
    5cf8:	00021000 	andeq	r1, r2, r0
    5cfc:	51000100 	mrspl	r0, (UNDEF: 16)
    5d00:	00000210 	andeq	r0, r0, r0, lsl r2
    5d04:	00000214 	andeq	r0, r0, r4, lsl r2
    5d08:	01f30004 	mvnseq	r0, r4
    5d0c:	00009f51 	andeq	r9, r0, r1, asr pc
    5d10:	00000000 	andeq	r0, r0, r0
    5d14:	022c0000 	eoreq	r0, ip, #0
    5d18:	02300000 	eorseq	r0, r0, #0
    5d1c:	00010000 	andeq	r0, r1, r0
    5d20:	00023051 	andeq	r3, r2, r1, asr r0
    5d24:	00023400 	andeq	r3, r2, r0, lsl #8
    5d28:	f3000400 	vshl.u8	d0, d0, d0
    5d2c:	009f5101 	addseq	r5, pc, r1, lsl #2
    5d30:	00000000 	andeq	r0, r0, r0
    5d34:	34000000 	strcc	r0, [r0], #-0
    5d38:	36000002 	strcc	r0, [r0], -r2
    5d3c:	01000002 	tsteq	r0, r2
    5d40:	02365000 	eorseq	r5, r6, #0
    5d44:	023c0000 	eorseq	r0, ip, #0
    5d48:	00040000 	andeq	r0, r4, r0
    5d4c:	9f5001f3 	svcls	0x005001f3
	...
    5d58:	00000248 	andeq	r0, r0, r8, asr #4
    5d5c:	00000256 	andeq	r0, r0, r6, asr r2
    5d60:	56510001 	ldrbpl	r0, [r1], -r1
    5d64:	5a000002 	bpl	5d74 <__Stack_Size+0x5974>
    5d68:	04000002 	streq	r0, [r0], #-2
    5d6c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5d70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5d74:	00000000 	andeq	r0, r0, r0
    5d78:	00025a00 	andeq	r5, r2, r0, lsl #20
    5d7c:	00026800 	andeq	r6, r2, r0, lsl #16
    5d80:	51000100 	mrspl	r0, (UNDEF: 16)
    5d84:	00000268 	andeq	r0, r0, r8, ror #4
    5d88:	0000026c 	andeq	r0, r0, ip, ror #4
    5d8c:	01f30004 	mvnseq	r0, r4
    5d90:	00009f51 	andeq	r9, r0, r1, asr pc
    5d94:	00000000 	andeq	r0, r0, r0
    5d98:	02b40000 	adcseq	r0, r4, #0
    5d9c:	02c60000 	sbceq	r0, r6, #0
    5da0:	00010000 	andeq	r0, r1, r0
    5da4:	0002c651 	andeq	ip, r2, r1, asr r6
    5da8:	0002ca00 	andeq	ip, r2, r0, lsl #20
    5dac:	f3000400 	vshl.u8	d0, d0, d0
    5db0:	009f5101 	addseq	r5, pc, r1, lsl #2
    5db4:	00000000 	andeq	r0, r0, r0
    5db8:	e2000000 	and	r0, r0, #0
    5dbc:	ea000002 	b	5dcc <__Stack_Size+0x59cc>
    5dc0:	01000002 	tsteq	r0, r2
    5dc4:	02ea5000 	rsceq	r5, sl, #0
    5dc8:	02ee0000 	rsceq	r0, lr, #0
    5dcc:	00040000 	andeq	r0, r4, r0
    5dd0:	9f5001f3 	svcls	0x005001f3
	...
    5ddc:	000002e2 	andeq	r0, r0, r2, ror #5
    5de0:	000002e4 	andeq	r0, r0, r4, ror #5
    5de4:	9f300002 	svcls	0x00300002
    5de8:	000002e4 	andeq	r0, r0, r4, ror #5
    5dec:	000002ee 	andeq	r0, r0, lr, ror #5
    5df0:	0071000a 	rsbseq	r0, r1, sl
    5df4:	401a0073 	andsmi	r0, sl, r3, ror r0
    5df8:	9f2e3024 	svcls	0x002e3024
	...
    5e04:	000002ee 	andeq	r0, r0, lr, ror #5
    5e08:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5e0c:	f0510001 			; <UNDEFINED> instruction: 0xf0510001
    5e10:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    5e14:	04000002 	streq	r0, [r0], #-2
    5e18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5e1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5e20:	00000000 	andeq	r0, r0, r0
    5e24:	0002f600 	andeq	pc, r2, r0, lsl #12
    5e28:	00032c00 	andeq	r2, r3, r0, lsl #24
    5e2c:	50000100 	andpl	r0, r0, r0, lsl #2
    5e30:	0000032c 	andeq	r0, r0, ip, lsr #6
    5e34:	00000330 	andeq	r0, r0, r0, lsr r3
    5e38:	01f30004 	mvnseq	r0, r4
    5e3c:	03309f50 	teqeq	r0, #80, 30	; 0x140
    5e40:	03320000 	teqeq	r2, #0
    5e44:	00010000 	andeq	r0, r1, r0
    5e48:	00033250 	andeq	r3, r3, r0, asr r2
    5e4c:	00033400 	andeq	r3, r3, r0, lsl #8
    5e50:	f3000400 	vshl.u8	d0, d0, d0
    5e54:	009f5001 	addseq	r5, pc, r1
    5e58:	00000000 	andeq	r0, r0, r0
    5e5c:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    5e60:	22000002 	andcs	r0, r0, #2
    5e64:	01000003 	tsteq	r0, r3
    5e68:	03225100 			; <UNDEFINED> instruction: 0x03225100
    5e6c:	03300000 	teqeq	r0, #0
    5e70:	00040000 	andeq	r0, r4, r0
    5e74:	9f5101f3 	svcls	0x005101f3
    5e78:	00000330 	andeq	r0, r0, r0, lsr r3
    5e7c:	00000334 	andeq	r0, r0, r4, lsr r3
    5e80:	00510001 	subseq	r0, r1, r1
    5e84:	00000000 	andeq	r0, r0, r0
    5e88:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    5e8c:	1a000002 	bne	5e9c <__Stack_Size+0x5a9c>
    5e90:	02000003 	andeq	r0, r0, #3
    5e94:	1a9f3000 	bne	fe7d1e9c <SCS_BASE+0x1e7c3e9c>
    5e98:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    5e9c:	0b000003 	bleq	5eb0 <__Stack_Size+0x5ab0>
    5ea0:	00713100 	rsbseq	r3, r1, r0, lsl #2
    5ea4:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    5ea8:	9f241aff 	svcls	0x00241aff
    5eac:	0000031e 	andeq	r0, r0, lr, lsl r3
    5eb0:	00000322 	andeq	r0, r0, r2, lsr #6
    5eb4:	71310012 	teqvc	r1, r2, lsl r0
    5eb8:	0a253800 	beq	953ec0 <__Stack_Size+0x953ac0>
    5ebc:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    5ec0:	ff0a0072 			; <UNDEFINED> instruction: 0xff0a0072
    5ec4:	9f1a1aff 	svcls	0x001a1aff
    5ec8:	00000322 	andeq	r0, r0, r2, lsr #6
    5ecc:	00000330 	andeq	r0, r0, r0, lsr r3
    5ed0:	f3310013 	vqadd.u64	d0, d1, d3
    5ed4:	25385101 	ldrcs	r5, [r8, #-257]!	; 0x101
    5ed8:	1affff0a 	bne	5b08 <__Stack_Size+0x5708>
    5edc:	0a007224 	beq	22774 <__Stack_Size+0x22374>
    5ee0:	1a1affff 	bne	6c5ee4 <__Stack_Size+0x6c5ae4>
    5ee4:	0003309f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    5ee8:	00033400 	andeq	r3, r3, r0, lsl #8
    5eec:	31001200 	mrscc	r1, R8_usr
    5ef0:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    5ef4:	1affff0a 	bne	5b24 <__Stack_Size+0x5724>
    5ef8:	0a007224 	beq	22790 <__Stack_Size+0x22390>
    5efc:	1a1affff 	bne	6c5f00 <__Stack_Size+0x6c5b00>
    5f00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f04:	00000000 	andeq	r0, r0, r0
    5f08:	0002f600 	andeq	pc, r2, r0, lsl #12
    5f0c:	0002fe00 	andeq	pc, r2, r0, lsl #28
    5f10:	30000200 	andcc	r0, r0, r0, lsl #4
    5f14:	0002fe9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    5f18:	00030800 	andeq	r0, r3, r0, lsl #16
    5f1c:	71000900 	tstvc	r0, r0, lsl #18
    5f20:	0a1a4f00 	beq	699b28 <__Stack_Size+0x699728>
    5f24:	9f1affff 	svcls	0x001affff
    5f28:	00000308 	andeq	r0, r0, r8, lsl #6
    5f2c:	0000031a 	andeq	r0, r0, sl, lsl r3
    5f30:	1a520001 	bne	1485f3c <__Stack_Size+0x1485b3c>
    5f34:	24000003 	strcs	r0, [r0], #-3
    5f38:	01000003 	tsteq	r0, r3
    5f3c:	03305300 	teqeq	r0, #0, 6
    5f40:	03340000 	teqeq	r4, #0
    5f44:	00010000 	andeq	r0, r1, r0
    5f48:	00000053 	andeq	r0, r0, r3, asr r0
    5f4c:	00000000 	andeq	r0, r0, r0
    5f50:	0002f600 	andeq	pc, r2, r0, lsl #12
    5f54:	0002fe00 	andeq	pc, r2, r0, lsl #28
    5f58:	30000200 	andcc	r0, r0, r0, lsl #4
    5f5c:	0002fe9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    5f60:	00033400 	andeq	r3, r3, r0, lsl #8
    5f64:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    5f68:	1aff0800 	bne	fffc7f70 <SCS_BASE+0x1ffb9f70>
    5f6c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f70:	00000000 	andeq	r0, r0, r0
    5f74:	0002f600 	andeq	pc, r2, r0, lsl #12
    5f78:	00033200 	andeq	r3, r3, r0, lsl #4
    5f7c:	30000200 	andcc	r0, r0, r0, lsl #4
    5f80:	0003329f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    5f84:	00033400 	andeq	r3, r3, r0, lsl #8
    5f88:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5f94:	00000334 	andeq	r0, r0, r4, lsr r3
    5f98:	00000336 	andeq	r0, r0, r6, lsr r3
    5f9c:	36510001 	ldrbcc	r0, [r1], -r1
    5fa0:	42000003 	andmi	r0, r0, #3
    5fa4:	04000003 	streq	r0, [r0], #-3
    5fa8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5fac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5fb0:	00000000 	andeq	r0, r0, r0
    5fb4:	00033400 	andeq	r3, r3, r0, lsl #8
    5fb8:	00033600 	andeq	r3, r3, r0, lsl #12
    5fbc:	71000500 	tstvc	r0, r0, lsl #10
    5fc0:	9f253800 	svcls	0x00253800
    5fc4:	00000336 	andeq	r0, r0, r6, lsr r3
    5fc8:	00000342 	andeq	r0, r0, r2, asr #6
    5fcc:	01f30006 	mvnseq	r0, r6
    5fd0:	9f253851 	svcls	0x00253851
	...
    5fdc:	0000000e 	andeq	r0, r0, lr
    5fe0:	00000014 	andeq	r0, r0, r4, lsl r0
    5fe4:	14530001 	ldrbne	r0, [r3], #-1
    5fe8:	1c000000 	stcne	0, cr0, [r0], {-0}
    5fec:	03000000 	movweq	r0, #0
    5ff0:	9f047300 	svcls	0x00047300
    5ff4:	0000001c 	andeq	r0, r0, ip, lsl r0
    5ff8:	0000002c 	andeq	r0, r0, ip, lsr #32
    5ffc:	2c530001 	mrrccs	0, 0, r0, r3, cr1
    6000:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    6004:	03000000 	movweq	r0, #0
    6008:	9f7c7300 	svcls	0x007c7300
    600c:	0000002e 	andeq	r0, r0, lr, lsr #32
    6010:	00000031 	andeq	r0, r0, r1, lsr r0
    6014:	00530001 	subseq	r0, r3, r1
    6018:	00000000 	andeq	r0, r0, r0
    601c:	Address 0x000000000000601c is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	080046e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, lr}
   4:	08004760 	stmdaeq	r0, {r5, r6, r8, r9, sl, lr}
	...
  10:	00000032 	andeq	r0, r0, r2, lsr r0
  14:	00000044 	andeq	r0, r0, r4, asr #32
  18:	00000048 	andeq	r0, r0, r8, asr #32
  1c:	00000058 	andeq	r0, r0, r8, asr r0
	...
  28:	0000012e 	andeq	r0, r0, lr, lsr #2
  2c:	00000134 	andeq	r0, r0, r4, lsr r1
  30:	00000136 	andeq	r0, r0, r6, lsr r1
  34:	0000013a 	andeq	r0, r0, sl, lsr r1
	...
  40:	00000598 	muleq	r0, r8, r5
  44:	000005b6 			; <UNDEFINED> instruction: 0x000005b6
  48:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
  4c:	000005fe 	strdeq	r0, [r0], -lr
  50:	00000600 	andeq	r0, r0, r0, lsl #12
  54:	00000634 	andeq	r0, r0, r4, lsr r6
  58:	00000636 	andeq	r0, r0, r6, lsr r6
  5c:	00000672 	andeq	r0, r0, r2, ror r6
  60:	00000674 	andeq	r0, r0, r4, ror r6
  64:	000006a2 	andeq	r0, r0, r2, lsr #13
	...
  70:	00000960 	andeq	r0, r0, r0, ror #18
  74:	00000962 	andeq	r0, r0, r2, ror #18
  78:	00000964 	andeq	r0, r0, r4, ror #18
  7c:	00000992 	muleq	r0, r2, r9
  80:	00000994 	muleq	r0, r4, r9
  84:	00000996 	muleq	r0, r6, r9
	...
  90:	0000099e 	muleq	r0, lr, r9
  94:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  98:	000009d6 	ldrdeq	r0, [r0], -r6
  9c:	000009d8 	ldrdeq	r0, [r0], -r8
	...
