const l=JSON.parse('{"key":"v-581215d2","path":"/train/eda/chip-circuit/Part_5-std_cell/5_3_%E7%89%A9%E7%90%86%E8%AE%BE%E8%AE%A1%E4%B8%AD%E7%9A%84%E4%BA%95%E6%A0%93%E5%8D%95%E5%85%83.html","title":"5.3 Well Tap Cell","lang":"zh-CN","frontmatter":{"title":"5.3 Well Tap Cell","order":3},"headers":[{"level":2,"title":"1 井栓单元：","slug":"_1-井栓单元","link":"#_1-井栓单元","children":[]},{"level":2,"title":"2 为什么需要井栓单元：","slug":"_2-为什么需要井栓单元","link":"#_2-为什么需要井栓单元","children":[]},{"level":2,"title":"3 井栓单元的放置：","slug":"_3-井栓单元的放置","link":"#_3-井栓单元的放置","children":[{"level":3,"title":"对于Innovus工具：","slug":"对于innovus工具","link":"#对于innovus工具","children":[]},{"level":3,"title":"对于ICC工具：","slug":"对于icc工具","link":"#对于icc工具","children":[]}]},{"level":2,"title":"链接","slug":"链接","link":"#链接","children":[]}],"git":{"createdTime":1721213548000,"updatedTime":1721213548000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":4.48,"words":1345},"filePathRelative":"train/eda/chip-circuit/Part_5-std_cell/5_3_物理设计中的井栓单元.md","localizedDate":"2024年7月17日","excerpt":"<p>井栓单元 [well tap cell]（或Tap单元）用于防止CMOS设计中的锁存现象。在第4部分闩锁效应中有所涉及。井栓单元将nwell连接到VDD，将p-衬底连接到VSS，以防止锁存问题。井栓单元没有逻辑功能，只是为nwell和p-衬底提供了一个连接，因此井栓单元被称为仅物理单元。在本文中，我们将讨论井栓单元的结构、井栓单元的需求以及如何在物理设计流程中放置它们。</p>\\n<h2> 1 井栓单元：</h2>\\n<p>井栓单元没有逻辑功能，只有两个连接。</p>\\n<ul>\\n<li>nwell到电源（VDD）</li>\\n<li>p-衬底到地（VSS）</li>\\n</ul>\\n<p>井栓布局的典型结构如图1所示。井栓单元没有输入和输出引脚，因此它被称为物理单元。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{l as data};
