#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May  3 14:06:24 2024
# Process ID: 16244
# Current directory: C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.runs/synth_1
# Command line: vivado.exe -log audio_read_playback_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_read_playback_top.tcl
# Log file: C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.runs/synth_1/audio_read_playback_top.vds
# Journal file: C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.runs/synth_1\vivado.jou
# Running On: TRON, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 34118 MB
#-----------------------------------------------------------
source audio_read_playback_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/utils_1/imports/synth_1/audio_read_playback_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/utils_1/imports/synth_1/audio_read_playback_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top audio_read_playback_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1716
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.652 ; gain = 409.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'audio_read_playback_top' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/audio_read_playback_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sync_debounce' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sync_debounce' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'SD_Card_FIFO' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'SD_Card_FIFO' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.runs/synth_1/.Xil/Vivado-16244-TRON/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.runs/synth_1/.Xil/Vivado-16244-TRON/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'clk_wiz' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/audio_read_playback_top.sv:112]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'clk_wiz_0' has 5 connections declared, but only 4 given [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/audio_read_playback_top.sv:112]
INFO: [Synth 8-6157] synthesizing module 'sdcard_init' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/sd_driver.sv:38]
INFO: [Synth 8-638] synthesizing module 'SdCardCtrl' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/SDCard.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'SdCardCtrl' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/SDCard.vhd:196]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/sd_driver.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'sdcard_init' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/sd_driver.sv:38]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/design_source/HexDriver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/design_source/HexDriver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/pwm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/pwm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'audio_read_playback_top' (0#1) [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/FinalFiles/audio_read_playback_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1291.766 ; gain = 511.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1291.766 ; gain = 511.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1291.766 ; gain = 511.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1291.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'HDMI_DO_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D0_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D1_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D1_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D2_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D2_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CEC_IN'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'HDMI_HPD'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C_SCL'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C-SDA'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_MISO'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_MOSI'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_CCLK'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'USB_SS_B'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'USB_RESET_B'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'USB_INT'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'MIC_CLK'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'MIC_DATA'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'AD1_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'AD1_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'AD15_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'AD15_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'SEL_JOYSTICK'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_TXD'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RXD'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RTS'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_CTS'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'UART_RXD'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ0'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ1'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ2'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ3'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'QSPI_CS_B'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'QSPI_RESET_B'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'SERVO0'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'SERVO1'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'SERVO2'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'SERVO3'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'JA1_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'JA1_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:186]
WARNING: [Vivado 12-584] No ports matched 'JA2_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:187]
WARNING: [Vivado 12-584] No ports matched 'JA2_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:188]
WARNING: [Vivado 12-584] No ports matched 'JA3_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'JA3_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'JA4_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'JA4_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'JB1_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'JB1_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:196]
WARNING: [Vivado 12-584] No ports matched 'JB2_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'JB2_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'JB3_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:199]
WARNING: [Vivado 12-584] No ports matched 'JB3_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'JB4_P'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'JB4_N'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'JAB_0'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'JAB_1'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'JAB_2'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'JAB_3'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:208]
WARNING: [Vivado 12-584] No ports matched 'JAB_4'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'JAB_5'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[0]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[0]'. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:219]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:219]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc:490]
Finished Parsing XDC File [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/audio_read_playback_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/constrs_1/imports/FinalFiles/Urbana.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/audio_read_playback_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/audio_read_playback_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1340.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1340.871 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1340.871 ; gain = 560.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1340.871 ; gain = 560.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1340.871 ; gain = 560.660
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'sdcard_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                        000000001 |                        000000000
               READBLOCK |                        000000010 |                        000000001
                    DONE |                        000000100 |                        000001000
                 READH_0 |                        000001000 |                        000000100
                 READH_1 |                        000010000 |                        000000101
                 READL_0 |                        000100000 |                        000000010
                 READL_1 |                        001000000 |                        000000011
                   WRITE |                        010000000 |                        000000110
                   ERROR |                        100000000 |                        000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'one-hot' in module 'sdcard_init'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1340.871 ; gain = 560.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---RAMs : 
	             1024 Bit	(64 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 6     
	  20 Input   48 Bit        Muxes := 2     
	  20 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	  20 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 1     
	   9 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 16    
	  10 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	  20 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 23    
	   3 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	  20 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	  20 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 29    
	  20 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO/write_ptr_reg[6]__0/Q' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO/write_ptr_reg[5]__0/Q' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO/write_ptr_reg[4]__0/Q' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO/write_ptr_reg[3]__0/Q' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO/write_ptr_reg[2]__0/Q' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO/write_ptr_reg[1]__0/Q' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO/write_ptr_reg[0]__0/Q' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:25]
WARNING: [Synth 8-3332] Sequential element (SD_card/FSM_onehot_state_r_reg[8]) is unused and will be removed from module audio_read_playback_top.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'FIFO/fifo_empty_reg__0/Q' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:26]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1340.871 ; gain = 560.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------------+---------------+----------------+
|Module Name | RTL Object                | Depth x Width | Implemented As | 
+------------+---------------------------+---------------+----------------+
|SdCardCtrl  | getCmdResponse_v          | 32x1          | LUT            | 
|SdCardCtrl  | doDeselect_v              | 32x1          | LUT            | 
|SdCardCtrl  | cs_bo                     | 32x1          | LUT            | 
|sdcard_init | m_sdcard/getCmdResponse_v | 32x1          | LUT            | 
|sdcard_init | m_sdcard/doDeselect_v     | 32x1          | LUT            | 
|sdcard_init | m_sdcard/cs_bo            | 32x1          | LUT            | 
+------------+---------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|audio_read_playback_top | FIFO/fifo_reg | 64 x 16(NO_CHANGE)     | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1340.871 ; gain = 560.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1341.680 ; gain = 561.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|audio_read_playback_top | FIFO/fifo_reg | 64 x 16(NO_CHANGE)     | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance FIFO/fifo_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.066 ; gain = 569.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1350.066 ; gain = 569.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1350.066 ; gain = 569.855
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO/fifo_full_reg__0_n_0 with 1st driver pin 'FIFO/fifo_full_reg__0/Q' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO/fifo_full_reg__0_n_0 with 2nd driver pin 'FIFO/fifo_full_reg/Q' [C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.srcs/sources_1/imports/Final Project/FIFO_v1.sv:46]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1350.066 ; gain = 569.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1350.066 ; gain = 569.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1350.066 ; gain = 569.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1350.066 ; gain = 569.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |    37|
|3     |LUT1     |     9|
|4     |LUT2     |    53|
|5     |LUT3     |    67|
|6     |LUT4     |   110|
|7     |LUT5     |    60|
|8     |LUT6     |   169|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   308|
|11    |FDSE     |     1|
|12    |IBUF     |     2|
|13    |OBUF     |    29|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1350.066 ; gain = 569.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 26 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1350.066 ; gain = 520.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1350.066 ; gain = 569.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1355.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1359.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6d701831
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 105 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1359.500 ; gain = 953.648
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/carso/OneDrive/Documents/College Documents/Spring 2024/ECE 385/Final Project/ECE385SDCard/ECE385SDCardTest.runs/synth_1/audio_read_playback_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audio_read_playback_top_utilization_synth.rpt -pb audio_read_playback_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  3 14:07:18 2024...
