// Seed: 1744049142
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_5;
  generate
    assign id_5 = ((1'b0)) == -1;
  endgenerate
  generate
    assign id_5 = (id_5++);
  endgenerate
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wire id_2,
    input uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    output wire id_9,
    output logic id_10,
    input wor id_11,
    input tri id_12,
    input supply0 id_13
);
  assign id_9 = (id_11) && id_11 - -1 === 1 && id_13;
  logic id_15;
  parameter id_16 = -1;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16
  );
  assign id_1 = id_8;
  wire id_17;
  wire id_18 = id_8;
  tri  id_19;
  ;
  always @(-1 or posedge 1) id_10 <= 1'd0;
  parameter id_20 = id_16;
  parameter id_21 = id_16;
  assign id_19 = -1'b0;
endmodule
