--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml HW4_top.twx HW4_top.ncd -o HW4_top.twr HW4_top.pcf

Design file:              HW4_top.ncd
Physical constraint file: HW4_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.388ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.612ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.694ns (Tcl)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.612ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.694ns (Tch)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.612ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.388ns (720.461MHz) (Tcp)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         
"clock_divider/half_ck_signal" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 297911 paths analyzed, 4800 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.408ns.
--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_0 (SLICE_X12Y43.F3), 3971 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          hostintf/Tx_data_reg_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      19.378ns (Levels of Logic = 15)
  Clock Path Skew:      -0.030ns (0.072 - 0.102)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to hostintf/Tx_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA17    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X17Y23.G1      net (fanout=1)        1.549   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X17Y23.Y       Tilo                  0.612   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X42Y7.F2       net (fanout=70)       3.196   IMem_rd_data<17>
    SLICE_X42Y7.X        Tilo                  0.660   GPR_file/N51
                                                       GPR_file/GPR_file/Mram_Memory_array_ren24.SLICEM_F
    SLICE_X43Y5.F2       net (fanout=1)        0.372   GPR_file/N51
    SLICE_X43Y5.X        Tif5x                 0.890   B_reg<11>
                                                       GPR_file/GPR_data_out2<11>1_G
                                                       GPR_file/GPR_data_out2<11>1
    SLICE_X29Y20.G3      net (fanout=2)        1.754   GPR_rd_data2<11>
    SLICE_X29Y20.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.G2      net (fanout=1)        0.515   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.Y       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       Rs_equals_Rt_or00001
    SLICE_X27Y12.G4      net (fanout=3)        0.865   Rs_equals_Rt
    SLICE_X27Y12.F5      Tif5                  0.759   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_71
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_0
    SLICE_X27Y12.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f51
    SLICE_X27Y12.FX      Tinafx                0.401   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X26Y13.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X26Y13.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<0>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7
    SLICE_X12Y43.G2      net (fanout=1)        1.503   hostintf/Host_RDBK_data<0>
    SLICE_X12Y43.Y       Tilo                  0.660   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>_SW0_SW0
    SLICE_X12Y43.F3      net (fanout=1)        0.020   hostintf/Host_MIPS_rd_data<0>_SW0_SW0/O
    SLICE_X12Y43.CLK     Tfck                  0.776   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>
                                                       hostintf/Tx_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     19.378ns (9.604ns logic, 9.774ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          hostintf/Tx_data_reg_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      19.257ns (Levels of Logic = 15)
  Clock Path Skew:      -0.030ns (0.072 - 0.102)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to hostintf/Tx_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA16    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X18Y23.G2      net (fanout=1)        1.217   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<16>
    SLICE_X18Y23.Y       Tilo                  0.660   Rt_pEX<0>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data81
    SLICE_X42Y7.F1       net (fanout=70)       3.359   IMem_rd_data<16>
    SLICE_X42Y7.X        Tilo                  0.660   GPR_file/N51
                                                       GPR_file/GPR_file/Mram_Memory_array_ren24.SLICEM_F
    SLICE_X43Y5.F2       net (fanout=1)        0.372   GPR_file/N51
    SLICE_X43Y5.X        Tif5x                 0.890   B_reg<11>
                                                       GPR_file/GPR_data_out2<11>1_G
                                                       GPR_file/GPR_data_out2<11>1
    SLICE_X29Y20.G3      net (fanout=2)        1.754   GPR_rd_data2<11>
    SLICE_X29Y20.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.G2      net (fanout=1)        0.515   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.Y       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       Rs_equals_Rt_or00001
    SLICE_X27Y12.G4      net (fanout=3)        0.865   Rs_equals_Rt
    SLICE_X27Y12.F5      Tif5                  0.759   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_71
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_0
    SLICE_X27Y12.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f51
    SLICE_X27Y12.FX      Tinafx                0.401   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X26Y13.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X26Y13.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<0>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7
    SLICE_X12Y43.G2      net (fanout=1)        1.503   hostintf/Host_RDBK_data<0>
    SLICE_X12Y43.Y       Tilo                  0.660   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>_SW0_SW0
    SLICE_X12Y43.F3      net (fanout=1)        0.020   hostintf/Host_MIPS_rd_data<0>_SW0_SW0/O
    SLICE_X12Y43.CLK     Tfck                  0.776   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>
                                                       hostintf/Tx_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     19.257ns (9.652ns logic, 9.605ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      19.170ns (Levels of Logic = 15)
  Clock Path Skew:      -0.018ns (0.032 - 0.050)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOPA0    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X18Y23.G3      net (fanout=1)        1.130   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<16>
    SLICE_X18Y23.Y       Tilo                  0.660   Rt_pEX<0>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data81
    SLICE_X42Y7.F1       net (fanout=70)       3.359   IMem_rd_data<16>
    SLICE_X42Y7.X        Tilo                  0.660   GPR_file/N51
                                                       GPR_file/GPR_file/Mram_Memory_array_ren24.SLICEM_F
    SLICE_X43Y5.F2       net (fanout=1)        0.372   GPR_file/N51
    SLICE_X43Y5.X        Tif5x                 0.890   B_reg<11>
                                                       GPR_file/GPR_data_out2<11>1_G
                                                       GPR_file/GPR_data_out2<11>1
    SLICE_X29Y20.G3      net (fanout=2)        1.754   GPR_rd_data2<11>
    SLICE_X29Y20.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.G2      net (fanout=1)        0.515   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.Y       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       Rs_equals_Rt_or00001
    SLICE_X27Y12.G4      net (fanout=3)        0.865   Rs_equals_Rt
    SLICE_X27Y12.F5      Tif5                  0.759   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_71
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_0
    SLICE_X27Y12.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f51
    SLICE_X27Y12.FX      Tinafx                0.401   hostintf/Mmux_Host_RDBK_data_5_f51
                                                       hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X26Y13.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_4_f6
    SLICE_X26Y13.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<0>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7
    SLICE_X12Y43.G2      net (fanout=1)        1.503   hostintf/Host_RDBK_data<0>
    SLICE_X12Y43.Y       Tilo                  0.660   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>_SW0_SW0
    SLICE_X12Y43.F3      net (fanout=1)        0.020   hostintf/Host_MIPS_rd_data<0>_SW0_SW0/O
    SLICE_X12Y43.CLK     Tfck                  0.776   hostintf/Tx_data_reg<0>
                                                       hostintf/Host_MIPS_rd_data<0>
                                                       hostintf/Tx_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     19.170ns (9.652ns logic, 9.518ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_31 (SLICE_X39Y35.F4), 3736 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_31 (FF)
  Requirement:          30.000ns
  Data Path Delay:      18.369ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.096 - 0.121)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA17    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X17Y23.G1      net (fanout=1)        1.549   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X17Y23.Y       Tilo                  0.612   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X42Y7.F2       net (fanout=70)       3.196   IMem_rd_data<17>
    SLICE_X42Y7.X        Tilo                  0.660   GPR_file/N51
                                                       GPR_file/GPR_file/Mram_Memory_array_ren24.SLICEM_F
    SLICE_X43Y5.F2       net (fanout=1)        0.372   GPR_file/N51
    SLICE_X43Y5.X        Tif5x                 0.890   B_reg<11>
                                                       GPR_file/GPR_data_out2<11>1_G
                                                       GPR_file/GPR_data_out2<11>1
    SLICE_X29Y20.G3      net (fanout=2)        1.754   GPR_rd_data2<11>
    SLICE_X29Y20.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.G2      net (fanout=1)        0.515   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.Y       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       Rs_equals_Rt_or00001
    SLICE_X28Y23.F3      net (fanout=3)        0.060   Rs_equals_Rt
    SLICE_X28Y23.X       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X39Y35.G1      net (fanout=32)       2.249   fetch_unit_imp/PC_Source<0>
    SLICE_X39Y35.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>_SW0_SW0
    SLICE_X39Y35.F4      net (fanout=1)        0.020   fetch_unit_imp/PC_mux_out<31>_SW0_SW0/O
    SLICE_X39Y35.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>
                                                       fetch_unit_imp/PC_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     18.369ns (8.654ns logic, 9.715ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_31 (FF)
  Requirement:          30.000ns
  Data Path Delay:      18.248ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.096 - 0.121)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA16    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X18Y23.G2      net (fanout=1)        1.217   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<16>
    SLICE_X18Y23.Y       Tilo                  0.660   Rt_pEX<0>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data81
    SLICE_X42Y7.F1       net (fanout=70)       3.359   IMem_rd_data<16>
    SLICE_X42Y7.X        Tilo                  0.660   GPR_file/N51
                                                       GPR_file/GPR_file/Mram_Memory_array_ren24.SLICEM_F
    SLICE_X43Y5.F2       net (fanout=1)        0.372   GPR_file/N51
    SLICE_X43Y5.X        Tif5x                 0.890   B_reg<11>
                                                       GPR_file/GPR_data_out2<11>1_G
                                                       GPR_file/GPR_data_out2<11>1
    SLICE_X29Y20.G3      net (fanout=2)        1.754   GPR_rd_data2<11>
    SLICE_X29Y20.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.G2      net (fanout=1)        0.515   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.Y       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       Rs_equals_Rt_or00001
    SLICE_X28Y23.F3      net (fanout=3)        0.060   Rs_equals_Rt
    SLICE_X28Y23.X       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X39Y35.G1      net (fanout=32)       2.249   fetch_unit_imp/PC_Source<0>
    SLICE_X39Y35.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>_SW0_SW0
    SLICE_X39Y35.F4      net (fanout=1)        0.020   fetch_unit_imp/PC_mux_out<31>_SW0_SW0/O
    SLICE_X39Y35.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>
                                                       fetch_unit_imp/PC_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     18.248ns (8.702ns logic, 9.546ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_31 (FF)
  Requirement:          30.000ns
  Data Path Delay:      18.161ns (Levels of Logic = 13)
  Clock Path Skew:      -0.013ns (0.096 - 0.109)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to fetch_unit_imp/PC_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOPA0    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X18Y23.G3      net (fanout=1)        1.130   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<16>
    SLICE_X18Y23.Y       Tilo                  0.660   Rt_pEX<0>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data81
    SLICE_X42Y7.F1       net (fanout=70)       3.359   IMem_rd_data<16>
    SLICE_X42Y7.X        Tilo                  0.660   GPR_file/N51
                                                       GPR_file/GPR_file/Mram_Memory_array_ren24.SLICEM_F
    SLICE_X43Y5.F2       net (fanout=1)        0.372   GPR_file/N51
    SLICE_X43Y5.X        Tif5x                 0.890   B_reg<11>
                                                       GPR_file/GPR_data_out2<11>1_G
                                                       GPR_file/GPR_data_out2<11>1
    SLICE_X29Y20.G3      net (fanout=2)        1.754   GPR_rd_data2<11>
    SLICE_X29Y20.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.G2      net (fanout=1)        0.515   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.Y       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       Rs_equals_Rt_or00001
    SLICE_X28Y23.F3      net (fanout=3)        0.060   Rs_equals_Rt
    SLICE_X28Y23.X       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X39Y35.G1      net (fanout=32)       2.249   fetch_unit_imp/PC_Source<0>
    SLICE_X39Y35.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>_SW0_SW0
    SLICE_X39Y35.F4      net (fanout=1)        0.020   fetch_unit_imp/PC_mux_out<31>_SW0_SW0/O
    SLICE_X39Y35.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<31>
                                                       fetch_unit_imp/PC_mux_out<31>
                                                       fetch_unit_imp/PC_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     18.161ns (8.702ns logic, 9.459ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_27 (SLICE_X36Y31.F3), 3735 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_27 (FF)
  Requirement:          30.000ns
  Data Path Delay:      18.210ns (Levels of Logic = 13)
  Clock Path Skew:      -0.028ns (0.093 - 0.121)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA17    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X17Y23.G1      net (fanout=1)        1.549   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<17>
    SLICE_X17Y23.Y       Tilo                  0.612   Rt_pEX<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data91
    SLICE_X42Y7.F2       net (fanout=70)       3.196   IMem_rd_data<17>
    SLICE_X42Y7.X        Tilo                  0.660   GPR_file/N51
                                                       GPR_file/GPR_file/Mram_Memory_array_ren24.SLICEM_F
    SLICE_X43Y5.F2       net (fanout=1)        0.372   GPR_file/N51
    SLICE_X43Y5.X        Tif5x                 0.890   B_reg<11>
                                                       GPR_file/GPR_data_out2<11>1_G
                                                       GPR_file/GPR_data_out2<11>1
    SLICE_X29Y20.G3      net (fanout=2)        1.754   GPR_rd_data2<11>
    SLICE_X29Y20.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.G2      net (fanout=1)        0.515   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.Y       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       Rs_equals_Rt_or00001
    SLICE_X28Y23.F3      net (fanout=3)        0.060   Rs_equals_Rt
    SLICE_X28Y23.X       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X36Y31.G2      net (fanout=32)       1.994   fetch_unit_imp/PC_Source<0>
    SLICE_X36Y31.Y       Tilo                  0.660   fetch_unit_imp/PC_reg<27>
                                                       fetch_unit_imp/PC_mux_out<27>_SW0_SW0
    SLICE_X36Y31.F3      net (fanout=1)        0.020   fetch_unit_imp/PC_mux_out<27>_SW0_SW0/O
    SLICE_X36Y31.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<27>
                                                       fetch_unit_imp/PC_mux_out<27>
                                                       fetch_unit_imp/PC_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     18.210ns (8.750ns logic, 9.460ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_27 (FF)
  Requirement:          30.000ns
  Data Path Delay:      18.089ns (Levels of Logic = 13)
  Clock Path Skew:      -0.028ns (0.093 - 0.121)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA16    Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X18Y23.G2      net (fanout=1)        1.217   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<16>
    SLICE_X18Y23.Y       Tilo                  0.660   Rt_pEX<0>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data81
    SLICE_X42Y7.F1       net (fanout=70)       3.359   IMem_rd_data<16>
    SLICE_X42Y7.X        Tilo                  0.660   GPR_file/N51
                                                       GPR_file/GPR_file/Mram_Memory_array_ren24.SLICEM_F
    SLICE_X43Y5.F2       net (fanout=1)        0.372   GPR_file/N51
    SLICE_X43Y5.X        Tif5x                 0.890   B_reg<11>
                                                       GPR_file/GPR_data_out2<11>1_G
                                                       GPR_file/GPR_data_out2<11>1
    SLICE_X29Y20.G3      net (fanout=2)        1.754   GPR_rd_data2<11>
    SLICE_X29Y20.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.G2      net (fanout=1)        0.515   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.Y       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       Rs_equals_Rt_or00001
    SLICE_X28Y23.F3      net (fanout=3)        0.060   Rs_equals_Rt
    SLICE_X28Y23.X       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X36Y31.G2      net (fanout=32)       1.994   fetch_unit_imp/PC_Source<0>
    SLICE_X36Y31.Y       Tilo                  0.660   fetch_unit_imp/PC_reg<27>
                                                       fetch_unit_imp/PC_mux_out<27>_SW0_SW0
    SLICE_X36Y31.F3      net (fanout=1)        0.020   fetch_unit_imp/PC_mux_out<27>_SW0_SW0/O
    SLICE_X36Y31.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<27>
                                                       fetch_unit_imp/PC_mux_out<27>
                                                       fetch_unit_imp/PC_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     18.089ns (8.798ns logic, 9.291ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_27 (FF)
  Requirement:          30.000ns
  Data Path Delay:      18.002ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.093 - 0.109)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to fetch_unit_imp/PC_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOPA0    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X18Y23.G3      net (fanout=1)        1.130   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<16>
    SLICE_X18Y23.Y       Tilo                  0.660   Rt_pEX<0>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data81
    SLICE_X42Y7.F1       net (fanout=70)       3.359   IMem_rd_data<16>
    SLICE_X42Y7.X        Tilo                  0.660   GPR_file/N51
                                                       GPR_file/GPR_file/Mram_Memory_array_ren24.SLICEM_F
    SLICE_X43Y5.F2       net (fanout=1)        0.372   GPR_file/N51
    SLICE_X43Y5.X        Tif5x                 0.890   B_reg<11>
                                                       GPR_file/GPR_data_out2<11>1_G
                                                       GPR_file/GPR_data_out2<11>1
    SLICE_X29Y20.G3      net (fanout=2)        1.754   GPR_rd_data2<11>
    SLICE_X29Y20.COUT    Topcyg                0.871   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<5>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>
    SLICE_X29Y21.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X29Y22.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X29Y23.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X29Y24.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X29Y25.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.G2      net (fanout=1)        0.515   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X28Y23.Y       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       Rs_equals_Rt_or00001
    SLICE_X28Y23.F3      net (fanout=3)        0.060   Rs_equals_Rt
    SLICE_X28Y23.X       Tilo                  0.660   fetch_unit_imp/PC_Source<0>
                                                       fetch_unit_imp/PC_Source<0>76
    SLICE_X36Y31.G2      net (fanout=32)       1.994   fetch_unit_imp/PC_Source<0>
    SLICE_X36Y31.Y       Tilo                  0.660   fetch_unit_imp/PC_reg<27>
                                                       fetch_unit_imp/PC_mux_out<27>_SW0_SW0
    SLICE_X36Y31.F3      net (fanout=1)        0.020   fetch_unit_imp/PC_mux_out<27>_SW0_SW0/O
    SLICE_X36Y31.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<27>
                                                       fetch_unit_imp/PC_mux_out<27>
                                                       fetch_unit_imp/PC_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     18.002ns (8.798ns logic, 9.204ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GPR_file/GPR_file/Mram_Memory_array_ren58.SLICEM_G (SLICE_X24Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALUout_reg_28 (FF)
  Destination:          GPR_file/GPR_file/Mram_Memory_array_ren58.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.023 - 0.025)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ALUout_reg_28 to GPR_file/GPR_file/Mram_Memory_array_ren58.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.YQ      Tcko                  0.409   ALUout_reg<29>
                                                       ALUout_reg_28
    SLICE_X24Y29.BY      net (fanout=5)        0.344   ALUout_reg<28>
    SLICE_X24Y29.CLK     Tdh         (-Th)     0.110   GPR_file/N119
                                                       GPR_file/GPR_file/Mram_Memory_array_ren58.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.299ns logic, 0.344ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point GPR_file/GPR_file/Mram_Memory_array_ren27.SLICEM_G (SLICE_X26Y17.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALUout_reg_13 (FF)
  Destination:          GPR_file/GPR_file/Mram_Memory_array_ren27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ALUout_reg_13 to GPR_file/GPR_file/Mram_Memory_array_ren27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y18.XQ      Tcko                  0.412   ALUout_reg<13>
                                                       ALUout_reg_13
    SLICE_X26Y17.BY      net (fanout=5)        0.347   ALUout_reg<13>
    SLICE_X26Y17.CLK     Tdh         (-Th)     0.110   GPR_file/N57
                                                       GPR_file/GPR_file/Mram_Memory_array_ren27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.302ns logic, 0.347ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point GPR_file/GPR_file/Mram_Memory_array_ren58.SLICEM_F (SLICE_X24Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALUout_reg_28 (FF)
  Destination:          GPR_file/GPR_file/Mram_Memory_array_ren58.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.023 - 0.025)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ALUout_reg_28 to GPR_file/GPR_file/Mram_Memory_array_ren58.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.YQ      Tcko                  0.409   ALUout_reg<29>
                                                       ALUout_reg_28
    SLICE_X24Y29.BY      net (fanout=5)        0.344   ALUout_reg<28>
    SLICE_X24Y29.CLK     Tdh         (-Th)     0.096   GPR_file/N119
                                                       GPR_file/GPR_file/Mram_Memory_array_ren58.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.313ns logic, 0.344ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: sext_imm_reg<10>/SR
  Logical resource: sext_imm_reg_10/SR
  Location pin: SLICE_X16Y19.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: sext_imm_reg<10>/SR
  Logical resource: sext_imm_reg_10/SR
  Location pin: SLICE_X16Y19.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: Rt_pEX<0>/SR
  Logical resource: Rt_pEX_0/SR
  Location pin: SLICE_X18Y23.SR
  Clock network: RESET
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    1.946|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 297911 paths, 0 nets, and 9045 connections

Design statistics:
   Minimum period:  19.408ns{1}   (Maximum frequency:  51.525MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 12 09:36:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



