RP_PIO
======

Register Listing for RP_PIO
---------------------------

+------------------------------------------------------------+----------------------------------------------+
| Register                                                   | Address                                      |
+============================================================+==============================================+
| :ref:`RP_PIO_SFR_CTRL <RP_PIO_SFR_CTRL>`                   | :ref:`0x50123000 <RP_PIO_SFR_CTRL>`          |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_FSTAT <RP_PIO_SFR_FSTAT>`                 | :ref:`0x50123004 <RP_PIO_SFR_FSTAT>`         |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_FDEBUG <RP_PIO_SFR_FDEBUG>`               | :ref:`0x50123008 <RP_PIO_SFR_FDEBUG>`        |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_FLEVEL <RP_PIO_SFR_FLEVEL>`               | :ref:`0x5012300c <RP_PIO_SFR_FLEVEL>`        |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_TXF0 <RP_PIO_SFR_TXF0>`                   | :ref:`0x50123010 <RP_PIO_SFR_TXF0>`          |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_TXF1 <RP_PIO_SFR_TXF1>`                   | :ref:`0x50123014 <RP_PIO_SFR_TXF1>`          |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_TXF2 <RP_PIO_SFR_TXF2>`                   | :ref:`0x50123018 <RP_PIO_SFR_TXF2>`          |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_TXF3 <RP_PIO_SFR_TXF3>`                   | :ref:`0x5012301c <RP_PIO_SFR_TXF3>`          |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_RXF0 <RP_PIO_SFR_RXF0>`                   | :ref:`0x50123020 <RP_PIO_SFR_RXF0>`          |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_RXF1 <RP_PIO_SFR_RXF1>`                   | :ref:`0x50123024 <RP_PIO_SFR_RXF1>`          |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_RXF2 <RP_PIO_SFR_RXF2>`                   | :ref:`0x50123028 <RP_PIO_SFR_RXF2>`          |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_RXF3 <RP_PIO_SFR_RXF3>`                   | :ref:`0x5012302c <RP_PIO_SFR_RXF3>`          |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IRQ <RP_PIO_SFR_IRQ>`                     | :ref:`0x50123030 <RP_PIO_SFR_IRQ>`           |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IRQ_FORCE <RP_PIO_SFR_IRQ_FORCE>`         | :ref:`0x50123034 <RP_PIO_SFR_IRQ_FORCE>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SYNC_BYPASS <RP_PIO_SFR_SYNC_BYPASS>`     | :ref:`0x50123038 <RP_PIO_SFR_SYNC_BYPASS>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_DBG_PADOUT <RP_PIO_SFR_DBG_PADOUT>`       | :ref:`0x5012303c <RP_PIO_SFR_DBG_PADOUT>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_DBG_PADOE <RP_PIO_SFR_DBG_PADOE>`         | :ref:`0x50123040 <RP_PIO_SFR_DBG_PADOE>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_DBG_CFGINFO <RP_PIO_SFR_DBG_CFGINFO>`     | :ref:`0x50123044 <RP_PIO_SFR_DBG_CFGINFO>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM0 <RP_PIO_SFR_INSTR_MEM0>`       | :ref:`0x50123048 <RP_PIO_SFR_INSTR_MEM0>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM1 <RP_PIO_SFR_INSTR_MEM1>`       | :ref:`0x5012304c <RP_PIO_SFR_INSTR_MEM1>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM2 <RP_PIO_SFR_INSTR_MEM2>`       | :ref:`0x50123050 <RP_PIO_SFR_INSTR_MEM2>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM3 <RP_PIO_SFR_INSTR_MEM3>`       | :ref:`0x50123054 <RP_PIO_SFR_INSTR_MEM3>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM4 <RP_PIO_SFR_INSTR_MEM4>`       | :ref:`0x50123058 <RP_PIO_SFR_INSTR_MEM4>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM5 <RP_PIO_SFR_INSTR_MEM5>`       | :ref:`0x5012305c <RP_PIO_SFR_INSTR_MEM5>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM6 <RP_PIO_SFR_INSTR_MEM6>`       | :ref:`0x50123060 <RP_PIO_SFR_INSTR_MEM6>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM7 <RP_PIO_SFR_INSTR_MEM7>`       | :ref:`0x50123064 <RP_PIO_SFR_INSTR_MEM7>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM8 <RP_PIO_SFR_INSTR_MEM8>`       | :ref:`0x50123068 <RP_PIO_SFR_INSTR_MEM8>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM9 <RP_PIO_SFR_INSTR_MEM9>`       | :ref:`0x5012306c <RP_PIO_SFR_INSTR_MEM9>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM10 <RP_PIO_SFR_INSTR_MEM10>`     | :ref:`0x50123070 <RP_PIO_SFR_INSTR_MEM10>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM11 <RP_PIO_SFR_INSTR_MEM11>`     | :ref:`0x50123074 <RP_PIO_SFR_INSTR_MEM11>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM12 <RP_PIO_SFR_INSTR_MEM12>`     | :ref:`0x50123078 <RP_PIO_SFR_INSTR_MEM12>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM13 <RP_PIO_SFR_INSTR_MEM13>`     | :ref:`0x5012307c <RP_PIO_SFR_INSTR_MEM13>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM14 <RP_PIO_SFR_INSTR_MEM14>`     | :ref:`0x50123080 <RP_PIO_SFR_INSTR_MEM14>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM15 <RP_PIO_SFR_INSTR_MEM15>`     | :ref:`0x50123084 <RP_PIO_SFR_INSTR_MEM15>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM16 <RP_PIO_SFR_INSTR_MEM16>`     | :ref:`0x50123088 <RP_PIO_SFR_INSTR_MEM16>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM17 <RP_PIO_SFR_INSTR_MEM17>`     | :ref:`0x5012308c <RP_PIO_SFR_INSTR_MEM17>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM18 <RP_PIO_SFR_INSTR_MEM18>`     | :ref:`0x50123090 <RP_PIO_SFR_INSTR_MEM18>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM19 <RP_PIO_SFR_INSTR_MEM19>`     | :ref:`0x50123094 <RP_PIO_SFR_INSTR_MEM19>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM20 <RP_PIO_SFR_INSTR_MEM20>`     | :ref:`0x50123098 <RP_PIO_SFR_INSTR_MEM20>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM21 <RP_PIO_SFR_INSTR_MEM21>`     | :ref:`0x5012309c <RP_PIO_SFR_INSTR_MEM21>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM22 <RP_PIO_SFR_INSTR_MEM22>`     | :ref:`0x501230a0 <RP_PIO_SFR_INSTR_MEM22>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM23 <RP_PIO_SFR_INSTR_MEM23>`     | :ref:`0x501230a4 <RP_PIO_SFR_INSTR_MEM23>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM24 <RP_PIO_SFR_INSTR_MEM24>`     | :ref:`0x501230a8 <RP_PIO_SFR_INSTR_MEM24>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM25 <RP_PIO_SFR_INSTR_MEM25>`     | :ref:`0x501230ac <RP_PIO_SFR_INSTR_MEM25>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM26 <RP_PIO_SFR_INSTR_MEM26>`     | :ref:`0x501230b0 <RP_PIO_SFR_INSTR_MEM26>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM27 <RP_PIO_SFR_INSTR_MEM27>`     | :ref:`0x501230b4 <RP_PIO_SFR_INSTR_MEM27>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM28 <RP_PIO_SFR_INSTR_MEM28>`     | :ref:`0x501230b8 <RP_PIO_SFR_INSTR_MEM28>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM29 <RP_PIO_SFR_INSTR_MEM29>`     | :ref:`0x501230bc <RP_PIO_SFR_INSTR_MEM29>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM30 <RP_PIO_SFR_INSTR_MEM30>`     | :ref:`0x501230c0 <RP_PIO_SFR_INSTR_MEM30>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INSTR_MEM31 <RP_PIO_SFR_INSTR_MEM31>`     | :ref:`0x501230c4 <RP_PIO_SFR_INSTR_MEM31>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM0_CLKDIV <RP_PIO_SFR_SM0_CLKDIV>`       | :ref:`0x501230c8 <RP_PIO_SFR_SM0_CLKDIV>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM0_EXECCTRL <RP_PIO_SFR_SM0_EXECCTRL>`   | :ref:`0x501230cc <RP_PIO_SFR_SM0_EXECCTRL>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM0_SHIFTCTRL <RP_PIO_SFR_SM0_SHIFTCTRL>` | :ref:`0x501230d0 <RP_PIO_SFR_SM0_SHIFTCTRL>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM0_ADDR <RP_PIO_SFR_SM0_ADDR>`           | :ref:`0x501230d4 <RP_PIO_SFR_SM0_ADDR>`      |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM0_INSTR <RP_PIO_SFR_SM0_INSTR>`         | :ref:`0x501230d8 <RP_PIO_SFR_SM0_INSTR>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM0_PINCTRL <RP_PIO_SFR_SM0_PINCTRL>`     | :ref:`0x501230dc <RP_PIO_SFR_SM0_PINCTRL>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM1_CLKDIV <RP_PIO_SFR_SM1_CLKDIV>`       | :ref:`0x501230e0 <RP_PIO_SFR_SM1_CLKDIV>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM1_EXECCTRL <RP_PIO_SFR_SM1_EXECCTRL>`   | :ref:`0x501230e4 <RP_PIO_SFR_SM1_EXECCTRL>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM1_SHIFTCTRL <RP_PIO_SFR_SM1_SHIFTCTRL>` | :ref:`0x501230e8 <RP_PIO_SFR_SM1_SHIFTCTRL>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM1_ADDR <RP_PIO_SFR_SM1_ADDR>`           | :ref:`0x501230ec <RP_PIO_SFR_SM1_ADDR>`      |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM1_INSTR <RP_PIO_SFR_SM1_INSTR>`         | :ref:`0x501230f0 <RP_PIO_SFR_SM1_INSTR>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM1_PINCTRL <RP_PIO_SFR_SM1_PINCTRL>`     | :ref:`0x501230f4 <RP_PIO_SFR_SM1_PINCTRL>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM2_CLKDIV <RP_PIO_SFR_SM2_CLKDIV>`       | :ref:`0x501230f8 <RP_PIO_SFR_SM2_CLKDIV>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM2_EXECCTRL <RP_PIO_SFR_SM2_EXECCTRL>`   | :ref:`0x501230fc <RP_PIO_SFR_SM2_EXECCTRL>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM2_SHIFTCTRL <RP_PIO_SFR_SM2_SHIFTCTRL>` | :ref:`0x50123100 <RP_PIO_SFR_SM2_SHIFTCTRL>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM2_ADDR <RP_PIO_SFR_SM2_ADDR>`           | :ref:`0x50123104 <RP_PIO_SFR_SM2_ADDR>`      |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM2_INSTR <RP_PIO_SFR_SM2_INSTR>`         | :ref:`0x50123108 <RP_PIO_SFR_SM2_INSTR>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM2_PINCTRL <RP_PIO_SFR_SM2_PINCTRL>`     | :ref:`0x5012310c <RP_PIO_SFR_SM2_PINCTRL>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM3_CLKDIV <RP_PIO_SFR_SM3_CLKDIV>`       | :ref:`0x50123110 <RP_PIO_SFR_SM3_CLKDIV>`    |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM3_EXECCTRL <RP_PIO_SFR_SM3_EXECCTRL>`   | :ref:`0x50123114 <RP_PIO_SFR_SM3_EXECCTRL>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM3_SHIFTCTRL <RP_PIO_SFR_SM3_SHIFTCTRL>` | :ref:`0x50123118 <RP_PIO_SFR_SM3_SHIFTCTRL>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM3_ADDR <RP_PIO_SFR_SM3_ADDR>`           | :ref:`0x5012311c <RP_PIO_SFR_SM3_ADDR>`      |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM3_INSTR <RP_PIO_SFR_SM3_INSTR>`         | :ref:`0x50123120 <RP_PIO_SFR_SM3_INSTR>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_SM3_PINCTRL <RP_PIO_SFR_SM3_PINCTRL>`     | :ref:`0x50123124 <RP_PIO_SFR_SM3_PINCTRL>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_INTR <RP_PIO_SFR_INTR>`                   | :ref:`0x50123128 <RP_PIO_SFR_INTR>`          |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IRQ0_INTE <RP_PIO_SFR_IRQ0_INTE>`         | :ref:`0x5012312c <RP_PIO_SFR_IRQ0_INTE>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IRQ0_INTF <RP_PIO_SFR_IRQ0_INTF>`         | :ref:`0x50123130 <RP_PIO_SFR_IRQ0_INTF>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IRQ0_INTS <RP_PIO_SFR_IRQ0_INTS>`         | :ref:`0x50123134 <RP_PIO_SFR_IRQ0_INTS>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IRQ1_INTE <RP_PIO_SFR_IRQ1_INTE>`         | :ref:`0x50123138 <RP_PIO_SFR_IRQ1_INTE>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IRQ1_INTF <RP_PIO_SFR_IRQ1_INTF>`         | :ref:`0x5012313c <RP_PIO_SFR_IRQ1_INTF>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IRQ1_INTS <RP_PIO_SFR_IRQ1_INTS>`         | :ref:`0x50123140 <RP_PIO_SFR_IRQ1_INTS>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IO_OE_INV <RP_PIO_SFR_IO_OE_INV>`         | :ref:`0x50123180 <RP_PIO_SFR_IO_OE_INV>`     |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IO_O_INV <RP_PIO_SFR_IO_O_INV>`           | :ref:`0x50123184 <RP_PIO_SFR_IO_O_INV>`      |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_IO_I_INV <RP_PIO_SFR_IO_I_INV>`           | :ref:`0x50123188 <RP_PIO_SFR_IO_I_INV>`      |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_FIFO_MARGIN <RP_PIO_SFR_FIFO_MARGIN>`     | :ref:`0x5012318c <RP_PIO_SFR_FIFO_MARGIN>`   |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_ZERO0 <RP_PIO_SFR_ZERO0>`                 | :ref:`0x50123190 <RP_PIO_SFR_ZERO0>`         |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_ZERO1 <RP_PIO_SFR_ZERO1>`                 | :ref:`0x50123194 <RP_PIO_SFR_ZERO1>`         |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_ZERO2 <RP_PIO_SFR_ZERO2>`                 | :ref:`0x50123198 <RP_PIO_SFR_ZERO2>`         |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`RP_PIO_SFR_ZERO3 <RP_PIO_SFR_ZERO3>`                 | :ref:`0x5012319c <RP_PIO_SFR_ZERO3>`         |
+------------------------------------------------------------+----------------------------------------------+

RP_PIO_SFR_CTRL
^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x0 = 0x50123000`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_CTRL

        {
            "reg": [
                {"name": "en",  "bits": 4},
                {"name": "restart",  "bits": 4},
                {"name": "clkdiv_restart",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+----------------+--------------------------------------------+
| Field  | Name           | Description                                |
+========+================+============================================+
| [3:0]  | EN             | en read/write control register             |
+--------+----------------+--------------------------------------------+
| [7:4]  | RESTART        | restart read/write control register        |
+--------+----------------+--------------------------------------------+
| [11:8] | CLKDIV_RESTART | clkdiv_restart read/write control register |
+--------+----------------+--------------------------------------------+

RP_PIO_SFR_FSTAT
^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x4 = 0x50123004`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_FSTAT

        {
            "reg": [
                {"name": "rx_full",  "bits": 4},
                {"name": "constant0",  "bits": 4},
                {"name": "rx_empty",  "bits": 4},
                {"name": "constant1",  "bits": 4},
                {"name": "tx_full",  "bits": 4},
                {"name": "constant2",  "bits": 4},
                {"name": "tx_empty",  "bits": 4},
                {"name": "constant3",  "bits": 4}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------+------------------------------------+
| Field   | Name      | Description                        |
+=========+===========+====================================+
| [3:0]   | RX_FULL   | rx_full read only status register  |
+---------+-----------+------------------------------------+
| [7:4]   | CONSTANT0 | constant value of 0                |
+---------+-----------+------------------------------------+
| [11:8]  | RX_EMPTY  | rx_empty read only status register |
+---------+-----------+------------------------------------+
| [15:12] | CONSTANT1 | constant value of 0                |
+---------+-----------+------------------------------------+
| [19:16] | TX_FULL   | tx_full read only status register  |
+---------+-----------+------------------------------------+
| [23:20] | CONSTANT2 | constant value of 0                |
+---------+-----------+------------------------------------+
| [27:24] | TX_EMPTY  | tx_empty read only status register |
+---------+-----------+------------------------------------+
| [31:28] | CONSTANT3 | constant value of 0                |
+---------+-----------+------------------------------------+

RP_PIO_SFR_FDEBUG
^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x8 = 0x50123008`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_FDEBUG

        {
            "reg": [
                {"name": "rxstall",  "bits": 4},
                {"name": "nc_dbg3",  "bits": 4},
                {"name": "rxunder",  "bits": 4},
                {"name": "nc_dbg2",  "bits": 4},
                {"name": "txover",  "bits": 4},
                {"name": "nc_dbg1",  "bits": 4},
                {"name": "txstall",  "bits": 4},
                {"name": "nc_dbg0",  "bits": 4}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------+-------------------------------------+
| Field   | Name    | Description                         |
+=========+=========+=====================================+
| [3:0]   | RXSTALL | rxstall read/write control register |
+---------+---------+-------------------------------------+
| [7:4]   | NC_DBG3 | nc_dbg3 read/write control register |
+---------+---------+-------------------------------------+
| [11:8]  | RXUNDER | rxunder read/write control register |
+---------+---------+-------------------------------------+
| [15:12] | NC_DBG2 | nc_dbg2 read/write control register |
+---------+---------+-------------------------------------+
| [19:16] | TXOVER  | txover read/write control register  |
+---------+---------+-------------------------------------+
| [23:20] | NC_DBG1 | nc_dbg1 read/write control register |
+---------+---------+-------------------------------------+
| [27:24] | TXSTALL | txstall read/write control register |
+---------+---------+-------------------------------------+
| [31:28] | NC_DBG0 | nc_dbg0 read/write control register |
+---------+---------+-------------------------------------+

RP_PIO_SFR_FLEVEL
^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xc = 0x5012300c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_FLEVEL

        {
            "reg": [
                {"name": "tx_level0",  "bits": 3},
                {"name": "constant0",  "bits": 1},
                {"name": "rx_level0",  "bits": 3},
                {"name": "constant1",  "bits": 1},
                {"name": "tx_level1",  "bits": 3},
                {"name": "constant2",  "bits": 1},
                {"name": "rx_level1",  "bits": 3},
                {"name": "constant3",  "bits": 1},
                {"name": "tx_level2",  "bits": 3},
                {"name": "constant4",  "bits": 1},
                {"name": "rx_level2",  "bits": 3},
                {"name": "constant5",  "bits": 1},
                {"name": "tx_level3",  "bits": 3},
                {"name": "constant6",  "bits": 1},
                {"name": "rx_level3",  "bits": 3},
                {"name": "constant7",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------+---------------------------------------+
| Field   | Name      | Description                           |
+=========+===========+=======================================+
| [2:0]   | TX_LEVEL0 | tx_level[0] read only status register |
+---------+-----------+---------------------------------------+
| [3]     | CONSTANT0 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [6:4]   | RX_LEVEL0 | rx_level[0] read only status register |
+---------+-----------+---------------------------------------+
| [7]     | CONSTANT1 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [10:8]  | TX_LEVEL1 | tx_level[1] read only status register |
+---------+-----------+---------------------------------------+
| [11]    | CONSTANT2 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [14:12] | RX_LEVEL1 | rx_level[1] read only status register |
+---------+-----------+---------------------------------------+
| [15]    | CONSTANT3 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [18:16] | TX_LEVEL2 | tx_level[2] read only status register |
+---------+-----------+---------------------------------------+
| [19]    | CONSTANT4 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [22:20] | RX_LEVEL2 | rx_level[2] read only status register |
+---------+-----------+---------------------------------------+
| [23]    | CONSTANT5 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [26:24] | TX_LEVEL3 | tx_level[3] read only status register |
+---------+-----------+---------------------------------------+
| [27]    | CONSTANT6 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [30:28] | RX_LEVEL3 | rx_level[3] read only status register |
+---------+-----------+---------------------------------------+
| [31]    | CONSTANT7 | constant value of 0                   |
+---------+-----------+---------------------------------------+

RP_PIO_SFR_TXF0
^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x10 = 0x50123010`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_TXF0

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

RP_PIO_SFR_TXF1
^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x14 = 0x50123014`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_TXF1

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

RP_PIO_SFR_TXF2
^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x18 = 0x50123018`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_TXF2

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

RP_PIO_SFR_TXF3
^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x1c = 0x5012301c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_TXF3

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

RP_PIO_SFR_RXF0
^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x20 = 0x50123020`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_RXF0

        {
            "reg": [
                {"name": "pdout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------+
| Field  | Name  | Description                     |
+========+=======+=================================+
| [31:0] | PDOUT | pdout read only status register |
+--------+-------+---------------------------------+

RP_PIO_SFR_RXF1
^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x24 = 0x50123024`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_RXF1

        {
            "reg": [
                {"name": "pdout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------+
| Field  | Name  | Description                     |
+========+=======+=================================+
| [31:0] | PDOUT | pdout read only status register |
+--------+-------+---------------------------------+

RP_PIO_SFR_RXF2
^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x28 = 0x50123028`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_RXF2

        {
            "reg": [
                {"name": "pdout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------+
| Field  | Name  | Description                     |
+========+=======+=================================+
| [31:0] | PDOUT | pdout read only status register |
+--------+-------+---------------------------------+

RP_PIO_SFR_RXF3
^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x2c = 0x5012302c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_RXF3

        {
            "reg": [
                {"name": "pdout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------+
| Field  | Name  | Description                     |
+========+=======+=================================+
| [31:0] | PDOUT | pdout read only status register |
+--------+-------+---------------------------------+

RP_PIO_SFR_IRQ
^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x30 = 0x50123030`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IRQ

        {
            "reg": [
                {"name": "sfr_irq",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------+-------------------------------------+
| Field | Name    | Description                         |
+=======+=========+=====================================+
| [7:0] | SFR_IRQ | sfr_irq read/write control register |
+-------+---------+-------------------------------------+

RP_PIO_SFR_IRQ_FORCE
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x34 = 0x50123034`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IRQ_FORCE

        {
            "reg": [
                {"name": "sfr_irq_force",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------------+-------------------------------------------+
| Field | Name          | Description                               |
+=======+===============+===========================================+
| [7:0] | SFR_IRQ_FORCE | sfr_irq_force read/write control register |
+-------+---------------+-------------------------------------------+

RP_PIO_SFR_SYNC_BYPASS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x38 = 0x50123038`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SYNC_BYPASS

        {
            "reg": [
                {"name": "sfr_sync_bypass",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+---------------------------------------------+
| Field  | Name            | Description                                 |
+========+=================+=============================================+
| [31:0] | SFR_SYNC_BYPASS | sfr_sync_bypass read/write control register |
+--------+-----------------+---------------------------------------------+

RP_PIO_SFR_DBG_PADOUT
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x3c = 0x5012303c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_DBG_PADOUT

        {
            "reg": [
                {"name": "sfr_dbg_padout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+------------------------------------------+
| Field  | Name           | Description                              |
+========+================+==========================================+
| [31:0] | SFR_DBG_PADOUT | sfr_dbg_padout read only status register |
+--------+----------------+------------------------------------------+

RP_PIO_SFR_DBG_PADOE
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x40 = 0x50123040`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_DBG_PADOE

        {
            "reg": [
                {"name": "sfr_dbg_padoe",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------+-----------------------------------------+
| Field  | Name          | Description                             |
+========+===============+=========================================+
| [31:0] | SFR_DBG_PADOE | sfr_dbg_padoe read only status register |
+--------+---------------+-----------------------------------------+

RP_PIO_SFR_DBG_CFGINFO
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x44 = 0x50123044`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_DBG_CFGINFO

        {
            "reg": [
                {"name": "constant0",  "bits": 8},
                {"name": "constant1",  "bits": 8},
                {"name": "constant2",  "bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+-----------+----------------------+
| Field   | Name      | Description          |
+=========+===========+======================+
| [7:0]   | CONSTANT0 | constant value of 4  |
+---------+-----------+----------------------+
| [15:8]  | CONSTANT1 | constant value of 4  |
+---------+-----------+----------------------+
| [31:16] | CONSTANT2 | constant value of 32 |
+---------+-----------+----------------------+

RP_PIO_SFR_INSTR_MEM0
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x48 = 0x50123048`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM0

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM1
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x4c = 0x5012304c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM1

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM2
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x50 = 0x50123050`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM2

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM3
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x54 = 0x50123054`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM3

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM4
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x58 = 0x50123058`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM4

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM5
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x5c = 0x5012305c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM5

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM6
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x60 = 0x50123060`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM6

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM7
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x64 = 0x50123064`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM7

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM8
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x68 = 0x50123068`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM8

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM9
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x6c = 0x5012306c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM9

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM10
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x70 = 0x50123070`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM10

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM11
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x74 = 0x50123074`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM11

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM12
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x78 = 0x50123078`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM12

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM13
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x7c = 0x5012307c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM13

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM14
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x80 = 0x50123080`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM14

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM15
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x84 = 0x50123084`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM15

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM16
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x88 = 0x50123088`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM16

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM17
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x8c = 0x5012308c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM17

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM18
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x90 = 0x50123090`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM18

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM19
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x94 = 0x50123094`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM19

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM20
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x98 = 0x50123098`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM20

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM21
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x9c = 0x5012309c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM21

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM22
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xa0 = 0x501230a0`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM22

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM23
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xa4 = 0x501230a4`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM23

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM24
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xa8 = 0x501230a8`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM24

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM25
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xac = 0x501230ac`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM25

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM26
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xb0 = 0x501230b0`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM26

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM27
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xb4 = 0x501230b4`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM27

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM28
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xb8 = 0x501230b8`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM28

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM29
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xbc = 0x501230bc`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM29

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM30
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xc0 = 0x501230c0`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM30

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_INSTR_MEM31
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xc4 = 0x501230c4`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INSTR_MEM31

        {
            "reg": [
                {"name": "instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [15:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

RP_PIO_SFR_SM0_CLKDIV
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xc8 = 0x501230c8`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM0_CLKDIV

        {
            "reg": [
                {"name": "unused_div",  "bits": 8},
                {"name": "div_frac",  "bits": 8},
                {"name": "div_int",  "bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+------------+----------------------------------------+
| Field   | Name       | Description                            |
+=========+============+========================================+
| [7:0]   | UNUSED_DIV | unused_div read/write control register |
+---------+------------+----------------------------------------+
| [15:8]  | DIV_FRAC   | div_frac read/write control register   |
+---------+------------+----------------------------------------+
| [31:16] | DIV_INT    | div_int read/write control register    |
+---------+------------+----------------------------------------+

RP_PIO_SFR_SM0_EXECCTRL
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xcc = 0x501230cc`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM0_EXECCTRL

        {
            "reg": [
                {"name": "status_n",  "bits": 4},
                {"name": "status_sel",  "bits": 1},
                {"name": "resvd_exec",  "bits": 2},
                {"name": "wrap_target",  "bits": 5},
                {"name": "pend",  "bits": 5},
                {"name": "out_sticky",  "bits": 1},
                {"name": "inline_out_en",  "bits": 1},
                {"name": "out_en_sel",  "bits": 5},
                {"name": "jmp_pin",  "bits": 5},
                {"name": "side_pindir",  "bits": 1},
                {"name": "sideset_enable_bit",  "bits": 1},
                {"name": "exec_stalled_ro0",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+--------------------+------------------------------------------------+
| Field   | Name               | Description                                    |
+=========+====================+================================================+
| [3:0]   | STATUS_N           | status_n read/write control register           |
+---------+--------------------+------------------------------------------------+
| [4]     | STATUS_SEL         | status_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [6:5]   | RESVD_EXEC         | resvd_exec read/write control register         |
+---------+--------------------+------------------------------------------------+
| [11:7]  | WRAP_TARGET        | wrap_target read/write control register        |
+---------+--------------------+------------------------------------------------+
| [16:12] | PEND               | pend read/write control register               |
+---------+--------------------+------------------------------------------------+
| [17]    | OUT_STICKY         | out_sticky read/write control register         |
+---------+--------------------+------------------------------------------------+
| [18]    | INLINE_OUT_EN      | inline_out_en read/write control register      |
+---------+--------------------+------------------------------------------------+
| [23:19] | OUT_EN_SEL         | out_en_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [28:24] | JMP_PIN            | jmp_pin read/write control register            |
+---------+--------------------+------------------------------------------------+
| [29]    | SIDE_PINDIR        | side_pindir read/write control register        |
+---------+--------------------+------------------------------------------------+
| [30]    | SIDESET_ENABLE_BIT | sideset_enable_bit read/write control register |
+---------+--------------------+------------------------------------------------+
| [31]    | EXEC_STALLED_RO0   | exec_stalled_ro0 read/write control register   |
+---------+--------------------+------------------------------------------------+

RP_PIO_SFR_SM0_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xd0 = 0x501230d0`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM0_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_shift",  "bits": 16},
                {"name": "auto_push",  "bits": 1},
                {"name": "auto_pull",  "bits": 1},
                {"name": "in_shift_dir",  "bits": 1},
                {"name": "out_shift_dir",  "bits": 1},
                {"name": "isr_threshold",  "bits": 5},
                {"name": "osr_threshold",  "bits": 5},
                {"name": "join_tx",  "bits": 1},
                {"name": "join_rx",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------------+-------------------------------------------+
| Field   | Name          | Description                               |
+=========+===============+===========================================+
| [15:0]  | RESVD_SHIFT   | resvd_shift read/write control register   |
+---------+---------------+-------------------------------------------+
| [16]    | AUTO_PUSH     | auto_push read/write control register     |
+---------+---------------+-------------------------------------------+
| [17]    | AUTO_PULL     | auto_pull read/write control register     |
+---------+---------------+-------------------------------------------+
| [18]    | IN_SHIFT_DIR  | in_shift_dir read/write control register  |
+---------+---------------+-------------------------------------------+
| [19]    | OUT_SHIFT_DIR | out_shift_dir read/write control register |
+---------+---------------+-------------------------------------------+
| [24:20] | ISR_THRESHOLD | isr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [29:25] | OSR_THRESHOLD | osr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [30]    | JOIN_TX       | join_tx read/write control register       |
+---------+---------------+-------------------------------------------+
| [31]    | JOIN_RX       | join_rx read/write control register       |
+---------+---------------+-------------------------------------------+

RP_PIO_SFR_SM0_ADDR
^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xd4 = 0x501230d4`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM0_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

RP_PIO_SFR_SM0_INSTR
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xd8 = 0x501230d8`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM0_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

RP_PIO_SFR_SM0_PINCTRL
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xdc = 0x501230dc`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM0_PINCTRL

        {
            "reg": [
                {"name": "pins_out_base",  "bits": 5},
                {"name": "pins_set_base",  "bits": 5},
                {"name": "pins_side_base",  "bits": 5},
                {"name": "pins_in_base",  "bits": 5},
                {"name": "pins_out_count",  "bits": 6},
                {"name": "pins_set_count",  "bits": 3},
                {"name": "pins_side_count",  "bits": 3}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------------+---------------------------------------------+
| Field   | Name            | Description                                 |
+=========+=================+=============================================+
| [4:0]   | PINS_OUT_BASE   | pins_out_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [9:5]   | PINS_SET_BASE   | pins_set_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [14:10] | PINS_SIDE_BASE  | pins_side_base read/write control register  |
+---------+-----------------+---------------------------------------------+
| [19:15] | PINS_IN_BASE    | pins_in_base read/write control register    |
+---------+-----------------+---------------------------------------------+
| [25:20] | PINS_OUT_COUNT  | pins_out_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [28:26] | PINS_SET_COUNT  | pins_set_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [31:29] | PINS_SIDE_COUNT | pins_side_count read/write control register |
+---------+-----------------+---------------------------------------------+

RP_PIO_SFR_SM1_CLKDIV
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xe0 = 0x501230e0`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM1_CLKDIV

        {
            "reg": [
                {"name": "unused_div",  "bits": 8},
                {"name": "div_frac",  "bits": 8},
                {"name": "div_int",  "bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+------------+----------------------------------------+
| Field   | Name       | Description                            |
+=========+============+========================================+
| [7:0]   | UNUSED_DIV | unused_div read/write control register |
+---------+------------+----------------------------------------+
| [15:8]  | DIV_FRAC   | div_frac read/write control register   |
+---------+------------+----------------------------------------+
| [31:16] | DIV_INT    | div_int read/write control register    |
+---------+------------+----------------------------------------+

RP_PIO_SFR_SM1_EXECCTRL
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xe4 = 0x501230e4`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM1_EXECCTRL

        {
            "reg": [
                {"name": "status_n",  "bits": 4},
                {"name": "status_sel",  "bits": 1},
                {"name": "resvd_exec",  "bits": 2},
                {"name": "wrap_target",  "bits": 5},
                {"name": "pend",  "bits": 5},
                {"name": "out_sticky",  "bits": 1},
                {"name": "inline_out_en",  "bits": 1},
                {"name": "out_en_sel",  "bits": 5},
                {"name": "jmp_pin",  "bits": 5},
                {"name": "side_pindir",  "bits": 1},
                {"name": "sideset_enable_bit",  "bits": 1},
                {"name": "exec_stalled_ro1",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+--------------------+------------------------------------------------+
| Field   | Name               | Description                                    |
+=========+====================+================================================+
| [3:0]   | STATUS_N           | status_n read/write control register           |
+---------+--------------------+------------------------------------------------+
| [4]     | STATUS_SEL         | status_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [6:5]   | RESVD_EXEC         | resvd_exec read/write control register         |
+---------+--------------------+------------------------------------------------+
| [11:7]  | WRAP_TARGET        | wrap_target read/write control register        |
+---------+--------------------+------------------------------------------------+
| [16:12] | PEND               | pend read/write control register               |
+---------+--------------------+------------------------------------------------+
| [17]    | OUT_STICKY         | out_sticky read/write control register         |
+---------+--------------------+------------------------------------------------+
| [18]    | INLINE_OUT_EN      | inline_out_en read/write control register      |
+---------+--------------------+------------------------------------------------+
| [23:19] | OUT_EN_SEL         | out_en_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [28:24] | JMP_PIN            | jmp_pin read/write control register            |
+---------+--------------------+------------------------------------------------+
| [29]    | SIDE_PINDIR        | side_pindir read/write control register        |
+---------+--------------------+------------------------------------------------+
| [30]    | SIDESET_ENABLE_BIT | sideset_enable_bit read/write control register |
+---------+--------------------+------------------------------------------------+
| [31]    | EXEC_STALLED_RO1   | exec_stalled_ro1 read/write control register   |
+---------+--------------------+------------------------------------------------+

RP_PIO_SFR_SM1_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xe8 = 0x501230e8`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM1_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_shift",  "bits": 16},
                {"name": "auto_push",  "bits": 1},
                {"name": "auto_pull",  "bits": 1},
                {"name": "in_shift_dir",  "bits": 1},
                {"name": "out_shift_dir",  "bits": 1},
                {"name": "isr_threshold",  "bits": 5},
                {"name": "osr_threshold",  "bits": 5},
                {"name": "join_tx",  "bits": 1},
                {"name": "join_rx",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------------+-------------------------------------------+
| Field   | Name          | Description                               |
+=========+===============+===========================================+
| [15:0]  | RESVD_SHIFT   | resvd_shift read/write control register   |
+---------+---------------+-------------------------------------------+
| [16]    | AUTO_PUSH     | auto_push read/write control register     |
+---------+---------------+-------------------------------------------+
| [17]    | AUTO_PULL     | auto_pull read/write control register     |
+---------+---------------+-------------------------------------------+
| [18]    | IN_SHIFT_DIR  | in_shift_dir read/write control register  |
+---------+---------------+-------------------------------------------+
| [19]    | OUT_SHIFT_DIR | out_shift_dir read/write control register |
+---------+---------------+-------------------------------------------+
| [24:20] | ISR_THRESHOLD | isr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [29:25] | OSR_THRESHOLD | osr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [30]    | JOIN_TX       | join_tx read/write control register       |
+---------+---------------+-------------------------------------------+
| [31]    | JOIN_RX       | join_rx read/write control register       |
+---------+---------------+-------------------------------------------+

RP_PIO_SFR_SM1_ADDR
^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xec = 0x501230ec`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM1_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

RP_PIO_SFR_SM1_INSTR
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xf0 = 0x501230f0`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM1_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

RP_PIO_SFR_SM1_PINCTRL
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xf4 = 0x501230f4`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM1_PINCTRL

        {
            "reg": [
                {"name": "pins_out_base",  "bits": 5},
                {"name": "pins_set_base",  "bits": 5},
                {"name": "pins_side_base",  "bits": 5},
                {"name": "pins_in_base",  "bits": 5},
                {"name": "pins_out_count",  "bits": 6},
                {"name": "pins_set_count",  "bits": 3},
                {"name": "pins_side_count",  "bits": 3}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------------+---------------------------------------------+
| Field   | Name            | Description                                 |
+=========+=================+=============================================+
| [4:0]   | PINS_OUT_BASE   | pins_out_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [9:5]   | PINS_SET_BASE   | pins_set_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [14:10] | PINS_SIDE_BASE  | pins_side_base read/write control register  |
+---------+-----------------+---------------------------------------------+
| [19:15] | PINS_IN_BASE    | pins_in_base read/write control register    |
+---------+-----------------+---------------------------------------------+
| [25:20] | PINS_OUT_COUNT  | pins_out_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [28:26] | PINS_SET_COUNT  | pins_set_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [31:29] | PINS_SIDE_COUNT | pins_side_count read/write control register |
+---------+-----------------+---------------------------------------------+

RP_PIO_SFR_SM2_CLKDIV
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xf8 = 0x501230f8`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM2_CLKDIV

        {
            "reg": [
                {"name": "unused_div",  "bits": 8},
                {"name": "div_frac",  "bits": 8},
                {"name": "div_int",  "bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+------------+----------------------------------------+
| Field   | Name       | Description                            |
+=========+============+========================================+
| [7:0]   | UNUSED_DIV | unused_div read/write control register |
+---------+------------+----------------------------------------+
| [15:8]  | DIV_FRAC   | div_frac read/write control register   |
+---------+------------+----------------------------------------+
| [31:16] | DIV_INT    | div_int read/write control register    |
+---------+------------+----------------------------------------+

RP_PIO_SFR_SM2_EXECCTRL
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0xfc = 0x501230fc`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM2_EXECCTRL

        {
            "reg": [
                {"name": "status_n",  "bits": 4},
                {"name": "status_sel",  "bits": 1},
                {"name": "resvd_exec",  "bits": 2},
                {"name": "wrap_target",  "bits": 5},
                {"name": "pend",  "bits": 5},
                {"name": "out_sticky",  "bits": 1},
                {"name": "inline_out_en",  "bits": 1},
                {"name": "out_en_sel",  "bits": 5},
                {"name": "jmp_pin",  "bits": 5},
                {"name": "side_pindir",  "bits": 1},
                {"name": "sideset_enable_bit",  "bits": 1},
                {"name": "exec_stalled_ro2",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+--------------------+------------------------------------------------+
| Field   | Name               | Description                                    |
+=========+====================+================================================+
| [3:0]   | STATUS_N           | status_n read/write control register           |
+---------+--------------------+------------------------------------------------+
| [4]     | STATUS_SEL         | status_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [6:5]   | RESVD_EXEC         | resvd_exec read/write control register         |
+---------+--------------------+------------------------------------------------+
| [11:7]  | WRAP_TARGET        | wrap_target read/write control register        |
+---------+--------------------+------------------------------------------------+
| [16:12] | PEND               | pend read/write control register               |
+---------+--------------------+------------------------------------------------+
| [17]    | OUT_STICKY         | out_sticky read/write control register         |
+---------+--------------------+------------------------------------------------+
| [18]    | INLINE_OUT_EN      | inline_out_en read/write control register      |
+---------+--------------------+------------------------------------------------+
| [23:19] | OUT_EN_SEL         | out_en_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [28:24] | JMP_PIN            | jmp_pin read/write control register            |
+---------+--------------------+------------------------------------------------+
| [29]    | SIDE_PINDIR        | side_pindir read/write control register        |
+---------+--------------------+------------------------------------------------+
| [30]    | SIDESET_ENABLE_BIT | sideset_enable_bit read/write control register |
+---------+--------------------+------------------------------------------------+
| [31]    | EXEC_STALLED_RO2   | exec_stalled_ro2 read/write control register   |
+---------+--------------------+------------------------------------------------+

RP_PIO_SFR_SM2_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x100 = 0x50123100`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM2_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_shift",  "bits": 16},
                {"name": "auto_push",  "bits": 1},
                {"name": "auto_pull",  "bits": 1},
                {"name": "in_shift_dir",  "bits": 1},
                {"name": "out_shift_dir",  "bits": 1},
                {"name": "isr_threshold",  "bits": 5},
                {"name": "osr_threshold",  "bits": 5},
                {"name": "join_tx",  "bits": 1},
                {"name": "join_rx",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------------+-------------------------------------------+
| Field   | Name          | Description                               |
+=========+===============+===========================================+
| [15:0]  | RESVD_SHIFT   | resvd_shift read/write control register   |
+---------+---------------+-------------------------------------------+
| [16]    | AUTO_PUSH     | auto_push read/write control register     |
+---------+---------------+-------------------------------------------+
| [17]    | AUTO_PULL     | auto_pull read/write control register     |
+---------+---------------+-------------------------------------------+
| [18]    | IN_SHIFT_DIR  | in_shift_dir read/write control register  |
+---------+---------------+-------------------------------------------+
| [19]    | OUT_SHIFT_DIR | out_shift_dir read/write control register |
+---------+---------------+-------------------------------------------+
| [24:20] | ISR_THRESHOLD | isr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [29:25] | OSR_THRESHOLD | osr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [30]    | JOIN_TX       | join_tx read/write control register       |
+---------+---------------+-------------------------------------------+
| [31]    | JOIN_RX       | join_rx read/write control register       |
+---------+---------------+-------------------------------------------+

RP_PIO_SFR_SM2_ADDR
^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x104 = 0x50123104`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM2_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

RP_PIO_SFR_SM2_INSTR
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x108 = 0x50123108`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM2_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

RP_PIO_SFR_SM2_PINCTRL
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x10c = 0x5012310c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM2_PINCTRL

        {
            "reg": [
                {"name": "pins_out_base",  "bits": 5},
                {"name": "pins_set_base",  "bits": 5},
                {"name": "pins_side_base",  "bits": 5},
                {"name": "pins_in_base",  "bits": 5},
                {"name": "pins_out_count",  "bits": 6},
                {"name": "pins_set_count",  "bits": 3},
                {"name": "pins_side_count",  "bits": 3}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------------+---------------------------------------------+
| Field   | Name            | Description                                 |
+=========+=================+=============================================+
| [4:0]   | PINS_OUT_BASE   | pins_out_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [9:5]   | PINS_SET_BASE   | pins_set_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [14:10] | PINS_SIDE_BASE  | pins_side_base read/write control register  |
+---------+-----------------+---------------------------------------------+
| [19:15] | PINS_IN_BASE    | pins_in_base read/write control register    |
+---------+-----------------+---------------------------------------------+
| [25:20] | PINS_OUT_COUNT  | pins_out_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [28:26] | PINS_SET_COUNT  | pins_set_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [31:29] | PINS_SIDE_COUNT | pins_side_count read/write control register |
+---------+-----------------+---------------------------------------------+

RP_PIO_SFR_SM3_CLKDIV
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x110 = 0x50123110`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM3_CLKDIV

        {
            "reg": [
                {"name": "unused_div",  "bits": 8},
                {"name": "div_frac",  "bits": 8},
                {"name": "div_int",  "bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+------------+----------------------------------------+
| Field   | Name       | Description                            |
+=========+============+========================================+
| [7:0]   | UNUSED_DIV | unused_div read/write control register |
+---------+------------+----------------------------------------+
| [15:8]  | DIV_FRAC   | div_frac read/write control register   |
+---------+------------+----------------------------------------+
| [31:16] | DIV_INT    | div_int read/write control register    |
+---------+------------+----------------------------------------+

RP_PIO_SFR_SM3_EXECCTRL
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x114 = 0x50123114`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM3_EXECCTRL

        {
            "reg": [
                {"name": "status_n",  "bits": 4},
                {"name": "status_sel",  "bits": 1},
                {"name": "resvd_exec",  "bits": 2},
                {"name": "wrap_target",  "bits": 5},
                {"name": "pend",  "bits": 5},
                {"name": "out_sticky",  "bits": 1},
                {"name": "inline_out_en",  "bits": 1},
                {"name": "out_en_sel",  "bits": 5},
                {"name": "jmp_pin",  "bits": 5},
                {"name": "side_pindir",  "bits": 1},
                {"name": "sideset_enable_bit",  "bits": 1},
                {"name": "exec_stalled_ro3",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+--------------------+------------------------------------------------+
| Field   | Name               | Description                                    |
+=========+====================+================================================+
| [3:0]   | STATUS_N           | status_n read/write control register           |
+---------+--------------------+------------------------------------------------+
| [4]     | STATUS_SEL         | status_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [6:5]   | RESVD_EXEC         | resvd_exec read/write control register         |
+---------+--------------------+------------------------------------------------+
| [11:7]  | WRAP_TARGET        | wrap_target read/write control register        |
+---------+--------------------+------------------------------------------------+
| [16:12] | PEND               | pend read/write control register               |
+---------+--------------------+------------------------------------------------+
| [17]    | OUT_STICKY         | out_sticky read/write control register         |
+---------+--------------------+------------------------------------------------+
| [18]    | INLINE_OUT_EN      | inline_out_en read/write control register      |
+---------+--------------------+------------------------------------------------+
| [23:19] | OUT_EN_SEL         | out_en_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [28:24] | JMP_PIN            | jmp_pin read/write control register            |
+---------+--------------------+------------------------------------------------+
| [29]    | SIDE_PINDIR        | side_pindir read/write control register        |
+---------+--------------------+------------------------------------------------+
| [30]    | SIDESET_ENABLE_BIT | sideset_enable_bit read/write control register |
+---------+--------------------+------------------------------------------------+
| [31]    | EXEC_STALLED_RO3   | exec_stalled_ro3 read/write control register   |
+---------+--------------------+------------------------------------------------+

RP_PIO_SFR_SM3_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x118 = 0x50123118`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM3_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_shift",  "bits": 16},
                {"name": "auto_push",  "bits": 1},
                {"name": "auto_pull",  "bits": 1},
                {"name": "in_shift_dir",  "bits": 1},
                {"name": "out_shift_dir",  "bits": 1},
                {"name": "isr_threshold",  "bits": 5},
                {"name": "osr_threshold",  "bits": 5},
                {"name": "join_tx",  "bits": 1},
                {"name": "join_rx",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------------+-------------------------------------------+
| Field   | Name          | Description                               |
+=========+===============+===========================================+
| [15:0]  | RESVD_SHIFT   | resvd_shift read/write control register   |
+---------+---------------+-------------------------------------------+
| [16]    | AUTO_PUSH     | auto_push read/write control register     |
+---------+---------------+-------------------------------------------+
| [17]    | AUTO_PULL     | auto_pull read/write control register     |
+---------+---------------+-------------------------------------------+
| [18]    | IN_SHIFT_DIR  | in_shift_dir read/write control register  |
+---------+---------------+-------------------------------------------+
| [19]    | OUT_SHIFT_DIR | out_shift_dir read/write control register |
+---------+---------------+-------------------------------------------+
| [24:20] | ISR_THRESHOLD | isr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [29:25] | OSR_THRESHOLD | osr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [30]    | JOIN_TX       | join_tx read/write control register       |
+---------+---------------+-------------------------------------------+
| [31]    | JOIN_RX       | join_rx read/write control register       |
+---------+---------------+-------------------------------------------+

RP_PIO_SFR_SM3_ADDR
^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x11c = 0x5012311c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM3_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

RP_PIO_SFR_SM3_INSTR
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x120 = 0x50123120`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM3_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

RP_PIO_SFR_SM3_PINCTRL
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x124 = 0x50123124`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_SM3_PINCTRL

        {
            "reg": [
                {"name": "pins_out_base",  "bits": 5},
                {"name": "pins_set_base",  "bits": 5},
                {"name": "pins_side_base",  "bits": 5},
                {"name": "pins_in_base",  "bits": 5},
                {"name": "pins_out_count",  "bits": 6},
                {"name": "pins_set_count",  "bits": 3},
                {"name": "pins_side_count",  "bits": 3}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------------+---------------------------------------------+
| Field   | Name            | Description                                 |
+=========+=================+=============================================+
| [4:0]   | PINS_OUT_BASE   | pins_out_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [9:5]   | PINS_SET_BASE   | pins_set_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [14:10] | PINS_SIDE_BASE  | pins_side_base read/write control register  |
+---------+-----------------+---------------------------------------------+
| [19:15] | PINS_IN_BASE    | pins_in_base read/write control register    |
+---------+-----------------+---------------------------------------------+
| [25:20] | PINS_OUT_COUNT  | pins_out_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [28:26] | PINS_SET_COUNT  | pins_set_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [31:29] | PINS_SIDE_COUNT | pins_side_count read/write control register |
+---------+-----------------+---------------------------------------------+

RP_PIO_SFR_INTR
^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x128 = 0x50123128`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_INTR

        {
            "reg": [
                {"name": "intr_rxnempty",  "bits": 4},
                {"name": "intr_txnfull",  "bits": 4},
                {"name": "intr_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+---------------+-----------------------------------------+
| Field  | Name          | Description                             |
+========+===============+=========================================+
| [3:0]  | INTR_RXNEMPTY | intr_rxnempty read only status register |
+--------+---------------+-----------------------------------------+
| [7:4]  | INTR_TXNFULL  | intr_txnfull read only status register  |
+--------+---------------+-----------------------------------------+
| [11:8] | INTR_SM       | intr_sm read only status register       |
+--------+---------------+-----------------------------------------+

RP_PIO_SFR_IRQ0_INTE
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x12c = 0x5012312c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IRQ0_INTE

        {
            "reg": [
                {"name": "irq0_inte_rxnempty",  "bits": 4},
                {"name": "irq0_inte_txnfull",  "bits": 4},
                {"name": "irq0_inte_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+------------------------------------------------+
| Field  | Name               | Description                                    |
+========+====================+================================================+
| [3:0]  | IRQ0_INTE_RXNEMPTY | irq0_inte_rxnempty read/write control register |
+--------+--------------------+------------------------------------------------+
| [7:4]  | IRQ0_INTE_TXNFULL  | irq0_inte_txnfull read/write control register  |
+--------+--------------------+------------------------------------------------+
| [11:8] | IRQ0_INTE_SM       | irq0_inte_sm read/write control register       |
+--------+--------------------+------------------------------------------------+

RP_PIO_SFR_IRQ0_INTF
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x130 = 0x50123130`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IRQ0_INTF

        {
            "reg": [
                {"name": "irq0_intf_rxnempty",  "bits": 4},
                {"name": "irq0_intf_txnfull",  "bits": 4},
                {"name": "irq0_intf_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+------------------------------------------------+
| Field  | Name               | Description                                    |
+========+====================+================================================+
| [3:0]  | IRQ0_INTF_RXNEMPTY | irq0_intf_rxnempty read/write control register |
+--------+--------------------+------------------------------------------------+
| [7:4]  | IRQ0_INTF_TXNFULL  | irq0_intf_txnfull read/write control register  |
+--------+--------------------+------------------------------------------------+
| [11:8] | IRQ0_INTF_SM       | irq0_intf_sm read/write control register       |
+--------+--------------------+------------------------------------------------+

RP_PIO_SFR_IRQ0_INTS
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x134 = 0x50123134`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IRQ0_INTS

        {
            "reg": [
                {"name": "irq0_ints_rxnempty",  "bits": 4},
                {"name": "irq0_ints_txnfull",  "bits": 4},
                {"name": "irq0_ints_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [3:0]  | IRQ0_INTS_RXNEMPTY | irq0_ints_rxnempty read only status register |
+--------+--------------------+----------------------------------------------+
| [7:4]  | IRQ0_INTS_TXNFULL  | irq0_ints_txnfull read only status register  |
+--------+--------------------+----------------------------------------------+
| [11:8] | IRQ0_INTS_SM       | irq0_ints_sm read only status register       |
+--------+--------------------+----------------------------------------------+

RP_PIO_SFR_IRQ1_INTE
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x138 = 0x50123138`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IRQ1_INTE

        {
            "reg": [
                {"name": "irq1_inte_rxnempty",  "bits": 4},
                {"name": "irq1_inte_txnfull",  "bits": 4},
                {"name": "irq1_inte_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+------------------------------------------------+
| Field  | Name               | Description                                    |
+========+====================+================================================+
| [3:0]  | IRQ1_INTE_RXNEMPTY | irq1_inte_rxnempty read/write control register |
+--------+--------------------+------------------------------------------------+
| [7:4]  | IRQ1_INTE_TXNFULL  | irq1_inte_txnfull read/write control register  |
+--------+--------------------+------------------------------------------------+
| [11:8] | IRQ1_INTE_SM       | irq1_inte_sm read/write control register       |
+--------+--------------------+------------------------------------------------+

RP_PIO_SFR_IRQ1_INTF
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x13c = 0x5012313c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IRQ1_INTF

        {
            "reg": [
                {"name": "irq1_intf_rxnempty",  "bits": 4},
                {"name": "irq1_intf_txnfull",  "bits": 4},
                {"name": "irq1_intf_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+------------------------------------------------+
| Field  | Name               | Description                                    |
+========+====================+================================================+
| [3:0]  | IRQ1_INTF_RXNEMPTY | irq1_intf_rxnempty read/write control register |
+--------+--------------------+------------------------------------------------+
| [7:4]  | IRQ1_INTF_TXNFULL  | irq1_intf_txnfull read/write control register  |
+--------+--------------------+------------------------------------------------+
| [11:8] | IRQ1_INTF_SM       | irq1_intf_sm read/write control register       |
+--------+--------------------+------------------------------------------------+

RP_PIO_SFR_IRQ1_INTS
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x140 = 0x50123140`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IRQ1_INTS

        {
            "reg": [
                {"name": "irq1_ints_rxnempty",  "bits": 4},
                {"name": "irq1_ints_txnfull",  "bits": 4},
                {"name": "irq1_ints_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [3:0]  | IRQ1_INTS_RXNEMPTY | irq1_ints_rxnempty read only status register |
+--------+--------------------+----------------------------------------------+
| [7:4]  | IRQ1_INTS_TXNFULL  | irq1_ints_txnfull read only status register  |
+--------+--------------------+----------------------------------------------+
| [11:8] | IRQ1_INTS_SM       | irq1_ints_sm read only status register       |
+--------+--------------------+----------------------------------------------+

RP_PIO_SFR_IO_OE_INV
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x180 = 0x50123180`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IO_OE_INV

        {
            "reg": [
                {"name": "sfr_io_oe_inv",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------+-------------------------------------------+
| Field  | Name          | Description                               |
+========+===============+===========================================+
| [31:0] | SFR_IO_OE_INV | sfr_io_oe_inv read/write control register |
+--------+---------------+-------------------------------------------+

RP_PIO_SFR_IO_O_INV
^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x184 = 0x50123184`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IO_O_INV

        {
            "reg": [
                {"name": "sfr_io_o_inv",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+------------------------------------------+
| Field  | Name         | Description                              |
+========+==============+==========================================+
| [31:0] | SFR_IO_O_INV | sfr_io_o_inv read/write control register |
+--------+--------------+------------------------------------------+

RP_PIO_SFR_IO_I_INV
^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x188 = 0x50123188`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_IO_I_INV

        {
            "reg": [
                {"name": "sfr_io_i_inv",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+------------------------------------------+
| Field  | Name         | Description                              |
+========+==============+==========================================+
| [31:0] | SFR_IO_I_INV | sfr_io_i_inv read/write control register |
+--------+--------------+------------------------------------------+

RP_PIO_SFR_FIFO_MARGIN
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x18c = 0x5012318c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_FIFO_MARGIN

        {
            "reg": [
                {"name": "fifo_tx_margin0",  "bits": 2},
                {"name": "fifo_rx_margin0",  "bits": 2},
                {"name": "fifo_tx_margin1",  "bits": 2},
                {"name": "fifo_rx_margin1",  "bits": 2},
                {"name": "fifo_tx_margin2",  "bits": 2},
                {"name": "fifo_rx_margin2",  "bits": 2},
                {"name": "fifo_tx_margin3",  "bits": 2},
                {"name": "fifo_rx_margin3",  "bits": 2},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------------+---------------------------------------------+
| Field   | Name            | Description                                 |
+=========+=================+=============================================+
| [1:0]   | FIFO_TX_MARGIN0 | fifo_tx_margin0 read/write control register |
+---------+-----------------+---------------------------------------------+
| [3:2]   | FIFO_RX_MARGIN0 | fifo_rx_margin0 read/write control register |
+---------+-----------------+---------------------------------------------+
| [5:4]   | FIFO_TX_MARGIN1 | fifo_tx_margin1 read/write control register |
+---------+-----------------+---------------------------------------------+
| [7:6]   | FIFO_RX_MARGIN1 | fifo_rx_margin1 read/write control register |
+---------+-----------------+---------------------------------------------+
| [9:8]   | FIFO_TX_MARGIN2 | fifo_tx_margin2 read/write control register |
+---------+-----------------+---------------------------------------------+
| [11:10] | FIFO_RX_MARGIN2 | fifo_rx_margin2 read/write control register |
+---------+-----------------+---------------------------------------------+
| [13:12] | FIFO_TX_MARGIN3 | fifo_tx_margin3 read/write control register |
+---------+-----------------+---------------------------------------------+
| [15:14] | FIFO_RX_MARGIN3 | fifo_rx_margin3 read/write control register |
+---------+-----------------+---------------------------------------------+

RP_PIO_SFR_ZERO0
^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x190 = 0x50123190`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_ZERO0

        {
            "reg": [
                {"name": "sfr_zero0",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+-------------------------------------+
| Field  | Name      | Description                         |
+========+===========+=====================================+
| [31:0] | SFR_ZERO0 | sfr_zero0 read only status register |
+--------+-----------+-------------------------------------+

RP_PIO_SFR_ZERO1
^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x194 = 0x50123194`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_ZERO1

        {
            "reg": [
                {"name": "sfr_zero1",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+-------------------------------------+
| Field  | Name      | Description                         |
+========+===========+=====================================+
| [31:0] | SFR_ZERO1 | sfr_zero1 read only status register |
+--------+-----------+-------------------------------------+

RP_PIO_SFR_ZERO2
^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x198 = 0x50123198`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_ZERO2

        {
            "reg": [
                {"name": "sfr_zero2",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+-------------------------------------+
| Field  | Name      | Description                         |
+========+===========+=====================================+
| [31:0] | SFR_ZERO2 | sfr_zero2 read only status register |
+--------+-----------+-------------------------------------+

RP_PIO_SFR_ZERO3
^^^^^^^^^^^^^^^^

`Address: 0x50123000 + 0x19c = 0x5012319c`

    See file:///F:/code/cram-soc/soc-oss/ips/vexriscv/cram-
    soc/candidate/pio/rp_pio.sv

    .. wavedrom::
        :caption: RP_PIO_SFR_ZERO3

        {
            "reg": [
                {"name": "sfr_zero3",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+-------------------------------------+
| Field  | Name      | Description                         |
+========+===========+=====================================+
| [31:0] | SFR_ZERO3 | sfr_zero3 read only status register |
+--------+-----------+-------------------------------------+

