// Seed: 1668597147
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always force id_1 = -1'd0;
endmodule
module module_1 #(
    parameter id_2 = 32'd96
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire id_5[-1 : id_2  ==  -1 'h0];
  module_0 modCall_1 (
      id_5,
      id_1
  );
endmodule
module module_1 #(
    parameter id_2 = 32'd99,
    parameter id_3 = 32'd72
) (
    input  tri  id_0,
    input  tri0 module_2,
    input  tri0 _id_2,
    input  tri0 _id_3,
    output wor  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  tri0 [id_3 : -1  -  id_2  &  -1] id_7;
  assign id_7 = id_3 - id_0;
endmodule
