// SPDX-License-Identifier: MIT OR Apache-2.0

//! Device operations for async UART.
//!
//! Provides [`AsyncUartReader`] and [`AsyncUartWriter`] that bridge
//! the async UART driver to OS-level traits ([`TtyRead`]/[`TtyWrite`])
//! and the [`embedded_io_async`] standard async I/O interface.

use alloc::sync::Arc;
use core::fmt;
use core::future::poll_fn;
use core::task::Poll;

use super::driver::{AsyncUartDriver, UartPort};
use super::isr::DRAIN_WAKER;
use crate::os::{OsRuntime, OsWakerSet};
use crate::tty::{TtyRead, TtyWrite};

/// Async UART reader backed by the RX ring buffer.
///
/// Implements [`TtyRead`] and [`embedded_io_async::Read`] for consuming
/// bytes received by the UART. Data is pulled from the RX ring buffer
/// that is filled by the driver's RX copier task.
pub struct AsyncUartReader<R: OsRuntime, W: OsWakerSet, U: UartPort> {
    driver: Arc<AsyncUartDriver<R, W, U>>,
}

impl<R: OsRuntime, W: OsWakerSet, U: UartPort> AsyncUartReader<R, W, U> {
    /// Create a new reader from a shared driver reference.
    #[must_use]
    pub const fn new(driver: Arc<AsyncUartDriver<R, W, U>>) -> Self {
        Self { driver }
    }
}

impl<R: OsRuntime, W: OsWakerSet, U: UartPort> fmt::Debug
    for AsyncUartReader<R, W, U>
{
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        f.debug_struct("AsyncUartReader").finish_non_exhaustive()
    }
}

impl<R: OsRuntime + 'static, W: OsWakerSet + 'static, U: UartPort> TtyRead
    for AsyncUartReader<R, W, U>
{
    fn read(&mut self, buf: &mut [u8]) -> usize {
        self.driver.rx.pop(buf)
    }
}

impl<R: OsRuntime, W: OsWakerSet, U: UartPort> embedded_io_async::ErrorType
    for AsyncUartReader<R, W, U>
{
    type Error = core::convert::Infallible;
}

impl<R: OsRuntime, W: OsWakerSet, U: UartPort> embedded_io_async::Read
    for AsyncUartReader<R, W, U>
{
    async fn read(&mut self, buf: &mut [u8]) -> Result<usize, Self::Error> {
        Ok(self.driver.rx.pop(buf))
    }
}

/// Async UART writer backed by the TX ring buffer.
///
/// Implements [`TtyWrite`] and [`embedded_io_async::Write`] for sending
/// bytes through the UART. Data is pushed into the TX ring buffer and
/// transmitted by the driver's TX copier task.
///
/// Implements [`Clone`] via [`Arc`] so multiple producers can share
/// the same driver.
pub struct AsyncUartWriter<R: OsRuntime, W: OsWakerSet, U: UartPort> {
    driver: Arc<AsyncUartDriver<R, W, U>>,
}

impl<R: OsRuntime, W: OsWakerSet, U: UartPort> AsyncUartWriter<R, W, U> {
    /// Create a new writer from a shared driver reference.
    #[must_use]
    pub const fn new(driver: Arc<AsyncUartDriver<R, W, U>>) -> Self {
        Self { driver }
    }
}

impl<R: OsRuntime, W: OsWakerSet, U: UartPort> fmt::Debug
    for AsyncUartWriter<R, W, U>
{
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        f.debug_struct("AsyncUartWriter").finish_non_exhaustive()
    }
}

impl<R: OsRuntime, W: OsWakerSet, U: UartPort> Clone
    for AsyncUartWriter<R, W, U>
{
    fn clone(&self) -> Self {
        Self {
            driver: Arc::clone(&self.driver),
        }
    }
}

impl<R: OsRuntime + 'static, W: OsWakerSet + 'static, U: UartPort> TtyWrite
    for AsyncUartWriter<R, W, U>
{
    fn write(&self, buf: &[u8]) -> usize {
        if buf.is_empty() {
            return 0;
        }
        self.driver.tx.push(buf)
    }
}

impl<R: OsRuntime, W: OsWakerSet, U: UartPort> embedded_io_async::ErrorType
    for AsyncUartWriter<R, W, U>
{
    type Error = core::convert::Infallible;
}

impl<R: OsRuntime, W: OsWakerSet, U: UartPort> embedded_io_async::Write
    for AsyncUartWriter<R, W, U>
{
    async fn write(&mut self, buf: &[u8]) -> Result<usize, Self::Error> {
        if buf.is_empty() {
            return Ok(0);
        }
        let n = self.driver.tx.push(buf);
        Ok(n)
    }

    async fn flush(&mut self) -> Result<(), Self::Error> {
        poll_fn(|cx| {
            let c = self.driver.tx_completion();
            if c.is_drained() {
                return Poll::Ready(Ok(()));
            }

            // Register waker before recheck (M1 D3 order: register → check)
            // Wake path depends on what's still pending:
            if !c.ring_empty || c.copier_active || c.staged_bytes > 0 {
                // Software side not done — wake when ring data is processed
                self.driver.tx.register_waker(cx.waker());
            }
            if c.staged_bytes == 0 && !c.copier_active && c.ring_empty {
                // Software done, only TEMT pending — wake on ISR DRAIN_WAKER
                DRAIN_WAKER.register(cx.waker());
            }

            // Recheck after registering waker
            let c2 = self.driver.tx_completion();
            if c2.is_drained() {
                Poll::Ready(Ok(()))
            } else {
                Poll::Pending
            }
        })
        .await
    }
}
