Source Block: hdl/library/axi_dmac/dest_fifo_inf.v@90:109@HdlStmProcess
assign fifo_eot_beat = fifo_last_beat & data_eot;

assign req_ready = fifo_eot_beat | ~active;
assign xfer_req = active;

always @(posedge clk) begin
  if (en) begin
    dout <= fifo_valid ? fifo_data : {DATA_WIDTH{1'b0}};
    valid <= fifo_valid & enable;
    underflow <= ~(fifo_valid & enable);
  end else begin
    valid <= 1'b0;
    underflow <= 1'b0;
  end
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    data_id <= 'h00;
  end else if (fifo_last_beat == 1'b1) begin

Diff Content:
- 95 always @(posedge clk) begin
- 96   if (en) begin
- 97     dout <= fifo_valid ? fifo_data : {DATA_WIDTH{1'b0}};
- 98     valid <= fifo_valid & enable;
- 99     underflow <= ~(fifo_valid & enable);
- 100   end else begin
- 101     valid <= 1'b0;
- 102     underflow <= 1'b0;
- 104 end
+ 102   always @(posedge clk) begin
+ 102     if (en) begin
+ 102       dout <= fifo_valid ? fifo_data : {DATA_WIDTH{1'b0}};
+ 102       valid <= fifo_valid & enable;
+ 102       underflow <= ~(fifo_valid & enable);
+ 102     end else begin
+ 102       valid <= 1'b0;
+ 102       underflow <= 1'b0;
+ 102     end

Clone Blocks:
