{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:3.1-34.10"
      },
      "ports": {
        "ioSdin": {
          "direction": "output",
          "bits": [ 3877466 ]
        },
        "ioSclk": {
          "direction": "output",
          "bits": [ 3877465 ]
        },
        "ioReset": {
          "direction": "output",
          "bits": [ 3877464 ]
        },
        "ioDc": {
          "direction": "output",
          "bits": [ 3877463 ]
        },
        "ioCs": {
          "direction": "output",
          "bits": [ 3877462 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877461 ]
        }
      },
      "cells": {
        "scr.bitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877520 ],
            "CE": [ 3877485 ],
            "Q": [ 3877519 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877518 ]
          }
        },
        "scr.commandIndex_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878049 ],
            "Q": [ 3878051 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878050 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880477 ],
            "CE": [ 3878049 ],
            "Q": [ 3878057 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878058 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880477 ],
            "CE": [ 3878049 ],
            "Q": [ 3878065 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878066 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880477 ],
            "CE": [ 3878049 ],
            "Q": [ 3878070 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878071 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880477 ],
            "CE": [ 3878049 ],
            "Q": [ 3878073 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878074 ]
          }
        },
        "scr.cs_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878216 ],
            "Q": [ 3877470 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877502 ]
          }
        },
        "te.outputBuffer_DFF_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878721 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880170 ]
          }
        },
        "te.outputBuffer_DFF_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878563 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880166 ]
          }
        },
        "te.outputBuffer_DFF_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878334 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880477 ]
          }
        },
        "te.outputBuffer_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878727 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880157 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878229 ],
            "Q": [ 3878714 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878713 ]
          }
        },
        "scr.dc_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880477 ],
            "CE": [ 3878229 ],
            "Q": [ 3877474 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878220 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878220 ],
            "Q": [ 3878788 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878786 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878220 ],
            "Q": [ 3878794 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878792 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878220 ],
            "Q": [ 3878807 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878805 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878220 ],
            "Q": [ 3878819 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878817 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878220 ],
            "Q": [ 3878831 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878829 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878220 ],
            "Q": [ 3878843 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878841 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878220 ],
            "Q": [ 3878853 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878851 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878220 ],
            "Q": [ 3878860 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878858 ]
          }
        },
        "scr.sclk_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880477 ],
            "CE": [ 3877513 ],
            "Q": [ 3877480 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877514 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878005 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878009 ],
            "A": [ 3878008 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878001 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878012 ],
            "A": [ 3878011 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877989 ],
            "CLK": [  ],
            "D": [ 3878017 ],
            "C": [ 3878016 ],
            "B": [ 3878015 ],
            "A": [ 3878014 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877993 ],
            "CLK": [  ],
            "D": [ 3878022 ],
            "C": [ 3878021 ],
            "B": [ 3878020 ],
            "A": [ 3878019 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878006 ],
            "CLK": [  ],
            "D": [ 3878027 ],
            "C": [ 3878026 ],
            "B": [ 3878025 ],
            "A": [ 3878024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880392 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879817 ],
            "A": [ 3880395 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880253 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878033 ],
            "CLK": [  ],
            "D": [ 3878040 ],
            "C": [ 3878039 ],
            "B": [ 3878038 ],
            "A": [ 3878037 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878034 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879994 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879819 ],
            "A": [ 3879761 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878043 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878044 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880457 ],
            "CLK": [  ],
            "D": [ 3880045 ],
            "C": [ 3880050 ],
            "B": [ 3880038 ],
            "A": [ 3880128 ]
          }
        },
        "scr.commandIndex_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878049 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877953 ],
            "B": [ 3877957 ],
            "A": [ 3877955 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880450 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880407 ],
            "A": [ 3880398 ]
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878081 ],
            "Q": [ 3878019 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [ 3877513 ],
            "C": [ 3877514 ],
            "B": [ 3878086 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878035 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878094 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878026 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878098 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878027 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878102 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878009 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878106 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878017 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878110 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877969 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878114 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878025 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878118 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878031 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878122 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878037 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878126 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878014 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878130 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877984 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878132 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877971 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878138 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878011 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878142 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878012 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878146 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878038 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878150 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878039 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878154 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878008 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878158 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878016 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878162 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877975 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878166 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877974 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878170 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878022 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878174 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877983 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878176 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878021 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878182 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878020 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878186 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877982 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878188 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877981 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878192 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877979 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878196 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877977 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878200 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3877967 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878204 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878024 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878208 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878040 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878212 ],
            "A": [ 3878085 ]
          }
        },
        "scr.counter_DFFRE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877513 ],
            "CE": [ 3878081 ],
            "Q": [ 3878015 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878214 ],
            "A": [ 3878085 ]
          }
        },
        "scr.cs_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878216 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877957 ],
            "B": [ 3877953 ],
            "A": [ 3877955 ]
          }
        },
        "scr.cs_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877502 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878049 ],
            "A": [ 3878220 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878229 ],
            "Q": [ 3878234 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [ 3878220 ],
            "B": [ 3878241 ],
            "A": [ 3878237 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880175 ],
            "CLK": [  ],
            "D": [ 3879868 ],
            "C": [ 3880393 ],
            "B": [ 3880392 ],
            "A": [ 3880391 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878243 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878253 ],
            "B": [ 3878251 ],
            "A": [ 3878250 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878244 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878262 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878229 ],
            "Q": [ 3878266 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [ 3878220 ],
            "C": [ 3878271 ],
            "B": [ 3878269 ],
            "A": [ 3878268 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878268 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878277 ],
            "B": [ 3878276 ],
            "A": [ 3878246 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878269 ],
            "CLK": [  ],
            "D": [ 3878253 ],
            "C": [ 3878246 ],
            "B": [ 3878281 ],
            "A": [ 3878280 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880393 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879745 ],
            "B": [ 3879788 ],
            "A": [ 3880189 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880246 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880047 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101111110101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878287 ],
            "CLK": [  ],
            "D": [ 3878291 ],
            "C": [ 3878290 ],
            "B": [ 3878276 ],
            "A": [ 3878277 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878288 ],
            "CLK": [  ],
            "D": [ 3878291 ],
            "C": [ 3878290 ],
            "B": [ 3878276 ],
            "A": [ 3878277 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880245 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880047 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878294 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878290 ],
            "B": [ 3878276 ],
            "A": [ 3878277 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878295 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878291 ],
            "A": [ 3878290 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880409 ],
            "CLK": [  ],
            "D": [ 3880411 ],
            "C": [ 3879788 ],
            "B": [ 3879745 ],
            "A": [ 3880189 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880269 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879951 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878305 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878291 ],
            "B": [ 3878309 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011110110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878306 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878291 ],
            "B": [ 3878309 ],
            "A": [ 3878285 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880241 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111110101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878312 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878291 ],
            "B": [ 3878309 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878313 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878291 ],
            "B": [ 3878309 ],
            "A": [ 3878285 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880270 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880240 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878320 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878291 ],
            "B": [ 3878309 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011110001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878321 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878291 ],
            "B": [ 3878309 ],
            "A": [ 3878285 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879952 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110001101101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878325 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878291 ],
            "B": [ 3878309 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878326 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878278 ],
            "B": [ 3878291 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878229 ],
            "Q": [ 3878331 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [ 3878338 ],
            "B": [ 3878220 ],
            "A": [ 3878334 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878338 ],
            "CLK": [  ],
            "D": [ 3878343 ],
            "C": [ 3878341 ],
            "B": [ 3878340 ],
            "A": [ 3878253 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878229 ],
            "Q": [ 3878347 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [ 3878220 ],
            "C": [ 3878351 ],
            "B": [ 3878349 ],
            "A": [ 3878246 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878220 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877957 ],
            "B": [ 3877953 ],
            "A": [ 3877955 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880387 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879780 ],
            "B": [ 3879827 ],
            "A": [ 3879807 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878408 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878290 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878409 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878290 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879901 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001001100110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878413 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878290 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000010101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878414 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878290 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880395 ],
            "CLK": [  ],
            "D": [ 3878843 ],
            "C": [ 3878853 ],
            "B": [ 3878788 ],
            "A": [ 3878860 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880274 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011000000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878425 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878276 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010001000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878426 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878276 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010111100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880227 ],
            "CLK": [  ],
            "D": [ 3879868 ],
            "C": [ 3880019 ],
            "B": [ 3879872 ],
            "A": [ 3880124 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101001011010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878430 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878276 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101000011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878431 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878276 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880275 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111111101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880226 ],
            "CLK": [  ],
            "D": [ 3879868 ],
            "C": [ 3880019 ],
            "B": [ 3879872 ],
            "A": [ 3880124 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101001111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878438 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878276 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878439 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878276 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879917 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010010100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878443 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878276 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110111100101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878444 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878276 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878262 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878278 ],
            "B": [ 3878277 ],
            "A": [ 3878276 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880177 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879882 ],
            "B": [ 3880395 ],
            "A": [ 3879788 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878351 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [ 3880224 ],
            "C": [ 3880038 ],
            "B": [ 3880223 ],
            "A": [ 3880045 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101111101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878469 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878276 ],
            "B": [ 3878290 ],
            "A": [ 3878277 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111100111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878470 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878276 ],
            "B": [ 3878290 ],
            "A": [ 3878277 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880219 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879827 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878474 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878276 ],
            "B": [ 3878290 ],
            "A": [ 3878277 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878475 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878276 ],
            "B": [ 3878290 ],
            "A": [ 3878277 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880419 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880187 ],
            "A": [ 3880214 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879936 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879780 ],
            "A": [ 3879810 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880218 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879827 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110001011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878485 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011100101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878486 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879956 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111101101101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878490 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878491 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880282 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880211 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879827 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111011101110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878498 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011011010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878499 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880210 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879780 ],
            "B": [ 3879827 ],
            "A": [ 3880214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011111001100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878503 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100110111111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878504 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878349 ],
            "CLK": [  ],
            "D": [ 3878253 ],
            "C": [ 3878510 ],
            "B": [ 3878509 ],
            "A": [ 3878508 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879957 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879745 ],
            "A": [ 3879761 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878512 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878513 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878278 ],
            "B": [ 3878276 ],
            "A": [ 3878291 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880283 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880386 ],
            "CLK": [  ],
            "D": [ 3879788 ],
            "C": [ 3879780 ],
            "B": [ 3879827 ],
            "A": [ 3879807 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878520 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878285 ],
            "A": [ 3878278 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878521 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880203 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879827 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101110000111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878525 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878285 ],
            "A": [ 3878278 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878526 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878285 ],
            "A": [ 3878278 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880420 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878860 ],
            "B": [ 3879875 ],
            "A": [ 3880187 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879935 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879780 ],
            "A": [ 3878843 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880202 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879827 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878536 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878291 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878537 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878291 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879918 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010000010100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878541 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878291 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011111010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878542 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878291 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880287 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880198 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879780 ],
            "B": [ 3880187 ],
            "A": [ 3879827 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111010100111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878549 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878291 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001101101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878550 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878291 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880197 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880187 ],
            "A": [ 3879827 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000101000011010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878554 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878291 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878555 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878309 ],
            "B": [ 3878285 ],
            "A": [ 3878291 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878229 ],
            "Q": [ 3878560 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [ 3878567 ],
            "B": [ 3878220 ],
            "A": [ 3878563 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878567 ],
            "CLK": [  ],
            "D": [ 3878343 ],
            "C": [ 3878253 ],
            "B": [ 3878570 ],
            "A": [ 3878569 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880288 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879873 ],
            "CLK": [  ],
            "D": [ 3878788 ],
            "C": [ 3878843 ],
            "B": [ 3878860 ],
            "A": [ 3878853 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101100100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878575 ],
            "CLK": [  ],
            "D": [ 3878285 ],
            "C": [ 3878277 ],
            "B": [ 3878290 ],
            "A": [ 3878278 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000111100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878576 ],
            "CLK": [  ],
            "D": [ 3878285 ],
            "C": [ 3878277 ],
            "B": [ 3878290 ],
            "A": [ 3878278 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880360 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879803 ],
            "A": [ 3878853 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101101011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878580 ],
            "CLK": [  ],
            "D": [ 3878285 ],
            "C": [ 3878277 ],
            "B": [ 3878290 ],
            "A": [ 3878278 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878581 ],
            "CLK": [  ],
            "D": [ 3878285 ],
            "C": [ 3878277 ],
            "B": [ 3878290 ],
            "A": [ 3878278 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879906 ],
            "CLK": [  ],
            "D": [ 3879698 ],
            "C": [ 3878819 ],
            "B": [ 3878831 ],
            "A": [ 3878794 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100111101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878619 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [ 3880054 ],
            "C": [ 3880062 ],
            "B": [ 3880293 ],
            "A": [ 3880058 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880214 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878843 ],
            "B": [ 3878853 ],
            "A": [ 3878788 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101101100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878591 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010001100101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878592 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880182 ],
            "CLK": [  ],
            "D": [ 3879827 ],
            "C": [ 3880189 ],
            "B": [ 3879875 ],
            "A": [ 3879788 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001110101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878596 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878597 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880293 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880295 ],
            "A": [ 3879761 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880183 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880187 ],
            "B": [ 3878860 ],
            "A": [ 3879780 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010111000111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878604 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878605 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880180 ],
            "CLK": [  ],
            "D": [ 3879868 ],
            "C": [ 3880184 ],
            "B": [ 3880183 ],
            "A": [ 3880182 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111011000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878609 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101110101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878610 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878276 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878229 ],
            "Q": [ 3878616 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [ 3878623 ],
            "B": [ 3878220 ],
            "A": [ 3878619 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878623 ],
            "CLK": [  ],
            "D": [ 3878343 ],
            "C": [ 3878253 ],
            "B": [ 3878626 ],
            "A": [ 3878625 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880295 ],
            "CLK": [  ],
            "D": [ 3878853 ],
            "C": [ 3878788 ],
            "B": [ 3878843 ],
            "A": [ 3878860 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100110011001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878271 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [ 3880038 ],
            "C": [ 3880177 ],
            "B": [ 3880180 ],
            "A": [ 3880173 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878631 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878285 ],
            "A": [ 3878290 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878632 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878277 ],
            "B": [ 3878276 ],
            "A": [ 3878285 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100110011001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878237 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [ 3880038 ],
            "C": [ 3880177 ],
            "B": [ 3880175 ],
            "A": [ 3880173 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101011011010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878636 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878285 ],
            "A": [ 3878290 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011000111110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878637 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878285 ],
            "A": [ 3878290 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001001100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880424 ],
            "CLK": [  ],
            "D": [ 3878860 ],
            "C": [ 3879875 ],
            "B": [ 3880187 ],
            "A": [ 3880214 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880298 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880073 ],
            "B": [ 3880067 ],
            "A": [ 3880299 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111110101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878647 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878277 ],
            "B": [ 3878278 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011111101110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878648 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878277 ],
            "B": [ 3878278 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011110100100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878652 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878277 ],
            "B": [ 3878278 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100001011111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878653 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878277 ],
            "B": [ 3878278 ],
            "A": [ 3878285 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880301 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879827 ],
            "B": [ 3880028 ],
            "A": [ 3880025 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100101011001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878660 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878277 ],
            "B": [ 3878278 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101000111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878661 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878277 ],
            "B": [ 3878278 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101100110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878665 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878277 ],
            "B": [ 3878278 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001111111000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878666 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878277 ],
            "B": [ 3878278 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878343 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878246 ],
            "A": [ 3878220 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878341 ],
            "CLK": [  ],
            "D": [ 3878309 ],
            "C": [ 3878253 ],
            "B": [ 3878672 ],
            "A": [ 3878671 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880299 ],
            "CLK": [  ],
            "D": [ 3878788 ],
            "C": [ 3878860 ],
            "B": [ 3878853 ],
            "A": [ 3878843 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111110101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880452 ],
            "CLK": [  ],
            "D": [ 3880293 ],
            "C": [ 3880301 ],
            "B": [ 3880067 ],
            "A": [ 3880298 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000011000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878680 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878290 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878681 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878290 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100110100110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878685 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878290 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011001001010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878686 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878290 ],
            "B": [ 3878291 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110000100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878690 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878278 ],
            "A": [ 3878276 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011010100101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878691 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878278 ],
            "A": [ 3878276 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110011111111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878695 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878278 ],
            "A": [ 3878276 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878696 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878278 ],
            "A": [ 3878276 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_1_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880453 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880293 ],
            "B": [ 3880301 ],
            "A": [ 3880067 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100001000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879870 ],
            "CLK": [  ],
            "D": [ 3878819 ],
            "C": [ 3878831 ],
            "B": [ 3878794 ],
            "A": [ 3878807 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110110011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878703 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878276 ],
            "B": [ 3878277 ],
            "A": [ 3878290 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101101100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878704 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878276 ],
            "B": [ 3878277 ],
            "A": [ 3878290 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880152 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101011101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878708 ],
            "CLK": [  ],
            "D": [ 3878278 ],
            "C": [ 3878276 ],
            "B": [ 3878277 ],
            "A": [ 3878290 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878709 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878276 ],
            "B": [ 3878277 ],
            "A": [ 3878290 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880151 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879877 ],
            "A": [ 3879912 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878716 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878253 ],
            "B": [ 3878420 ],
            "A": [ 3878406 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878717 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878721 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878229 ],
            "Q": [ 3878231 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [ 3878731 ],
            "B": [ 3878727 ],
            "A": [ 3878220 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879964 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878733 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878734 ],
            "CLK": [  ],
            "D": [ 3878253 ],
            "C": [ 3878246 ],
            "B": [ 3878739 ],
            "A": [ 3878738 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878735 ],
            "CLK": [  ],
            "D": [ 3878220 ],
            "C": [ 3878277 ],
            "B": [ 3878276 ],
            "A": [ 3878246 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880398 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879761 ],
            "A": [ 3880399 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880147 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111101011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878745 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878290 ],
            "B": [ 3878277 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878746 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878276 ],
            "B": [ 3878290 ],
            "A": [ 3878285 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880146 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878750 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878290 ],
            "B": [ 3878277 ],
            "A": [ 3878285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878751 ],
            "CLK": [  ],
            "D": [ 3878276 ],
            "C": [ 3878290 ],
            "B": [ 3878277 ],
            "A": [ 3878285 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880425 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879875 ],
            "B": [ 3880187 ],
            "A": [ 3880214 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880007 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879965 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878761 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101101001110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878762 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880382 ],
            "CLK": [  ],
            "D": [ 3879788 ],
            "C": [ 3879780 ],
            "B": [ 3879827 ],
            "A": [ 3879807 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878766 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878290 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111101101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878767 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880313 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880139 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100001111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878774 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101001100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878775 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880138 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100110100111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878779 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111001011110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878780 ],
            "CLK": [  ],
            "D": [ 3878290 ],
            "C": [ 3878291 ],
            "B": [ 3878285 ],
            "A": [ 3878309 ]
          }
        },
        "scr.dc_DFFSE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878229 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877502 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878883 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878888 ],
            "A": [ 3878085 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878885 ],
            "CE": [ 3878883 ],
            "Q": [ 3877477 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [ 3878894 ],
            "B": [ 3878893 ],
            "A": [ 3878891 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878994 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878894 ],
            "A": [ 3878996 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878998 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878894 ],
            "A": [ 3878996 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879999 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879745 ],
            "B": [ 3879819 ],
            "A": [ 3879761 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879004 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878894 ],
            "B": [ 3878891 ],
            "A": [ 3878996 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880134 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111101000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879006 ],
            "CLK": [  ],
            "D": [ 3879010 ],
            "C": [ 3878894 ],
            "B": [ 3878891 ],
            "A": [ 3878996 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880314 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880133 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879016 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879017 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879969 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879761 ],
            "A": [ 3878843 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879023 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879024 ],
            "CLK": [  ],
            "D": [ 3879028 ],
            "C": [ 3878005 ],
            "B": [ 3878003 ],
            "A": [ 3879027 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879014 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878017 ],
            "B": [ 3877971 ],
            "A": [ 3878011 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879019 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878015 ],
            "B": [ 3878012 ],
            "A": [ 3878014 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879028 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877974 ],
            "B": [ 3878027 ],
            "A": [ 3878026 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879010 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877974 ],
            "B": [ 3878008 ],
            "A": [ 3879027 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878081 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877513 ],
            "A": [ 3878888 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878888 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877957 ],
            "B": [ 3877953 ],
            "A": [ 3877955 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879002 ],
            "CLK": [  ],
            "D": [ 3879137 ],
            "C": [ 3879136 ],
            "B": [ 3879135 ],
            "A": [ 3879134 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878893 ],
            "CLK": [  ],
            "D": [ 3877979 ],
            "C": [ 3877977 ],
            "B": [ 3879141 ],
            "A": [ 3879140 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879141 ],
            "CLK": [  ],
            "D": [ 3877969 ],
            "C": [ 3877967 ],
            "B": [ 3878025 ],
            "A": [ 3878024 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879136 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878015 ],
            "B": [ 3877971 ],
            "A": [ 3878014 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879137 ],
            "CLK": [  ],
            "D": [ 3878035 ],
            "C": [ 3878037 ],
            "B": [ 3878038 ],
            "A": [ 3878039 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879135 ],
            "CLK": [  ],
            "D": [ 3878031 ],
            "C": [ 3878040 ],
            "B": [ 3878012 ],
            "A": [ 3878011 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879134 ],
            "CLK": [  ],
            "D": [ 3878017 ],
            "C": [ 3878009 ],
            "B": [ 3878027 ],
            "A": [ 3878026 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880381 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879780 ],
            "B": [ 3879827 ],
            "A": [ 3879807 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879148 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879149 ],
            "CLK": [  ],
            "D": [ 3878021 ],
            "C": [ 3878020 ],
            "B": [ 3878019 ],
            "A": [ 3878016 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879931 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879780 ],
            "B": [ 3879803 ],
            "A": [ 3879810 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880187 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878853 ],
            "B": [ 3878843 ],
            "A": [ 3878788 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879161 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879162 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880124 ],
            "CLK": [  ],
            "D": [ 3879788 ],
            "C": [ 3879780 ],
            "B": [ 3879807 ],
            "A": [ 3879819 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879167 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879168 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880318 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880047 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879750 ],
            "A": [ 3879810 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879175 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879176 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880118 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879180 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879181 ],
            "CLK": [  ],
            "D": [ 3879186 ],
            "C": [ 3879185 ],
            "B": [ 3879019 ],
            "A": [ 3879184 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879163 ],
            "CLK": [  ],
            "D": [ 3877971 ],
            "C": [ 3877969 ],
            "B": [ 3878011 ],
            "A": [ 3877967 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879140 ],
            "CLK": [  ],
            "D": [ 3877984 ],
            "C": [ 3877983 ],
            "B": [ 3877982 ],
            "A": [ 3877981 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880319 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880117 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879291 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879292 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879970 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879296 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879297 ],
            "CLK": [  ],
            "D": [ 3878031 ],
            "C": [ 3878025 ],
            "B": [ 3878026 ],
            "A": [ 3878035 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879905 ],
            "CLK": [  ],
            "D": [ 3879698 ],
            "C": [ 3878819 ],
            "B": [ 3878831 ],
            "A": [ 3878794 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880173 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880401 ],
            "A": [ 3879882 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880113 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879313 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879314 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880112 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879318 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879319 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879930 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879780 ],
            "A": [ 3879803 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880189 ],
            "CLK": [  ],
            "D": [ 3878853 ],
            "C": [ 3878843 ],
            "B": [ 3878788 ],
            "A": [ 3878860 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879326 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879327 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880012 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879698 ],
            "B": [ 3878807 ],
            "A": [ 3878831 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879331 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879332 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880432 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878860 ],
            "B": [ 3879875 ],
            "A": [ 3880187 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880326 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880105 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879342 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879343 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880104 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879347 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879348 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880327 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880368 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879355 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879356 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880100 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879360 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879361 ],
            "CLK": [  ],
            "D": [ 3878020 ],
            "C": [ 3878019 ],
            "B": [ 3878016 ],
            "A": [ 3878008 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880433 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880187 ],
            "A": [ 3880214 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880008 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880099 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879827 ],
            "B": [ 3880028 ],
            "A": [ 3880025 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879371 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879372 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879998 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879819 ],
            "A": [ 3879761 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879376 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879377 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880331 ],
            "CLK": [  ],
            "D": [ 3879788 ],
            "C": [ 3879750 ],
            "B": [ 3879761 ],
            "A": [ 3878843 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880407 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880409 ],
            "B": [ 3879827 ],
            "A": [ 3880408 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879384 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879385 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880092 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879803 ],
            "A": [ 3880088 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879389 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879390 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880013 ],
            "CLK": [  ],
            "D": [ 3879698 ],
            "C": [ 3878807 ],
            "B": [ 3878831 ],
            "A": [ 3878794 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880332 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880091 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879803 ],
            "A": [ 3880088 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879400 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879401 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879980 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879745 ],
            "B": [ 3879819 ],
            "A": [ 3879761 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879405 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879406 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880086 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879803 ],
            "A": [ 3880088 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879413 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879414 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880085 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879803 ],
            "A": [ 3880088 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879418 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879419 ],
            "CLK": [  ],
            "D": [ 3878040 ],
            "C": [ 3878024 ],
            "B": [ 3878038 ],
            "A": [ 3878037 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880437 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879875 ],
            "B": [ 3880187 ],
            "A": [ 3880214 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_1_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880401 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878853 ],
            "B": [ 3878788 ],
            "A": [ 3878860 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880361 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879807 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879981 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879761 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879430 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879431 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880374 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879435 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879436 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880078 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_SET_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879440 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_SET_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879441 ],
            "CLK": [  ],
            "D": [ 3878888 ],
            "C": [ 3878893 ],
            "B": [ 3879010 ],
            "A": [ 3879002 ]
          }
        },
        "scr.sclk_DFFSE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877514 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877988 ],
            "A": [ 3877962 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879447 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877513 ],
            "A": [ 3877514 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879447 ],
            "Q": [ 3877483 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [ 3877499 ],
            "C": [ 3879453 ],
            "B": [ 3879452 ],
            "A": [ 3879451 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879452 ],
            "CLK": [  ],
            "D": [ 3877494 ],
            "C": [ 3877506 ],
            "B": [ 3878234 ],
            "A": [ 3878560 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879451 ],
            "CLK": [  ],
            "D": [ 3877506 ],
            "C": [ 3877494 ],
            "B": [ 3878231 ],
            "A": [ 3878347 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880077 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879457 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879460 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879460 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877494 ],
            "B": [ 3878331 ],
            "A": [ 3878714 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879458 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877494 ],
            "B": [ 3878266 ],
            "A": [ 3878616 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011111100101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880458 ],
            "CLK": [  ],
            "D": [ 3880045 ],
            "C": [ 3880050 ],
            "B": [ 3880038 ],
            "A": [ 3880128 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879563 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879570 ],
            "B": [ 3878085 ],
            "A": [ 3878888 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879993 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879819 ],
            "A": [ 3879761 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879572 ],
            "CLK": [  ],
            "D": [ 3877511 ],
            "C": [ 3877513 ],
            "B": [ 3877962 ],
            "A": [ 3877988 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879573 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.state_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879563 ],
            "Q": [ 3877955 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877502 ],
            "A": [ 3877513 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879563 ],
            "Q": [ 3877957 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [ 3879578 ],
            "C": [ 3877953 ],
            "B": [ 3877955 ],
            "A": [ 3877957 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111110001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879563 ],
            "Q": [ 3877953 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [ 3877957 ],
            "C": [ 3877953 ],
            "B": [ 3877955 ],
            "A": [ 3879578 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880071 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879581 ],
            "CLK": [  ],
            "D": [ 3878051 ],
            "C": [ 3878065 ],
            "B": [ 3878070 ],
            "A": [ 3878073 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879582 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879701 ],
            "CLK": [  ],
            "D": [ 3878794 ],
            "C": [ 3878831 ],
            "B": [ 3878807 ],
            "A": [ 3879698 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879703 ],
            "CLK": [  ],
            "D": [ 3878794 ],
            "C": [ 3878831 ],
            "B": [ 3878807 ],
            "A": [ 3879698 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880070 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879707 ],
            "CLK": [  ],
            "D": [ 3878807 ],
            "C": [ 3878819 ],
            "B": [ 3879698 ],
            "A": [ 3878831 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879709 ],
            "CLK": [  ],
            "D": [ 3878807 ],
            "C": [ 3878819 ],
            "B": [ 3879698 ],
            "A": [ 3878831 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879985 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879745 ],
            "B": [ 3879819 ],
            "A": [ 3879761 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879713 ],
            "CLK": [  ],
            "D": [ 3878807 ],
            "C": [ 3879698 ],
            "B": [ 3878819 ],
            "A": [ 3878831 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879715 ],
            "CLK": [  ],
            "D": [ 3878807 ],
            "C": [ 3879698 ],
            "B": [ 3878819 ],
            "A": [ 3878831 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879717 ],
            "CLK": [  ],
            "D": [ 3878807 ],
            "C": [ 3879698 ],
            "B": [ 3878831 ],
            "A": [ 3878819 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879719 ],
            "CLK": [  ],
            "D": [ 3878807 ],
            "C": [ 3879698 ],
            "B": [ 3878831 ],
            "A": [ 3878819 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880373 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880391 ],
            "CLK": [  ],
            "D": [ 3879827 ],
            "C": [ 3880187 ],
            "B": [ 3878860 ],
            "A": [ 3879788 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879725 ],
            "CLK": [  ],
            "D": [ 3879698 ],
            "C": [ 3878819 ],
            "B": [ 3878831 ],
            "A": [ 3878807 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110111001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880411 ],
            "CLK": [  ],
            "D": [ 3878853 ],
            "C": [ 3878843 ],
            "B": [ 3878788 ],
            "A": [ 3878860 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I3_F_MUX2_LUT5_I1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879727 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880054 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879882 ],
            "B": [ 3880038 ],
            "A": [ 3879844 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_1_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880051 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879745 ],
            "A": [ 3879807 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879735 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879736 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101011100110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879731 ],
            "CLK": [  ],
            "D": [ 3878819 ],
            "C": [ 3878831 ],
            "B": [ 3878807 ],
            "A": [ 3878794 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879732 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880342 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880343 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100101001001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880050 ],
            "CLK": [  ],
            "D": [ 3880051 ],
            "C": [ 3879827 ],
            "B": [ 3880028 ],
            "A": [ 3880025 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879754 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879755 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879923 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879780 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880045 ],
            "CLK": [  ],
            "D": [ 3880047 ],
            "C": [ 3878794 ],
            "B": [ 3879844 ],
            "A": [ 3879780 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879766 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879767 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880347 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880038 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879870 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879774 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879775 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880348 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880399 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880214 ],
            "A": [ 3880404 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880018 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879780 ],
            "B": [ 3880022 ],
            "A": [ 3880021 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879797 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879798 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879803 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878843 ],
            "B": [ 3878788 ],
            "A": [ 3878860 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879807 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878853 ],
            "B": [ 3878788 ],
            "A": [ 3878860 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879810 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878853 ],
            "B": [ 3878788 ],
            "A": [ 3878843 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880022 ],
            "CLK": [  ],
            "D": [ 3878853 ],
            "C": [ 3878860 ],
            "B": [ 3878788 ],
            "A": [ 3878843 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879812 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879813 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010100010001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879817 ],
            "CLK": [  ],
            "D": [ 3878819 ],
            "C": [ 3878831 ],
            "B": [ 3878807 ],
            "A": [ 3878794 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_O_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879819 ],
            "CLK": [  ],
            "D": [ 3878788 ],
            "C": [ 3878853 ],
            "B": [ 3878843 ],
            "A": [ 3878860 ]
          }
        },
        "te.charOutput_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879821 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879637 ],
            "B": [ 3879822 ],
            "A": [ 3879750 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880021 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878788 ],
            "B": [ 3878843 ],
            "A": [ 3878853 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879824 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879922 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879780 ],
            "A": [ 3878843 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011001100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880031 ],
            "CLK": [  ],
            "D": [ 3878853 ],
            "C": [ 3878843 ],
            "B": [ 3878788 ],
            "A": [ 3878860 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879838 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879839 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880438 ],
            "CLK": [  ],
            "D": [ 3878860 ],
            "C": [ 3879875 ],
            "B": [ 3880187 ],
            "A": [ 3880214 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880355 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879807 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880030 ],
            "CLK": [  ],
            "D": [ 3879745 ],
            "C": [ 3879788 ],
            "B": [ 3879807 ],
            "A": [ 3880031 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879849 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879850 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880028 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879750 ],
            "A": [ 3879807 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879854 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879855 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT3_I2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879822 ],
            "CLK": [  ],
            "D": [ 3878788 ],
            "C": [ 3878843 ],
            "B": [ 3878853 ],
            "A": [ 3878860 ]
          }
        },
        "te.charOutput_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879588 ],
            "CLK": [  ],
            "D": [ 3878831 ],
            "C": [ 3878819 ],
            "B": [ 3878794 ],
            "A": [ 3878807 ]
          }
        },
        "te.charOutput_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879600 ],
            "CLK": [  ],
            "D": [ 3878807 ],
            "C": [ 3878819 ],
            "B": [ 3878831 ],
            "A": [ 3878794 ]
          }
        },
        "te.charOutput_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879661 ],
            "CLK": [  ],
            "D": [ 3878794 ],
            "C": [ 3878819 ],
            "B": [ 3878807 ],
            "A": [ 3878831 ]
          }
        },
        "te.charOutput_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010011010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879613 ],
            "CLK": [  ],
            "D": [ 3878794 ],
            "C": [ 3878819 ],
            "B": [ 3878831 ],
            "A": [ 3878807 ]
          }
        },
        "te.charOutput_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101011100110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879625 ],
            "CLK": [  ],
            "D": [ 3878819 ],
            "C": [ 3878831 ],
            "B": [ 3878807 ],
            "A": [ 3878794 ]
          }
        },
        "te.charOutput_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000111010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879637 ],
            "CLK": [  ],
            "D": [ 3878794 ],
            "C": [ 3878807 ],
            "B": [ 3878819 ],
            "A": [ 3878831 ]
          }
        },
        "te.charOutput_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100010110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879649 ],
            "CLK": [  ],
            "D": [ 3878794 ],
            "C": [ 3878807 ],
            "B": [ 3878831 ],
            "A": [ 3878819 ]
          }
        },
        "te.charOutput_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879868 ],
            "CLK": [  ],
            "D": [ 3879694 ],
            "C": [ 3879698 ],
            "B": [ 3879870 ],
            "A": [ 3879661 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879872 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879827 ],
            "B": [ 3879875 ],
            "A": [ 3879873 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879877 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879810 ],
            "A": [ 3879873 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880356 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879807 ],
            "A": [ 3878843 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880369 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880025 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879875 ],
            "A": [ 3880022 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879890 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879891 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880017 ],
            "CLK": [  ],
            "D": [ 3879780 ],
            "C": [ 3880022 ],
            "B": [ 3880021 ],
            "A": [ 3879803 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879895 ],
            "CLK": [  ],
            "D": [ 3878819 ],
            "C": [ 3879698 ],
            "B": [ 3878831 ],
            "A": [ 3878807 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879896 ],
            "CLK": [  ],
            "D": [ 3878819 ],
            "C": [ 3879698 ],
            "B": [ 3878831 ],
            "A": [ 3878807 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879986 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879745 ],
            "A": [ 3879761 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879395 ],
            "SEL": [ 3878017 ],
            "I1": [ 3879411 ],
            "I0": [ 3879410 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879423 ],
            "SEL": [ 3878893 ],
            "I1": [ 3879007 ],
            "I0": [ 3879000 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879424 ],
            "SEL": [ 3878893 ],
            "I1": [ 3879428 ],
            "I0": [ 3879427 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879745 ],
            "SEL": [ 3879694 ],
            "I1": [ 3879705 ],
            "I0": [ 3879743 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879750 ],
            "SEL": [ 3879694 ],
            "I1": [ 3879723 ],
            "I0": [ 3879748 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879761 ],
            "SEL": [ 3879694 ],
            "I1": [ 3879711 ],
            "I0": [ 3879759 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879772 ],
            "SEL": [ 3879694 ],
            "I1": [ 3879728 ],
            "I0": [ 3879771 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_4_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879780 ],
            "SEL": [ 3879694 ],
            "I1": [ 3879733 ],
            "I0": [ 3879737 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879788 ],
            "SEL": [ 3879694 ],
            "I1": [ 3879721 ],
            "I0": [ 3879786 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879153 ],
            "SEL": [ 3879140 ],
            "I1": [ 3879159 ],
            "I0": [ 3879158 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879337 ],
            "SEL": [ 3878022 ],
            "I1": [ 3879353 ],
            "I0": [ 3879352 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879836 ],
            "SEL": [ 3879780 ],
            "I1": [ 3879835 ],
            "I0": [ 3879825 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879843 ],
            "SEL": [ 3879780 ],
            "I1": [ 3879847 ],
            "I0": [ 3879846 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879882 ],
            "SEL": [ 3879694 ],
            "I1": [ 3879880 ],
            "I0": [ 3879879 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879827 ],
            "SEL": [ 3879694 ],
            "I1": [ 3879888 ],
            "I0": [ 3879887 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879910 ],
            "SEL": [ 3879807 ],
            "I1": [ 3879915 ],
            "I0": [ 3879914 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879911 ],
            "SEL": [ 3879807 ],
            "I1": [ 3879928 ],
            "I0": [ 3879927 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879945 ],
            "SEL": [ 3879807 ],
            "I1": [ 3879949 ],
            "I0": [ 3879948 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879946 ],
            "SEL": [ 3879807 ],
            "I1": [ 3879962 ],
            "I0": [ 3879961 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879974 ],
            "SEL": [ 3879807 ],
            "I1": [ 3879978 ],
            "I0": [ 3879977 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879975 ],
            "SEL": [ 3879807 ],
            "I1": [ 3879991 ],
            "I0": [ 3879990 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879365 ],
            "SEL": [ 3878017 ],
            "I1": [ 3879369 ],
            "I0": [ 3879368 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879366 ],
            "SEL": [ 3878017 ],
            "I1": [ 3879382 ],
            "I0": [ 3879381 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880061 ],
            "SEL": [ 3880067 ],
            "I1": [ 3880083 ],
            "I0": [ 3880082 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878085 ],
            "SEL": [ 3879155 ],
            "I1": [ 3879424 ],
            "I0": [ 3879423 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880264 ],
            "SEL": [ 3879882 ],
            "I1": [ 3880280 ],
            "I0": [ 3880279 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879305 ],
            "SEL": [ 3877974 ],
            "I1": [ 3879337 ],
            "I0": [ 3879336 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879302 ],
            "SEL": [ 3877977 ],
            "I1": [ 3879395 ],
            "I0": [ 3879394 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879155 ],
            "SEL": [ 3879156 ],
            "I1": [ 3879154 ],
            "I0": [ 3879153 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880056 ],
            "SEL": [ 3879761 ],
            "I1": [ 3880097 ],
            "I0": [ 3880096 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880263 ],
            "SEL": [ 3879882 ],
            "I1": [ 3880267 ],
            "I0": [ 3880266 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877998 ],
            "CLK": [  ],
            "D": [ 3878006 ],
            "C": [ 3878005 ],
            "B": [ 3878003 ],
            "A": [ 3878001 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880126 ],
            "SEL": [ 3879827 ],
            "I1": [ 3880131 ],
            "I0": [ 3880130 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879301 ],
            "SEL": [ 3877977 ],
            "I1": [ 3879366 ],
            "I0": [ 3879365 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879304 ],
            "SEL": [ 3877974 ],
            "I1": [ 3879308 ],
            "I0": [ 3879307 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878739 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878756 ],
            "I0": [ 3878755 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878626 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878642 ],
            "I0": [ 3878641 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878570 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878586 ],
            "I0": [ 3878585 ]
          }
        },
        "ioSdin_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:10.12-10.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877483 ],
            "PAD": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878510 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878531 ],
            "I0": [ 3878530 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879943 ],
            "SEL": [ 3879788 ],
            "I1": [ 3879941 ],
            "I0": [ 3879940 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879184 ],
            "SEL": [ 3877975 ],
            "I1": [ 3879305 ],
            "I0": [ 3879304 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880062 ],
            "SEL": [ 3879882 ],
            "I1": [ 3880061 ],
            "I0": [ 3880060 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880058 ],
            "SEL": [ 3880477 ],
            "I1": [ 3880057 ],
            "I0": [ 3880056 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879941 ],
            "SEL": [ 3879817 ],
            "I1": [ 3879975 ],
            "I0": [ 3879974 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879940 ],
            "SEL": [ 3879817 ],
            "I1": [ 3879946 ],
            "I0": [ 3879945 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879185 ],
            "SEL": [ 3877979 ],
            "I1": [ 3879302 ],
            "I0": [ 3879301 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880408 ],
            "SEL": [ 3879750 ],
            "I1": [ 3880414 ],
            "I0": [ 3880413 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880073 ],
            "SEL": [ 3879827 ],
            "I1": [ 3880337 ],
            "I0": [ 3880336 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880067 ],
            "SEL": [ 3879780 ],
            "I1": [ 3880308 ],
            "I0": [ 3880307 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880088 ],
            "SEL": [ 3879761 ],
            "I1": [ 3880305 ],
            "I0": [ 3880304 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878029 ],
            "SEL": [ 3878035 ],
            "I1": [ 3878034 ],
            "I0": [ 3878033 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878738 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878743 ],
            "I0": [ 3878742 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878755 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878759 ],
            "I0": [ 3878758 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877987 ],
            "SEL": [ 3877993 ],
            "I1": [ 3877998 ],
            "I0": [ 3877997 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877986 ],
            "SEL": [ 3877993 ],
            "I1": [ 3877992 ],
            "I0": [ 3877991 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877962 ],
            "SEL": [ 3877963 ],
            "I1": [ 3877961 ],
            "I0": [ 3877960 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878241 ],
            "SEL": [ 3878246 ],
            "I1": [ 3878244 ],
            "I0": [ 3878243 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878299 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878303 ],
            "I0": [ 3878302 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880170 ],
            "SEL": [ 3878843 ],
            "I1": [ 3880458 ],
            "I0": [ 3880457 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878300 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878318 ],
            "I0": [ 3878317 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878406 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878405 ],
            "I0": [ 3878404 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878418 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878423 ],
            "I0": [ 3878422 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878419 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878436 ],
            "I0": [ 3878435 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878250 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878467 ],
            "I0": [ 3878466 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878479 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878483 ],
            "I0": [ 3878482 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878480 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878496 ],
            "I0": [ 3878495 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878509 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878518 ],
            "I0": [ 3878517 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878530 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878534 ],
            "I0": [ 3878533 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878030 ],
            "SEL": [ 3878035 ],
            "I1": [ 3878044 ],
            "I0": [ 3878043 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877988 ],
            "SEL": [ 3877989 ],
            "I1": [ 3877987 ],
            "I0": [ 3877986 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878531 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878547 ],
            "I0": [ 3878546 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878569 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878573 ],
            "I0": [ 3878572 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878585 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878589 ],
            "I0": [ 3878588 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878586 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878602 ],
            "I0": [ 3878601 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878625 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878629 ],
            "I0": [ 3878628 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878641 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878645 ],
            "I0": [ 3878644 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878642 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878658 ],
            "I0": [ 3878657 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878671 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878675 ],
            "I0": [ 3878674 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878672 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878678 ],
            "I0": [ 3878677 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878340 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878701 ],
            "I0": [ 3878700 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878003 ],
            "SEL": [ 3878031 ],
            "I1": [ 3878030 ],
            "I0": [ 3878029 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878280 ],
            "SEL": [ 3878285 ],
            "I1": [ 3878284 ],
            "I0": [ 3878283 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878756 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878772 ],
            "I0": [ 3878771 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880231 ],
            "SEL": [ 3879943 ],
            "I1": [ 3880235 ],
            "I0": [ 3880234 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880184 ],
            "SEL": [ 3879788 ],
            "I1": [ 3880192 ],
            "I0": [ 3880191 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880128 ],
            "SEL": [ 3879882 ],
            "I1": [ 3880127 ],
            "I0": [ 3880126 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880232 ],
            "SEL": [ 3879943 ],
            "I1": [ 3880264 ],
            "I0": [ 3880263 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880223 ],
            "SEL": [ 3879761 ],
            "I1": [ 3880232 ],
            "I0": [ 3880231 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880235 ],
            "SEL": [ 3879882 ],
            "I1": [ 3880251 ],
            "I0": [ 3880250 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878251 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878480 ],
            "I0": [ 3878479 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880057 ],
            "SEL": [ 3879761 ],
            "I1": [ 3880110 ],
            "I0": [ 3880109 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878420 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878419 ],
            "I0": [ 3878418 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878281 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878300 ],
            "I0": [ 3878299 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880414 ],
            "SEL": [ 3879788 ],
            "I1": [ 3880430 ],
            "I0": [ 3880429 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880413 ],
            "SEL": [ 3879788 ],
            "I1": [ 3880417 ],
            "I0": [ 3880416 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880305 ],
            "SEL": [ 3878843 ],
            "I1": [ 3880379 ],
            "I0": [ 3880378 ]
          }
        },
        "scr.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:8.11-8.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877487 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880304 ],
            "SEL": [ 3878843 ],
            "I1": [ 3880366 ],
            "I0": [ 3880365 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880337 ],
            "SEL": [ 3879788 ],
            "I1": [ 3880353 ],
            "I0": [ 3880352 ]
          }
        },
        "ioReset_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:13.12-13.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877477 ],
            "PAD": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878602 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878610 ],
            "I0": [ 3878609 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878302 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878306 ],
            "I0": [ 3878305 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878284 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878295 ],
            "I0": [ 3878294 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878601 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878605 ],
            "I0": [ 3878604 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878589 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878597 ],
            "I0": [ 3878596 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878588 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878592 ],
            "I0": [ 3878591 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878629 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878637 ],
            "I0": [ 3878636 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878534 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878542 ],
            "I0": [ 3878541 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878573 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878581 ],
            "I0": [ 3878580 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878533 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878537 ],
            "I0": [ 3878536 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878518 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878526 ],
            "I0": [ 3878525 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878517 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878521 ],
            "I0": [ 3878520 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878508 ],
            "SEL": [ 3878285 ],
            "I1": [ 3878513 ],
            "I0": [ 3878512 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878496 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878504 ],
            "I0": [ 3878503 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878495 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878499 ],
            "I0": [ 3878498 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878483 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878491 ],
            "I0": [ 3878490 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878482 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878486 ],
            "I0": [ 3878485 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878467 ],
            "SEL": [ 3878285 ],
            "I1": [ 3878475 ],
            "I0": [ 3878474 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878628 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878632 ],
            "I0": [ 3878631 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878572 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878576 ],
            "I0": [ 3878575 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878466 ],
            "SEL": [ 3878285 ],
            "I1": [ 3878470 ],
            "I0": [ 3878469 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878436 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878444 ],
            "I0": [ 3878443 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878435 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878439 ],
            "I0": [ 3878438 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878423 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878431 ],
            "I0": [ 3878430 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878422 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878426 ],
            "I0": [ 3878425 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878405 ],
            "SEL": [ 3878285 ],
            "I1": [ 3878414 ],
            "I0": [ 3878413 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878404 ],
            "SEL": [ 3878285 ],
            "I1": [ 3878409 ],
            "I0": [ 3878408 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878318 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878326 ],
            "I0": [ 3878325 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878317 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878321 ],
            "I0": [ 3878320 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C11_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878303 ],
            "SEL": [ 3878290 ],
            "I1": [ 3878313 ],
            "I0": [ 3878312 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878547 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878555 ],
            "I0": [ 3878554 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878546 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878550 ],
            "I0": [ 3878549 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878283 ],
            "SEL": [ 3878278 ],
            "I1": [ 3878288 ],
            "I0": [ 3878287 ]
          }
        },
        "ioSclk_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C11_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:9.12-9.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877480 ],
            "PAD": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880234 ],
            "SEL": [ 3879882 ],
            "I1": [ 3880238 ],
            "I0": [ 3880237 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880336 ],
            "SEL": [ 3879788 ],
            "I1": [ 3880340 ],
            "I0": [ 3880339 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878675 ],
            "SEL": [ 3878285 ],
            "I1": [ 3878696 ],
            "I0": [ 3878695 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878674 ],
            "SEL": [ 3878285 ],
            "I1": [ 3878691 ],
            "I0": [ 3878690 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878678 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878686 ],
            "I0": [ 3878685 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878677 ],
            "SEL": [ 3878277 ],
            "I1": [ 3878681 ],
            "I0": [ 3878680 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878658 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878666 ],
            "I0": [ 3878665 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878657 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878661 ],
            "I0": [ 3878660 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878645 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878653 ],
            "I0": [ 3878652 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878644 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878648 ],
            "I0": [ 3878647 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877997 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880254 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877992 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877991 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_I0_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880404 ],
            "CLK": [  ],
            "D": [ 3878853 ],
            "C": [ 3878843 ],
            "B": [ 3878788 ],
            "A": [ 3878860 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879900 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877963 ],
            "CLK": [  ],
            "D": [ 3877984 ],
            "C": [ 3877983 ],
            "B": [ 3877982 ],
            "A": [ 3877981 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877972 ],
            "CLK": [  ],
            "D": [ 3877979 ],
            "C": [ 3877977 ],
            "B": [ 3877975 ],
            "A": [ 3877974 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880308 ],
            "SEL": [ 3879807 ],
            "I1": [ 3880324 ],
            "I0": [ 3880323 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877961 ],
            "CLK": [  ],
            "D": [ 3877972 ],
            "C": [ 3877971 ],
            "B": [ 3877969 ],
            "A": [ 3877967 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880307 ],
            "SEL": [ 3879807 ],
            "I1": [ 3880311 ],
            "I0": [ 3880310 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880192 ],
            "SEL": [ 3879750 ],
            "I1": [ 3880208 ],
            "I0": [ 3880207 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880191 ],
            "SEL": [ 3879750 ],
            "I1": [ 3880195 ],
            "I0": [ 3880194 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880127 ],
            "SEL": [ 3879827 ],
            "I1": [ 3880144 ],
            "I0": [ 3880143 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879912 ],
            "SEL": [ 3879772 ],
            "I1": [ 3879911 ],
            "I0": [ 3879910 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879844 ],
            "SEL": [ 3879788 ],
            "I1": [ 3879836 ],
            "I0": [ 3879843 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879154 ],
            "SEL": [ 3879140 ],
            "I1": [ 3879173 ],
            "I0": [ 3879172 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879875 ],
            "SEL": [ 3879694 ],
            "I1": [ 3880005 ],
            "I0": [ 3880004 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880060 ],
            "SEL": [ 3880067 ],
            "I1": [ 3880065 ],
            "I0": [ 3880064 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879186 ],
            "SEL": [ 3878027 ],
            "I1": [ 3879289 ],
            "I0": [ 3879288 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879307 ],
            "SEL": [ 3878022 ],
            "I1": [ 3879311 ],
            "I0": [ 3879310 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879308 ],
            "SEL": [ 3878022 ],
            "I1": [ 3879324 ],
            "I0": [ 3879323 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878891 ],
            "SEL": [ 3879014 ],
            "I1": [ 3879013 ],
            "I0": [ 3879012 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879394 ],
            "SEL": [ 3878017 ],
            "I1": [ 3879398 ],
            "I0": [ 3879397 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879336 ],
            "SEL": [ 3878022 ],
            "I1": [ 3879340 ],
            "I0": [ 3879339 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880166 ],
            "SEL": [ 3880038 ],
            "I1": [ 3880453 ],
            "I0": [ 3880452 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880157 ],
            "SEL": [ 3880038 ],
            "I1": [ 3880450 ],
            "I0": [ 3880449 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880430 ],
            "SEL": [ 3879780 ],
            "I1": [ 3880438 ],
            "I0": [ 3880437 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880429 ],
            "SEL": [ 3879780 ],
            "I1": [ 3880433 ],
            "I0": [ 3880432 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880417 ],
            "SEL": [ 3879780 ],
            "I1": [ 3880425 ],
            "I0": [ 3880424 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880416 ],
            "SEL": [ 3879780 ],
            "I1": [ 3880420 ],
            "I0": [ 3880419 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880379 ],
            "SEL": [ 3879750 ],
            "I1": [ 3880387 ],
            "I0": [ 3880386 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880378 ],
            "SEL": [ 3879750 ],
            "I1": [ 3880382 ],
            "I0": [ 3880381 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880366 ],
            "SEL": [ 3879750 ],
            "I1": [ 3880374 ],
            "I0": [ 3880373 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880365 ],
            "SEL": [ 3879750 ],
            "I1": [ 3880369 ],
            "I0": [ 3880368 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880353 ],
            "SEL": [ 3879780 ],
            "I1": [ 3880361 ],
            "I0": [ 3880360 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880352 ],
            "SEL": [ 3879780 ],
            "I1": [ 3880356 ],
            "I0": [ 3880355 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880339 ],
            "SEL": [ 3879780 ],
            "I1": [ 3880343 ],
            "I0": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880324 ],
            "SEL": [ 3879827 ],
            "I1": [ 3880332 ],
            "I0": [ 3880331 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880323 ],
            "SEL": [ 3879827 ],
            "I1": [ 3880327 ],
            "I0": [ 3880326 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877960 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880311 ],
            "SEL": [ 3879827 ],
            "I1": [ 3880319 ],
            "I0": [ 3880318 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880310 ],
            "SEL": [ 3879827 ],
            "I1": [ 3880314 ],
            "I0": [ 3880313 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880280 ],
            "SEL": [ 3880124 ],
            "I1": [ 3880288 ],
            "I0": [ 3880287 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880279 ],
            "SEL": [ 3880124 ],
            "I1": [ 3880283 ],
            "I0": [ 3880282 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880267 ],
            "SEL": [ 3880124 ],
            "I1": [ 3880275 ],
            "I0": [ 3880274 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880266 ],
            "SEL": [ 3880124 ],
            "I1": [ 3880270 ],
            "I0": [ 3880269 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880251 ],
            "SEL": [ 3880124 ],
            "I1": [ 3880259 ],
            "I0": [ 3880258 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880250 ],
            "SEL": [ 3880124 ],
            "I1": [ 3880254 ],
            "I0": [ 3880253 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880238 ],
            "SEL": [ 3880124 ],
            "I1": [ 3880246 ],
            "I0": [ 3880245 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880258 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880237 ],
            "SEL": [ 3880124 ],
            "I1": [ 3880241 ],
            "I0": [ 3880240 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880224 ],
            "SEL": [ 3880047 ],
            "I1": [ 3880227 ],
            "I0": [ 3880226 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879977 ],
            "SEL": [ 3879750 ],
            "I1": [ 3879981 ],
            "I0": [ 3879980 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880208 ],
            "SEL": [ 3878860 ],
            "I1": [ 3880219 ],
            "I0": [ 3880218 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880207 ],
            "SEL": [ 3878860 ],
            "I1": [ 3880211 ],
            "I0": [ 3880210 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879948 ],
            "SEL": [ 3879750 ],
            "I1": [ 3879952 ],
            "I0": [ 3879951 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880195 ],
            "SEL": [ 3878860 ],
            "I1": [ 3880203 ],
            "I0": [ 3880202 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880194 ],
            "SEL": [ 3878860 ],
            "I1": [ 3880198 ],
            "I0": [ 3880197 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877513 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877955 ],
            "B": [ 3877957 ],
            "A": [ 3877953 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880144 ],
            "SEL": [ 3879943 ],
            "I1": [ 3880152 ],
            "I0": [ 3880151 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880143 ],
            "SEL": [ 3879943 ],
            "I1": [ 3880147 ],
            "I0": [ 3880146 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880131 ],
            "SEL": [ 3879943 ],
            "I1": [ 3880139 ],
            "I0": [ 3880138 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880130 ],
            "SEL": [ 3879943 ],
            "I1": [ 3880134 ],
            "I0": [ 3880133 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880110 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880118 ],
            "I0": [ 3880117 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880109 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880113 ],
            "I0": [ 3880112 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878817 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878819 ],
            "A": [ 3880477 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880097 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880105 ],
            "I0": [ 3880104 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880096 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880100 ],
            "I0": [ 3880099 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877951 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877957 ],
            "B": [ 3877955 ],
            "A": [ 3877953 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880083 ],
            "SEL": [ 3880073 ],
            "I1": [ 3880092 ],
            "I0": [ 3880091 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880082 ],
            "SEL": [ 3880073 ],
            "I1": [ 3880086 ],
            "I0": [ 3880085 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880065 ],
            "SEL": [ 3880073 ],
            "I1": [ 3880078 ],
            "I0": [ 3880077 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879733 ],
            "SEL": [ 3879698 ],
            "I1": [ 3879732 ],
            "I0": [ 3879731 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880064 ],
            "SEL": [ 3880073 ],
            "I1": [ 3880071 ],
            "I0": [ 3880070 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880019 ],
            "SEL": [ 3879788 ],
            "I1": [ 3880018 ],
            "I0": [ 3880017 ]
          }
        },
        "scr.bitNumber_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877511 ],
            "CLK": [  ],
            "D": [ 3877519 ],
            "C": [ 3877494 ],
            "B": [ 3877499 ],
            "A": [ 3877506 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880005 ],
            "SEL": [ 3878819 ],
            "I1": [ 3880013 ],
            "I0": [ 3880012 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880004 ],
            "SEL": [ 3878819 ],
            "I1": [ 3880008 ],
            "I0": [ 3880007 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879991 ],
            "SEL": [ 3879750 ],
            "I1": [ 3879999 ],
            "I0": [ 3879998 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879990 ],
            "SEL": [ 3879750 ],
            "I1": [ 3879994 ],
            "I0": [ 3879993 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879978 ],
            "SEL": [ 3879750 ],
            "I1": [ 3879986 ],
            "I0": [ 3879985 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879962 ],
            "SEL": [ 3879750 ],
            "I1": [ 3879970 ],
            "I0": [ 3879969 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879961 ],
            "SEL": [ 3879750 ],
            "I1": [ 3879965 ],
            "I0": [ 3879964 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879949 ],
            "SEL": [ 3879750 ],
            "I1": [ 3879957 ],
            "I0": [ 3879956 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879928 ],
            "SEL": [ 3879788 ],
            "I1": [ 3879936 ],
            "I0": [ 3879935 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879927 ],
            "SEL": [ 3879788 ],
            "I1": [ 3879931 ],
            "I0": [ 3879930 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879915 ],
            "SEL": [ 3879788 ],
            "I1": [ 3879923 ],
            "I0": [ 3879922 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879914 ],
            "SEL": [ 3879788 ],
            "I1": [ 3879918 ],
            "I0": [ 3879917 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879880 ],
            "SEL": [ 3878807 ],
            "I1": [ 3879906 ],
            "I0": [ 3879905 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879879 ],
            "SEL": [ 3878807 ],
            "I1": [ 3879901 ],
            "I0": [ 3879900 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879888 ],
            "SEL": [ 3878794 ],
            "I1": [ 3879896 ],
            "I0": [ 3879895 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879887 ],
            "SEL": [ 3878794 ],
            "I1": [ 3879891 ],
            "I0": [ 3879890 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879847 ],
            "SEL": [ 3879827 ],
            "I1": [ 3879855 ],
            "I0": [ 3879854 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879846 ],
            "SEL": [ 3879827 ],
            "I1": [ 3879850 ],
            "I0": [ 3879849 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879835 ],
            "SEL": [ 3879827 ],
            "I1": [ 3879839 ],
            "I0": [ 3879838 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879825 ],
            "SEL": [ 3879827 ],
            "I1": [ 3879824 ],
            "I0": [ 3879821 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879743 ],
            "SEL": [ 3878819 ],
            "I1": [ 3879813 ],
            "I0": [ 3879812 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879786 ],
            "SEL": [ 3878794 ],
            "I1": [ 3879798 ],
            "I0": [ 3879797 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879771 ],
            "SEL": [ 3878794 ],
            "I1": [ 3879775 ],
            "I0": [ 3879774 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879759 ],
            "SEL": [ 3878794 ],
            "I1": [ 3879767 ],
            "I0": [ 3879766 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879748 ],
            "SEL": [ 3878794 ],
            "I1": [ 3879755 ],
            "I0": [ 3879754 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879737 ],
            "SEL": [ 3879698 ],
            "I1": [ 3879736 ],
            "I0": [ 3879735 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I3_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879728 ],
            "SEL": [ 3878794 ],
            "I1": [ 3879725 ],
            "I0": [ 3879727 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879723 ],
            "SEL": [ 3878794 ],
            "I1": [ 3879713 ],
            "I0": [ 3879715 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_3_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879721 ],
            "SEL": [ 3878794 ],
            "I1": [ 3879717 ],
            "I0": [ 3879719 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I1_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879711 ],
            "SEL": [ 3878794 ],
            "I1": [ 3879707 ],
            "I0": [ 3879709 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I0_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879705 ],
            "SEL": [ 3878819 ],
            "I1": [ 3879701 ],
            "I0": [ 3879703 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C11_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879578 ],
            "SEL": [ 3878057 ],
            "I1": [ 3879582 ],
            "I0": [ 3879581 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879570 ],
            "SEL": [ 3877951 ],
            "I1": [ 3879573 ],
            "I0": [ 3879572 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879453 ],
            "SEL": [ 3877506 ],
            "I1": [ 3879458 ],
            "I0": [ 3879457 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878885 ],
            "SEL": [ 3878996 ],
            "I1": [ 3879441 ],
            "I0": [ 3879440 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879428 ],
            "SEL": [ 3879002 ],
            "I1": [ 3879436 ],
            "I0": [ 3879435 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879427 ],
            "SEL": [ 3879002 ],
            "I1": [ 3879431 ],
            "I0": [ 3879430 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879411 ],
            "SEL": [ 3878009 ],
            "I1": [ 3879419 ],
            "I0": [ 3879418 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879410 ],
            "SEL": [ 3878009 ],
            "I1": [ 3879414 ],
            "I0": [ 3879413 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879398 ],
            "SEL": [ 3878009 ],
            "I1": [ 3879406 ],
            "I0": [ 3879405 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879397 ],
            "SEL": [ 3878009 ],
            "I1": [ 3879401 ],
            "I0": [ 3879400 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879382 ],
            "SEL": [ 3878009 ],
            "I1": [ 3879390 ],
            "I0": [ 3879389 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879381 ],
            "SEL": [ 3878009 ],
            "I1": [ 3879385 ],
            "I0": [ 3879384 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879369 ],
            "SEL": [ 3878009 ],
            "I1": [ 3879377 ],
            "I0": [ 3879376 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879368 ],
            "SEL": [ 3878009 ],
            "I1": [ 3879372 ],
            "I0": [ 3879371 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879353 ],
            "SEL": [ 3878021 ],
            "I1": [ 3879361 ],
            "I0": [ 3879360 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879352 ],
            "SEL": [ 3878021 ],
            "I1": [ 3879356 ],
            "I0": [ 3879355 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879340 ],
            "SEL": [ 3878021 ],
            "I1": [ 3879348 ],
            "I0": [ 3879347 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879339 ],
            "SEL": [ 3878021 ],
            "I1": [ 3879343 ],
            "I0": [ 3879342 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879324 ],
            "SEL": [ 3878021 ],
            "I1": [ 3879332 ],
            "I0": [ 3879331 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877509 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880479 ],
            "A": [ 3877506 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877501 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3877499 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877516 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3877494 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877518 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3877519 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_3_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878074 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880479 ],
            "A": [ 3878073 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878071 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3878070 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878066 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3878065 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878050 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3878051 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878058 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3878057 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_4_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878276 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3880479 ],
            "A": [ 3880479 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878278 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3880479 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878277 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3880479 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878291 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878396 ],
            "A": [ 3880479 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878285 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878393 ],
            "A": [ 3880479 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878290 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878390 ],
            "A": [ 3880479 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878309 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878387 ],
            "A": [ 3880479 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878253 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878384 ],
            "A": [ 3880479 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878246 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878360 ],
            "A": [ 3880479 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878396 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3878073 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878393 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3878070 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878390 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3878065 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878387 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3878051 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878384 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3878057 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878360 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3880477 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_5_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878858 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878860 ],
            "A": [ 3880479 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878851 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878853 ],
            "A": [ 3880477 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878841 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878843 ],
            "A": [ 3880477 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878829 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878831 ],
            "A": [ 3880477 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878805 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878807 ],
            "A": [ 3880477 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878792 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878794 ],
            "A": [ 3880477 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878743 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878751 ],
            "I0": [ 3878750 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878742 ],
            "SEL": [ 3878291 ],
            "I1": [ 3878746 ],
            "I0": [ 3878745 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878731 ],
            "SEL": [ 3878735 ],
            "I1": [ 3878734 ],
            "I0": [ 3878733 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878713 ],
            "SEL": [ 3878220 ],
            "I1": [ 3878717 ],
            "I0": [ 3878716 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878701 ],
            "SEL": [ 3878285 ],
            "I1": [ 3878709 ],
            "I0": [ 3878708 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878700 ],
            "SEL": [ 3878285 ],
            "I1": [ 3878704 ],
            "I0": [ 3878703 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878786 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878788 ],
            "A": [ 3880477 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_7_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878976 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878019 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878942 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878020 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878992 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878021 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878985 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878022 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878982 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877974 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878979 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877975 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878972 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878016 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878938 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878008 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878904 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878039 ],
            "A": [ 3880479 ]
          }
        },
        "ioCs_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C29_IOBB",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:11.12-11.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877470 ],
            "PAD": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878901 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878038 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878974 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878012 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878969 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878011 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878966 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877971 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878963 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878014 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878960 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878037 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878957 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878031 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878954 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878025 ],
            "A": [ 3880479 ]
          }
        },
        "ioDc_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C33_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:12.12-12.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877474 ],
            "PAD": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878951 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877969 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879027 ],
            "SEL": [ 3878022 ],
            "I1": [ 3879149 ],
            "I0": [ 3879148 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879013 ],
            "SEL": [ 3879019 ],
            "I1": [ 3879024 ],
            "I0": [ 3879023 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879012 ],
            "SEL": [ 3879019 ],
            "I1": [ 3879017 ],
            "I0": [ 3879016 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT3_I1_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879007 ],
            "SEL": [ 3879002 ],
            "I1": [ 3879006 ],
            "I0": [ 3879004 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879000 ],
            "SEL": [ 3879002 ],
            "I1": [ 3878994 ],
            "I0": [ 3878998 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878772 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878780 ],
            "I0": [ 3878779 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878771 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878775 ],
            "I0": [ 3878774 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878759 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878767 ],
            "I0": [ 3878766 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878758 ],
            "SEL": [ 3878276 ],
            "I1": [ 3878762 ],
            "I0": [ 3878761 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878948 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878017 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878945 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878009 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878935 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878027 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878932 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878026 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878929 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878035 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878926 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878040 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878923 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878024 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878920 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877967 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878917 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877977 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878914 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877979 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878911 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877981 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878908 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877982 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878990 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877983 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878988 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877984 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878897 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878015 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878894 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879114 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878019 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879080 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878020 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879130 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878021 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879123 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878022 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879120 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877974 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879117 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877975 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879110 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878016 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879076 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878008 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879042 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878039 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879039 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878038 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879112 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878012 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879107 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878011 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879104 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877971 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879101 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878014 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879098 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878037 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879095 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878031 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879092 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878025 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879089 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877969 ],
            "A": [ 3880477 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880340 ],
            "SEL": [ 3879780 ],
            "I1": [ 3880348 ],
            "I0": [ 3880347 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879086 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878017 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879083 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878009 ],
            "A": [ 3880477 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877520 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877502 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879073 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878027 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879067 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878035 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879064 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878040 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879061 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878024 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879058 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877967 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879055 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877977 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879052 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877979 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879049 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877981 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879046 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877982 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879128 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877983 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879126 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877984 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879035 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878015 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878996 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879268 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878019 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879234 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878020 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879284 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878021 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879277 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878022 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879274 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877974 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879264 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878016 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879230 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878008 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879196 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878039 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879193 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878038 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879266 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878012 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879261 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878011 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879258 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877971 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879255 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878014 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879252 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878037 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879249 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878031 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879246 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878025 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879243 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877969 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879240 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878017 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879237 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878009 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879227 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878027 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879224 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878026 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879221 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878035 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879218 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878040 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879215 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878024 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879212 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877967 ],
            "A": [ 3880479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879271 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877975 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879209 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877977 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879203 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877981 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879200 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877982 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879282 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877983 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879280 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877984 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879189 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878015 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879156 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "scr.startupCommands_ALU_I0_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878086 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878019 ],
            "A": [ 3880479 ]
          }
        },
        "scr.startupCommands_ALU_I3_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878186 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878020 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878182 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878021 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878174 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878022 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878170 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877974 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878166 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877975 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878162 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878016 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878158 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878008 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878154 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878039 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878150 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878038 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878146 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878012 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878142 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878011 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879206 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3877979 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879070 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3878026 ],
            "A": [ 3880479 ]
          }
        },
        "scr.startupCommands_ALU_I3_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878138 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877971 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878130 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878014 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878126 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878037 ],
            "A": [ 3880477 ]
          }
        },
        "scr.bitNumber_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877485 ],
            "Q": [ 3877494 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877502 ],
            "A": [ 3877516 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877485 ],
            "CLK": [  ],
            "D": [ 3877502 ],
            "C": [ 3877514 ],
            "B": [ 3877513 ],
            "A": [ 3877511 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877485 ],
            "Q": [ 3877506 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877502 ],
            "A": [ 3877509 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877485 ],
            "Q": [ 3877499 ],
            "F": [  ],
            "CLK": [ 3877487 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877502 ],
            "A": [ 3877501 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879288 ],
            "SEL": [ 3878039 ],
            "I1": [ 3879292 ],
            "I0": [ 3879291 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879173 ],
            "SEL": [ 3879163 ],
            "I1": [ 3879181 ],
            "I0": [ 3879180 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879172 ],
            "SEL": [ 3879163 ],
            "I1": [ 3879176 ],
            "I0": [ 3879175 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879159 ],
            "SEL": [ 3879163 ],
            "I1": [ 3879168 ],
            "I0": [ 3879167 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879158 ],
            "SEL": [ 3879163 ],
            "I1": [ 3879162 ],
            "I0": [ 3879161 ]
          }
        },
        "scr.startupCommands_ALU_I3_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878122 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878031 ],
            "A": [ 3880477 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010001000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880449 ],
            "CLK": [  ],
            "D": [ 3880177 ],
            "C": [ 3880173 ],
            "B": [ 3880407 ],
            "A": [ 3880398 ]
          }
        },
        "scr.startupCommands_ALU_I3_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878118 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878025 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878114 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877969 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878110 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878017 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878106 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878009 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878102 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878027 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878098 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878026 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878094 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878035 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878212 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878040 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878208 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878024 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878204 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877967 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878200 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877977 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878196 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877979 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878192 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877981 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878188 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877982 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878176 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877983 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878132 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3877984 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I3_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878214 ],
            "CLK": [  ],
            "D": [ 3880479 ],
            "C": [ 3880479 ],
            "B": [ 3878015 ],
            "A": [ 3880477 ]
          }
        },
        "scr.startupCommands_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879658 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879649 ],
            "A": [ 3880477 ]
          }
        },
        "te.charOutput_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879647 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879637 ],
            "A": [ 3880479 ]
          }
        },
        "te.charOutput_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879634 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879625 ],
            "A": [ 3880479 ]
          }
        },
        "te.charOutput_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879622 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879613 ],
            "A": [ 3880479 ]
          }
        },
        "te.charOutput_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879691 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879661 ],
            "A": [ 3880479 ]
          }
        },
        "te.charOutput_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879689 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879600 ],
            "A": [ 3880479 ]
          }
        },
        "te.charOutput_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879686 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879588 ],
            "A": [ 3880479 ]
          }
        },
        "te.charOutput_ALU_I1_9_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879695 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3880477 ]
          }
        },
        "te.charOutput_ALU_I1_9_SUM_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879694 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_13_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879682 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879649 ],
            "A": [ 3880477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879323 ],
            "SEL": [ 3878021 ],
            "I1": [ 3879327 ],
            "I0": [ 3879326 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879311 ],
            "SEL": [ 3878021 ],
            "I1": [ 3879319 ],
            "I0": [ 3879318 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879310 ],
            "SEL": [ 3878021 ],
            "I1": [ 3879314 ],
            "I0": [ 3879313 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879289 ],
            "SEL": [ 3878039 ],
            "I1": [ 3879297 ],
            "I0": [ 3879296 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880259 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879680 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879637 ],
            "A": [ 3880477 ]
          }
        },
        "te.charOutput_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879674 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879613 ],
            "A": [ 3880477 ]
          }
        },
        "te.charOutput_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879671 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879661 ],
            "A": [ 3880477 ]
          }
        },
        "te.charOutput_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879609 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879600 ],
            "A": [ 3880479 ]
          }
        },
        "te.charOutput_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879597 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879588 ],
            "A": [ 3880477 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879699 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3880477 ],
            "A": [ 3880477 ]
          }
        },
        "te.charOutput_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879677 ],
            "CLK": [  ],
            "D": [ 3880477 ],
            "C": [ 3880479 ],
            "B": [ 3879625 ],
            "A": [ 3880477 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879698 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "te.charOutput_ALU_I1_6_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880479 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3880479 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3880477 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3880479 ]
          }
        }
      },
      "netnames": {
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880332 ] ,
          "attributes": {
            "ROUTING": "R17C15_F1;;1;R17C15_I1MUX0;R17C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880331 ] ,
          "attributes": {
            "ROUTING": "R17C15_F0;;1;R17C15_I0MUX0;R17C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880327 ] ,
          "attributes": {
            "ROUTING": "R17C15_F3;;1;R17C15_I1MUX2;R17C15_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880326 ] ,
          "attributes": {
            "ROUTING": "R17C15_F2;;1;R17C15_I0MUX2;R17C15_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880324 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF0;;1;R17C15_I1MUX1;R17C15_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880323 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF2;;1;R17C15_I0MUX1;R17C15_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880319 ] ,
          "attributes": {
            "ROUTING": "R17C15_F5;;1;R17C15_I1MUX4;R17C15_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880318 ] ,
          "attributes": {
            "ROUTING": "R17C15_F4;;1;R17C15_I0MUX4;R17C15_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880314 ] ,
          "attributes": {
            "ROUTING": "R17C15_F7;;1;R17C15_I1MUX6;R17C15_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880313 ] ,
          "attributes": {
            "ROUTING": "R17C15_F6;;1;R17C15_I0MUX6;R17C15_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880311 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF4;;1;R17C15_I1MUX5;R17C15_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880310 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF6;;1;R17C15_I0MUX5;R17C15_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880308 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF1;;1;R17C15_I1MUX3;R17C15_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880307 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF5;;1;R17C15_I0MUX3;R17C15_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880305 ] ,
          "attributes": {
            "ROUTING": "R15C18_OF1;;1;R15C18_I1MUX3;R15C18_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880304 ] ,
          "attributes": {
            "ROUTING": "R15C18_OF5;;1;R15C18_I0MUX3;R15C18_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880301 ] ,
          "attributes": {
            "ROUTING": "R16C14_C4;R16C14_X08_C4;1;R16C14_F7;;1;R16C14_X08;R16C14_F7_X08;1;R16C14_B5;R16C14_X08_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880299 ] ,
          "attributes": {
            "ROUTING": "R15C15_F0;;1;R15C15_E10;R15C15_F0_E100;1;R15C15_A4;R15C15_E100_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880298 ] ,
          "attributes": {
            "ROUTING": "R15C15_F4;;1;R15C15_S13;R15C15_F4_S130;1;R16C15_W27;R16C15_S131_W270;1;R16C14_A4;R16C14_W271_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880295 ] ,
          "attributes": {
            "ROUTING": "R16C16_F4;;1;R16C16_EW10;R16C16_F4_EW10;1;R16C15_B4;R16C15_W111_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880293 ] ,
          "attributes": {
            "ROUTING": "R16C15_N13;R16C15_F4_N130;1;R15C15_B1;R15C15_N131_B1;1;R16C15_EW20;R16C15_F4_EW20;1;R16C14_D4;R16C14_W121_D4;1;R16C15_F4;;1;R16C15_W10;R16C15_F4_W100;1;R16C14_C5;R16C14_W101_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880288 ] ,
          "attributes": {
            "ROUTING": "R17C12_F1;;1;R17C12_I1MUX0;R17C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880287 ] ,
          "attributes": {
            "ROUTING": "R17C12_F0;;1;R17C12_I0MUX0;R17C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880283 ] ,
          "attributes": {
            "ROUTING": "R17C12_F3;;1;R17C12_I1MUX2;R17C12_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880282 ] ,
          "attributes": {
            "ROUTING": "R17C12_F2;;1;R17C12_I0MUX2;R17C12_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880280 ] ,
          "attributes": {
            "ROUTING": "R17C12_OF0;;1;R17C12_I1MUX1;R17C12_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880279 ] ,
          "attributes": {
            "ROUTING": "R17C12_OF2;;1;R17C12_I0MUX1;R17C12_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880275 ] ,
          "attributes": {
            "ROUTING": "R17C12_F5;;1;R17C12_I1MUX4;R17C12_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880274 ] ,
          "attributes": {
            "ROUTING": "R17C12_F4;;1;R17C12_I0MUX4;R17C12_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880270 ] ,
          "attributes": {
            "ROUTING": "R17C12_F7;;1;R17C12_I1MUX6;R17C12_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880269 ] ,
          "attributes": {
            "ROUTING": "R17C12_F6;;1;R17C12_I0MUX6;R17C12_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880267 ] ,
          "attributes": {
            "ROUTING": "R17C12_OF4;;1;R17C12_I1MUX5;R17C12_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880266 ] ,
          "attributes": {
            "ROUTING": "R17C12_OF6;;1;R17C12_I0MUX5;R17C12_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880264 ] ,
          "attributes": {
            "ROUTING": "R17C12_OF1;;1;R17C12_I1MUX3;R17C12_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880263 ] ,
          "attributes": {
            "ROUTING": "R17C12_OF5;;1;R17C12_I0MUX3;R17C12_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880259 ] ,
          "attributes": {
            "ROUTING": "R17C13_F1;;1;R17C13_I1MUX0;R17C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880258 ] ,
          "attributes": {
            "ROUTING": "R17C13_F0;;1;R17C13_I0MUX0;R17C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880254 ] ,
          "attributes": {
            "ROUTING": "R17C13_F3;;1;R17C13_I1MUX2;R17C13_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880253 ] ,
          "attributes": {
            "ROUTING": "R17C13_F2;;1;R17C13_I0MUX2;R17C13_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880251 ] ,
          "attributes": {
            "ROUTING": "R17C13_OF0;;1;R17C13_I1MUX1;R17C13_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880250 ] ,
          "attributes": {
            "ROUTING": "R17C13_OF2;;1;R17C13_I0MUX1;R17C13_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880246 ] ,
          "attributes": {
            "ROUTING": "R17C13_F5;;1;R17C13_I1MUX4;R17C13_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880245 ] ,
          "attributes": {
            "ROUTING": "R17C13_F4;;1;R17C13_I0MUX4;R17C13_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880241 ] ,
          "attributes": {
            "ROUTING": "R17C13_F7;;1;R17C13_I1MUX6;R17C13_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880240 ] ,
          "attributes": {
            "ROUTING": "R17C13_F6;;1;R17C13_I0MUX6;R17C13_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880238 ] ,
          "attributes": {
            "ROUTING": "R17C13_OF4;;1;R17C13_I1MUX5;R17C13_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880237 ] ,
          "attributes": {
            "ROUTING": "R17C13_OF6;;1;R17C13_I0MUX5;R17C13_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880235 ] ,
          "attributes": {
            "ROUTING": "R17C13_OF1;;1;R17C13_I1MUX3;R17C13_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880234 ] ,
          "attributes": {
            "ROUTING": "R17C13_OF5;;1;R17C13_I0MUX3;R17C13_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3880232 ] ,
          "attributes": {
            "ROUTING": "R17C12_OF3;;1;R17C12_I1MUX7;R17C12_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3880231 ] ,
          "attributes": {
            "ROUTING": "R17C13_OF3;;1;R17C12_I0MUX7;R17C12_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880227 ] ,
          "attributes": {
            "ROUTING": "R17C16_F5;;1;R17C16_I1MUX4;R17C16_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880226 ] ,
          "attributes": {
            "ROUTING": "R17C16_F4;;1;R17C16_I0MUX4;R17C16_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880224 ] ,
          "attributes": {
            "ROUTING": "R17C16_OF4;;1;R17C16_EW20;R17C16_OF4_EW20;1;R17C15_S22;R17C15_W121_S220;1;R18C15_D1;R18C15_S221_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880223 ] ,
          "attributes": {
            "ROUTING": "R17C12_OF7;;1;R17C12_E13;R17C12_OF7_E130;1;R17C13_E23;R17C13_E131_E230;1;R17C15_S23;R17C15_E232_S230;1;R18C15_B1;R18C15_S231_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880219 ] ,
          "attributes": {
            "ROUTING": "R18C18_F1;;1;R18C18_I1MUX0;R18C18_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880218 ] ,
          "attributes": {
            "ROUTING": "R18C18_F0;;1;R18C18_I0MUX0;R18C18_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880214 ] ,
          "attributes": {
            "ROUTING": "R20C17_W27;R20C17_F7_W270;1;R20C16_X08;R20C16_W271_X08;1;R20C16_B7;R20C16_X08_B7;1;R20C18_A4;R20C18_E271_A4;1;R20C18_A0;R20C18_E271_A0;1;R20C17_E27;R20C17_F7_E270;1;R20C18_A3;R20C18_E271_A3;1;R20C18_A6;R20C18_E271_A6;1;R20C18_A5;R20C18_E271_A5;1;R20C18_A1;R20C18_E271_A1;1;R20C17_F7;;1;R20C17_N27;R20C17_F7_N270;1;R18C17_E27;R18C17_N272_E270;1;R18C18_A2;R18C18_E271_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880211 ] ,
          "attributes": {
            "ROUTING": "R18C18_F3;;1;R18C18_I1MUX2;R18C18_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880210 ] ,
          "attributes": {
            "ROUTING": "R18C18_F2;;1;R18C18_I0MUX2;R18C18_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880208 ] ,
          "attributes": {
            "ROUTING": "R18C18_OF0;;1;R18C18_I1MUX1;R18C18_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880207 ] ,
          "attributes": {
            "ROUTING": "R18C18_OF2;;1;R18C18_I0MUX1;R18C18_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880203 ] ,
          "attributes": {
            "ROUTING": "R18C18_F5;;1;R18C18_I1MUX4;R18C18_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880202 ] ,
          "attributes": {
            "ROUTING": "R18C18_F4;;1;R18C18_I0MUX4;R18C18_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880198 ] ,
          "attributes": {
            "ROUTING": "R18C18_F7;;1;R18C18_I1MUX6;R18C18_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880197 ] ,
          "attributes": {
            "ROUTING": "R18C18_F6;;1;R18C18_I0MUX6;R18C18_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880195 ] ,
          "attributes": {
            "ROUTING": "R18C18_OF4;;1;R18C18_I1MUX5;R18C18_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880194 ] ,
          "attributes": {
            "ROUTING": "R18C18_OF6;;1;R18C18_I0MUX5;R18C18_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880192 ] ,
          "attributes": {
            "ROUTING": "R18C18_OF1;;1;R18C18_I1MUX3;R18C18_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880191 ] ,
          "attributes": {
            "ROUTING": "R18C18_OF5;;1;R18C18_I0MUX3;R18C18_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880189 ] ,
          "attributes": {
            "ROUTING": "R18C15_EW20;R18C15_F2_EW20;1;R18C16_C7;R18C16_E121_C7;1;R18C15_EW10;R18C15_F2_EW10;1;R18C16_A2;R18C16_E111_A2;1;R18C15_F2;;1;R18C15_SN10;R18C15_F2_SN10;1;R17C15_E25;R17C15_N111_E250;1;R17C16_A7;R17C16_E251_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880187 ] ,
          "attributes": {
            "ROUTING": "R18C18_B7;R18C18_X05_B7;1;R18C18_B6;R18C18_X05_B6;1;R20C17_EW10;R20C17_F6_EW10;1;R20C18_B5;R20C18_E131_B5;1;R20C18_B1;R20C18_E131_B1;1;R20C18_B4;R20C18_E131_B4;1;R20C18_B0;R20C18_E131_B0;1;R20C18_B3;R20C18_E131_B3;1;R20C17_E13;R20C17_F6_E130;1;R20C18_B6;R20C18_E131_B6;1;R18C16_C4;R18C16_N222_C4;1;R20C17_EW20;R20C17_F6_EW20;1;R20C16_N22;R20C16_W121_N220;1;R18C16_C6;R18C16_N222_C6;1;R18C18_X05;R18C18_N242_X05;1;R20C17_F6;;1;R20C17_E10;R20C17_F6_E100;1;R20C18_N24;R20C18_E101_N240;1;R20C18_A2;R20C18_E111_A2;1;R20C18_A7;R20C18_E111_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880184 ] ,
          "attributes": {
            "ROUTING": "R18C18_OF3;;1;R18C18_W23;R18C18_OF3_W230;1;R18C16_X06;R18C16_W232_X06;1;R18C16_C5;R18C16_X06_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880183 ] ,
          "attributes": {
            "ROUTING": "R18C16_F4;;1;R18C16_W10;R18C16_F4_W100;1;R18C16_B5;R18C16_W100_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880182 ] ,
          "attributes": {
            "ROUTING": "R18C16_F7;;1;R18C16_A5;R18C16_F7_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880180 ] ,
          "attributes": {
            "ROUTING": "R18C16_F5;;1;R18C16_S25;R18C16_F5_S250;1;R20C16_S25;R20C16_S252_S250;1;R21C16_B5;R21C16_S251_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880177 ] ,
          "attributes": {
            "ROUTING": "R21C16_S27;R21C16_S131_S270;1;R22C16_X04;R22C16_S271_X04;1;R22C16_C1;R22C16_X04_C1;1;R21C16_C5;R21C16_S131_C5;1;R20C16_F4;;1;R20C16_W10;R20C16_F4_W100;1;R20C16_D0;R20C16_W100_D0;1;R20C16_S13;R20C16_F4_S130;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880175 ] ,
          "attributes": {
            "ROUTING": "R18C16_F3;;1;R18C16_S23;R18C16_F3_S230;1;R20C16_S23;R20C16_S232_S230;1;R22C16_B1;R22C16_S232_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880173 ] ,
          "attributes": {
            "ROUTING": "R20C16_S10;R20C16_F5_S100;1;R21C16_A5;R21C16_S101_A5;1;R20C16_E10;R20C16_F5_E100;1;R20C16_C0;R20C16_E100_C0;1;R20C16_F5;;1;R20C16_SN10;R20C16_F5_SN10;1;R21C16_S25;R21C16_S111_S250;1;R22C16_A1;R22C16_S251_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3880170 ] ,
          "attributes": {
            "ROUTING": "R18C16_OF0;;1;R18C16_W20;R18C16_OF0_W200;1;R18C15_X05;R18C15_W201_X05;1;R18C15_A3;R18C15_X05_A3;1"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880419 ] ,
          "attributes": {
            "ROUTING": "R20C18_F6;;1;R20C18_I0MUX6;R20C18_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3880166 ] ,
          "attributes": {
            "ROUTING": "R16C14_OF4;;1;R16C14_N13;R16C14_OF4_N130;1;R16C14_A3;R16C14_N130_A3;1"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880416 ] ,
          "attributes": {
            "ROUTING": "R20C18_OF6;;1;R20C18_I0MUX5;R20C18_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880424 ] ,
          "attributes": {
            "ROUTING": "R20C18_F4;;1;R20C18_I0MUX4;R20C18_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880425 ] ,
          "attributes": {
            "ROUTING": "R20C18_F5;;1;R20C18_I1MUX4;R20C18_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3880157 ] ,
          "attributes": {
            "ROUTING": "R20C16_OF0;;1;R20C16_S20;R20C16_OF0_S200;1;R21C16_X07;R21C16_S201_X07;1;R21C16_A4;R21C16_X07_A4;1"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880152 ] ,
          "attributes": {
            "ROUTING": "R18C17_F1;;1;R18C17_I1MUX0;R18C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880151 ] ,
          "attributes": {
            "ROUTING": "R18C17_F0;;1;R18C17_I0MUX0;R18C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880147 ] ,
          "attributes": {
            "ROUTING": "R18C17_F3;;1;R18C17_I1MUX2;R18C17_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880146 ] ,
          "attributes": {
            "ROUTING": "R18C17_F2;;1;R18C17_I0MUX2;R18C17_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880144 ] ,
          "attributes": {
            "ROUTING": "R18C17_OF0;;1;R18C17_I1MUX1;R18C17_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880143 ] ,
          "attributes": {
            "ROUTING": "R18C17_OF2;;1;R18C17_I0MUX1;R18C17_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880139 ] ,
          "attributes": {
            "ROUTING": "R18C17_F5;;1;R18C17_I1MUX4;R18C17_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880138 ] ,
          "attributes": {
            "ROUTING": "R18C17_F4;;1;R18C17_I0MUX4;R18C17_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880134 ] ,
          "attributes": {
            "ROUTING": "R18C17_F7;;1;R18C17_I1MUX6;R18C17_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880133 ] ,
          "attributes": {
            "ROUTING": "R18C17_F6;;1;R18C17_I0MUX6;R18C17_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880131 ] ,
          "attributes": {
            "ROUTING": "R18C17_OF4;;1;R18C17_I1MUX5;R18C17_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880130 ] ,
          "attributes": {
            "ROUTING": "R18C17_OF6;;1;R18C17_I0MUX5;R18C17_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880128 ] ,
          "attributes": {
            "ROUTING": "R18C16_A1;R18C16_X02_A1;1;R18C16_A0;R18C16_X02_A0;1;R18C17_OF3;;1;R18C16_X02;R18C16_W231_X02;1;R18C17_W23;R18C17_OF3_W230;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880127 ] ,
          "attributes": {
            "ROUTING": "R18C17_OF1;;1;R18C17_I1MUX3;R18C17_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880126 ] ,
          "attributes": {
            "ROUTING": "R18C17_OF5;;1;R18C17_I0MUX3;R18C17_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880124 ] ,
          "attributes": {
            "ROUTING": "R17C12_SEL0;R17C12_X06_SEL0;1;R17C13_SEL4;R17C13_X06_SEL4;1;R17C12_SEL4;R17C12_X06_SEL4;1;R17C13_SEL0;R17C13_X06_SEL0;1;R17C12_SEL2;R17C12_X06_SEL2;1;R17C12_X06;R17C12_W232_X06;1;R17C12_SEL6;R17C12_X06_SEL6;1;R17C13_SEL2;R17C13_X06_SEL2;1;R17C14_W23;R17C14_F3_W230;1;R17C13_X06;R17C13_W231_X06;1;R17C13_SEL6;R17C13_X06_SEL6;1;R17C16_A5;R17C16_E271_A5;1;R17C14_F3;;1;R17C14_E13;R17C14_F3_E130;1;R17C15_E27;R17C15_E131_E270;1;R17C16_A4;R17C16_E271_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880118 ] ,
          "attributes": {
            "ROUTING": "R15C14_F1;;1;R15C14_I1MUX0;R15C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880117 ] ,
          "attributes": {
            "ROUTING": "R15C14_F0;;1;R15C14_I0MUX0;R15C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880113 ] ,
          "attributes": {
            "ROUTING": "R15C14_F3;;1;R15C14_I1MUX2;R15C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880112 ] ,
          "attributes": {
            "ROUTING": "R15C14_F2;;1;R15C14_I0MUX2;R15C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880110 ] ,
          "attributes": {
            "ROUTING": "R15C14_OF0;;1;R15C14_I1MUX1;R15C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880109 ] ,
          "attributes": {
            "ROUTING": "R15C14_OF2;;1;R15C14_I0MUX1;R15C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880105 ] ,
          "attributes": {
            "ROUTING": "R15C14_F5;;1;R15C14_I1MUX4;R15C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880104 ] ,
          "attributes": {
            "ROUTING": "R15C14_F4;;1;R15C14_I0MUX4;R15C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880100 ] ,
          "attributes": {
            "ROUTING": "R15C14_F7;;1;R15C14_I1MUX6;R15C14_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880099 ] ,
          "attributes": {
            "ROUTING": "R15C14_F6;;1;R15C14_I0MUX6;R15C14_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880097 ] ,
          "attributes": {
            "ROUTING": "R15C14_OF4;;1;R15C14_I1MUX5;R15C14_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880096 ] ,
          "attributes": {
            "ROUTING": "R15C14_OF6;;1;R15C14_I0MUX5;R15C14_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880092 ] ,
          "attributes": {
            "ROUTING": "R15C19_F1;;1;R15C19_I1MUX0;R15C19_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880091 ] ,
          "attributes": {
            "ROUTING": "R15C19_F0;;1;R15C19_I0MUX0;R15C19_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880088 ] ,
          "attributes": {
            "ROUTING": "R15C19_A3;R15C19_E111_A3;1;R15C19_A2;R15C19_E111_A2;1;R15C19_A1;R15C19_E111_A1;1;R15C18_OF3;;1;R15C18_EW10;R15C18_OF3_EW10;1;R15C19_A0;R15C19_E111_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880086 ] ,
          "attributes": {
            "ROUTING": "R15C19_F3;;1;R15C19_I1MUX2;R15C19_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880085 ] ,
          "attributes": {
            "ROUTING": "R15C19_F2;;1;R15C19_I0MUX2;R15C19_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880083 ] ,
          "attributes": {
            "ROUTING": "R15C19_OF0;;1;R15C19_I1MUX1;R15C19_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880082 ] ,
          "attributes": {
            "ROUTING": "R15C19_OF2;;1;R15C19_I0MUX1;R15C19_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880078 ] ,
          "attributes": {
            "ROUTING": "R15C19_F5;;1;R15C19_I1MUX4;R15C19_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880077 ] ,
          "attributes": {
            "ROUTING": "R15C19_F4;;1;R15C19_I0MUX4;R15C19_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880073 ] ,
          "attributes": {
            "ROUTING": "R15C19_SEL6;R15C19_X05_SEL6;1;R15C19_SEL2;R15C19_X05_SEL2;1;R15C18_W24;R15C18_S101_W240;1;R15C16_W24;R15C16_W242_W240;1;R15C15_C4;R15C15_W241_C4;1;R14C18_OF3;;1;R14C18_S10;R14C18_OF3_S100;1;R15C18_E20;R15C18_S101_E200;1;R15C19_X05;R15C19_E201_X05;1;R15C19_SEL0;R15C19_X05_SEL0;1;R15C19_SEL4;R15C19_X05_SEL4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880071 ] ,
          "attributes": {
            "ROUTING": "R15C19_F7;;1;R15C19_I1MUX6;R15C19_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880070 ] ,
          "attributes": {
            "ROUTING": "R15C19_F6;;1;R15C19_I0MUX6;R15C19_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880067 ] ,
          "attributes": {
            "ROUTING": "R15C19_SEL5;R15C19_X02_SEL5;1;R15C15_E23;R15C15_N232_E230;1;R15C17_E23;R15C17_E232_E230;1;R15C19_X02;R15C19_E232_X02;1;R15C19_SEL1;R15C19_X02_SEL1;1;R17C14_N21;R17C14_W111_N210;1;R16C14_A5;R16C14_N211_A5;1;R15C15_B4;R15C15_X08_B4;1;R17C14_N25;R17C14_W111_N250;1;R16C14_B4;R16C14_N251_B4;1;R17C15_OF3;;1;R15C15_X08;R15C15_N232_X08;1;R17C15_N23;R17C15_OF3_N230;1;R17C15_EW10;R17C15_OF3_EW10;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880065 ] ,
          "attributes": {
            "ROUTING": "R15C19_OF4;;1;R15C19_I1MUX5;R15C19_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880064 ] ,
          "attributes": {
            "ROUTING": "R15C19_OF6;;1;R15C19_I0MUX5;R15C19_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880062 ] ,
          "attributes": {
            "ROUTING": "R15C19_OF3;;1;R15C19_W23;R15C19_OF3_W230;1;R15C17_W26;R15C17_W232_W260;1;R15C15_C1;R15C15_W262_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880061 ] ,
          "attributes": {
            "ROUTING": "R15C19_OF1;;1;R15C19_I1MUX3;R15C19_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880060 ] ,
          "attributes": {
            "ROUTING": "R15C19_OF5;;1;R15C19_I0MUX3;R15C19_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880058 ] ,
          "attributes": {
            "ROUTING": "R15C14_OF3;;1;R15C14_EW10;R15C14_OF3_EW10;1;R15C15_A1;R15C15_E111_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880057 ] ,
          "attributes": {
            "ROUTING": "R15C14_OF1;;1;R15C14_I1MUX3;R15C14_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880056 ] ,
          "attributes": {
            "ROUTING": "R15C14_OF5;;1;R15C14_I0MUX3;R15C14_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880054 ] ,
          "attributes": {
            "ROUTING": "R15C15_F5;;1;R15C15_W10;R15C15_F5_W100;1;R15C15_D1;R15C15_W100_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880051 ] ,
          "attributes": {
            "ROUTING": "R17C14_F0;;1;R17C14_E20;R17C14_F0_E200;1;R17C16_D6;R17C16_E202_D6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880050 ] ,
          "attributes": {
            "ROUTING": "R18C16_C1;R18C16_S261_C1;1;R18C16_C0;R18C16_S261_C0;1;R17C16_S26;R17C16_F6_S260;1;R17C16_F6;;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3880047 ] ,
          "attributes": {
            "ROUTING": "R17C14_EW20;R17C14_F1_EW20;1;R17C15_E26;R17C15_E121_E260;1;R17C16_SEL4;R17C16_E261_SEL4;1;R17C13_A4;R17C13_W131_A4;1;R17C14_W13;R17C14_F1_W130;1;R17C13_A5;R17C13_W131_A5;1;R17C14_F1;;1;R17C14_SN20;R17C14_F1_SN20;1;R18C14_E22;R18C14_S121_E220;1;R18C15_D5;R18C15_E221_D5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880045 ] ,
          "attributes": {
            "ROUTING": "R18C15_A1;R18C15_F5_A1;1;R18C16_D0;R18C16_E101_D0;1;R18C16_D1;R18C16_E101_D1;1;R18C15_F5;;1;R18C15_E10;R18C15_F5_E100;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880038 ] ,
          "attributes": {
            "ROUTING": "R20C16_X07;R20C16_E241_X07;1;R20C16_SEL0;R20C16_X07_SEL0;1;R18C16_B1;R18C16_X04_B1;1;R20C16_S24;R20C16_E241_S240;1;R21C16_D5;R21C16_S241_D5;1;R22C15_E24;R22C15_S242_E240;1;R22C16_X03;R22C16_E241_X03;1;R22C16_D1;R22C16_X03_D1;1;R20C15_E24;R20C15_S242_E240;1;R16C14_SEL4;R16C14_X06_SEL4;1;R18C15_C1;R18C15_S242_C1;1;R16C15_N27;R16C15_E131_N270;1;R15C15_B5;R15C15_N271_B5;1;R16C14_E10;R16C14_F1_E100;1;R16C15_S24;R16C15_E101_S240;1;R16C14_X06;R16C14_F1_X06;1;R18C15_E27;R18C15_S272_E270;1;R16C14_F1;;1;R16C14_E13;R16C14_F1_E130;1;R18C15_S24;R18C15_S242_S240;1;R16C15_S27;R16C15_E131_S270;1;R18C16_B0;R18C16_X04_B0;1;R20C15_S24;R20C15_S242_S240;1;R18C16_X04;R18C16_E271_X04;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880031 ] ,
          "attributes": {
            "ROUTING": "R15C15_F7;;1;R15C15_A2;R15C15_F7_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3880030 ] ,
          "attributes": {
            "ROUTING": "R15C14_SEL6;R15C14_W261_SEL6;1;R15C14_SEL2;R15C14_W261_SEL2;1;R15C14_SEL4;R15C14_W261_SEL4;1;R15C15_F2;;1;R15C15_E13;R15C15_F2_E130;1;R15C15_W26;R15C15_E130_W260;1;R15C14_SEL0;R15C14_W261_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880028 ] ,
          "attributes": {
            "ROUTING": "R16C14_W13;R16C14_F6_W130;1;R16C14_B7;R16C14_W130_B7;1;R16C14_N10;R16C14_F6_N100;1;R15C14_B6;R15C14_N101_B6;1;R16C14_F6;;1;R16C14_S13;R16C14_F6_S130;1;R17C14_E23;R17C14_S131_E230;1;R17C16_B6;R17C16_E232_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880025 ] ,
          "attributes": {
            "ROUTING": "R16C16_S10;R16C16_F6_S100;1;R17C16_A6;R17C16_S101_A6;1;R16C16_W26;R16C16_F6_W260;1;R16C14_X03;R16C14_W262_X03;1;R16C14_A7;R16C14_X03_A7;1;R16C16_F6;;1;R16C16_SN20;R16C16_F6_SN20;1;R15C16_W22;R15C16_N121_W220;1;R15C14_X01;R15C14_W222_X01;1;R15C14_A6;R15C14_X01_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880022 ] ,
          "attributes": {
            "ROUTING": "R17C17_X05;R17C17_S261_X05;1;R17C17_B1;R17C17_X05_B1;1;R17C17_C0;R17C17_S261_C0;1;R16C17_S26;R16C17_F6_S260;1;R16C17_F6;;1;R16C17_W26;R16C17_F6_W260;1;R16C16_X03;R16C16_W261_X03;1;R16C16_A6;R16C16_X03_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880021 ] ,
          "attributes": {
            "ROUTING": "R17C18_W27;R17C18_S131_W270;1;R17C17_A1;R17C17_W271_A1;1;R16C18_F7;;1;R16C18_S13;R16C18_F7_S130;1;R17C18_W23;R17C18_S131_W230;1;R17C17_B0;R17C17_W231_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880019 ] ,
          "attributes": {
            "ROUTING": "R17C16_C5;R17C16_X05_C5;1;R17C17_OF0;;1;R17C17_W20;R17C17_OF0_W200;1;R17C16_X05;R17C16_W201_X05;1;R17C16_C4;R17C16_X05_C4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880018 ] ,
          "attributes": {
            "ROUTING": "R17C17_F1;;1;R17C17_I1MUX0;R17C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880017 ] ,
          "attributes": {
            "ROUTING": "R17C17_F0;;1;R17C17_I0MUX0;R17C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880013 ] ,
          "attributes": {
            "ROUTING": "R20C17_F1;;1;R20C17_I1MUX0;R20C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880012 ] ,
          "attributes": {
            "ROUTING": "R20C17_F0;;1;R20C17_I0MUX0;R20C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880008 ] ,
          "attributes": {
            "ROUTING": "R20C17_F3;;1;R20C17_I1MUX2;R20C17_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880007 ] ,
          "attributes": {
            "ROUTING": "R20C17_F2;;1;R20C17_I0MUX2;R20C17_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880005 ] ,
          "attributes": {
            "ROUTING": "R20C17_OF0;;1;R20C17_I1MUX1;R20C17_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880004 ] ,
          "attributes": {
            "ROUTING": "R20C17_OF2;;1;R20C17_I0MUX1;R20C17_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879999 ] ,
          "attributes": {
            "ROUTING": "R18C13_F1;;1;R18C13_I1MUX0;R18C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879998 ] ,
          "attributes": {
            "ROUTING": "R18C13_F0;;1;R18C13_I0MUX0;R18C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879994 ] ,
          "attributes": {
            "ROUTING": "R18C13_F3;;1;R18C13_I1MUX2;R18C13_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879993 ] ,
          "attributes": {
            "ROUTING": "R18C13_F2;;1;R18C13_I0MUX2;R18C13_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879991 ] ,
          "attributes": {
            "ROUTING": "R18C13_OF0;;1;R18C13_I1MUX1;R18C13_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879990 ] ,
          "attributes": {
            "ROUTING": "R18C13_OF2;;1;R18C13_I0MUX1;R18C13_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879986 ] ,
          "attributes": {
            "ROUTING": "R18C13_F5;;1;R18C13_I1MUX4;R18C13_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879985 ] ,
          "attributes": {
            "ROUTING": "R18C13_F4;;1;R18C13_I0MUX4;R18C13_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879981 ] ,
          "attributes": {
            "ROUTING": "R18C13_F7;;1;R18C13_I1MUX6;R18C13_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879980 ] ,
          "attributes": {
            "ROUTING": "R18C13_F6;;1;R18C13_I0MUX6;R18C13_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879978 ] ,
          "attributes": {
            "ROUTING": "R18C13_OF4;;1;R18C13_I1MUX5;R18C13_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879977 ] ,
          "attributes": {
            "ROUTING": "R18C13_OF6;;1;R18C13_I0MUX5;R18C13_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879975 ] ,
          "attributes": {
            "ROUTING": "R18C13_OF1;;1;R18C13_I1MUX3;R18C13_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879974 ] ,
          "attributes": {
            "ROUTING": "R18C13_OF5;;1;R18C13_I0MUX3;R18C13_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879970 ] ,
          "attributes": {
            "ROUTING": "R18C14_F1;;1;R18C14_I1MUX0;R18C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879969 ] ,
          "attributes": {
            "ROUTING": "R18C14_F0;;1;R18C14_I0MUX0;R18C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879965 ] ,
          "attributes": {
            "ROUTING": "R18C14_F3;;1;R18C14_I1MUX2;R18C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879964 ] ,
          "attributes": {
            "ROUTING": "R18C14_F2;;1;R18C14_I0MUX2;R18C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879962 ] ,
          "attributes": {
            "ROUTING": "R18C14_OF0;;1;R18C14_I1MUX1;R18C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879961 ] ,
          "attributes": {
            "ROUTING": "R18C14_OF2;;1;R18C14_I0MUX1;R18C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879957 ] ,
          "attributes": {
            "ROUTING": "R18C14_F5;;1;R18C14_I1MUX4;R18C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879956 ] ,
          "attributes": {
            "ROUTING": "R18C14_F4;;1;R18C14_I0MUX4;R18C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879952 ] ,
          "attributes": {
            "ROUTING": "R18C14_F7;;1;R18C14_I1MUX6;R18C14_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879951 ] ,
          "attributes": {
            "ROUTING": "R18C14_F6;;1;R18C14_I0MUX6;R18C14_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879949 ] ,
          "attributes": {
            "ROUTING": "R18C14_OF4;;1;R18C14_I1MUX5;R18C14_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879948 ] ,
          "attributes": {
            "ROUTING": "R18C14_OF6;;1;R18C14_I0MUX5;R18C14_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879946 ] ,
          "attributes": {
            "ROUTING": "R18C14_OF1;;1;R18C14_I1MUX3;R18C14_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879945 ] ,
          "attributes": {
            "ROUTING": "R18C14_OF5;;1;R18C14_I0MUX3;R18C14_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3879943 ] ,
          "attributes": {
            "ROUTING": "R18C17_SEL2;R18C17_X05_SEL2;1;R18C13_W13;R18C13_OF7_W130;1;R18C12_N23;R18C12_W131_N230;1;R17C12_X02;R17C12_N231_X02;1;R17C12_SEL3;R17C12_X02_SEL3;1;R18C17_SEL4;R18C17_X05_SEL4;1;R18C17_SEL6;R18C17_X05_SEL6;1;R18C13_E27;R18C13_OF7_E270;1;R18C15_E22;R18C15_E272_E220;1;R18C17_X05;R18C17_E222_X05;1;R18C17_SEL0;R18C17_X05_SEL0;1;R18C13_OF7;;1;R18C13_N27;R18C13_OF7_N270;1;R17C13_X04;R17C13_N271_X04;1;R17C13_SEL3;R17C13_X04_SEL3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3879941 ] ,
          "attributes": {
            "ROUTING": "R18C13_OF3;;1;R18C13_I1MUX7;R18C13_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3879940 ] ,
          "attributes": {
            "ROUTING": "R18C14_OF3;;1;R18C13_I0MUX7;R18C13_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879936 ] ,
          "attributes": {
            "ROUTING": "R17C18_F1;;1;R17C18_I1MUX0;R17C18_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879935 ] ,
          "attributes": {
            "ROUTING": "R17C18_F0;;1;R17C18_I0MUX0;R17C18_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879931 ] ,
          "attributes": {
            "ROUTING": "R17C18_F3;;1;R17C18_I1MUX2;R17C18_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879930 ] ,
          "attributes": {
            "ROUTING": "R17C18_F2;;1;R17C18_I0MUX2;R17C18_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879928 ] ,
          "attributes": {
            "ROUTING": "R17C18_OF0;;1;R17C18_I1MUX1;R17C18_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879927 ] ,
          "attributes": {
            "ROUTING": "R17C18_OF2;;1;R17C18_I0MUX1;R17C18_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879923 ] ,
          "attributes": {
            "ROUTING": "R17C18_F5;;1;R17C18_I1MUX4;R17C18_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879922 ] ,
          "attributes": {
            "ROUTING": "R17C18_F4;;1;R17C18_I0MUX4;R17C18_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879918 ] ,
          "attributes": {
            "ROUTING": "R17C18_F7;;1;R17C18_I1MUX6;R17C18_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879917 ] ,
          "attributes": {
            "ROUTING": "R17C18_F6;;1;R17C18_I0MUX6;R17C18_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879915 ] ,
          "attributes": {
            "ROUTING": "R17C18_OF4;;1;R17C18_I1MUX5;R17C18_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879914 ] ,
          "attributes": {
            "ROUTING": "R17C18_OF6;;1;R17C18_I0MUX5;R17C18_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879912 ] ,
          "attributes": {
            "ROUTING": "R17C18_OF3;;1;R17C18_EW10;R17C18_OF3_EW10;1;R17C17_S25;R17C17_W111_S250;1;R18C17_A0;R18C17_S251_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879911 ] ,
          "attributes": {
            "ROUTING": "R17C18_OF1;;1;R17C18_I1MUX3;R17C18_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879910 ] ,
          "attributes": {
            "ROUTING": "R17C18_OF5;;1;R17C18_I0MUX3;R17C18_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879906 ] ,
          "attributes": {
            "ROUTING": "R21C16_F1;;1;R21C16_I1MUX0;R21C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879905 ] ,
          "attributes": {
            "ROUTING": "R21C16_F0;;1;R21C16_I0MUX0;R21C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879901 ] ,
          "attributes": {
            "ROUTING": "R21C16_F3;;1;R21C16_I1MUX2;R21C16_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879900 ] ,
          "attributes": {
            "ROUTING": "R21C16_F2;;1;R21C16_I0MUX2;R21C16_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879896 ] ,
          "attributes": {
            "ROUTING": "R15C17_F1;;1;R15C17_I1MUX0;R15C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879895 ] ,
          "attributes": {
            "ROUTING": "R15C17_F0;;1;R15C17_I0MUX0;R15C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879891 ] ,
          "attributes": {
            "ROUTING": "R15C17_F3;;1;R15C17_I1MUX2;R15C17_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879890 ] ,
          "attributes": {
            "ROUTING": "R15C17_F2;;1;R15C17_I0MUX2;R15C17_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879888 ] ,
          "attributes": {
            "ROUTING": "R15C17_OF0;;1;R15C17_I1MUX1;R15C17_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879887 ] ,
          "attributes": {
            "ROUTING": "R15C17_OF2;;1;R15C17_I0MUX1;R15C17_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 3879882 ] ,
          "attributes": {
            "ROUTING": "R18C18_N25;R18C18_E252_N250;1;R16C18_E25;R16C18_N252_E250;1;R16C19_N25;R16C19_E251_N250;1;R15C19_X04;R15C19_N251_X04;1;R15C19_SEL3;R15C19_X04_SEL3;1;R17C13_SEL5;R17C13_X01_SEL5;1;R18C16_W25;R18C16_N252_W250;1;R18C14_N25;R18C14_W252_N250;1;R17C14_W25;R17C14_N251_W250;1;R17C12_X04;R17C12_W252_X04;1;R17C12_SEL1;R17C12_X04_SEL1;1;R18C17_SEL3;R18C17_X04_SEL3;1;R16C15_N20;R16C15_W201_N200;1;R16C16_W20;R16C16_N202_W200;1;R15C15_C5;R15C15_N201_C5;1;R18C16_N20;R18C16_N252_N200;1;R18C14_W20;R18C14_W252_W200;1;R18C13_N20;R18C13_W201_N200;1;R17C13_X01;R17C13_N201_X01;1;R17C13_SEL1;R17C13_X01_SEL1;1;R21C16_SN10;R21C16_OF1_SN10;1;R20C16_C4;R20C16_N111_C4;1;R20C16_A5;R20C16_N211_A5;1;R21C16_OF1;;1;R21C16_N21;R21C16_OF1_N210;1;R17C12_SEL5;R17C12_X04_SEL5;1;R18C16_E25;R18C16_N252_E250;1;R20C16_N25;R20C16_N111_N250;1;R18C17_X04;R18C17_E251_X04;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879880 ] ,
          "attributes": {
            "ROUTING": "R21C16_OF0;;1;R21C16_I1MUX1;R21C16_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879879 ] ,
          "attributes": {
            "ROUTING": "R21C16_OF2;;1;R21C16_I0MUX1;R21C16_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879877 ] ,
          "attributes": {
            "ROUTING": "R17C17_F7;;1;R17C17_SN10;R17C17_F7_SN10;1;R18C17_B0;R18C17_S111_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879875 ] ,
          "attributes": {
            "ROUTING": "R20C18_C1;R20C18_X02_C1;1;R20C18_C0;R20C18_X02_C0;1;R20C18_X06;R20C18_E211_X06;1;R20C18_C4;R20C18_X06_C4;1;R20C18_C5;R20C18_X06_C5;1;R20C18_X02;R20C18_E211_X02;1;R20C18_B7;R20C18_E211_B7;1;R20C17_E21;R20C17_OF1_E210;1;R20C18_B2;R20C18_E211_B2;1;R16C16_B7;R16C16_N252_B7;1;R18C16_B7;R18C16_X05_B7;1;R18C16_X05;R18C16_N242_X05;1;R20C17_OF1;;1;R18C16_N25;R18C16_N242_N250;1;R16C16_B6;R16C16_N252_B6;1;R20C17_W10;R20C17_OF1_W100;1;R20C16_N24;R20C16_W101_N240;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879873 ] ,
          "attributes": {
            "ROUTING": "R16C17_W27;R16C17_F7_W270;1;R16C16_A7;R16C16_W271_A7;1;R16C17_F7;;1;R16C17_S10;R16C17_F7_S100;1;R17C17_A7;R17C17_S101_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3879872 ] ,
          "attributes": {
            "ROUTING": "R17C16_B4;R17C16_S271_B4;1;R16C16_F7;;1;R16C16_S27;R16C16_F7_S270;1;R17C16_B5;R17C16_S271_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879870 ] ,
          "attributes": {
            "ROUTING": "R16C14_X01;R16C14_F0_X01;1;R16C14_A1;R16C14_X01_A1;1;R16C14_F0;;1;R16C14_EW10;R16C14_F0_EW10;1;R16C13_B6;R16C13_W111_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879868 ] ,
          "attributes": {
            "ROUTING": "R18C16_X03;R18C16_S262_X03;1;R18C16_D3;R18C16_X03_D3;1;R18C16_D5;R18C16_S262_D5;1;R16C13_F6;;1;R16C13_E26;R16C13_F6_E260;1;R17C16_D5;R17C16_S261_D5;1;R16C15_E26;R16C15_E262_E260;1;R17C16_D4;R17C16_S261_D4;1;R16C16_S26;R16C16_E261_S260;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879855 ] ,
          "attributes": {
            "ROUTING": "R14C15_F5;;1;R14C15_I1MUX4;R14C15_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879854 ] ,
          "attributes": {
            "ROUTING": "R14C15_F4;;1;R14C15_I0MUX4;R14C15_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879850 ] ,
          "attributes": {
            "ROUTING": "R14C15_F7;;1;R14C15_I1MUX6;R14C15_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879849 ] ,
          "attributes": {
            "ROUTING": "R14C15_F6;;1;R14C15_I0MUX6;R14C15_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879847 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF4;;1;R14C15_I1MUX5;R14C15_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879846 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF6;;1;R14C15_I0MUX5;R14C15_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879844 ] ,
          "attributes": {
            "ROUTING": "R14C15_S10;R14C15_OF3_S100;1;R15C15_A5;R15C15_S101_A5;1;R14C15_OF3;;1;R14C15_S23;R14C15_OF3_S230;1;R16C15_S26;R16C15_S232_S260;1;R18C15_X01;R18C15_S262_X01;1;R18C15_B5;R18C15_X01_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0": {
          "hide_name": 0,
          "bits": [ 3879843 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF5;;1;R14C15_I0MUX3;R14C15_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879839 ] ,
          "attributes": {
            "ROUTING": "R14C15_F1;;1;R14C15_I1MUX0;R14C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879838 ] ,
          "attributes": {
            "ROUTING": "R14C15_F0;;1;R14C15_I0MUX0;R14C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3879836 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF1;;1;R14C15_I1MUX3;R14C15_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1": {
          "hide_name": 0,
          "bits": [ 3879835 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF0;;1;R14C15_I1MUX1;R14C15_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT3_I2_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879827 ] ,
          "attributes": {
            "ROUTING": "R17C15_SEL0;R17C15_X05_SEL0;1;R14C15_SEL2;R14C15_X07_SEL2;1;R15C18_N24;R15C18_E101_N240;1;R14C18_SEL3;R14C18_N241_SEL3;1;R17C15_SEL4;R17C15_X07_SEL4;1;R17C16_W20;R17C16_S202_W200;1;R17C15_X05;R17C15_W201_X05;1;R17C15_SEL2;R17C15_X05_SEL2;1;R18C18_A1;R18C18_X01_A1;1;R18C18_A0;R18C18_X01_A0;1;R18C18_X07;R18C18_S201_X07;1;R18C18_A3;R18C18_X07_A3;1;R17C15_X07;R17C15_S202_X07;1;R17C15_SEL6;R17C15_X07_SEL6;1;R15C15_N20;R15C15_W201_N200;1;R14C15_X07;R14C15_N201_X07;1;R14C15_SEL6;R14C15_X07_SEL6;1;R18C17_X03;R18C17_S241_X03;1;R18C17_SEL1;R18C17_X03_SEL1;1;R17C18_S20;R17C18_S202_S200;1;R14C15_SEL0;R14C15_X07_SEL0;1;R15C18_S20;R15C18_E101_S200;1;R15C15_S20;R15C15_W201_S200;1;R18C17_SEL5;R18C17_X02_SEL5;1;R18C17_X02;R18C17_S211_X02;1;R18C18_X01;R18C18_S201_X01;1;R15C18_B2;R15C18_E211_B2;1;R15C17_E21;R15C17_OF1_E210;1;R15C18_B1;R15C18_E211_B1;1;R15C16_S20;R15C16_W101_S200;1;R16C16_C7;R16C16_S201_C7;1;R17C17_W21;R17C17_S212_W210;1;R17C16_X06;R17C16_W211_X06;1;R17C16_C6;R17C16_X06_C6;1;R15C14_X05;R15C14_W202_X05;1;R15C14_C6;R15C14_X05_C6;1;R15C17_W10;R15C17_OF1_W100;1;R15C16_W20;R15C16_W101_W200;1;R15C14_S20;R15C14_W202_S200;1;R16C14_C7;R16C14_S201_C7;1;R18C16_X07;R18C16_S201_X07;1;R18C16_D6;R18C16_X07_D6;1;R15C18_B0;R15C18_E211_B0;1;R17C16_S20;R17C16_S202_S200;1;R15C18_B3;R15C18_E211_B3;1;R19C17_S21;R19C17_S212_S210;1;R20C17_W21;R20C17_S211_W210;1;R20C16_B3;R20C16_W211_B3;1;R18C18_A6;R18C18_S211_A6;1;R18C18_A7;R18C18_S211_A7;1;R17C17_E21;R17C17_S212_E210;1;R17C18_S21;R17C18_E211_S210;1;R18C18_A4;R18C18_S211_A4;1;R14C15_SEL4;R14C15_X07_SEL4;1;R17C17_S24;R17C17_S212_S240;1;R18C17_E21;R18C17_S211_E210;1;R18C18_B2;R18C18_E211_B2;1;R15C17_OF1;;1;R15C17_S21;R15C17_OF1_S210;1;R17C17_S21;R17C17_S212_S210;1;R18C16_D7;R18C16_X07_D7;1;R18C18_A5;R18C18_S211_A5;1;R15C17_E10;R15C17_OF1_E100;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 3879825 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF2;;1;R14C15_I0MUX1;R14C15_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 3879824 ] ,
          "attributes": {
            "ROUTING": "R14C15_F3;;1;R14C15_I1MUX2;R14C15_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879822 ] ,
          "attributes": {
            "ROUTING": "R14C17_F6;;1;R14C17_W26;R14C17_F6_W260;1;R14C15_X03;R14C15_W262_X03;1;R14C15_B2;R14C15_X03_B2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 3879821 ] ,
          "attributes": {
            "ROUTING": "R14C15_F2;;1;R14C15_I0MUX2;R14C15_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3879819 ] ,
          "attributes": {
            "ROUTING": "R18C13_B2;R18C13_X03_B2;1;R18C13_B6;R18C13_X07_B6;1;R18C13_B0;R18C13_X07_B0;1;R18C13_X07;R18C13_W242_X07;1;R18C13_B1;R18C13_X07_B1;1;R18C13_B3;R18C13_X03_B3;1;R18C15_W24;R18C15_F4_W240;1;R18C13_X03;R18C13_W242_X03;1;R18C13_B4;R18C13_X03_B4;1;R18C15_F4;;1;R18C15_SN20;R18C15_F4_SN20;1;R17C15_W26;R17C15_N121_W260;1;R17C14_X07;R17C14_W261_X07;1;R17C14_A3;R17C14_X07_A3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 3879817 ] ,
          "attributes": {
            "ROUTING": "R18C13_X01;R18C13_W202_X01;1;R18C13_SEL3;R18C13_X01_SEL3;1;R18C15_W20;R18C15_F0_W200;1;R18C14_X01;R18C14_W201_X01;1;R18C14_SEL3;R18C14_X01_SEL3;1;R18C15_F0;;1;R18C15_W13;R18C15_F0_W130;1;R18C15_B6;R18C15_W130_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879813 ] ,
          "attributes": {
            "ROUTING": "R17C16_F3;;1;R17C16_I1MUX2;R17C16_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879812 ] ,
          "attributes": {
            "ROUTING": "R17C16_F2;;1;R17C16_I0MUX2;R17C16_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O[0]": {
          "hide_name": 0,
          "bits": [ 3879810 ] ,
          "attributes": {
            "ROUTING": "R17C16_W27;R17C16_W131_W270;1;R17C14_A1;R17C14_W272_A1;1;R17C18_X05;R17C18_E221_X05;1;R17C18_A3;R17C18_X05_A3;1;R17C17_E22;R17C17_F2_E220;1;R17C17_F2;;1;R17C17_W13;R17C17_F2_W130;1;R17C17_B7;R17C17_W130_B7;1;R17C18_X01;R17C18_E221_X01;1;R17C18_A1;R17C18_X01_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O[5]": {
          "hide_name": 0,
          "bits": [ 3879807 ] ,
          "attributes": {
            "ROUTING": "R17C18_SEL5;R17C18_X04_SEL5;1;R17C14_S24;R17C14_S212_S240;1;R18C14_X03;R18C14_S241_X03;1;R18C14_SEL5;R18C14_X03_SEL5;1;R14C18_A1;R14C18_N251_A1;1;R14C18_A2;R14C18_N251_A2;1;R16C13_S21;R16C13_W211_S210;1;R18C13_X04;R18C13_S212_X04;1;R18C13_SEL5;R18C13_X04_SEL5;1;R17C15_SEL1;R17C15_S262_SEL1;1;R15C14_S26;R15C14_W262_S260;1;R17C14_S26;R17C14_S262_S260;1;R18C14_SEL1;R18C14_S261_SEL1;1;R15C17_EW20;R15C17_F6_EW20;1;R15C16_W26;R15C16_W121_W260;1;R15C15_S26;R15C15_W261_S260;1;R17C15_SEL5;R17C15_S262_SEL5;1;R15C15_B2;R15C15_W211_B2;1;R15C18_S21;R15C18_E111_S210;1;R17C18_X04;R17C18_S212_X04;1;R17C18_SEL1;R17C18_X04_SEL1;1;R15C16_W21;R15C16_W111_W210;1;R15C14_S21;R15C14_W212_S210;1;R16C14_A6;R16C14_S211_A6;1;R15C17_EW10;R15C17_F6_EW10;1;R15C18_A0;R15C18_E111_A0;1;R15C18_N25;R15C18_E111_N250;1;R18C13_SEL1;R18C13_X04_SEL1;1;R16C14_W21;R16C14_S211_W210;1;R14C17_E21;R14C17_N111_E210;1;R14C18_B3;R14C18_E211_B3;1;R15C17_SN10;R15C17_F6_SN10;1;R15C18_A3;R15C18_E111_A3;1;R15C18_A2;R15C18_E111_A2;1;R15C18_A1;R15C18_E111_A1;1;R17C14_X04;R17C14_W271_X04;1;R17C14_B3;R17C14_X04_B3;1;R15C17_F6;;1;R15C17_S26;R15C17_F6_S260;1;R17C17_W26;R17C17_S262_W260;1;R17C15_W27;R17C15_W262_W270;1;R17C14_A0;R17C14_W271_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O[1]": {
          "hide_name": 0,
          "bits": [ 3879803 ] ,
          "attributes": {
            "ROUTING": "R15C19_B3;R15C19_N232_B3;1;R15C19_B0;R15C19_N232_B0;1;R17C17_E23;R17C17_F3_E230;1;R17C18_B3;R17C18_E231_B3;1;R17C17_EW10;R17C17_F3_EW10;1;R17C18_A2;R17C18_E111_A2;1;R15C19_B2;R15C19_N232_B2;1;R17C17_A0;R17C17_X02_A0;1;R17C19_N23;R17C19_E232_N230;1;R17C17_X02;R17C17_F3_X02;1;R15C19_B1;R15C19_N232_B1;1;R17C17_F3;;1;R17C17_N23;R17C17_F3_N230;1;R15C17_N23;R15C17_N232_N230;1;R14C17_E23;R14C17_N231_E230;1;R14C18_B0;R14C18_E231_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879798 ] ,
          "attributes": {
            "ROUTING": "R15C16_F3;;1;R15C16_I1MUX2;R15C16_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879797 ] ,
          "attributes": {
            "ROUTING": "R15C16_F2;;1;R15C16_I0MUX2;R15C16_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O[4]": {
          "hide_name": 0,
          "bits": [ 3879788 ] ,
          "attributes": {
            "ROUTING": "R15C15_C2;R15C15_W101_C2;1;R14C18_SEL1;R14C18_X02_SEL1;1;R20C18_SEL5;R20C18_X03_SEL5;1;R17C13_S24;R17C13_W242_S240;1;R18C13_SEL7;R18C13_S241_SEL7;1;R18C16_E24;R18C16_S241_E240;1;R18C18_SEL3;R18C18_E242_SEL3;1;R17C18_SEL2;R17C18_X06_SEL2;1;R15C18_N21;R15C18_E212_N210;1;R14C18_X02;R14C18_N211_X02;1;R14C18_SEL5;R14C18_X02_SEL5;1;R17C18_SEL0;R17C18_X06_SEL0;1;R17C18_SEL4;R17C18_X06_SEL4;1;R15C15_N24;R15C15_W101_N240;1;R14C15_SEL3;R14C15_N241_SEL3;1;R19C16_E24;R19C16_S242_E240;1;R19C18_S24;R19C18_E242_S240;1;R20C18_X03;R20C18_S241_X03;1;R20C18_SEL1;R20C18_X03_SEL1;1;R17C16_E21;R17C16_S212_E210;1;R17C18_X06;R17C18_E212_X06;1;R17C18_SEL6;R17C18_X06_SEL6;1;R17C17_X06;R17C17_E211_X06;1;R17C17_SEL0;R17C17_X06_SEL0;1;R17C16_W21;R17C16_S212_W210;1;R17C15_X06;R17C15_W211_X06;1;R17C15_D0;R17C15_X06_D0;1;R18C16_A7;R18C16_S211_A7;1;R18C16_A6;R18C16_S211_A6;1;R15C18_D3;R15C18_X06_D3;1;R15C16_E21;R15C16_OF1_E210;1;R15C18_X06;R15C18_E212_X06;1;R15C18_D0;R15C18_X06_D0;1;R17C16_S24;R17C16_S212_S240;1;R18C16_C2;R18C16_S241_C2;1;R17C15_W24;R17C15_S242_W240;1;R17C14_X03;R17C14_W241_X03;1;R17C14_D3;R17C14_X03_D3;1;R15C16_W10;R15C16_OF1_W100;1;R15C15_S24;R15C15_W101_S240;1;R17C16_X08;R17C16_S212_X08;1;R17C16_B7;R17C16_X08_B7;1;R15C16_OF1;;1;R15C16_S21;R15C16_OF1_S210;1;R17C16_S21;R17C16_S212_S210;1;R19C16_S21;R19C16_S212_S210;1;R20C16_A4;R20C16_S211_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0": {
          "hide_name": 0,
          "bits": [ 3879786 ] ,
          "attributes": {
            "ROUTING": "R15C16_OF2;;1;R15C16_I0MUX1;R15C16_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O[3]": {
          "hide_name": 0,
          "bits": [ 3879780 ] ,
          "attributes": {
            "ROUTING": "R14C15_SEL1;R14C15_X02_SEL1;1;R14C18_SEL6;R14C18_X08_SEL6;1;R20C18_SEL2;R20C18_X07_SEL2;1;R14C18_SEL0;R14C18_X08_SEL0;1;R14C18_SEL2;R14C18_X08_SEL2;1;R18C18_X08;R18C18_S212_X08;1;R18C18_C7;R18C18_X08_C7;1;R14C18_X08;R14C18_N212_X08;1;R14C18_SEL4;R14C18_X08_SEL4;1;R14C18_W21;R14C18_N212_W210;1;R14C16_W21;R14C16_W212_W210;1;R14C15_X02;R14C15_W211_X02;1;R14C15_SEL5;R14C15_X02_SEL5;1;R18C18_S24;R18C18_S212_S240;1;R20C18_X07;R20C18_S242_X07;1;R20C18_SEL6;R20C18_X07_SEL6;1;R17C14_E24;R17C14_S241_E240;1;R17C15_SEL3;R17C15_E241_SEL3;1;R18C18_X02;R18C18_S212_X02;1;R18C18_C2;R18C18_X02_C2;1;R18C15_A5;R18C15_X07_A5;1;R16C18_N21;R16C18_OF1_N210;1;R15C18_X02;R15C18_N211_X02;1;R15C18_C2;R15C18_X02_C2;1;R17C17_X03;R17C17_S241_X03;1;R17C17_D0;R17C17_X03_D0;1;R16C18_W10;R16C18_OF1_W100;1;R16C17_S24;R16C17_W101_S240;1;R17C17_C1;R17C17_S241_C1;1;R17C18_X02;R17C18_S211_X02;1;R17C18_C3;R17C18_X02_C3;1;R17C18_A5;R17C18_S211_A5;1;R17C18_X08;R17C18_S211_X08;1;R17C18_B4;R17C18_X08_B4;1;R17C18_B0;R17C18_S111_B0;1;R17C18_B2;R17C18_S111_B2;1;R16C18_SN10;R16C18_OF1_SN10;1;R17C18_B1;R17C18_S111_B1;1;R20C18_SEL0;R20C18_X07_SEL0;1;R20C18_SEL4;R20C18_X07_SEL4;1;R16C18_S21;R16C18_OF1_S210;1;R18C17_W24;R18C17_S242_W240;1;R18C15_X07;R18C15_W242_X07;1;R18C16_A4;R18C16_S212_A4;1;R16C16_S21;R16C16_W212_S210;1;R15C18_C3;R15C18_X02_C3;1;R15C18_C1;R15C18_X02_C1;1;R15C18_C0;R15C18_X02_C0;1;R16C18_OF1;;1;R16C18_W21;R16C18_OF1_W210;1;R16C16_W24;R16C16_W212_W240;1;R16C14_S24;R16C14_W242_S240;1;R17C14_C3;R17C14_S241_C3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879775 ] ,
          "attributes": {
            "ROUTING": "R21C17_F3;;1;R21C17_I1MUX2;R21C17_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879774 ] ,
          "attributes": {
            "ROUTING": "R21C17_F2;;1;R21C17_I0MUX2;R21C17_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O[6]": {
          "hide_name": 0,
          "bits": [ 3879772 ] ,
          "attributes": {
            "ROUTING": "R21C17_OF1;;1;R21C17_E10;R21C17_OF1_E100;1;R21C18_N24;R21C18_E101_N240;1;R19C18_N24;R19C18_N242_N240;1;R17C18_SEL3;R17C18_N242_SEL3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 3879771 ] ,
          "attributes": {
            "ROUTING": "R21C17_OF2;;1;R21C17_I0MUX1;R21C17_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879767 ] ,
          "attributes": {
            "ROUTING": "R16C15_F3;;1;R16C15_I1MUX2;R16C15_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879766 ] ,
          "attributes": {
            "ROUTING": "R16C15_F2;;1;R16C15_I0MUX2;R16C15_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 3879761 ] ,
          "attributes": {
            "ROUTING": "R18C13_A5;R18C13_S211_A5;1;R17C13_S25;R17C13_W252_S250;1;R18C13_A0;R18C13_S251_A0;1;R18C14_A5;R18C14_S211_A5;1;R18C13_A6;R18C13_S211_A6;1;R15C14_SEL1;R15C14_X04_SEL1;1;R17C13_S21;R17C13_W212_S210;1;R18C13_A7;R18C13_S211_A7;1;R18C14_A7;R18C14_S211_A7;1;R17C14_S21;R17C14_W211_S210;1;R18C14_A4;R18C14_S211_A4;1;R18C14_A6;R18C14_S210_A6;1;R17C13_W20;R17C13_W252_W200;1;R17C12_X01;R17C12_W201_X01;1;R17C12_SEL7;R17C12_X01_SEL7;1;R18C14_A3;R18C14_X02_A3;1;R15C15_E25;R15C15_N111_E250;1;R15C17_E20;R15C17_E252_E200;1;R15C18_X01;R15C18_E201_X01;1;R15C18_SEL3;R15C18_X01_SEL3;1;R18C13_A2;R18C13_X02_A2;1;R18C14_B0;R18C14_W211_B0;1;R18C14_X02;R18C14_W211_X02;1;R18C14_A2;R18C14_X02_A2;1;R18C14_S21;R18C14_W211_S210;1;R18C13_A1;R18C13_X02_A1;1;R18C13_X06;R18C13_W212_X06;1;R18C13_A4;R18C13_X06_A4;1;R15C15_W25;R15C15_N111_W250;1;R15C14_X04;R15C14_W251_X04;1;R15C14_SEL5;R15C14_X04_SEL5;1;R17C15_W25;R17C15_S111_W250;1;R17C15_W21;R17C15_S111_W210;1;R18C15_W21;R18C15_S212_W210;1;R18C13_X02;R18C13_W212_X02;1;R18C13_A3;R18C13_X02_A3;1;R16C15_E10;R16C15_OF1_E100;1;R16C15_A4;R16C15_E100_A4;1;R17C15_A3;R17C15_X02_A3;1;R17C15_A6;R17C15_S211_A6;1;R17C15_A4;R17C15_S211_A4;1;R17C15_A5;R17C15_S211_A5;1;R17C15_A1;R17C15_X02_A1;1;R17C15_A7;R17C15_S211_A7;1;R17C15_X02;R17C15_S211_X02;1;R17C15_A2;R17C15_X02_A2;1;R16C15_SN10;R16C15_OF1_SN10;1;R17C15_B0;R17C15_S111_B0;1;R16C15_OF1;;1;R16C15_S21;R16C15_OF1_S210;1;R18C15_S21;R18C15_S212_S210;1;R20C15_E21;R20C15_S212_E210;1;R20C16_B6;R20C16_E211_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 3879759 ] ,
          "attributes": {
            "ROUTING": "R16C15_OF2;;1;R16C15_I0MUX1;R16C15_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879755 ] ,
          "attributes": {
            "ROUTING": "R16C16_F3;;1;R16C16_I1MUX2;R16C16_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879754 ] ,
          "attributes": {
            "ROUTING": "R16C16_F2;;1;R16C16_I0MUX2;R16C16_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 3879750 ] ,
          "attributes": {
            "ROUTING": "R18C18_SEL1;R18C18_X03_SEL1;1;R20C18_X01;R20C18_S202_X01;1;R20C18_SEL3;R20C18_X01_SEL3;1;R18C13_SEL6;R18C13_X08_SEL6;1;R18C14_SEL4;R18C14_X06_SEL4;1;R18C14_SEL0;R18C14_X06_SEL0;1;R15C18_SEL0;R15C18_X08_SEL0;1;R18C14_X06;R18C14_S251_X06;1;R18C14_SEL6;R18C14_X06_SEL6;1;R18C14_X08;R18C14_S212_X08;1;R18C14_SEL2;R18C14_X08_SEL2;1;R16C13_S24;R16C13_W242_S240;1;R18C13_X05;R18C13_S242_X05;1;R18C13_SEL2;R18C13_X05_SEL2;1;R15C18_SEL4;R15C18_X08_SEL4;1;R18C13_SEL0;R18C13_X08_SEL0;1;R15C18_SEL6;R15C18_X08_SEL6;1;R17C14_S25;R17C14_W252_S250;1;R18C14_W25;R18C14_S251_W250;1;R18C13_X08;R18C13_W251_X08;1;R18C13_SEL4;R18C13_X08_SEL4;1;R18C18_X03;R18C18_S202_X03;1;R18C18_SEL5;R18C18_X03_SEL5;1;R16C16_E10;R16C16_OF1_E100;1;R18C18_S20;R18C18_S202_S200;1;R15C18_X08;R15C18_E252_X08;1;R15C18_SEL2;R15C18_X08_SEL2;1;R15C16_E25;R15C16_N111_E250;1;R16C17_E20;R16C17_E101_E200;1;R16C18_S20;R16C18_E201_S200;1;R16C16_W21;R16C16_OF1_W210;1;R16C14_S21;R16C14_W212_S210;1;R17C14_B1;R17C14_S211_B1;1;R17C15_C0;R17C15_X04_C0;1;R16C14_B6;R16C14_X07_B6;1;R16C15_W24;R16C15_W101_W240;1;R16C14_X07;R16C14_W241_X07;1;R16C16_SN10;R16C16_OF1_SN10;1;R17C16_W25;R17C16_S111_W250;1;R17C15_X04;R17C15_W251_X04;1;R16C16_OF1;;1;R16C16_W10;R16C16_OF1_W100;1;R16C15_N24;R16C15_W101_N240;1;R14C15_X05;R14C15_N242_X05;1;R14C15_A2;R14C15_X05_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3879748 ] ,
          "attributes": {
            "ROUTING": "R16C16_OF2;;1;R16C16_I0MUX1;R16C16_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 3879745 ] ,
          "attributes": {
            "ROUTING": "R18C14_W24;R18C14_W212_W240;1;R18C13_C1;R18C13_W241_C1;1;R18C14_W21;R18C14_W212_W210;1;R18C13_B5;R18C13_W211_B5;1;R18C14_B5;R18C14_W212_B5;1;R17C15_N20;R17C15_W101_N200;1;R15C15_D2;R15C15_N202_D2;1;R18C13_C4;R18C13_S201_C4;1;R18C16_W21;R18C16_S111_W210;1;R17C13_S20;R17C13_W202_S200;1;R18C13_C6;R18C13_S201_C6;1;R17C16_S23;R17C16_W100_S230;1;R17C16_C7;R17C16_S230_C7;1;R17C16_SN10;R17C16_OF1_SN10;1;R18C16_B2;R18C16_S111_B2;1;R17C16_OF1;;1;R17C16_W10;R17C16_OF1_W100;1;R17C15_W20;R17C15_W101_W200;1;R17C14_X05;R17C14_W201_X05;1;R17C14_B0;R17C14_X05_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3879743 ] ,
          "attributes": {
            "ROUTING": "R17C16_OF2;;1;R17C16_I0MUX1;R17C16_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3879737 ] ,
          "attributes": {
            "ROUTING": "R16C18_OF2;;1;R16C18_I0MUX1;R16C18_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3879736 ] ,
          "attributes": {
            "ROUTING": "R16C18_F3;;1;R16C18_I1MUX2;R16C18_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3879735 ] ,
          "attributes": {
            "ROUTING": "R16C18_F2;;1;R16C18_I0MUX2;R16C18_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3879733 ] ,
          "attributes": {
            "ROUTING": "R16C18_OF0;;1;R16C18_I1MUX1;R16C18_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3879732 ] ,
          "attributes": {
            "ROUTING": "R16C18_F1;;1;R16C18_I1MUX0;R16C18_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3879731 ] ,
          "attributes": {
            "ROUTING": "R16C18_F0;;1;R16C18_I0MUX0;R16C18_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 3879728 ] ,
          "attributes": {
            "ROUTING": "R21C17_OF0;;1;R21C17_I1MUX1;R21C17_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I3_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 3879727 ] ,
          "attributes": {
            "ROUTING": "R21C17_F0;;1;R21C17_I0MUX0;R21C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3879725 ] ,
          "attributes": {
            "ROUTING": "R21C17_F1;;1;R21C17_I1MUX0;R21C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3879723 ] ,
          "attributes": {
            "ROUTING": "R16C16_OF0;;1;R16C16_I1MUX1;R16C16_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I1": {
          "hide_name": 0,
          "bits": [ 3879721 ] ,
          "attributes": {
            "ROUTING": "R15C16_OF0;;1;R15C16_I1MUX1;R15C16_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_3_F": {
          "hide_name": 0,
          "bits": [ 3879719 ] ,
          "attributes": {
            "ROUTING": "R15C16_F0;;1;R15C16_I0MUX0;R15C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_2_F": {
          "hide_name": 0,
          "bits": [ 3879717 ] ,
          "attributes": {
            "ROUTING": "R15C16_F1;;1;R15C16_I1MUX0;R15C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 3879715 ] ,
          "attributes": {
            "ROUTING": "R16C16_F0;;1;R16C16_I0MUX0;R16C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 3879713 ] ,
          "attributes": {
            "ROUTING": "R16C16_F1;;1;R16C16_I1MUX0;R16C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 3879711 ] ,
          "attributes": {
            "ROUTING": "R16C15_OF0;;1;R16C15_I1MUX1;R16C15_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I1_1_F": {
          "hide_name": 0,
          "bits": [ 3879709 ] ,
          "attributes": {
            "ROUTING": "R16C15_F0;;1;R16C15_I0MUX0;R16C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 3879707 ] ,
          "attributes": {
            "ROUTING": "R16C15_F1;;1;R16C15_I1MUX0;R16C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3879705 ] ,
          "attributes": {
            "ROUTING": "R17C16_OF0;;1;R17C16_I1MUX1;R17C16_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 3879703 ] ,
          "attributes": {
            "ROUTING": "R17C16_F0;;1;R17C16_I0MUX0;R17C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3879701 ] ,
          "attributes": {
            "ROUTING": "R17C16_F1;;1;R17C16_I1MUX0;R17C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879698 ] ,
          "attributes": {
            "ROUTING": "R21C16_D1;R21C16_X08_D1;1;R20C17_D1;R20C17_E201_D1;1;R15C17_C0;R15C17_S241_C0;1;R14C15_S24;R14C15_E241_S240;1;R16C15_X07;R16C15_S242_X07;1;R16C15_B0;R16C15_X07_B0;1;R20C16_E20;R20C16_S202_E200;1;R20C17_X01;R20C17_E201_X01;1;R20C17_C0;R20C17_X01_C0;1;R16C13_X08;R16C13_S232_X08;1;R16C13_C6;R16C13_X08_C6;1;R17C16_A1;R17C16_S251_A1;1;R14C16_E24;R14C16_E242_E240;1;R14C17_S24;R14C17_E241_S240;1;R15C17_C1;R15C17_S241_C1;1;R16C16_S25;R16C16_S242_S250;1;R18C16_S20;R18C16_S252_S200;1;R20C16_S21;R20C16_S202_S210;1;R21C16_X08;R21C16_S211_X08;1;R21C16_D0;R21C16_X08_D0;1;R15C16_C0;R15C16_S241_C0;1;R16C16_E24;R16C16_S242_E240;1;R16C18_X07;R16C18_E242_X07;1;R16C18_SEL0;R16C18_X07_SEL0;1;R14C13_E10;R14C13_F3_E100;1;R14C14_E24;R14C14_E101_E240;1;R14C16_S24;R14C16_E242_S240;1;R15C16_C1;R15C16_S241_C1;1;R16C16_S23;R16C16_E231_S230;1;R17C16_X02;R17C16_S231_X02;1;R17C16_A0;R17C16_X02_A0;1;R16C18_S26;R16C18_E261_S260;1;R18C18_S27;R18C18_S262_S270;1;R20C18_S22;R20C18_S272_S220;1;R21C18_W22;R21C18_S221_W220;1;R21C17_D1;R21C17_W221_D1;1;R16C17_E26;R16C17_E232_E260;1;R16C18_SEL2;R16C18_E261_SEL2;1;R16C16_C1;R16C16_X02_C1;1;R16C15_E23;R16C15_E232_E230;1;R16C16_X02;R16C16_E231_X02;1;R16C16_C0;R16C16_X02_C0;1;R14C13_F3;;1;R14C13_S23;R14C13_F3_S230;1;R16C13_E23;R16C13_S232_E230;1;R16C15_B1;R16C15_E232_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879695 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879694 ] ,
          "attributes": {
            "ROUTING": "R17C15_S26;R17C15_S232_S260;1;R19C15_S26;R19C15_S262_S260;1;R21C15_E26;R21C15_S262_E260;1;R21C16_X03;R21C16_E261_X03;1;R21C16_SEL1;R21C16_X03_SEL1;1;R16C16_SEL1;R16C16_S261_SEL1;1;R15C17_X03;R15C17_E262_X03;1;R15C17_SEL1;R15C17_X03_SEL1;1;R17C16_SEL1;R17C16_S262_SEL1;1;R15C16_X03;R15C16_E261_X03;1;R15C16_SEL1;R15C16_X03_SEL1;1;R21C16_E25;R21C16_S834_E250;1;R21C17_X04;R21C17_E251_X04;1;R21C17_SEL1;R21C17_X04_SEL1;1;R15C15_S23;R15C15_E232_S230;1;R16C15_X02;R16C15_S231_X02;1;R16C15_SEL1;R16C15_X02_SEL1;1;R15C16_S26;R15C16_E261_S260;1;R17C16_S83;R17C16_S262_S830;1;R21C16_E26;R21C16_S834_E260;1;R21C17_N26;R21C17_E261_N260;1;R20C17_SEL1;R20C17_N261_SEL1;1;R15C13_SN10;R15C13_F3_SN10;1;R16C13_D6;R16C13_S111_D6;1;R15C13_F3;;1;R15C13_E23;R15C13_F3_E230;1;R15C15_E26;R15C15_E232_E260;1;R15C17_E26;R15C17_E262_E260;1;R15C18_S26;R15C18_E261_S260;1;R16C18_SEL1;R16C18_S261_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879691 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879689 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879688 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879686 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879685 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879684 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879682 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879680 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879679 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879677 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879676 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879674 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879673 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879671 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput1[4]": {
          "hide_name": 0,
          "bits": [ 3879661 ] ,
          "attributes": {
            "ROUTING": "R15C13_W27;R15C13_N131_W270;1;R15C12_N27;R15C12_W271_N270;1;R14C12_B5;R14C12_N271_B5;1;R16C13_N13;R16C13_F4_N130;1;R15C13_W23;R15C13_N131_W230;1;R15C12_B5;R15C12_W231_B5;1;R16C13_F4;;1;R16C13_X03;R16C13_F4_X03;1;R16C13_A6;R16C13_X03_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6",
            "hdlname": "te t4 outByte"
          }
        },
        "te.charOutput_ALU_I1_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879660 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput1[0]": {
          "hide_name": 0,
          "bits": [ 3879649 ] ,
          "attributes": {
            "ROUTING": "R14C13_W10;R14C13_F5_W100;1;R14C12_S24;R14C12_W101_S240;1;R14C12_B1;R14C12_S240_B1;1;R14C13_F5;;1;R14C13_W13;R14C13_F5_W130;1;R14C12_S23;R14C12_W131_S230;1;R15C12_B1;R15C12_S231_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6",
            "hdlname": "te t4 outByte"
          }
        },
        "te.charOutput_ALU_I1_9_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879647 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput1[1]": {
          "hide_name": 0,
          "bits": [ 3879637 ] ,
          "attributes": {
            "ROUTING": "R14C14_W24;R14C14_W242_W240;1;R14C12_X03;R14C12_W242_X03;1;R14C12_B2;R14C12_X03_B2;1;R15C16_W13;R15C16_F6_W130;1;R15C15_W27;R15C15_W131_W270;1;R15C13_W22;R15C13_W272_W220;1;R15C12_X01;R15C12_W221_X01;1;R15C12_B2;R15C12_X01_B2;1;R15C16_F6;;1;R15C16_N10;R15C16_F6_N100;1;R14C16_W24;R14C16_N101_W240;1;R14C15_C2;R14C15_W241_C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6",
            "hdlname": "te t4 outByte"
          }
        },
        "te.charOutput_ALU_I1_9_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879636 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879634 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput1[2]": {
          "hide_name": 0,
          "bits": [ 3879625 ] ,
          "attributes": {
            "ROUTING": "R14C12_S21;R14C12_W111_S210;1;R15C12_B3;R15C12_S211_B3;1;R14C13_F6;;1;R14C13_EW10;R14C13_F6_EW10;1;R14C12_B3;R14C12_W111_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6",
            "hdlname": "te t4 outByte"
          }
        },
        "te.charOutput_ALU_I1_9_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879624 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879622 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput1[3]": {
          "hide_name": 0,
          "bits": [ 3879613 ] ,
          "attributes": {
            "ROUTING": "R15C12_N25;R15C12_W111_N250;1;R14C12_B4;R14C12_N251_B4;1;R15C13_F7;;1;R15C13_EW10;R15C13_F7_EW10;1;R15C12_B4;R15C12_W111_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6",
            "hdlname": "te t4 outByte"
          }
        },
        "te.charOutput_ALU_I1_9_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879612 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_9_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879611 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879609 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput1[5]": {
          "hide_name": 0,
          "bits": [ 3879600 ] ,
          "attributes": {
            "ROUTING": "R15C13_N26;R15C13_F6_N260;1;R14C13_X05;R14C13_N261_X05;1;R14C13_B0;R14C13_X05_B0;1;R15C13_F6;;1;R15C13_X07;R15C13_F6_X07;1;R15C13_B0;R15C13_X07_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6",
            "hdlname": "te t4 outByte"
          }
        },
        "te.charOutput_ALU_I1_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879599 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879597 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput1[6]": {
          "hide_name": 0,
          "bits": [ 3879588 ] ,
          "attributes": {
            "ROUTING": "R15C13_S10;R15C13_F5_S100;1;R15C13_B1;R15C13_S100_B1;1;R15C13_F5;;1;R15C13_N13;R15C13_F5_N130;1;R14C13_B1;R14C13_N131_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6",
            "hdlname": "te t4 outByte"
          }
        },
        "te.charOutput_ALU_I1_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879587 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.charOutput_ALU_I1_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879586 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879582 ] ,
          "attributes": {
            "ROUTING": "R24C11_F5;;1;R24C11_I1MUX4;R24C11_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879581 ] ,
          "attributes": {
            "ROUTING": "R24C11_F4;;1;R24C11_I0MUX4;R24C11_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879578 ] ,
          "attributes": {
            "ROUTING": "R24C11_A1;R24C11_N252_A1;1;R24C11_OF4;;1;R24C11_S13;R24C11_OF4_S130;1;R25C11_S83;R25C11_S131_S830;1;R26C11_N25;R26C11_N838_N250;1;R24C11_X08;R24C11_N252_X08;1;R24C11_D2;R24C11_X08_D2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879573 ] ,
          "attributes": {
            "ROUTING": "R23C10_F1;;1;R23C10_I1MUX0;R23C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879572 ] ,
          "attributes": {
            "ROUTING": "R23C10_F0;;1;R23C10_I0MUX0;R23C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879570 ] ,
          "attributes": {
            "ROUTING": "R23C10_OF0;;1;R23C10_E10;R23C10_OF0_E100;1;R23C10_S22;R23C10_E100_S220;1;R23C10_C5;R23C10_S220_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880438 ] ,
          "attributes": {
            "ROUTING": "R20C18_F1;;1;R20C18_I1MUX0;R20C18_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880433 ] ,
          "attributes": {
            "ROUTING": "R20C18_F3;;1;R20C18_I1MUX2;R20C18_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880437 ] ,
          "attributes": {
            "ROUTING": "R20C18_F0;;1;R20C18_I0MUX0;R20C18_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879563 ] ,
          "attributes": {
            "ROUTING": "R24C12_CE1;R24C12_E272_CE1;1;R24C11_CE0;R24C11_E271_CE0;1;R23C10_F5;;1;R23C10_S13;R23C10_F5_S130;1;R24C10_E27;R24C10_S131_E270;1;R24C11_CE1;R24C11_E271_CE1;1"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3879559 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I3_7_COUT[32]": {
          "hide_name": 0,
          "bits": [ 3879556 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[32]": {
          "hide_name": 0,
          "bits": [ 3879555 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879551 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879548 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879544 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879541 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879538 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879535 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879532 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879529 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879526 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879523 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879520 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879517 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879513 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879510 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879507 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879504 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879501 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879498 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879495 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3879492 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3879489 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3879486 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3879483 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3879481 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879478 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879476 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879473 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879470 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879468 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.startupCommands_ALU_I0_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879465 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879460 ] ,
          "attributes": {
            "ROUTING": "R22C15_F1;;1;R22C15_E13;R22C15_F1_E130;1;R22C15_A6;R22C15_E130_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879458 ] ,
          "attributes": {
            "ROUTING": "R22C15_F7;;1;R22C15_I1MUX6;R22C15_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879457 ] ,
          "attributes": {
            "ROUTING": "R22C15_F6;;1;R22C15_I0MUX6;R22C15_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879453 ] ,
          "attributes": {
            "ROUTING": "R22C15_OF6;;1;R22C15_S26;R22C15_OF6_S260;1;R23C15_C2;R23C15_S261_C2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879452 ] ,
          "attributes": {
            "ROUTING": "R23C15_F7;;1;R23C15_X04;R23C15_F7_X04;1;R23C15_B2;R23C15_X04_B2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879451 ] ,
          "attributes": {
            "ROUTING": "R22C15_F3;;1;R22C15_S13;R22C15_F3_S130;1;R23C15_A2;R23C15_S131_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880432 ] ,
          "attributes": {
            "ROUTING": "R20C18_F2;;1;R20C18_I0MUX2;R20C18_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.sdin_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879447 ] ,
          "attributes": {
            "ROUTING": "R23C14_F0;;1;R23C14_E20;R23C14_F0_E200;1;R23C15_X05;R23C15_E201_X05;1;R23C15_CE1;R23C15_X05_CE1;1"
          }
        },
        "scr.reset_DFFSE_Q_SET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879441 ] ,
          "attributes": {
            "ROUTING": "R20C8_F1;;1;R20C8_I1MUX0;R20C8_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_SET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879440 ] ,
          "attributes": {
            "ROUTING": "R20C8_F0;;1;R20C8_I0MUX0;R20C8_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879436 ] ,
          "attributes": {
            "ROUTING": "R17C8_F1;;1;R17C8_I1MUX0;R17C8_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879435 ] ,
          "attributes": {
            "ROUTING": "R17C8_F0;;1;R17C8_I0MUX0;R17C8_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879431 ] ,
          "attributes": {
            "ROUTING": "R17C8_F3;;1;R17C8_I1MUX2;R17C8_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879430 ] ,
          "attributes": {
            "ROUTING": "R17C8_F2;;1;R17C8_I0MUX2;R17C8_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879428 ] ,
          "attributes": {
            "ROUTING": "R17C8_OF0;;1;R17C8_I1MUX1;R17C8_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879427 ] ,
          "attributes": {
            "ROUTING": "R17C8_OF2;;1;R17C8_I0MUX1;R17C8_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 3879424 ] ,
          "attributes": {
            "ROUTING": "R17C8_OF1;;1;R17C8_I1MUX3;R17C8_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 3879423 ] ,
          "attributes": {
            "ROUTING": "R17C8_OF5;;1;R17C8_I0MUX3;R17C8_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879419 ] ,
          "attributes": {
            "ROUTING": "R23C6_F1;;1;R23C6_I1MUX0;R23C6_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879418 ] ,
          "attributes": {
            "ROUTING": "R23C6_F0;;1;R23C6_I0MUX0;R23C6_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879414 ] ,
          "attributes": {
            "ROUTING": "R23C6_F3;;1;R23C6_I1MUX2;R23C6_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879413 ] ,
          "attributes": {
            "ROUTING": "R23C6_F2;;1;R23C6_I0MUX2;R23C6_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879411 ] ,
          "attributes": {
            "ROUTING": "R23C6_OF0;;1;R23C6_I1MUX1;R23C6_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879410 ] ,
          "attributes": {
            "ROUTING": "R23C6_OF2;;1;R23C6_I0MUX1;R23C6_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879406 ] ,
          "attributes": {
            "ROUTING": "R23C6_F5;;1;R23C6_I1MUX4;R23C6_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879405 ] ,
          "attributes": {
            "ROUTING": "R23C6_F4;;1;R23C6_I0MUX4;R23C6_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879401 ] ,
          "attributes": {
            "ROUTING": "R23C6_F7;;1;R23C6_I1MUX6;R23C6_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879400 ] ,
          "attributes": {
            "ROUTING": "R23C6_F6;;1;R23C6_I0MUX6;R23C6_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879398 ] ,
          "attributes": {
            "ROUTING": "R23C6_OF4;;1;R23C6_I1MUX5;R23C6_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879397 ] ,
          "attributes": {
            "ROUTING": "R23C6_OF6;;1;R23C6_I0MUX5;R23C6_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879395 ] ,
          "attributes": {
            "ROUTING": "R23C6_OF1;;1;R23C6_I1MUX3;R23C6_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879394 ] ,
          "attributes": {
            "ROUTING": "R23C6_OF5;;1;R23C6_I0MUX3;R23C6_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879390 ] ,
          "attributes": {
            "ROUTING": "R23C7_F1;;1;R23C7_I1MUX0;R23C7_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879389 ] ,
          "attributes": {
            "ROUTING": "R23C7_F0;;1;R23C7_I0MUX0;R23C7_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879385 ] ,
          "attributes": {
            "ROUTING": "R23C7_F3;;1;R23C7_I1MUX2;R23C7_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879384 ] ,
          "attributes": {
            "ROUTING": "R23C7_F2;;1;R23C7_I0MUX2;R23C7_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879382 ] ,
          "attributes": {
            "ROUTING": "R23C7_OF0;;1;R23C7_I1MUX1;R23C7_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879381 ] ,
          "attributes": {
            "ROUTING": "R23C7_OF2;;1;R23C7_I0MUX1;R23C7_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879377 ] ,
          "attributes": {
            "ROUTING": "R23C7_F5;;1;R23C7_I1MUX4;R23C7_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879376 ] ,
          "attributes": {
            "ROUTING": "R23C7_F4;;1;R23C7_I0MUX4;R23C7_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879372 ] ,
          "attributes": {
            "ROUTING": "R23C7_F7;;1;R23C7_I1MUX6;R23C7_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879371 ] ,
          "attributes": {
            "ROUTING": "R23C7_F6;;1;R23C7_I0MUX6;R23C7_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879369 ] ,
          "attributes": {
            "ROUTING": "R23C7_OF4;;1;R23C7_I1MUX5;R23C7_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879368 ] ,
          "attributes": {
            "ROUTING": "R23C7_OF6;;1;R23C7_I0MUX5;R23C7_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879366 ] ,
          "attributes": {
            "ROUTING": "R23C7_OF1;;1;R23C7_I1MUX3;R23C7_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879365 ] ,
          "attributes": {
            "ROUTING": "R23C7_OF5;;1;R23C7_I0MUX3;R23C7_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879361 ] ,
          "attributes": {
            "ROUTING": "R18C3_F1;;1;R18C3_I1MUX0;R18C3_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879360 ] ,
          "attributes": {
            "ROUTING": "R18C3_F0;;1;R18C3_I0MUX0;R18C3_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879356 ] ,
          "attributes": {
            "ROUTING": "R18C3_F3;;1;R18C3_I1MUX2;R18C3_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879355 ] ,
          "attributes": {
            "ROUTING": "R18C3_F2;;1;R18C3_I0MUX2;R18C3_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879353 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF0;;1;R18C3_I1MUX1;R18C3_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879352 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF2;;1;R18C3_I0MUX1;R18C3_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879348 ] ,
          "attributes": {
            "ROUTING": "R18C3_F5;;1;R18C3_I1MUX4;R18C3_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879347 ] ,
          "attributes": {
            "ROUTING": "R18C3_F4;;1;R18C3_I0MUX4;R18C3_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879343 ] ,
          "attributes": {
            "ROUTING": "R18C3_F7;;1;R18C3_I1MUX6;R18C3_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879342 ] ,
          "attributes": {
            "ROUTING": "R18C3_F6;;1;R18C3_I0MUX6;R18C3_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879340 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF4;;1;R18C3_I1MUX5;R18C3_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879339 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF6;;1;R18C3_I0MUX5;R18C3_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879337 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF1;;1;R18C3_I1MUX3;R18C3_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879336 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF5;;1;R18C3_I0MUX3;R18C3_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879332 ] ,
          "attributes": {
            "ROUTING": "R18C4_F1;;1;R18C4_I1MUX0;R18C4_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879331 ] ,
          "attributes": {
            "ROUTING": "R18C4_F0;;1;R18C4_I0MUX0;R18C4_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879327 ] ,
          "attributes": {
            "ROUTING": "R18C4_F3;;1;R18C4_I1MUX2;R18C4_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879326 ] ,
          "attributes": {
            "ROUTING": "R18C4_F2;;1;R18C4_I0MUX2;R18C4_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879324 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF0;;1;R18C4_I1MUX1;R18C4_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879323 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF2;;1;R18C4_I0MUX1;R18C4_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879319 ] ,
          "attributes": {
            "ROUTING": "R18C4_F5;;1;R18C4_I1MUX4;R18C4_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879318 ] ,
          "attributes": {
            "ROUTING": "R18C4_F4;;1;R18C4_I0MUX4;R18C4_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879314 ] ,
          "attributes": {
            "ROUTING": "R18C4_F7;;1;R18C4_I1MUX6;R18C4_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879313 ] ,
          "attributes": {
            "ROUTING": "R18C4_F6;;1;R18C4_I0MUX6;R18C4_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879311 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF4;;1;R18C4_I1MUX5;R18C4_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879310 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF6;;1;R18C4_I0MUX5;R18C4_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879308 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF1;;1;R18C4_I1MUX3;R18C4_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879307 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF5;;1;R18C4_I0MUX3;R18C4_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879305 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF3;;1;R18C3_I1MUX7;R18C3_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879304 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF3;;1;R18C3_I0MUX7;R18C3_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3879302 ] ,
          "attributes": {
            "ROUTING": "R23C6_OF3;;1;R23C6_I1MUX7;R23C6_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3879301 ] ,
          "attributes": {
            "ROUTING": "R23C7_OF3;;1;R23C6_I0MUX7;R23C6_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879297 ] ,
          "attributes": {
            "ROUTING": "R18C7_F1;;1;R18C7_I1MUX0;R18C7_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879296 ] ,
          "attributes": {
            "ROUTING": "R18C7_F0;;1;R18C7_I0MUX0;R18C7_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879292 ] ,
          "attributes": {
            "ROUTING": "R18C7_F3;;1;R18C7_I1MUX2;R18C7_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879291 ] ,
          "attributes": {
            "ROUTING": "R18C7_F2;;1;R18C7_I0MUX2;R18C7_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879289 ] ,
          "attributes": {
            "ROUTING": "R18C7_OF0;;1;R18C7_I1MUX1;R18C7_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879288 ] ,
          "attributes": {
            "ROUTING": "R18C7_OF2;;1;R18C7_I0MUX1;R18C7_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879284 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3879282 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3879280 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3879279 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879277 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879276 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879274 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879273 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879271 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879270 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879268 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879266 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879264 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879263 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879261 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879260 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879258 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879257 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879255 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879254 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3879252 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879251 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3879249 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879248 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3879246 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879245 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3879243 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879242 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3879240 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879239 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3879237 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879236 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879234 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879233 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879232 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879230 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879229 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3879227 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879226 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3879224 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879223 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3879221 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879220 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3879218 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879217 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3879215 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879214 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3879212 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879211 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3879209 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3879208 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3879206 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3879205 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3879203 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3879202 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3879200 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3879199 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3879198 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3879196 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879195 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3879193 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879192 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879191 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM[32]": {
          "hide_name": 0,
          "bits": [ 3879189 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[32]": {
          "hide_name": 0,
          "bits": [ 3879188 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3879186 ] ,
          "attributes": {
            "ROUTING": "R18C7_OF1;;1;R18C7_E10;R18C7_OF1_E100;1;R18C7_W22;R18C7_E100_W220;1;R18C6_D1;R18C6_W221_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3879185 ] ,
          "attributes": {
            "ROUTING": "R23C6_OF7;;1;R23C6_N27;R23C6_OF7_N270;1;R21C6_N27;R21C6_N272_N270;1;R19C6_N22;R19C6_N272_N220;1;R18C6_X01;R18C6_N221_X01;1;R18C6_C1;R18C6_X01_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3879184 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF7;;1;R18C3_E27;R18C3_OF7_E270;1;R18C5_E27;R18C5_E272_E270;1;R18C6_A1;R18C6_E271_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879181 ] ,
          "attributes": {
            "ROUTING": "R18C6_F1;;1;R18C6_I1MUX0;R18C6_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879180 ] ,
          "attributes": {
            "ROUTING": "R18C6_F0;;1;R18C6_I0MUX0;R18C6_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879176 ] ,
          "attributes": {
            "ROUTING": "R18C6_F3;;1;R18C6_I1MUX2;R18C6_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879175 ] ,
          "attributes": {
            "ROUTING": "R18C6_F2;;1;R18C6_I0MUX2;R18C6_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879173 ] ,
          "attributes": {
            "ROUTING": "R18C6_OF0;;1;R18C6_I1MUX1;R18C6_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879172 ] ,
          "attributes": {
            "ROUTING": "R18C6_OF2;;1;R18C6_I0MUX1;R18C6_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879168 ] ,
          "attributes": {
            "ROUTING": "R18C6_F5;;1;R18C6_I1MUX4;R18C6_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879167 ] ,
          "attributes": {
            "ROUTING": "R18C6_F4;;1;R18C6_I0MUX4;R18C6_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3879163 ] ,
          "attributes": {
            "ROUTING": "R18C6_SEL2;R18C6_X05_SEL2;1;R18C6_SEL6;R18C6_X05_SEL6;1;R18C6_SEL4;R18C6_X05_SEL4;1;R17C6_F6;;1;R17C6_S26;R17C6_F6_S260;1;R18C6_X05;R18C6_S261_X05;1;R18C6_SEL0;R18C6_X05_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879162 ] ,
          "attributes": {
            "ROUTING": "R18C6_F7;;1;R18C6_I1MUX6;R18C6_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879161 ] ,
          "attributes": {
            "ROUTING": "R18C6_F6;;1;R18C6_I0MUX6;R18C6_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879159 ] ,
          "attributes": {
            "ROUTING": "R18C6_OF4;;1;R18C6_I1MUX5;R18C6_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879158 ] ,
          "attributes": {
            "ROUTING": "R18C6_OF6;;1;R18C6_I0MUX5;R18C6_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 3879156 ] ,
          "attributes": {
            "ROUTING": "R22C7_F4;;1;R22C7_N24;R22C7_F4_N240;1;R20C7_W24;R20C7_N242_W240;1;R20C6_N24;R20C6_W241_N240;1;R18C6_SEL3;R18C6_N242_SEL3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0[6]": {
          "hide_name": 0,
          "bits": [ 3879155 ] ,
          "attributes": {
            "ROUTING": "R18C6_OF3;;1;R18C6_N10;R18C6_OF3_N100;1;R17C6_E20;R17C6_N101_E200;1;R17C8_X01;R17C8_E202_X01;1;R17C8_SEL3;R17C8_X01_SEL3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879154 ] ,
          "attributes": {
            "ROUTING": "R18C6_OF1;;1;R18C6_I1MUX3;R18C6_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879153 ] ,
          "attributes": {
            "ROUTING": "R18C6_OF5;;1;R18C6_I0MUX3;R18C6_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879149 ] ,
          "attributes": {
            "ROUTING": "R18C5_F1;;1;R18C5_I1MUX0;R18C5_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879148 ] ,
          "attributes": {
            "ROUTING": "R18C5_F0;;1;R18C5_I0MUX0;R18C5_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879141 ] ,
          "attributes": {
            "ROUTING": "R18C9_F7;;1;R18C9_EW10;R18C9_F7_EW10;1;R18C8_B7;R18C8_W111_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879140 ] ,
          "attributes": {
            "ROUTING": "R18C6_SEL5;R18C6_X03_SEL5;1;R18C7_W24;R18C7_F4_W240;1;R18C6_X03;R18C6_W241_X03;1;R18C6_SEL1;R18C6_X03_SEL1;1;R18C7_F4;;1;R18C7_EW10;R18C7_F4_EW10;1;R18C8_A7;R18C8_E111_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879137 ] ,
          "attributes": {
            "ROUTING": "R16C7_F6;;1;R16C7_E10;R16C7_F6_E100;1;R16C8_D7;R16C8_E101_D7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879136 ] ,
          "attributes": {
            "ROUTING": "R16C7_F7;;1;R16C7_EW20;R16C7_F7_EW20;1;R16C8_C7;R16C8_E121_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879135 ] ,
          "attributes": {
            "ROUTING": "R16C8_F6;;1;R16C8_W13;R16C8_F6_W130;1;R16C8_B7;R16C8_W130_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879134 ] ,
          "attributes": {
            "ROUTING": "R15C7_F3;;1;R15C7_S13;R15C7_F3_S130;1;R16C7_E27;R16C7_S131_E270;1;R16C8_A7;R16C8_E271_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879130 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3879128 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3879126 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3879125 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879123 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879122 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879120 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879119 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879117 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879116 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879114 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879112 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879110 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879109 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879107 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879106 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879104 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879103 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879101 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879100 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3879098 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879097 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3879095 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879094 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3879092 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879091 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3879089 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879088 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3879086 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879085 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3879083 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879082 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879080 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879079 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879078 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879076 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879075 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3879073 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879072 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3879070 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879069 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3879067 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879066 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3879064 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879063 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3879061 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879060 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3879058 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879057 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3879055 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3879054 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3879052 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3879051 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3879049 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3879048 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3879046 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3879045 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3879044 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3879042 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879041 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3879039 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879038 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879037 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM[32]": {
          "hide_name": 0,
          "bits": [ 3879035 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT[32]": {
          "hide_name": 0,
          "bits": [ 3879034 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3879028 ] ,
          "attributes": {
            "ROUTING": "R18C8_F6;;1;R18C8_W10;R18C8_F6_W100;1;R18C8_D1;R18C8_W100_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3879027 ] ,
          "attributes": {
            "ROUTING": "R18C5_E10;R18C5_OF0_E100;1;R18C6_E24;R18C6_E101_E240;1;R18C8_X03;R18C8_E242_X03;1;R18C8_A1;R18C8_X03_A1;1;R18C5_E20;R18C5_OF0_E200;1;R18C7_A7;R18C7_X01_A7;1;R18C7_X01;R18C7_E202_X01;1;R18C5_OF0;;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879024 ] ,
          "attributes": {
            "ROUTING": "R18C8_F1;;1;R18C8_I1MUX0;R18C8_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879023 ] ,
          "attributes": {
            "ROUTING": "R18C8_F0;;1;R18C8_I0MUX0;R18C8_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3879019 ] ,
          "attributes": {
            "ROUTING": "R18C8_SEL2;R18C8_E261_SEL2;1;R18C7_E26;R18C7_F6_E260;1;R18C8_SEL0;R18C8_E261_SEL0;1;R18C7_F6;;1;R18C7_W26;R18C7_F6_W260;1;R18C6_X07;R18C6_W261_X07;1;R18C6_B1;R18C6_X07_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879017 ] ,
          "attributes": {
            "ROUTING": "R18C8_F3;;1;R18C8_I1MUX2;R18C8_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879016 ] ,
          "attributes": {
            "ROUTING": "R18C8_F2;;1;R18C8_I0MUX2;R18C8_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3879014 ] ,
          "attributes": {
            "ROUTING": "R18C8_F5;;1;R18C8_X04;R18C8_F5_X04;1;R18C8_SEL1;R18C8_X04_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879013 ] ,
          "attributes": {
            "ROUTING": "R18C8_OF0;;1;R18C8_I1MUX1;R18C8_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879012 ] ,
          "attributes": {
            "ROUTING": "R18C8_OF2;;1;R18C8_I0MUX1;R18C8_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879010 ] ,
          "attributes": {
            "ROUTING": "R18C7_E13;R18C7_F7_E130;1;R18C8_S23;R18C8_E131_S230;1;R20C8_B1;R20C8_S232_B1;1;R18C7_F7;;1;R18C7_EW20;R18C7_F7_EW20;1;R18C8_N26;R18C8_E121_N260;1;R17C8_D5;R17C8_N261_D5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT3_I1_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 3879007 ] ,
          "attributes": {
            "ROUTING": "R17C8_OF4;;1;R17C8_I1MUX5;R17C8_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 3879006 ] ,
          "attributes": {
            "ROUTING": "R17C8_F5;;1;R17C8_I1MUX4;R17C8_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 3879004 ] ,
          "attributes": {
            "ROUTING": "R17C8_F4;;1;R17C8_I0MUX4;R17C8_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3879002 ] ,
          "attributes": {
            "ROUTING": "R17C8_SEL4;R17C8_W261_SEL4;1;R17C8_SEL0;R17C8_W261_SEL0;1;R17C8_SEL2;R17C8_W261_SEL2;1;R20C8_X01;R20C8_S201_X01;1;R20C8_A1;R20C8_X01_A1;1;R16C8_EW20;R16C8_F7_EW20;1;R16C9_S26;R16C9_E121_S260;1;R17C9_W26;R17C9_S261_W260;1;R17C8_SEL6;R17C8_W261_SEL6;1;R16C8_SN10;R16C8_F7_SN10;1;R16C8_F7;;1;R17C8_S25;R17C8_S111_S250;1;R19C8_S20;R19C8_S252_S200;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 3879000 ] ,
          "attributes": {
            "ROUTING": "R17C8_OF6;;1;R17C8_I0MUX5;R17C8_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_1_F": {
          "hide_name": 0,
          "bits": [ 3878998 ] ,
          "attributes": {
            "ROUTING": "R17C8_F6;;1;R17C8_I0MUX6;R17C8_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878996 ] ,
          "attributes": {
            "ROUTING": "R20C7_E13;R20C7_F4_E130;1;R20C7_E26;R20C7_E130_E260;1;R20C8_SEL0;R20C8_E261_SEL0;1;R17C8_A7;R17C8_E251_A7;1;R17C8_A6;R17C8_E251_A6;1;R17C8_A4;R17C8_E251_A4;1;R20C7_F4;;1;R20C7_N24;R20C7_F4_N240;1;R18C7_N25;R18C7_N242_N250;1;R17C7_E25;R17C7_N251_E250;1;R17C8_A5;R17C8_E251_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 3878994 ] ,
          "attributes": {
            "ROUTING": "R17C8_F7;;1;R17C8_I1MUX6;R17C8_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3878992 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3878990 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3878988 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3878987 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3878985 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878984 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3878982 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878981 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3878979 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878978 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3878976 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3878974 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3878972 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878971 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3878969 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878968 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3878966 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878965 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3878963 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878962 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3878960 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878959 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3878957 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878956 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3878954 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878953 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3878951 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878950 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3878948 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878947 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3878945 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878944 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3878942 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878941 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878940 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3878938 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878937 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3878935 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878934 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3878932 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878931 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3878929 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878928 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3878926 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878925 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3878923 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878922 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3878920 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878919 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3878917 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3878916 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3878914 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3878913 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3878911 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3878910 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3878908 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3878907 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3878906 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3878904 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878903 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3878901 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878900 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878899 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM[32]": {
          "hide_name": 0,
          "bits": [ 3878897 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[32]": {
          "hide_name": 0,
          "bits": [ 3878896 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878894 ] ,
          "attributes": {
            "ROUTING": "R17C8_C4;R17C8_X06_C4;1;R17C8_X06;R17C8_N252_X06;1;R17C8_C5;R17C8_X06_C5;1;R17C8_B7;R17C8_N252_B7;1;R19C8_N25;R19C8_N242_N250;1;R17C8_B6;R17C8_N252_B6;1;R21C7_F4;;1;R21C7_E10;R21C7_F4_E100;1;R21C8_N24;R21C8_E101_N240;1;R20C8_C2;R20C8_N241_C2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0[5]": {
          "hide_name": 0,
          "bits": [ 3878893 ] ,
          "attributes": {
            "ROUTING": "R17C8_SEL5;R17C8_X04_SEL5;1;R20C8_C1;R20C8_X04_C1;1;R18C8_N27;R18C8_F7_N270;1;R17C8_X04;R17C8_N271_X04;1;R17C8_SEL1;R17C8_X04_SEL1;1;R18C8_F7;;1;R18C8_S27;R18C8_F7_S270;1;R20C8_X04;R20C8_S272_X04;1;R20C8_B2;R20C8_X04_B2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878891 ] ,
          "attributes": {
            "ROUTING": "R18C8_SN10;R18C8_OF1_SN10;1;R19C8_S25;R19C8_S111_S250;1;R20C8_A2;R20C8_S251_A2;1;R17C8_B5;R17C8_X08_B5;1;R18C8_OF1;;1;R18C8_N21;R18C8_OF1_N210;1;R17C8_X08;R17C8_N211_X08;1;R17C8_B4;R17C8_X08_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878888 ] ,
          "attributes": {
            "ROUTING": "R24C10_SN20;R24C10_F6_SN20;1;R23C10_A5;R23C10_N121_A5;1;R24C10_N26;R24C10_F6_N260;1;R22C10_N27;R22C10_N262_N270;1;R20C10_N27;R20C10_N272_N270;1;R18C10_X06;R18C10_N272_X06;1;R18C10_A7;R18C10_X06_A7;1;R20C8_B4;R20C8_X03_B4;1;R24C10_F6;;1;R24C10_W26;R24C10_F6_W260;1;R24C8_N26;R24C8_W262_N260;1;R22C8_N26;R22C8_N262_N260;1;R20C8_X03;R20C8_N262_X03;1;R20C8_D1;R20C8_X03_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 3878885 ] ,
          "attributes": {
            "ROUTING": "R20C8_OF0;;1;R20C8_SN10;R20C8_OF0_SN10;1;R21C8_E21;R21C8_S111_E210;1;R21C9_N21;R21C9_E211_N210;1;R20C9_W21;R20C9_N211_W210;1;R20C8_LSR1;R20C8_W211_LSR1;1"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880430 ] ,
          "attributes": {
            "ROUTING": "R20C18_OF0;;1;R20C18_I1MUX1;R20C18_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878883 ] ,
          "attributes": {
            "ROUTING": "R20C8_F4;;1;R20C8_X07;R20C8_F4_X07;1;R20C8_CE1;R20C8_X07_CE1;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878880 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878878 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878876 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878874 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878872 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878870 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878868 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878867 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[0]": {
          "hide_name": 0,
          "bits": [ 3878860 ] ,
          "attributes": {
            "ROUTING": "R17C15_N25;R17C15_W252_N250;1;R15C15_X06;R15C15_N252_X06;1;R15C15_A7;R15C15_X06_A7;1;R18C18_SEL0;R18C18_X06_SEL0;1;R17C17_W25;R17C17_Q5_W250;1;R17C16_N25;R17C16_W251_N250;1;R16C16_X06;R16C16_N251_X06;1;R16C16_A4;R16C16_X06_A4;1;R20C17_A4;R20C17_S232_A4;1;R20C18_D1;R20C18_S221_D1;1;R14C16_X07;R14C16_N221_X07;1;R14C16_B1;R14C16_X07_B1;1;R18C16_X08;R18C16_W271_X08;1;R18C16_B6;R18C16_X08_B6;1;R17C17_N25;R17C17_Q5_N250;1;R16C17_X06;R16C17_N251_X06;1;R16C17_C6;R16C17_X06_C6;1;R18C16_S27;R18C16_W271_S270;1;R20C16_A2;R20C16_S272_A2;1;R20C15_A2;R20C15_S272_A2;1;R18C17_S23;R18C17_S131_S230;1;R15C17_W25;R15C17_N252_W250;1;R15C15_X04;R15C15_W252_X04;1;R15C15_C0;R15C15_X04_C0;1;R18C16_B4;R18C16_X08_B4;1;R18C17_E23;R18C17_S131_E230;1;R15C16_N22;R15C16_N222_N220;1;R17C18_S26;R17C18_E121_S260;1;R19C18_S26;R19C18_S262_S260;1;R20C18_C2;R20C18_S261_C2;1;R18C18_SEL2;R18C18_X06_SEL2;1;R18C18_SEL6;R18C18_X06_SEL6;1;R18C15_A4;R18C15_W272_A4;1;R18C15_A7;R18C15_W272_A7;1;R18C17_W27;R18C17_S131_W270;1;R18C15_A2;R18C15_W272_A2;1;R15C17_N20;R15C17_N252_N200;1;R14C17_X01;R14C17_N201_X01;1;R17C17_A3;R17C17_N130_A3;1;R17C17_N13;R17C17_Q5_N130;1;R18C15_S27;R18C15_W272_S270;1;R17C16_N22;R17C16_W121_N220;1;R18C18_SEL4;R18C18_X06_SEL4;1;R20C18_C7;R20C18_S221_C7;1;R17C17_EW20;R17C17_Q5_EW20;1;R20C18_D4;R20C18_S261_D4;1;R14C17_A6;R14C17_X01_A6;1;R17C17_S13;R17C17_Q5_S130;1;R18C18_X06;R18C18_E231_X06;1;R15C17_A6;R15C17_X06_A6;1;R17C18_S22;R17C18_E121_S220;1;R19C18_S22;R19C18_S222_S220;1;R17C17_Q5;;1;R17C17_N10;R17C17_Q5_N100;1;R15C17_X06;R15C17_N252_X06;1;R16C17_B7;R16C17_N101_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:35.17-35.29"
          }
        },
        "scr.pixelCounter_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878858 ] ,
          "attributes": {
            "ROUTING": "R14C16_F1;;1;R14C16_S13;R14C16_F1_S130;1;R15C16_S27;R15C16_S131_S270;1;R17C16_E27;R17C16_S272_E270;1;R17C17_A5;R17C17_E271_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[1]": {
          "hide_name": 0,
          "bits": [ 3878853 ] ,
          "attributes": {
            "ROUTING": "R15C15_X02;R15C15_W212_X02;1;R15C15_D7;R15C15_X02_D7;1;R20C17_C6;R20C17_X06_C6;1;R16C17_E13;R16C17_Q5_E130;1;R16C17_A7;R16C17_E130_A7;1;R16C17_SN10;R16C17_Q5_SN10;1;R15C17_C6;R15C17_N111_C6;1;R16C18_A7;R16C18_E251_A7;1;R15C17_W21;R15C17_N111_W210;1;R15C15_B0;R15C15_W212_B0;1;R18C15_X02;R18C15_S252_X02;1;R18C15_D7;R18C15_X02_D7;1;R18C15_D2;R18C15_X06_D2;1;R16C17_W25;R16C17_Q5_W250;1;R18C15_C4;R18C15_X06_C4;1;R16C17_E25;R16C17_Q5_E250;1;R16C18_N25;R16C18_E251_N250;1;R14C18_A0;R14C18_N252_A0;1;R18C15_X06;R18C15_S252_X06;1;R17C17_C2;R17C17_X04_C2;1;R14C16_B2;R14C16_N211_B2;1;R15C16_N21;R15C16_W211_N210;1;R20C17_X06;R20C17_S252_X06;1;R20C17_X04;R20C17_S252_X04;1;R20C17_D4;R20C17_X04_D4;1;R16C16_X04;R16C16_W251_X04;1;R16C15_S25;R16C15_W252_S250;1;R17C17_X04;R17C17_S251_X04;1;R16C16_D4;R16C16_X04_D4;1;R16C17_N25;R16C17_Q5_N250;1;R14C17_B6;R14C17_N252_B6;1;R20C15_X04;R20C15_W252_X04;1;R20C15_C2;R20C15_X04_C2;1;R20C17_W25;R20C17_S252_W250;1;R20C16_X04;R20C16_W251_X04;1;R20C16_C2;R20C16_X04_C2;1;R16C17_X04;R16C17_Q5_X04;1;R16C17_D6;R16C17_X04_D6;1;R16C17_Q5;;1;R16C17_S25;R16C17_Q5_S250;1;R18C17_S25;R18C17_S252_S250;1;R20C17_B7;R20C17_S252_B7;1",
            "hdlname": "te pixelAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:35.17-35.29"
          }
        },
        "scr.pixelCounter_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878851 ] ,
          "attributes": {
            "ROUTING": "R14C16_F2;;1;R14C16_EW10;R14C16_F2_EW10;1;R14C17_S21;R14C17_E111_S210;1;R16C17_A5;R16C17_S212_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[2]": {
          "hide_name": 0,
          "bits": [ 3878843 ] ,
          "attributes": {
            "ROUTING": "R15C15_C7;R15C15_W242_C7;1;R18C15_W27;R18C15_W262_W270;1;R18C14_A0;R18C14_W271_A0;1;R17C17_S10;R17C17_Q4_S100;1;R18C17_S24;R18C17_S101_S240;1;R20C17_E24;R20C17_S242_E240;1;R20C17_B6;R20C17_E240_B6;1;R18C15_B4;R18C15_X03_B4;1;R15C18_SEL5;R15C18_X04_SEL5;1;R15C18_SEL1;R15C18_X04_SEL1;1;R18C16_SEL0;R18C16_W261_SEL0;1;R16C16_B4;R16C16_X01_B4;1;R17C15_A0;R17C15_X03_A0;1;R17C17_A2;R17C17_X07_A2;1;R20C17_C4;R20C17_S222_C4;1;R17C17_W24;R17C17_Q4_W240;1;R17C15_X03;R17C15_W242_X03;1;R16C17_X05;R16C17_N241_X05;1;R16C17_C7;R16C17_X05_C7;1;R17C18_X03;R17C18_E241_X03;1;R17C18_A0;R17C18_X03_A0;1;R17C17_E24;R17C17_Q4_E240;1;R17C18_X07;R17C18_E241_X07;1;R17C18_A4;R17C18_X07_A4;1;R16C17_A6;R16C17_N121_A6;1;R16C18_B7;R16C18_N271_B7;1;R17C18_N27;R17C18_E131_N270;1;R15C16_N24;R15C16_W241_N240;1;R14C16_X03;R14C16_N241_X03;1;R14C16_B3;R14C16_X03_B3;1;R17C17_E13;R17C17_Q4_E130;1;R17C17_C3;R17C17_E130_C3;1;R17C17_X07;R17C17_Q4_X07;1;R18C15_C7;R18C15_W262_C7;1;R18C15_X03;R18C15_W262_X03;1;R18C15_C2;R18C15_W262_C2;1;R20C16_D2;R20C16_W221_D2;1;R18C17_W26;R18C17_S121_W260;1;R20C17_W22;R20C17_S222_W220;1;R15C17_W24;R15C17_N242_W240;1;R15C15_X03;R15C15_W242_X03;1;R15C15_A0;R15C15_X03_A0;1;R14C17_E25;R14C17_N251_E250;1;R14C18_A3;R14C18_E251_A3;1;R18C17_S22;R18C17_S121_S220;1;R17C16_N20;R17C16_W101_N200;1;R15C18_X04;R15C18_N272_X04;1;R17C17_W10;R17C17_Q4_W100;1;R16C16_X01;R16C16_N201_X01;1;R14C17_X06;R14C17_N251_X06;1;R14C17_C6;R14C17_X06_C6;1;R17C17_Q4;;1;R17C17_N24;R17C17_Q4_N240;1;R15C17_N25;R15C17_N242_N250;1;R17C17_SN20;R17C17_Q4_SN20;1;R20C17_C7;R20C17_S222_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:35.17-35.29"
          }
        },
        "scr.pixelCounter_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878841 ] ,
          "attributes": {
            "ROUTING": "R14C16_F3;;1;R14C16_SN10;R14C16_F3_SN10;1;R15C16_S25;R15C16_S111_S250;1;R17C16_E25;R17C16_S252_E250;1;R17C17_A4;R17C17_E251_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[3]": {
          "hide_name": 0,
          "bits": [ 3878831 ] ,
          "attributes": {
            "ROUTING": "R15C13_B7;R15C13_X05_B7;1;R18C16_S24;R18C16_S242_S240;1;R20C16_E24;R20C16_S242_E240;1;R20C17_X07;R20C17_E241_X07;1;R20C17_B1;R20C17_X07_B1;1;R16C18_C0;R16C18_S241_C0;1;R22C17_N24;R22C17_E241_N240;1;R21C17_X05;R21C17_N241_X05;1;R21C17_B1;R21C17_X05_B1;1;R15C13_X05;R15C13_W222_X05;1;R15C13_B6;R15C13_X05_B6;1;R15C13_N22;R15C13_W222_N220;1;R14C13_C6;R14C13_N221_C6;1;R15C16_EW20;R15C16_Q4_EW20;1;R15C15_W22;R15C15_W121_W220;1;R15C13_D5;R15C13_W222_D5;1;R14C16_E25;R14C16_N111_E250;1;R14C16_B4;R14C16_E250_B4;1;R15C16_E24;R15C16_Q4_E240;1;R15C18_S24;R15C18_E242_S240;1;R15C16_B0;R15C16_X07_B0;1;R15C16_X07;R15C16_Q4_X07;1;R15C16_B1;R15C16_X07_B1;1;R16C14_X04;R16C14_W252_X04;1;R16C14_C0;R16C14_X04_C0;1;R15C16_S13;R15C16_Q4_S130;1;R16C16_A0;R16C16_S131_A0;1;R17C16_C1;R17C16_S241_C1;1;R17C16_C0;R17C16_S241_C0;1;R16C14_W25;R16C14_W252_W250;1;R16C13_A4;R16C13_W251_A4;1;R16C15_A1;R16C15_W251_A1;1;R15C16_SN10;R15C16_Q4_SN10;1;R16C16_W25;R16C16_S111_W250;1;R16C15_A0;R16C15_W251_A0;1;R16C16_S24;R16C16_S101_S240;1;R18C16_W24;R18C16_S242_W240;1;R18C15_C0;R18C15_W241_C0;1;R15C17_B0;R15C17_E131_B0;1;R15C16_E13;R15C16_Q4_E130;1;R15C17_B1;R15C17_E131_B1;1;R16C16_A1;R16C16_S131_A1;1;R15C16_S10;R15C16_Q4_S100;1;R18C16_S82;R18C16_S242_S820;1;R22C16_E24;R22C16_S824_E240;1;R21C16_B0;R21C16_X05_B0;1;R21C16_X05;R21C16_S202_X05;1;R21C16_B1;R21C16_X05_B1;1;R19C16_S25;R19C16_S252_S250;1;R20C16_E25;R20C16_S251_E250;1;R20C17_A0;R20C17_E251_A0;1;R15C16_Q4;;1;R15C16_S24;R15C16_Q4_S240;1;R17C16_S25;R17C16_S242_S250;1;R19C16_S20;R19C16_S252_S200;1;R14C13_B5;R14C13_X01_B5;1;R14C13_X01;R14C13_N221_X01;1;R15C16_A6;R15C16_E130_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te t4 readAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:7.17-7.28|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6"
          }
        },
        "scr.pixelCounter_DFFE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3878829 ] ,
          "attributes": {
            "ROUTING": "R14C16_F4;;1;R14C16_S10;R14C16_F4_S100;1;R15C16_A4;R15C16_S101_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[4]": {
          "hide_name": 0,
          "bits": [ 3878819 ] ,
          "attributes": {
            "ROUTING": "R17C16_SEL0;R17C16_X07_SEL0;1;R20C17_SEL2;R20C17_X05_SEL2;1;R15C13_C7;R15C13_X06_C7;1;R20C16_E22;R20C16_S222_E220;1;R20C17_X05;R20C17_E221_X05;1;R20C17_SEL0;R20C17_X05_SEL0;1;R21C17_C1;R21C17_X01_C1;1;R17C16_X07;R17C16_S221_X07;1;R17C16_SEL2;R17C16_X07_SEL2;1;R16C16_B0;R16C16_X05_B0;1;R16C16_B1;R16C16_X05_B1;1;R16C13_S22;R16C13_W814_S220;1;R16C13_C4;R16C13_S220_C4;1;R14C13_D6;R14C13_X07_D6;1;R15C13_C5;R15C13_X06_C5;1;R21C16_E22;R21C16_S221_E220;1;R21C17_X01;R21C17_E221_X01;1;R16C16_S22;R16C16_W221_S220;1;R15C15_W21;R15C15_W202_W210;1;R15C13_X06;R15C13_W212_X06;1;R15C13_C6;R15C13_X06_C6;1;R15C16_N20;R15C16_W201_N200;1;R14C16_X01;R14C16_N201_X01;1;R14C16_B5;R14C16_X01_B5;1;R15C16_X01;R15C16_W201_X01;1;R15C16_A1;R15C16_X01_A1;1;R16C17_N10;R16C17_Q2_N100;1;R15C17_D1;R15C17_N101_D1;1;R15C16_A0;R15C16_X01_A0;1;R14C13_A5;R14C13_X07_A5;1;R16C17_E10;R16C17_Q2_E100;1;R16C18_D0;R16C18_E101_D0;1;R16C15_C1;R16C15_X01_C1;1;R16C15_C0;R16C15_X01_C0;1;R15C16_X05;R15C16_W201_X05;1;R15C17_W20;R15C17_N101_W200;1;R16C17_W22;R16C17_Q2_W220;1;R16C15_X01;R16C15_W222_X01;1;R16C17_W81;R16C17_Q2_W810;1;R18C15_D0;R18C15_W222_D0;1;R15C16_B6;R15C16_X05_B6;1;R15C15_W20;R15C15_W202_W200;1;R15C17_D0;R15C17_N101_D0;1;R16C16_X05;R16C16_W221_X05;1;R21C16_C1;R21C16_X01_C1;1;R21C16_C0;R21C16_X01_C0;1;R15C13_N20;R15C13_W202_N200;1;R14C13_X07;R14C13_N201_X07;1;R21C16_X01;R21C16_S221_X01;1;R18C17_W22;R18C17_S222_W220;1;R16C15_W22;R16C15_W222_W220;1;R16C17_S22;R16C17_Q2_S220;1;R16C17_Q2;;1;R16C14_D0;R16C14_W221_D0;1;R18C16_S22;R18C16_W221_S220;1;R20C16_S22;R20C16_S222_S220;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te t4 readAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:7.17-7.28|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6"
          }
        },
        "scr.pixelCounter_DFFE_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3878817 ] ,
          "attributes": {
            "ROUTING": "R14C16_F5;;1;R14C16_E13;R14C16_F5_E130;1;R14C17_S27;R14C17_E131_S270;1;R16C17_A2;R16C17_S272_A2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[5]": {
          "hide_name": 0,
          "bits": [ 3878807 ] ,
          "attributes": {
            "ROUTING": "R14C13_B6;R14C13_W231_B6;1;R21C16_SEL2;R21C16_W261_SEL2;1;R17C17_S23;R17C17_S131_S230;1;R19C17_S26;R19C17_S232_S260;1;R21C17_W26;R21C17_S262_W260;1;R21C16_SEL0;R21C16_W261_SEL0;1;R20C17_X02;R20C17_S212_X02;1;R20C17_C1;R20C17_X02_C1;1;R15C13_A5;R15C13_N211_A5;1;R14C16_W22;R14C16_N222_W220;1;R14C14_W23;R14C14_W222_W230;1;R14C13_X06;R14C13_W231_X06;1;R14C13_C5;R14C13_X06_C5;1;R16C13_N21;R16C13_W212_N210;1;R15C13_A7;R15C13_N211_A7;1;R20C17_S24;R20C17_S212_S240;1;R21C17_X03;R21C17_S241_X03;1;R21C17_A1;R21C17_X03_A1;1;R16C17_E21;R16C17_Q1_E210;1;R16C18_B0;R16C18_E211_B0;1;R15C17_X02;R15C17_N211_X02;1;R15C17_A0;R15C17_X02_A0;1;R16C17_EW20;R16C17_Q1_EW20;1;R16C16_D0;R16C16_W121_D0;1;R17C16_B0;R17C16_W231_B0;1;R17C16_B1;R17C16_W231_B1;1;R16C17_S13;R16C17_Q1_S130;1;R17C17_W23;R17C17_S131_W230;1;R15C16_D0;R15C16_N221_D0;1;R16C16_D1;R16C16_W121_D1;1;R16C15_D1;R16C15_X06_D1;1;R16C17_W21;R16C17_Q1_W210;1;R16C15_X06;R16C15_W212_X06;1;R16C15_D0;R16C15_X06_D0;1;R16C13_B4;R16C13_W212_B4;1;R16C14_X02;R16C14_W211_X02;1;R15C16_C6;R15C16_N221_C6;1;R16C17_N21;R16C17_Q1_N210;1;R15C16_D1;R15C16_N221_D1;1;R16C16_N22;R16C16_W121_N220;1;R18C17_W21;R18C17_S212_W210;1;R18C15_B0;R18C15_W212_B0;1;R14C17_B0;R14C17_N212_B0;1;R16C15_W21;R16C15_W212_W210;1;R15C17_A1;R15C17_X02_A1;1;R16C14_A0;R16C14_X02_A0;1;R18C17_S21;R18C17_S212_S210;1;R20C17_B0;R20C17_S212_B0;1;R16C17_Q1;;1;R16C17_S21;R16C17_Q1_S210;1;R15C13_D6;R15C13_X02_D6;1;R15C13_X02;R15C13_N211_X02;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te t4 readAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:7.17-7.28|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6"
          }
        },
        "scr.pixelCounter_DFFE_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3878805 ] ,
          "attributes": {
            "ROUTING": "R14C17_F0;;1;R14C17_S20;R14C17_F0_S200;1;R16C17_X03;R16C17_S202_X03;1;R16C17_A1;R16C17_X03_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[6]": {
          "hide_name": 0,
          "bits": [ 3878794 ] ,
          "attributes": {
            "ROUTING": "R15C17_SEL0;R15C17_X07_SEL0;1;R16C16_SEL2;R16C16_X07_SEL2;1;R16C17_N13;R16C17_Q0_N130;1;R16C17_W24;R16C17_N130_W240;1;R16C16_X07;R16C16_W241_X07;1;R16C16_SEL0;R16C16_X07_SEL0;1;R15C13_A6;R15C13_W251_A6;1;R15C13_D7;R15C13_W201_D7;1;R21C17_SEL2;R21C17_X08_SEL2;1;R20C17_X03;R20C17_S202_X03;1;R20C17_A1;R20C17_X03_A1;1;R14C14_W25;R14C14_W252_W250;1;R14C13_A6;R14C13_W251_A6;1;R15C16_X06;R15C16_N251_X06;1;R15C16_SEL0;R15C16_X06_SEL0;1;R14C16_W25;R14C16_N252_W250;1;R14C14_W20;R14C14_W252_W200;1;R14C13_D5;R14C13_W201_D5;1;R16C15_SEL2;R16C15_X05_SEL2;1;R21C17_X08;R21C17_S211_X08;1;R21C17_SEL0;R21C17_X08_SEL0;1;R15C17_X07;R15C17_N201_X07;1;R15C17_SEL2;R15C17_X07_SEL2;1;R16C18_A0;R16C18_E111_A0;1;R15C14_W25;R15C14_W252_W250;1;R15C13_B5;R15C13_X01_B5;1;R15C16_W25;R15C16_N251_W250;1;R15C14_W20;R15C14_W252_W200;1;R15C16_SEL2;R15C16_X06_SEL2;1;R16C17_N20;R16C17_Q0_N200;1;R14C17_X07;R14C17_N202_X07;1;R14C17_B1;R14C17_X07_B1;1;R16C15_S20;R16C15_W202_S200;1;R18C15_C5;R18C15_S202_C5;1;R16C14_X05;R16C14_W201_X05;1;R16C14_B0;R16C14_X05_B0;1;R16C16_N25;R16C16_W111_N250;1;R16C16_S20;R16C16_W201_S200;1;R17C16_D1;R17C16_S201_D1;1;R16C17_EW10;R16C17_Q0_EW10;1;R16C15_SEL0;R16C15_X05_SEL0;1;R15C13_X01;R15C13_W201_X01;1;R18C17_W20;R18C17_S202_W200;1;R18C15_N20;R18C15_W202_N200;1;R18C15_A0;R18C15_N200_A0;1;R17C16_D0;R17C16_S201_D0;1;R16C15_X05;R16C15_W202_X05;1;R21C16_A0;R21C16_X02_A0;1;R21C16_A1;R21C16_X02_A1;1;R16C13_D4;R16C13_W202_D4;1;R21C16_X02;R21C16_W211_X02;1;R15C16_X04;R15C16_N251_X04;1;R15C16_D6;R15C16_X04_D6;1;R16C17_W20;R16C17_Q0_W200;1;R16C15_W20;R16C15_W202_W200;1;R16C17_Q0;;1;R16C17_S20;R16C17_Q0_S200;1;R18C17_S20;R18C17_S202_S200;1;R20C17_S21;R20C17_S202_S210;1;R21C17_W21;R21C17_S211_W210;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te t4 readAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:7.17-7.28|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6"
          }
        },
        "scr.pixelCounter_DFFE_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3878792 ] ,
          "attributes": {
            "ROUTING": "R14C17_F1;;1;R14C17_S13;R14C17_F1_S130;1;R15C17_S27;R15C17_S131_S270;1;R16C17_A0;R16C17_S271_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[7]": {
          "hide_name": 0,
          "bits": [ 3878788 ] ,
          "attributes": {
            "ROUTING": "R16C17_W10;R16C17_Q3_W100;1;R16C16_C4;R16C16_W101_C4;1;R18C15_D4;R18C15_X04_D4;1;R16C17_B6;R16C17_W130_B6;1;R16C17_X02;R16C17_Q3_X02;1;R16C17_D7;R16C17_X02_D7;1;R17C17_B2;R17C17_S231_B2;1;R17C17_B3;R17C17_S231_B3;1;R19C17_S27;R19C17_S262_S270;1;R20C17_B4;R20C17_S271_B4;1;R16C17_E23;R16C17_Q3_E230;1;R16C18_X06;R16C18_E231_X06;1;R16C18_C7;R16C18_X06_C7;1;R18C15_X08;R18C15_S232_X08;1;R18C15_B7;R18C15_X08_B7;1;R16C17_S23;R16C17_Q3_S230;1;R18C15_B2;R18C15_S232_B2;1;R15C15_D0;R15C15_W222_D0;1;R17C17_S26;R17C17_S121_S260;1;R16C17_W23;R16C17_Q3_W230;1;R16C17_SN20;R16C17_Q3_SN20;1;R15C17_W22;R15C17_N121_W220;1;R16C15_S23;R16C15_W232_S230;1;R16C17_W13;R16C17_Q3_W130;1;R14C17_D6;R14C17_X04_D6;1;R15C17_X08;R15C17_N231_X08;1;R15C17_B6;R15C17_X08_B6;1;R20C15_B2;R20C15_W232_B2;1;R20C17_A6;R20C17_S231_A6;1;R18C15_X04;R18C15_S232_X04;1;R15C15_B7;R15C15_X05_B7;1;R16C17_N23;R16C17_Q3_N230;1;R14C17_X04;R14C17_N232_X04;1;R19C17_S23;R19C17_S222_S230;1;R20C16_B2;R20C16_W231_B2;1;R20C17_A7;R20C17_S231_A7;1;R17C17_S22;R17C17_S121_S220;1;R16C17_Q3;;1;R14C17_B2;R14C17_N232_B2;1;R20C17_W23;R20C17_S231_W230;1;R15C15_X05;R15C15_W222_X05;1",
            "hdlname": "te pixelAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:35.17-35.29"
          }
        },
        "scr.pixelCounter_DFFE_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3878786 ] ,
          "attributes": {
            "ROUTING": "R14C17_F2;;1;R14C17_S22;R14C17_F2_S220;1;R16C17_X07;R16C17_S222_X07;1;R16C17_A3;R16C17_X07_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878780 ] ,
          "attributes": {
            "ROUTING": "R21C13_F1;;1;R21C13_I1MUX0;R21C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878779 ] ,
          "attributes": {
            "ROUTING": "R21C13_F0;;1;R21C13_I0MUX0;R21C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878775 ] ,
          "attributes": {
            "ROUTING": "R21C13_F3;;1;R21C13_I1MUX2;R21C13_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878774 ] ,
          "attributes": {
            "ROUTING": "R21C13_F2;;1;R21C13_I0MUX2;R21C13_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878772 ] ,
          "attributes": {
            "ROUTING": "R21C13_OF0;;1;R21C13_I1MUX1;R21C13_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878771 ] ,
          "attributes": {
            "ROUTING": "R21C13_OF2;;1;R21C13_I0MUX1;R21C13_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878767 ] ,
          "attributes": {
            "ROUTING": "R21C13_F5;;1;R21C13_I1MUX4;R21C13_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878766 ] ,
          "attributes": {
            "ROUTING": "R21C13_F4;;1;R21C13_I0MUX4;R21C13_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878762 ] ,
          "attributes": {
            "ROUTING": "R21C13_F7;;1;R21C13_I1MUX6;R21C13_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878761 ] ,
          "attributes": {
            "ROUTING": "R21C13_F6;;1;R21C13_I0MUX6;R21C13_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878759 ] ,
          "attributes": {
            "ROUTING": "R21C13_OF4;;1;R21C13_I1MUX5;R21C13_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878758 ] ,
          "attributes": {
            "ROUTING": "R21C13_OF6;;1;R21C13_I0MUX5;R21C13_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878756 ] ,
          "attributes": {
            "ROUTING": "R21C13_OF1;;1;R21C13_I1MUX3;R21C13_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878755 ] ,
          "attributes": {
            "ROUTING": "R21C13_OF5;;1;R21C13_I0MUX3;R21C13_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878751 ] ,
          "attributes": {
            "ROUTING": "R21C14_F1;;1;R21C14_I1MUX0;R21C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878750 ] ,
          "attributes": {
            "ROUTING": "R21C14_F0;;1;R21C14_I0MUX0;R21C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878746 ] ,
          "attributes": {
            "ROUTING": "R21C14_F3;;1;R21C14_I1MUX2;R21C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878745 ] ,
          "attributes": {
            "ROUTING": "R21C14_F2;;1;R21C14_I0MUX2;R21C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878743 ] ,
          "attributes": {
            "ROUTING": "R21C14_OF0;;1;R21C14_I1MUX1;R21C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878742 ] ,
          "attributes": {
            "ROUTING": "R21C14_OF2;;1;R21C14_I0MUX1;R21C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3878739 ] ,
          "attributes": {
            "ROUTING": "R21C13_OF3;;1;R21C13_E23;R21C13_OF3_E230;1;R21C15_B5;R21C15_E232_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3878738 ] ,
          "attributes": {
            "ROUTING": "R21C14_OF1;;1;R21C14_E21;R21C14_OF1_E210;1;R21C15_X06;R21C15_E211_X06;1;R21C15_A5;R21C15_X06_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3878735 ] ,
          "attributes": {
            "ROUTING": "R21C15_F7;;1;R21C15_X08;R21C15_F7_X08;1;R21C15_SEL4;R21C15_X08_SEL4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878734 ] ,
          "attributes": {
            "ROUTING": "R21C15_F5;;1;R21C15_I1MUX4;R21C15_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878733 ] ,
          "attributes": {
            "ROUTING": "R21C15_F4;;1;R21C15_I0MUX4;R21C15_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878731 ] ,
          "attributes": {
            "ROUTING": "R21C15_OF4;;1;R21C15_EW20;R21C15_OF4_EW20;1;R21C16_S22;R21C16_E121_S220;1;R22C16_C4;R22C16_S221_C4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelData[7]": {
          "hide_name": 0,
          "bits": [ 3878727 ] ,
          "attributes": {
            "ROUTING": "R21C16_Q4;;1;R21C16_SN20;R21C16_Q4_SN20;1;R22C16_B4;R22C16_S121_B4;1",
            "hdlname": "te pixelData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:36.18-36.27"
          }
        },
        "pixelData[0]": {
          "hide_name": 0,
          "bits": [ 3878721 ] ,
          "attributes": {
            "ROUTING": "R18C15_Q3;;1;R18C15_S23;R18C15_Q3_S230;1;R20C15_W23;R20C15_S232_W230;1;R20C14_X06;R20C14_W231_X06;1;R20C14_A5;R20C14_X06_A5;1",
            "hdlname": "te pixelData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:36.18-36.27"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878717 ] ,
          "attributes": {
            "ROUTING": "R20C14_F5;;1;R20C14_I1MUX4;R20C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878716 ] ,
          "attributes": {
            "ROUTING": "R20C14_F4;;1;R20C14_I0MUX4;R20C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend[0]": {
          "hide_name": 0,
          "bits": [ 3878714 ] ,
          "attributes": {
            "ROUTING": "R21C14_Q4;;1;R21C14_EW10;R21C14_Q4_EW10;1;R21C15_S25;R21C15_E111_S250;1;R22C15_A1;R22C15_S251_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3878713 ] ,
          "attributes": {
            "ROUTING": "R20C14_OF4;;1;R20C14_S24;R20C14_OF4_S240;1;R21C14_X05;R21C14_S241_X05;1;R21C14_A4;R21C14_X05_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878709 ] ,
          "attributes": {
            "ROUTING": "R21C15_F1;;1;R21C15_I1MUX0;R21C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878708 ] ,
          "attributes": {
            "ROUTING": "R21C15_F0;;1;R21C15_I0MUX0;R21C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878704 ] ,
          "attributes": {
            "ROUTING": "R21C15_F3;;1;R21C15_I1MUX2;R21C15_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878703 ] ,
          "attributes": {
            "ROUTING": "R21C15_F2;;1;R21C15_I0MUX2;R21C15_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878701 ] ,
          "attributes": {
            "ROUTING": "R21C15_OF0;;1;R21C15_I1MUX1;R21C15_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878700 ] ,
          "attributes": {
            "ROUTING": "R21C15_OF2;;1;R21C15_I0MUX1;R21C15_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878696 ] ,
          "attributes": {
            "ROUTING": "R20C13_F5;;1;R20C13_I1MUX4;R20C13_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878695 ] ,
          "attributes": {
            "ROUTING": "R20C13_F4;;1;R20C13_I0MUX4;R20C13_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878691 ] ,
          "attributes": {
            "ROUTING": "R20C13_F7;;1;R20C13_I1MUX6;R20C13_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878690 ] ,
          "attributes": {
            "ROUTING": "R20C13_F6;;1;R20C13_I0MUX6;R20C13_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878686 ] ,
          "attributes": {
            "ROUTING": "R21C12_F5;;1;R21C12_I1MUX4;R21C12_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878685 ] ,
          "attributes": {
            "ROUTING": "R21C12_F4;;1;R21C12_I0MUX4;R21C12_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878681 ] ,
          "attributes": {
            "ROUTING": "R21C12_F7;;1;R21C12_I1MUX6;R21C12_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878680 ] ,
          "attributes": {
            "ROUTING": "R21C12_F6;;1;R21C12_I0MUX6;R21C12_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3878678 ] ,
          "attributes": {
            "ROUTING": "R21C12_OF4;;1;R21C12_I1MUX5;R21C12_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3878677 ] ,
          "attributes": {
            "ROUTING": "R21C12_OF6;;1;R21C12_I0MUX5;R21C12_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878675 ] ,
          "attributes": {
            "ROUTING": "R20C13_OF4;;1;R20C13_I1MUX5;R20C13_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878674 ] ,
          "attributes": {
            "ROUTING": "R20C13_OF6;;1;R20C13_I0MUX5;R20C13_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878672 ] ,
          "attributes": {
            "ROUTING": "R21C12_OF5;;1;R21C12_N13;R21C12_OF5_N130;1;R20C12_E23;R20C12_N131_E230;1;R20C13_B3;R20C13_E231_B3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878671 ] ,
          "attributes": {
            "ROUTING": "R20C13_OF5;;1;R20C13_N13;R20C13_OF5_N130;1;R20C13_A3;R20C13_N130_A3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878666 ] ,
          "attributes": {
            "ROUTING": "R20C12_F1;;1;R20C12_I1MUX0;R20C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878665 ] ,
          "attributes": {
            "ROUTING": "R20C12_F0;;1;R20C12_I0MUX0;R20C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878661 ] ,
          "attributes": {
            "ROUTING": "R20C12_F3;;1;R20C12_I1MUX2;R20C12_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878660 ] ,
          "attributes": {
            "ROUTING": "R20C12_F2;;1;R20C12_I0MUX2;R20C12_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878658 ] ,
          "attributes": {
            "ROUTING": "R20C12_OF0;;1;R20C12_I1MUX1;R20C12_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878657 ] ,
          "attributes": {
            "ROUTING": "R20C12_OF2;;1;R20C12_I0MUX1;R20C12_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878653 ] ,
          "attributes": {
            "ROUTING": "R20C12_F5;;1;R20C12_I1MUX4;R20C12_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878652 ] ,
          "attributes": {
            "ROUTING": "R20C12_F4;;1;R20C12_I0MUX4;R20C12_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878648 ] ,
          "attributes": {
            "ROUTING": "R20C12_F7;;1;R20C12_I1MUX6;R20C12_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878647 ] ,
          "attributes": {
            "ROUTING": "R20C12_F6;;1;R20C12_I0MUX6;R20C12_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878645 ] ,
          "attributes": {
            "ROUTING": "R20C12_OF4;;1;R20C12_I1MUX5;R20C12_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878644 ] ,
          "attributes": {
            "ROUTING": "R20C12_OF6;;1;R20C12_I0MUX5;R20C12_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878642 ] ,
          "attributes": {
            "ROUTING": "R20C12_OF1;;1;R20C12_I1MUX3;R20C12_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878641 ] ,
          "attributes": {
            "ROUTING": "R20C12_OF5;;1;R20C12_I0MUX3;R20C12_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878637 ] ,
          "attributes": {
            "ROUTING": "R18C12_F1;;1;R18C12_I1MUX0;R18C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878636 ] ,
          "attributes": {
            "ROUTING": "R18C12_F0;;1;R18C12_I0MUX0;R18C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878632 ] ,
          "attributes": {
            "ROUTING": "R18C12_F3;;1;R18C12_I1MUX2;R18C12_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878631 ] ,
          "attributes": {
            "ROUTING": "R18C12_F2;;1;R18C12_I0MUX2;R18C12_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878629 ] ,
          "attributes": {
            "ROUTING": "R18C12_OF0;;1;R18C12_I1MUX1;R18C12_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878628 ] ,
          "attributes": {
            "ROUTING": "R18C12_OF2;;1;R18C12_I0MUX1;R18C12_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878626 ] ,
          "attributes": {
            "ROUTING": "R20C12_OF3;;1;R20C12_S10;R20C12_OF3_S100;1;R20C12_E21;R20C12_S100_E210;1;R20C13_B1;R20C13_E211_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878625 ] ,
          "attributes": {
            "ROUTING": "R18C12_OF1;;1;R18C12_E10;R18C12_OF1_E100;1;R18C13_S20;R18C13_E101_S200;1;R20C13_X03;R20C13_S202_X03;1;R20C13_A1;R20C13_X03_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878623 ] ,
          "attributes": {
            "ROUTING": "R20C13_F1;;1;R20C13_EW20;R20C13_F1_EW20;1;R20C14_E26;R20C14_E121_E260;1;R20C15_C0;R20C15_E261_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelData[1]": {
          "hide_name": 0,
          "bits": [ 3878619 ] ,
          "attributes": {
            "ROUTING": "R15C15_Q1;;1;R15C15_S21;R15C15_Q1_S210;1;R17C15_S24;R17C15_S212_S240;1;R19C15_S25;R19C15_S242_S250;1;R20C15_A0;R20C15_S251_A0;1",
            "hdlname": "te pixelData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:36.18-36.27"
          }
        },
        "scr.dataToSend[1]": {
          "hide_name": 0,
          "bits": [ 3878616 ] ,
          "attributes": {
            "ROUTING": "R20C15_Q0;;1;R20C15_S20;R20C15_Q0_S200;1;R22C15_X03;R22C15_S202_X03;1;R22C15_A7;R22C15_X03_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880420 ] ,
          "attributes": {
            "ROUTING": "R20C18_F7;;1;R20C18_I1MUX6;R20C18_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878610 ] ,
          "attributes": {
            "ROUTING": "R21C10_F1;;1;R21C10_I1MUX0;R21C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878609 ] ,
          "attributes": {
            "ROUTING": "R21C10_F0;;1;R21C10_I0MUX0;R21C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878605 ] ,
          "attributes": {
            "ROUTING": "R21C10_F3;;1;R21C10_I1MUX2;R21C10_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878604 ] ,
          "attributes": {
            "ROUTING": "R21C10_F2;;1;R21C10_I0MUX2;R21C10_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878602 ] ,
          "attributes": {
            "ROUTING": "R21C10_OF0;;1;R21C10_I1MUX1;R21C10_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878601 ] ,
          "attributes": {
            "ROUTING": "R21C10_OF2;;1;R21C10_I0MUX1;R21C10_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878597 ] ,
          "attributes": {
            "ROUTING": "R21C10_F5;;1;R21C10_I1MUX4;R21C10_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878596 ] ,
          "attributes": {
            "ROUTING": "R21C10_F4;;1;R21C10_I0MUX4;R21C10_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878592 ] ,
          "attributes": {
            "ROUTING": "R21C10_F7;;1;R21C10_I1MUX6;R21C10_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878591 ] ,
          "attributes": {
            "ROUTING": "R21C10_F6;;1;R21C10_I0MUX6;R21C10_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878589 ] ,
          "attributes": {
            "ROUTING": "R21C10_OF4;;1;R21C10_I1MUX5;R21C10_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878588 ] ,
          "attributes": {
            "ROUTING": "R21C10_OF6;;1;R21C10_I0MUX5;R21C10_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878586 ] ,
          "attributes": {
            "ROUTING": "R21C10_OF1;;1;R21C10_I1MUX3;R21C10_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878585 ] ,
          "attributes": {
            "ROUTING": "R21C10_OF5;;1;R21C10_I0MUX3;R21C10_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878581 ] ,
          "attributes": {
            "ROUTING": "R22C10_F1;;1;R22C10_I1MUX0;R22C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878580 ] ,
          "attributes": {
            "ROUTING": "R22C10_F0;;1;R22C10_I0MUX0;R22C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878576 ] ,
          "attributes": {
            "ROUTING": "R22C10_F3;;1;R22C10_I1MUX2;R22C10_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878575 ] ,
          "attributes": {
            "ROUTING": "R22C10_F2;;1;R22C10_I0MUX2;R22C10_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878573 ] ,
          "attributes": {
            "ROUTING": "R22C10_OF0;;1;R22C10_I1MUX1;R22C10_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878572 ] ,
          "attributes": {
            "ROUTING": "R22C10_OF2;;1;R22C10_I0MUX1;R22C10_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878570 ] ,
          "attributes": {
            "ROUTING": "R21C10_OF3;;1;R21C10_E23;R21C10_OF3_E230;1;R21C12_S23;R21C12_E232_S230;1;R22C12_E23;R22C12_S231_E230;1;R22C13_B6;R22C13_E231_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878569 ] ,
          "attributes": {
            "ROUTING": "R22C10_OF1;;1;R22C10_E21;R22C10_OF1_E210;1;R22C12_E24;R22C12_E212_E240;1;R22C13_X03;R22C13_E241_X03;1;R22C13_A6;R22C13_X03_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878567 ] ,
          "attributes": {
            "ROUTING": "R22C13_F6;;1;R22C13_C5;R22C13_F6_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelData[2]": {
          "hide_name": 0,
          "bits": [ 3878563 ] ,
          "attributes": {
            "ROUTING": "R16C14_Q3;;1;R16C14_S23;R16C14_Q3_S230;1;R18C14_S26;R18C14_S232_S260;1;R20C14_S27;R20C14_S262_S270;1;R22C14_W27;R22C14_S272_W270;1;R22C13_A5;R22C13_W271_A5;1",
            "hdlname": "te pixelData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:36.18-36.27"
          }
        },
        "scr.dataToSend[2]": {
          "hide_name": 0,
          "bits": [ 3878560 ] ,
          "attributes": {
            "ROUTING": "R22C13_Q5;;1;R22C13_E25;R22C13_Q5_E250;1;R22C15_S25;R22C15_E252_S250;1;R23C15_X06;R23C15_S251_X06;1;R23C15_A7;R23C15_X06_A7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880417 ] ,
          "attributes": {
            "ROUTING": "R20C18_OF4;;1;R20C18_I1MUX5;R20C18_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878555 ] ,
          "attributes": {
            "ROUTING": "R20C11_F1;;1;R20C11_I1MUX0;R20C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878554 ] ,
          "attributes": {
            "ROUTING": "R20C11_F0;;1;R20C11_I0MUX0;R20C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878550 ] ,
          "attributes": {
            "ROUTING": "R20C11_F3;;1;R20C11_I1MUX2;R20C11_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878549 ] ,
          "attributes": {
            "ROUTING": "R20C11_F2;;1;R20C11_I0MUX2;R20C11_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878547 ] ,
          "attributes": {
            "ROUTING": "R20C11_OF0;;1;R20C11_I1MUX1;R20C11_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878546 ] ,
          "attributes": {
            "ROUTING": "R20C11_OF2;;1;R20C11_I0MUX1;R20C11_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878542 ] ,
          "attributes": {
            "ROUTING": "R20C11_F5;;1;R20C11_I1MUX4;R20C11_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878541 ] ,
          "attributes": {
            "ROUTING": "R20C11_F4;;1;R20C11_I0MUX4;R20C11_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878537 ] ,
          "attributes": {
            "ROUTING": "R20C11_F7;;1;R20C11_I1MUX6;R20C11_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878536 ] ,
          "attributes": {
            "ROUTING": "R20C11_F6;;1;R20C11_I0MUX6;R20C11_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878534 ] ,
          "attributes": {
            "ROUTING": "R20C11_OF4;;1;R20C11_I1MUX5;R20C11_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878533 ] ,
          "attributes": {
            "ROUTING": "R20C11_OF6;;1;R20C11_I0MUX5;R20C11_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878531 ] ,
          "attributes": {
            "ROUTING": "R20C11_OF1;;1;R20C11_I1MUX3;R20C11_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878530 ] ,
          "attributes": {
            "ROUTING": "R20C11_OF5;;1;R20C11_I0MUX3;R20C11_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878526 ] ,
          "attributes": {
            "ROUTING": "R18C11_F1;;1;R18C11_I1MUX0;R18C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878525 ] ,
          "attributes": {
            "ROUTING": "R18C11_F0;;1;R18C11_I0MUX0;R18C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878521 ] ,
          "attributes": {
            "ROUTING": "R18C11_F3;;1;R18C11_I1MUX2;R18C11_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878520 ] ,
          "attributes": {
            "ROUTING": "R18C11_F2;;1;R18C11_I0MUX2;R18C11_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878518 ] ,
          "attributes": {
            "ROUTING": "R18C11_OF0;;1;R18C11_I1MUX1;R18C11_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878517 ] ,
          "attributes": {
            "ROUTING": "R18C11_OF2;;1;R18C11_I0MUX1;R18C11_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878513 ] ,
          "attributes": {
            "ROUTING": "R20C14_F7;;1;R20C14_I1MUX6;R20C14_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878512 ] ,
          "attributes": {
            "ROUTING": "R20C14_F6;;1;R20C14_I0MUX6;R20C14_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878510 ] ,
          "attributes": {
            "ROUTING": "R20C11_OF3;;1;R20C11_E23;R20C11_OF3_E230;1;R20C13_X02;R20C13_E232_X02;1;R20C13_C0;R20C13_X02_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878509 ] ,
          "attributes": {
            "ROUTING": "R18C11_OF1;;1;R18C11_E21;R18C11_OF1_E210;1;R18C13_S21;R18C13_E212_S210;1;R20C13_B0;R20C13_S212_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878508 ] ,
          "attributes": {
            "ROUTING": "R20C14_OF6;;1;R20C14_W13;R20C14_OF6_W130;1;R20C13_A0;R20C13_W131_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878504 ] ,
          "attributes": {
            "ROUTING": "R22C12_F1;;1;R22C12_I1MUX0;R22C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878503 ] ,
          "attributes": {
            "ROUTING": "R22C12_F0;;1;R22C12_I0MUX0;R22C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878499 ] ,
          "attributes": {
            "ROUTING": "R22C12_F3;;1;R22C12_I1MUX2;R22C12_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878498 ] ,
          "attributes": {
            "ROUTING": "R22C12_F2;;1;R22C12_I0MUX2;R22C12_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878496 ] ,
          "attributes": {
            "ROUTING": "R22C12_OF0;;1;R22C12_I1MUX1;R22C12_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878495 ] ,
          "attributes": {
            "ROUTING": "R22C12_OF2;;1;R22C12_I0MUX1;R22C12_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878491 ] ,
          "attributes": {
            "ROUTING": "R22C12_F5;;1;R22C12_I1MUX4;R22C12_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878490 ] ,
          "attributes": {
            "ROUTING": "R22C12_F4;;1;R22C12_I0MUX4;R22C12_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878486 ] ,
          "attributes": {
            "ROUTING": "R22C12_F7;;1;R22C12_I1MUX6;R22C12_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878485 ] ,
          "attributes": {
            "ROUTING": "R22C12_F6;;1;R22C12_I0MUX6;R22C12_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878483 ] ,
          "attributes": {
            "ROUTING": "R22C12_OF4;;1;R22C12_I1MUX5;R22C12_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878482 ] ,
          "attributes": {
            "ROUTING": "R22C12_OF6;;1;R22C12_I0MUX5;R22C12_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878480 ] ,
          "attributes": {
            "ROUTING": "R22C12_OF1;;1;R22C12_I1MUX3;R22C12_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878479 ] ,
          "attributes": {
            "ROUTING": "R22C12_OF5;;1;R22C12_I0MUX3;R22C12_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878475 ] ,
          "attributes": {
            "ROUTING": "R22C14_F1;;1;R22C14_I1MUX0;R22C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878474 ] ,
          "attributes": {
            "ROUTING": "R22C14_F0;;1;R22C14_I0MUX0;R22C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878470 ] ,
          "attributes": {
            "ROUTING": "R22C14_F3;;1;R22C14_I1MUX2;R22C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878469 ] ,
          "attributes": {
            "ROUTING": "R22C14_F2;;1;R22C14_I0MUX2;R22C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878467 ] ,
          "attributes": {
            "ROUTING": "R22C14_OF0;;1;R22C14_I1MUX1;R22C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878466 ] ,
          "attributes": {
            "ROUTING": "R22C14_OF2;;1;R22C14_I0MUX1;R22C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_5_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878462 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "5",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_5_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878459 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "5",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_5_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878456 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "5",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_5_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878453 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "5",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878450 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "5",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_5_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878449 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "5",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878444 ] ,
          "attributes": {
            "ROUTING": "R20C10_F1;;1;R20C10_I1MUX0;R20C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878443 ] ,
          "attributes": {
            "ROUTING": "R20C10_F0;;1;R20C10_I0MUX0;R20C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878439 ] ,
          "attributes": {
            "ROUTING": "R20C10_F3;;1;R20C10_I1MUX2;R20C10_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878438 ] ,
          "attributes": {
            "ROUTING": "R20C10_F2;;1;R20C10_I0MUX2;R20C10_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878436 ] ,
          "attributes": {
            "ROUTING": "R20C10_OF0;;1;R20C10_I1MUX1;R20C10_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878435 ] ,
          "attributes": {
            "ROUTING": "R20C10_OF2;;1;R20C10_I0MUX1;R20C10_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878431 ] ,
          "attributes": {
            "ROUTING": "R20C10_F5;;1;R20C10_I1MUX4;R20C10_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878430 ] ,
          "attributes": {
            "ROUTING": "R20C10_F4;;1;R20C10_I0MUX4;R20C10_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878426 ] ,
          "attributes": {
            "ROUTING": "R20C10_F7;;1;R20C10_I1MUX6;R20C10_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878425 ] ,
          "attributes": {
            "ROUTING": "R20C10_F6;;1;R20C10_I0MUX6;R20C10_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878423 ] ,
          "attributes": {
            "ROUTING": "R20C10_OF4;;1;R20C10_I1MUX5;R20C10_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878422 ] ,
          "attributes": {
            "ROUTING": "R20C10_OF6;;1;R20C10_I0MUX5;R20C10_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3878420 ] ,
          "attributes": {
            "ROUTING": "R20C10_OF3;;1;R20C10_E23;R20C10_OF3_E230;1;R20C12_E26;R20C12_E232_E260;1;R20C14_X03;R20C14_E262_X03;1;R20C14_B4;R20C14_X03_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878419 ] ,
          "attributes": {
            "ROUTING": "R20C10_OF1;;1;R20C10_I1MUX3;R20C10_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878418 ] ,
          "attributes": {
            "ROUTING": "R20C10_OF5;;1;R20C10_I0MUX3;R20C10_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878414 ] ,
          "attributes": {
            "ROUTING": "R20C14_F1;;1;R20C14_I1MUX0;R20C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878413 ] ,
          "attributes": {
            "ROUTING": "R20C14_F0;;1;R20C14_I0MUX0;R20C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878409 ] ,
          "attributes": {
            "ROUTING": "R20C14_F3;;1;R20C14_I1MUX2;R20C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878408 ] ,
          "attributes": {
            "ROUTING": "R20C14_F2;;1;R20C14_I0MUX2;R20C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3878406 ] ,
          "attributes": {
            "ROUTING": "R20C14_OF1;;1;R20C14_E10;R20C14_OF1_E100;1;R20C14_A4;R20C14_E100_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878405 ] ,
          "attributes": {
            "ROUTING": "R20C14_OF0;;1;R20C14_I1MUX1;R20C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878404 ] ,
          "attributes": {
            "ROUTING": "R20C14_OF2;;1;R20C14_I0MUX1;R20C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878400 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "9",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878398 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "9",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878396 ] ,
          "attributes": {
            "ROUTING": "R23C11_F1;;1;R23C11_N21;R23C11_F1_N210;1;R21C11_X08;R21C11_N212_X08;1;R21C11_B4;R21C11_X08_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878395 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "9",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1[4]": {
          "hide_name": 0,
          "bits": [ 3878393 ] ,
          "attributes": {
            "ROUTING": "R23C11_F2;;1;R23C11_N22;R23C11_F2_N220;1;R21C11_X01;R21C11_N222_X01;1;R21C11_B5;R21C11_X01_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878392 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "9",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1[5]": {
          "hide_name": 0,
          "bits": [ 3878390 ] ,
          "attributes": {
            "ROUTING": "R23C11_F3;;1;R23C11_EW10;R23C11_F3_EW10;1;R23C12_N21;R23C12_E111_N210;1;R21C12_B0;R21C12_N212_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878389 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "9",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1[6]": {
          "hide_name": 0,
          "bits": [ 3878387 ] ,
          "attributes": {
            "ROUTING": "R23C11_F4;;1;R23C11_N24;R23C11_F4_N240;1;R21C11_E24;R21C11_N242_E240;1;R21C12_X07;R21C12_E241_X07;1;R21C12_B1;R21C12_X07_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878386 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "9",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1[7]": {
          "hide_name": 0,
          "bits": [ 3878384 ] ,
          "attributes": {
            "ROUTING": "R23C11_F5;;1;R23C11_E13;R23C11_F5_E130;1;R23C12_N23;R23C12_E131_N230;1;R21C12_B2;R21C12_N232_B2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878383 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "9",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1[10]": {
          "hide_name": 0,
          "bits": [ 3878360 ] ,
          "attributes": {
            "ROUTING": "R23C12_F0;;1;R23C12_N20;R23C12_F0_N200;1;R21C12_X03;R21C12_N202_X03;1;R21C12_B3;R21C12_X03_B3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878357 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "9",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878356 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "9",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelData[3]": {
          "hide_name": 0,
          "bits": [ 3878351 ] ,
          "attributes": {
            "ROUTING": "R18C15_Q1;;1;R18C15_S10;R18C15_Q1_S100;1;R19C15_S24;R19C15_S101_S240;1;R20C15_X05;R20C15_S241_X05;1;R20C15_C4;R20C15_X05_C4;1",
            "hdlname": "te pixelData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:36.18-36.27"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878349 ] ,
          "attributes": {
            "ROUTING": "R20C13_F0;;1;R20C13_E20;R20C13_F0_E200;1;R20C15_X01;R20C15_E202_X01;1;R20C15_B4;R20C15_X01_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[3]": {
          "hide_name": 0,
          "bits": [ 3878347 ] ,
          "attributes": {
            "ROUTING": "R20C15_Q4;;1;R20C15_S13;R20C15_Q4_S130;1;R21C15_S27;R21C15_S131_S270;1;R22C15_A3;R22C15_S271_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880414 ] ,
          "attributes": {
            "ROUTING": "R20C18_OF1;;1;R20C18_I1MUX3;R20C18_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878343 ] ,
          "attributes": {
            "ROUTING": "R21C14_E10;R21C14_F6_E100;1;R21C15_D6;R21C15_E101_D6;1;R21C14_SN20;R21C14_F6_SN20;1;R22C14_W22;R22C14_S121_W220;1;R22C13_D6;R22C13_W221_D6;1;R21C14_F6;;1;R21C14_N10;R21C14_F6_N100;1;R20C14_W20;R20C14_N101_W200;1;R20C13_D1;R20C13_W201_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3878341 ] ,
          "attributes": {
            "ROUTING": "R20C13_F3;;1;R20C13_SN20;R20C13_F3_SN20;1;R21C13_E26;R21C13_S121_E260;1;R21C15_C6;R21C15_E262_C6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3878340 ] ,
          "attributes": {
            "ROUTING": "R21C15_OF1;;1;R21C15_SN10;R21C15_OF1_SN10;1;R22C15_E21;R22C15_S111_E210;1;R22C16_N21;R22C16_E211_N210;1;R21C16_W21;R21C16_N211_W210;1;R21C15_B6;R21C15_W211_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878338 ] ,
          "attributes": {
            "ROUTING": "R21C15_F6;;1;R21C15_S13;R21C15_F6_S130;1;R22C15_C5;R22C15_S131_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelData[4]": {
          "hide_name": 0,
          "bits": [ 3878334 ] ,
          "attributes": {
            "ROUTING": "R23C15_Q0;;1;R23C15_SN20;R23C15_Q0_SN20;1;R22C15_A5;R22C15_N121_A5;1",
            "hdlname": "te pixelData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:36.18-36.27"
          }
        },
        "scr.dataToSend[4]": {
          "hide_name": 0,
          "bits": [ 3878331 ] ,
          "attributes": {
            "ROUTING": "R22C15_Q5;;1;R22C15_X04;R22C15_Q5_X04;1;R22C15_B1;R22C15_X04_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880413 ] ,
          "attributes": {
            "ROUTING": "R20C18_OF5;;1;R20C18_I0MUX3;R20C18_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878326 ] ,
          "attributes": {
            "ROUTING": "R22C11_F1;;1;R22C11_I1MUX0;R22C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878325 ] ,
          "attributes": {
            "ROUTING": "R22C11_F0;;1;R22C11_I0MUX0;R22C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878321 ] ,
          "attributes": {
            "ROUTING": "R22C11_F3;;1;R22C11_I1MUX2;R22C11_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878320 ] ,
          "attributes": {
            "ROUTING": "R22C11_F2;;1;R22C11_I0MUX2;R22C11_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878318 ] ,
          "attributes": {
            "ROUTING": "R22C11_OF0;;1;R22C11_I1MUX1;R22C11_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878317 ] ,
          "attributes": {
            "ROUTING": "R22C11_OF2;;1;R22C11_I0MUX1;R22C11_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878313 ] ,
          "attributes": {
            "ROUTING": "R22C11_F5;;1;R22C11_I1MUX4;R22C11_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878312 ] ,
          "attributes": {
            "ROUTING": "R22C11_F4;;1;R22C11_I0MUX4;R22C11_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3878309 ] ,
          "attributes": {
            "ROUTING": "R22C12_W27;R22C12_S131_W270;1;R22C11_A1;R22C11_W271_A1;1;R20C12_D1;R20C12_N101_D1;1;R21C12_N10;R21C12_F1_N100;1;R20C12_D2;R20C12_N101_D2;1;R20C12_D5;R20C12_X02_D5;1;R20C12_D6;R20C12_X02_D6;1;R21C12_N21;R21C12_F1_N210;1;R20C12_X02;R20C12_N211_X02;1;R20C12_D4;R20C12_X02_D4;1;R22C12_A0;R22C12_S131_A0;1;R22C12_A6;R22C12_S101_A6;1;R22C12_A1;R22C12_S131_A1;1;R22C12_A4;R22C12_S101_A4;1;R22C12_A7;R22C12_S101_A7;1;R22C12_A2;R22C12_S131_A2;1;R21C12_S10;R21C12_F1_S100;1;R22C12_A5;R22C12_S101_A5;1;R21C12_S13;R21C12_F1_S130;1;R22C12_A3;R22C12_S131_A3;1;R21C13_A6;R21C13_E111_A6;1;R21C13_A1;R21C13_E111_A1;1;R21C13_A7;R21C13_E111_A7;1;R21C13_A3;R21C13_E111_A3;1;R21C13_A5;R21C13_E111_A5;1;R21C13_A4;R21C13_E111_A4;1;R21C13_A2;R21C13_E111_A2;1;R21C12_EW10;R21C12_F1_EW10;1;R21C13_A0;R21C13_E111_A0;1;R20C11_C6;R20C11_W241_C6;1;R20C10_C2;R20C10_W242_C2;1;R20C11_C4;R20C11_W241_C4;1;R20C11_C7;R20C11_W241_C7;1;R20C11_C5;R20C11_W241_C5;1;R22C11_B3;R22C11_W231_B3;1;R20C11_C1;R20C11_W241_C1;1;R20C11_C0;R20C11_W241_C0;1;R20C11_C2;R20C11_W241_C2;1;R21C10_D1;R21C10_W201_D1;1;R20C13_D3;R20C13_E201_D3;1;R21C12_W10;R21C12_F1_W100;1;R21C10_D6;R21C10_X02_D6;1;R21C10_D3;R21C10_W201_D3;1;R21C10_D4;R21C10_X02_D4;1;R21C10_D7;R21C10_X02_D7;1;R20C12_E20;R20C12_N101_E200;1;R21C10_D2;R21C10_W201_D2;1;R21C12_W21;R21C12_F1_W210;1;R21C10_X02;R21C10_W212_X02;1;R21C10_D5;R21C10_X02_D5;1;R22C11_B7;R22C11_W231_B7;1;R20C10_C6;R20C10_W242_C6;1;R22C11_B0;R22C11_W231_B0;1;R21C10_D0;R21C10_W201_D0;1;R22C11_B4;R22C11_W231_B4;1;R22C11_B6;R22C11_W231_B6;1;R20C12_D3;R20C12_N101_D3;1;R22C11_B5;R22C11_W231_B5;1;R22C11_B2;R22C11_W231_B2;1;R22C12_W23;R22C12_S131_W230;1;R21C11_W20;R21C11_W101_W200;1;R20C10_C3;R20C10_W242_C3;1;R20C10_C4;R20C10_W242_C4;1;R20C10_C5;R20C10_W242_C5;1;R20C10_C7;R20C10_W242_C7;1;R20C10_C1;R20C10_W242_C1;1;R20C10_C0;R20C10_W242_C0;1;R20C12_D0;R20C12_N101_D0;1;R21C12_F1;;1;R20C12_D7;R20C12_X02_D7;1;R20C11_C3;R20C11_W241_C3;1;R20C12_W24;R20C12_N101_W240;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878306 ] ,
          "attributes": {
            "ROUTING": "R22C11_F7;;1;R22C11_I1MUX6;R22C11_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878305 ] ,
          "attributes": {
            "ROUTING": "R22C11_F6;;1;R22C11_I0MUX6;R22C11_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878303 ] ,
          "attributes": {
            "ROUTING": "R22C11_OF4;;1;R22C11_I1MUX5;R22C11_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878302 ] ,
          "attributes": {
            "ROUTING": "R22C11_OF6;;1;R22C11_I0MUX5;R22C11_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878300 ] ,
          "attributes": {
            "ROUTING": "R22C11_OF1;;1;R22C11_I1MUX3;R22C11_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878299 ] ,
          "attributes": {
            "ROUTING": "R22C11_OF5;;1;R22C11_I0MUX3;R22C11_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878295 ] ,
          "attributes": {
            "ROUTING": "R22C13_F1;;1;R22C13_I1MUX0;R22C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878294 ] ,
          "attributes": {
            "ROUTING": "R22C13_F0;;1;R22C13_I0MUX0;R22C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3878291 ] ,
          "attributes": {
            "ROUTING": "R21C14_SEL0;R21C14_X06_SEL0;1;R21C15_X02;R21C15_E212_X02;1;R21C15_SEL1;R21C15_X02_SEL1;1;R21C14_X06;R21C14_E212_X06;1;R21C14_SEL2;R21C14_X06_SEL2;1;R21C13_E21;R21C13_E202_E210;1;R20C11_N24;R20C11_N101_N240;1;R18C11_X05;R18C11_N242_X05;1;R18C11_SEL0;R18C11_X05_SEL0;1;R21C12_E21;R21C12_E111_E210;1;R21C14_S21;R21C14_E212_S210;1;R22C14_X02;R22C14_S211_X02;1;R22C14_SEL1;R22C14_X02_SEL1;1;R20C10_SEL1;R20C10_X02_SEL1;1;R22C11_W21;R22C11_S111_W210;1;R22C10_X02;R22C10_W211_X02;1;R22C10_SEL1;R22C10_X02_SEL1;1;R18C11_SEL2;R18C11_X05_SEL2;1;R21C11_E20;R21C11_N100_E200;1;R18C12_SEL0;R18C12_X05_SEL0;1;R20C12_SEL5;R20C12_X03_SEL5;1;R20C12_N24;R20C12_E241_N240;1;R18C12_X05;R18C12_N242_X05;1;R18C12_SEL2;R18C12_X05_SEL2;1;R20C12_X03;R20C12_E241_X03;1;R20C12_SEL1;R20C12_X03_SEL1;1;R21C10_N21;R21C10_W111_N210;1;R20C10_X02;R20C10_N211_X02;1;R20C10_SEL5;R20C10_X02_SEL5;1;R20C11_A1;R20C11_N111_A1;1;R22C11_C4;R22C11_X05_C4;1;R21C12_B4;R21C12_E131_B4;1;R20C11_A3;R20C11_N111_A3;1;R20C11_A2;R20C11_N111_A2;1;R20C11_A7;R20C11_N121_A7;1;R20C11_A6;R20C11_N121_A6;1;R21C11_SN20;R21C11_F4_SN20;1;R20C11_A5;R20C11_N121_A5;1;R22C11_X05;R22C11_S241_X05;1;R22C11_C3;R22C11_S241_C3;1;R21C10_B6;R21C10_W111_B6;1;R22C11_C5;R22C11_X05_C5;1;R22C11_C2;R22C11_S241_C2;1;R21C11_S24;R21C11_F4_S240;1;R22C11_C0;R22C11_S241_C0;1;R21C11_EW10;R21C11_F4_EW10;1;R22C11_C6;R22C11_X05_C6;1;R20C14_A7;R20C14_E251_A7;1;R20C14_B2;R20C14_X04_B2;1;R21C10_B1;R21C10_W111_B1;1;R21C10_B5;R21C10_W111_B5;1;R21C12_B5;R21C12_E131_B5;1;R22C12_C4;R22C12_X05_C4;1;R21C10_B2;R21C10_W111_B2;1;R21C11_W24;R21C11_F4_W240;1;R21C11_SN10;R21C11_F4_SN10;1;R22C11_B1;R22C11_S111_B1;1;R21C12_B6;R21C12_E131_B6;1;R22C12_C7;R22C12_X06_C7;1;R21C12_B7;R21C12_E131_B7;1;R22C13_D2;R22C13_X06_D2;1;R21C11_E13;R21C11_F4_E130;1;R22C12_C1;R22C12_S241_C1;1;R22C12_C5;R22C12_X06_C5;1;R22C12_C2;R22C12_S241_C2;1;R22C12_C6;R22C12_X05_C6;1;R21C10_X07;R21C10_W241_X07;1;R21C12_S24;R21C12_E101_S240;1;R22C12_C0;R22C12_S241_C0;1;R22C13_D3;R22C13_X06_D3;1;R22C12_C3;R22C12_S241_C3;1;R21C10_B3;R21C10_W111_B3;1;R22C13_B1;R22C13_E212_B1;1;R21C10_B0;R21C10_X07_B0;1;R21C13_C3;R21C13_E241_C3;1;R21C13_C0;R21C13_E241_C0;1;R21C13_C6;R21C13_E241_C6;1;R21C13_C1;R21C13_E241_C1;1;R21C13_C7;R21C13_E241_C7;1;R21C13_C5;R21C13_E241_C5;1;R21C12_E24;R21C12_E101_E240;1;R21C13_C2;R21C13_E241_C2;1;R22C12_X06;R22C12_E211_X06;1;R22C12_X05;R22C12_S241_X05;1;R22C11_E21;R22C11_S111_E210;1;R22C13_X06;R22C13_E212_X06;1;R20C11_A4;R20C11_N121_A4;1;R20C11_A0;R20C11_N111_A0;1;R22C11_C7;R22C11_X05_C7;1;R20C13_C7;R20C13_E242_C7;1;R20C13_C5;R20C13_E242_C5;1;R20C13_C6;R20C13_E242_C6;1;R21C11_N10;R21C11_F4_N100;1;R20C11_E24;R20C11_N101_E240;1;R20C13_C4;R20C13_E242_C4;1;R20C14_X04;R20C14_E251_X04;1;R21C14_N24;R21C14_E242_N240;1;R20C14_X05;R20C14_N241_X05;1;R20C14_B0;R20C14_X05_B0;1;R21C10_B7;R21C10_W111_B7;1;R21C11_F4;;1;R21C11_E10;R21C11_F4_E100;1;R21C10_B4;R21C10_W111_B4;1;R20C14_B1;R20C14_X05_B1;1;R20C14_B3;R20C14_X04_B3;1;R20C13_E25;R20C13_E242_E250;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3878290 ] ,
          "attributes": {
            "ROUTING": "R21C14_C2;R21C14_X01_C2;1;R21C15_A3;R21C15_E272_A3;1;R18C12_W25;R18C12_N252_W250;1;R18C11_X04;R18C11_W251_X04;1;R18C11_SEL1;R18C11_X04_SEL1;1;R22C11_SEL4;R22C11_X06_SEL4;1;R20C12_X01;R20C12_N201_X01;1;R20C12_SEL3;R20C12_X01_SEL3;1;R20C12_W25;R20C12_N111_W250;1;R20C11_X04;R20C11_W251_X04;1;R20C11_SEL3;R20C11_X04_SEL3;1;R22C11_SEL2;R22C11_X06_SEL2;1;R22C12_SEL2;R22C12_X07_SEL2;1;R21C12_W20;R21C12_F0_W200;1;R21C10_X01;R21C10_W202_X01;1;R21C10_SEL3;R21C10_X01_SEL3;1;R22C11_SEL6;R22C11_X06_SEL6;1;R22C12_SEL6;R22C12_X07_SEL6;1;R21C12_S20;R21C12_F0_S200;1;R22C12_X07;R22C12_S201_X07;1;R22C12_SEL4;R22C12_X07_SEL4;1;R22C11_SEL0;R22C11_X06_SEL0;1;R22C12_SEL0;R22C12_X07_SEL0;1;R22C11_X06;R22C11_W211_X06;1;R21C12_C7;R21C12_X05_C7;1;R21C12_C6;R21C12_X05_C6;1;R21C12_C5;R21C12_X05_C5;1;R21C12_X05;R21C12_F0_X05;1;R21C12_C4;R21C12_X05_C4;1;R21C13_D1;R21C13_E201_D1;1;R21C13_D7;R21C13_E201_D7;1;R21C12_E20;R21C12_F0_E200;1;R21C13_D0;R21C13_E201_D0;1;R21C13_D5;R21C13_E201_D5;1;R21C13_D2;R21C13_E201_D2;1;R21C12_EW20;R21C12_F0_EW20;1;R22C13_C2;R22C13_S261_C2;1;R21C13_D3;R21C13_E201_D3;1;R22C14_B1;R22C14_E212_B1;1;R21C13_S26;R21C13_E121_S260;1;R22C12_E25;R22C12_S111_E250;1;R22C13_C0;R22C13_S261_C0;1;R22C14_B0;R22C14_E212_B0;1;R21C14_B3;R21C14_X01_B3;1;R21C14_C1;R21C14_X01_C1;1;R21C14_X01;R21C14_E202_X01;1;R21C14_C0;R21C14_X01_C0;1;R21C15_A0;R21C15_E272_A0;1;R20C13_D7;R20C13_X04_D7;1;R20C13_D6;R20C13_X04_D6;1;R20C13_D4;R20C13_X04_D4;1;R20C13_X04;R20C13_E251_X04;1;R20C13_D5;R20C13_X04_D5;1;R20C14_A3;R20C14_E252_A3;1;R18C12_A1;R18C12_N252_A1;1;R21C15_A2;R21C15_E272_A2;1;R21C12_E13;R21C12_F0_E130;1;R20C10_X04;R20C10_W252_X04;1;R20C10_SEL3;R20C10_X04_SEL3;1;R20C14_A0;R20C14_E252_A0;1;R18C12_A0;R18C12_N252_A0;1;R20C14_A1;R20C14_E252_A1;1;R20C14_A2;R20C14_E252_A2;1;R20C12_E25;R20C12_N111_E250;1;R22C14_B2;R22C14_E212_B2;1;R22C10_B1;R22C10_W212_B1;1;R22C14_B3;R22C14_E212_B3;1;R21C13_C4;R21C13_E121_C4;1;R22C12_E21;R22C12_S111_E210;1;R22C13_A1;R22C13_E251_A1;1;R22C12_W21;R22C12_S111_W210;1;R22C10_B2;R22C10_W212_B2;1;R21C13_D6;R21C13_E201_D6;1;R22C10_B0;R22C10_W212_B0;1;R22C10_B3;R22C10_W212_B3;1;R22C13_C3;R22C13_S261_C3;1;R20C12_N25;R20C12_N111_N250;1;R21C13_E27;R21C13_E131_E270;1;R21C12_SN10;R21C12_F0_SN10;1;R21C15_A1;R21C15_E272_A1;1;R21C12_F0;;1;R21C12_N20;R21C12_F0_N200;1;R19C12_N20;R19C12_N202_N200;1;R18C12_X07;R18C12_N201_X07;1;R18C12_A2;R18C12_X07_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878288 ] ,
          "attributes": {
            "ROUTING": "R22C13_F3;;1;R22C13_I1MUX2;R22C13_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878287 ] ,
          "attributes": {
            "ROUTING": "R22C13_F2;;1;R22C13_I0MUX2;R22C13_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3878285 ] ,
          "attributes": {
            "ROUTING": "R21C15_SEL2;R21C15_X05_SEL2;1;R21C15_X05;R21C15_E202_X05;1;R21C15_SEL0;R21C15_X05_SEL0;1;R21C13_E20;R21C13_E252_E200;1;R20C14_X08;R20C14_E271_X08;1;R20C14_SEL0;R20C14_X08_SEL0;1;R20C13_X08;R20C13_E272_X08;1;R20C13_SEL4;R20C13_X08_SEL4;1;R22C14_SEL0;R22C14_X06_SEL0;1;R22C12_B4;R22C12_S251_B4;1;R20C14_SEL2;R20C14_X08_SEL2;1;R22C10_D0;R22C10_W201_D0;1;R22C12_B0;R22C12_X04_B0;1;R22C11_E27;R22C11_S131_E270;1;R21C12_S25;R21C12_E251_S250;1;R22C12_B7;R22C12_S251_B7;1;R21C11_N13;R21C11_F5_N130;1;R20C11_B2;R20C11_N131_B2;1;R22C11_A7;R22C11_S101_A7;1;R20C13_SEL6;R20C13_X08_SEL6;1;R22C11_A0;R22C11_S251_A0;1;R21C10_A3;R21C10_W251_A3;1;R21C11_S25;R21C11_F5_S250;1;R21C10_A7;R21C10_W251_A7;1;R20C11_B3;R20C11_N131_B3;1;R21C11_N25;R21C11_F5_N250;1;R21C10_A6;R21C10_W251_A6;1;R21C10_A5;R21C10_W251_A5;1;R21C11_S10;R21C11_F5_S100;1;R21C10_A4;R21C10_W251_A4;1;R22C11_A5;R22C11_S101_A5;1;R21C10_A2;R21C10_W251_A2;1;R21C10_A1;R21C10_W251_A1;1;R21C11_W25;R21C11_F5_W250;1;R20C14_SEL6;R20C14_X08_SEL6;1;R21C10_A0;R21C10_W251_A0;1;R21C12_A5;R21C12_E251_A5;1;R21C12_A7;R21C12_E251_A7;1;R20C12_A7;R20C12_E271_A7;1;R21C13_B0;R21C13_X04_B0;1;R21C14_A3;R21C14_E251_A3;1;R20C13_E27;R20C13_E272_E270;1;R21C14_A1;R21C14_E251_A1;1;R21C13_E25;R21C13_E252_E250;1;R20C11_E27;R20C11_N131_E270;1;R21C11_E25;R21C11_F5_E250;1;R22C13_SEL1;R22C13_X04_SEL1;1;R20C12_A4;R20C12_E271_A4;1;R22C10_D3;R22C10_W201_D3;1;R22C12_B5;R22C12_S251_B5;1;R20C12_A6;R20C12_E271_A6;1;R20C12_A0;R20C12_E271_A0;1;R22C11_A2;R22C11_S251_A2;1;R18C11_B2;R18C11_N232_B2;1;R20C12_A5;R20C12_E271_A5;1;R20C12_A1;R20C12_E271_A1;1;R20C12_A3;R20C12_E271_A3;1;R22C11_A3;R22C11_S251_A3;1;R20C12_A2;R20C12_E271_A2;1;R20C11_B7;R20C11_N251_B7;1;R22C12_B1;R22C12_X04_B1;1;R22C12_B3;R22C12_X04_B3;1;R21C13_B1;R21C13_X04_B1;1;R21C11_S13;R21C11_F5_S130;1;R21C13_X08;R21C13_E252_X08;1;R22C10_D2;R22C10_W201_D2;1;R22C12_B2;R22C12_X04_B2;1;R22C11_A6;R22C11_S101_A6;1;R22C12_X04;R22C12_E271_X04;1;R22C12_B6;R22C12_S251_B6;1;R22C11_A4;R22C11_S101_A4;1;R21C13_B3;R21C13_X04_B3;1;R21C13_B6;R21C13_X08_B6;1;R21C13_X04;R21C13_E252_X04;1;R21C13_B4;R21C13_X08_B4;1;R21C13_B2;R21C13_X04_B2;1;R21C13_B7;R21C13_X08_B7;1;R20C10_B2;R20C10_W231_B2;1;R20C10_B7;R20C10_W231_B7;1;R21C13_B5;R21C13_X08_B5;1;R20C10_B5;R20C10_W231_B5;1;R22C14_SEL2;R22C14_X06_SEL2;1;R22C14_X06;R22C14_S251_X06;1;R21C14_S25;R21C14_E251_S250;1;R20C10_B0;R20C10_W231_B0;1;R20C11_W23;R20C11_N131_W230;1;R20C10_B6;R20C10_W231_B6;1;R20C10_B4;R20C10_W231_B4;1;R21C12_A4;R21C12_E251_A4;1;R20C10_B3;R20C10_W231_B3;1;R20C10_B1;R20C10_W231_B1;1;R22C13_X04;R22C13_E272_X04;1;R21C14_A0;R21C14_E251_A0;1;R22C11_W20;R22C11_S101_W200;1;R22C10_D1;R22C10_W201_D1;1;R21C12_A6;R21C12_E251_A6;1;R21C14_A2;R21C14_E251_A2;1;R18C12_A3;R18C12_X02_A3;1;R20C11_B4;R20C11_N251_B4;1;R20C11_B0;R20C11_N131_B0;1;R18C11_B1;R18C11_N232_B1;1;R18C12_X02;R18C12_E231_X02;1;R18C12_B2;R18C12_E231_B2;1;R20C11_N23;R20C11_N131_N230;1;R18C11_E23;R18C11_N232_E230;1;R18C12_B0;R18C12_E231_B0;1;R21C11_F5;;1;R20C11_B6;R20C11_N251_B6;1;R18C11_B0;R18C11_N232_B0;1;R18C12_B1;R18C12_E231_B1;1;R20C11_B1;R20C11_N131_B1;1;R20C11_B5;R20C11_N251_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878284 ] ,
          "attributes": {
            "ROUTING": "R22C13_OF0;;1;R22C13_I1MUX1;R22C13_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878283 ] ,
          "attributes": {
            "ROUTING": "R22C13_OF2;;1;R22C13_I0MUX1;R22C13_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878281 ] ,
          "attributes": {
            "ROUTING": "R22C11_OF3;;1;R22C11_E23;R22C11_OF3_E230;1;R22C13_B7;R22C13_E232_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878280 ] ,
          "attributes": {
            "ROUTING": "R22C13_OF1;;1;R22C13_S21;R22C13_OF1_S210;1;R22C13_A7;R22C13_S210_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3878278 ] ,
          "attributes": {
            "ROUTING": "R21C12_D5;R21C12_E221_D5;1;R20C12_B2;R20C12_X04_B2;1;R20C12_B7;R20C12_X05_B7;1;R20C12_B0;R20C12_X05_B0;1;R20C12_B4;R20C12_X08_B4;1;R20C11_D4;R20C11_X07_D4;1;R21C14_X02;R21C14_S231_X02;1;R21C14_SEL1;R21C14_X02_SEL1;1;R21C12_D6;R21C12_E221_D6;1;R20C13_B5;R20C13_X01_B5;1;R22C11_D2;R22C11_S221_D2;1;R20C11_D3;R20C11_N221_D3;1;R22C11_D4;R22C11_X07_D4;1;R22C10_A2;R22C10_S271_A2;1;R22C11_D3;R22C11_S221_D3;1;R21C10_S27;R21C10_W131_S270;1;R22C10_A3;R22C10_S271_A3;1;R22C13_SEL0;R22C13_X05_SEL0;1;R21C10_SEL5;R21C10_X04_SEL5;1;R20C12_X04;R20C12_E272_X04;1;R20C12_B3;R20C12_X04_B3;1;R20C10_E27;R20C10_N271_E270;1;R20C12_X08;R20C12_E272_X08;1;R20C12_B5;R20C12_X08_B5;1;R21C10_X04;R21C10_W271_X04;1;R21C10_SEL1;R21C10_X04_SEL1;1;R20C11_D1;R20C11_N221_D1;1;R18C11_X07;R18C11_N221_X07;1;R18C11_A2;R18C11_X07_A2;1;R20C13_E22;R20C13_N221_E220;1;R20C14_X01;R20C14_E221_X01;1;R20C14_SEL1;R20C14_X01_SEL1;1;R22C11_X01;R22C11_S221_X01;1;R22C11_C1;R22C11_X01_C1;1;R22C14_D7;R22C14_E221_D7;1;R22C11_D7;R22C11_X07_D7;1;R20C11_D7;R20C11_X07_D7;1;R18C11_A0;R18C11_X01_A0;1;R20C13_X01;R20C13_N221_X01;1;R20C13_B4;R20C13_X01_B4;1;R21C13_SEL5;R21C13_X01_SEL5;1;R21C13_X01;R21C13_E222_X01;1;R21C13_SEL1;R21C13_X01_SEL1;1;R20C11_D6;R20C11_X07_D6;1;R20C11_D0;R20C11_N221_D0;1;R22C13_E23;R22C13_E222_E230;1;R22C14_S23;R22C14_E231_S230;1;R22C14_C6;R22C14_S230_C6;1;R20C12_X05;R20C12_E221_X05;1;R20C12_B6;R20C12_X05_B6;1;R22C14_D1;R22C14_E221_D1;1;R22C12_X01;R22C12_E221_X01;1;R22C12_SEL3;R22C12_X01_SEL3;1;R21C10_N27;R21C10_W131_N270;1;R21C15_D2;R21C15_E222_D2;1;R22C11_X07;R22C11_S221_X07;1;R22C11_D6;R22C11_X07_D6;1;R22C14_D2;R22C14_E221_D2;1;R19C11_N22;R19C11_N222_N220;1;R18C11_X01;R18C11_N221_X01;1;R18C11_A1;R18C11_X01_A1;1;R22C11_D0;R22C11_S221_D0;1;R20C13_X05;R20C13_E222_X05;1;R20C13_B7;R20C13_X05_B7;1;R20C10_SEL2;R20C10_X05_SEL2;1;R21C12_D7;R21C12_E221_D7;1;R20C10_SEL0;R20C10_X05_SEL0;1;R20C10_SEL4;R20C10_X05_SEL4;1;R22C13_X05;R22C13_E222_X05;1;R22C13_SEL2;R22C13_X05_SEL2;1;R21C15_D3;R21C15_E222_D3;1;R20C13_E23;R20C13_E222_E230;1;R20C14_S23;R20C14_E231_S230;1;R20C14_C7;R20C14_S230_C7;1;R19C12_N22;R19C12_E221_N220;1;R18C12_X01;R18C12_N221_X01;1;R18C12_SEL1;R18C12_X01_SEL1;1;R20C11_E22;R20C11_N221_E220;1;R21C11_W13;R21C11_F2_W130;1;R21C11_W27;R21C11_W130_W270;1;R22C10_A0;R22C10_X01_A0;1;R20C11_X07;R20C11_N221_X07;1;R20C11_D5;R20C11_X07_D5;1;R19C11_E22;R19C11_N222_E220;1;R21C13_E22;R21C13_E222_E220;1;R21C15_D0;R21C15_E222_D0;1;R20C12_B1;R20C12_X05_B1;1;R22C14_D3;R22C14_E221_D3;1;R22C11_D5;R22C11_X07_D5;1;R22C11_W22;R22C11_S221_W220;1;R22C10_X01;R22C10_W221_X01;1;R22C10_A1;R22C10_X01_A1;1;R21C13_N22;R21C13_E222_N220;1;R20C13_X07;R20C13_N221_X07;1;R20C13_B6;R20C13_X07_B6;1;R20C11_W22;R20C11_N221_W220;1;R20C10_X05;R20C10_W221_X05;1;R20C10_SEL6;R20C10_X05_SEL6;1;R21C11_S22;R21C11_F2_S220;1;R22C11_E22;R22C11_S221_E220;1;R22C13_E22;R22C13_E222_E220;1;R22C14_D0;R22C14_E221_D0;1;R21C11_N22;R21C11_F2_N220;1;R20C11_D2;R20C11_N221_D2;1;R21C11_F2;;1;R21C11_E22;R21C11_F2_E220;1;R21C12_D4;R21C12_E221_D4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3878277 ] ,
          "attributes": {
            "ROUTING": "R21C15_B3;R21C15_X04_B3;1;R21C15_B2;R21C15_X04_B2;1;R21C14_B2;R21C14_N232_B2;1;R23C13_E23;R23C13_S232_E230;1;R21C15_B0;R21C15_X04_B0;1;R22C10_C2;R22C10_S261_C2;1;R22C10_C1;R22C10_S261_C1;1;R22C10_C3;R22C10_S261_C3;1;R20C12_C1;R20C12_N261_C1;1;R20C10_D4;R20C10_X07_D4;1;R20C14_D2;R20C14_E222_D2;1;R22C14_X05;R22C14_E222_X05;1;R22C10_C0;R22C10_S261_C0;1;R21C13_S23;R21C13_E232_S230;1;R22C13_X02;R22C13_S231_X02;1;R22C13_A0;R22C13_X02_A0;1;R21C14_E27;R21C14_E262_E270;1;R20C12_C2;R20C12_N261_C2;1;R19C12_N27;R19C12_N262_N270;1;R18C12_X06;R18C12_N271_X06;1;R18C12_D2;R18C12_X06_D2;1;R22C14_A1;R22C14_X01_A1;1;R20C12_C6;R20C12_N221_C6;1;R19C12_N26;R19C12_N262_N260;1;R18C12_C3;R18C12_N261_C3;1;R20C11_SEL6;R20C11_X08_SEL6;1;R21C13_N26;R21C13_E261_N260;1;R20C13_SEL5;R20C13_N261_SEL5;1;R21C15_X04;R21C15_E271_X04;1;R20C10_D7;R20C10_X07_D7;1;R23C14_N23;R23C14_E231_N230;1;R22C13_A3;R22C13_X02_A3;1;R18C12_D1;R18C12_X08_D1;1;R21C11_E80;R21C11_F3_E800;1;R20C10_D0;R20C10_N221_D0;1;R20C12_C3;R20C12_N261_C3;1;R22C14_C7;R22C14_X05_C7;1;R22C12_SEL5;R22C12_S261_SEL5;1;R20C14_D0;R20C14_E222_D0;1;R21C15_S23;R21C15_E804_S230;1;R21C10_SEL2;R21C10_X06_SEL2;1;R21C14_B1;R21C14_X07_B1;1;R20C11_SEL2;R20C11_X08_SEL2;1;R20C10_D1;R20C10_N221_D1;1;R21C12_S22;R21C12_E121_S220;1;R22C12_E22;R22C12_S221_E220;1;R22C14_X01;R22C14_E222_X01;1;R22C14_A0;R22C14_X01_A0;1;R20C11_SEL0;R20C11_X08_SEL0;1;R18C11_D1;R18C11_X08_D1;1;R21C10_SEL6;R21C10_X06_SEL6;1;R21C12_N26;R21C12_E121_N260;1;R20C12_C0;R20C12_N261_C0;1;R22C12_W26;R22C12_S261_W260;1;R22C11_X03;R22C11_W261_X03;1;R22C11_SEL5;R22C11_X03_SEL5;1;R20C14_D7;R20C14_E222_D7;1;R20C14_D3;R20C14_E222_D3;1;R21C12_S26;R21C12_E121_S260;1;R22C12_SEL1;R22C12_S261_SEL1;1;R19C12_N23;R19C12_N222_N230;1;R18C12_X08;R18C12_N231_X08;1;R18C12_D0;R18C12_X08_D0;1;R21C12_E26;R21C12_E121_E260;1;R21C14_X07;R21C14_E262_X07;1;R21C12_X06;R21C12_E231_X06;1;R21C12_SEL4;R21C12_X06_SEL4;1;R21C10_S26;R21C10_W121_S260;1;R20C12_E22;R20C12_N221_E220;1;R21C12_SEL6;R21C12_X06_SEL6;1;R21C10_SEL0;R21C10_X06_SEL0;1;R21C15_C7;R21C15_S230_C7;1;R22C14_A2;R22C14_X05_A2;1;R20C14_D1;R20C14_E222_D1;1;R20C10_D6;R20C10_X07_D6;1;R20C10_X07;R20C10_N221_X07;1;R20C10_D5;R20C10_X07_D5;1;R22C11_SEL1;R22C11_X03_SEL1;1;R22C13_A2;R22C13_X02_A2;1;R20C12_C7;R20C12_N221_C7;1;R18C11_D2;R18C11_X08_D2;1;R21C10_N22;R21C10_W121_N220;1;R20C10_D3;R20C10_N221_D3;1;R20C10_D2;R20C10_N221_D2;1;R20C12_C5;R20C12_N221_C5;1;R20C11_X08;R20C11_N231_X08;1;R20C11_SEL4;R20C11_X08_SEL4;1;R21C11_E23;R21C11_F3_E230;1;R21C13_X02;R21C13_E232_X02;1;R21C13_SEL3;R21C13_X02_SEL3;1;R21C11_EW20;R21C11_F3_EW20;1;R21C12_N22;R21C12_E121_N220;1;R20C12_C4;R20C12_N221_C4;1;R21C11_N23;R21C11_F3_N230;1;R19C11_N23;R19C11_N232_N230;1;R18C11_X08;R18C11_N231_X08;1;R18C11_D0;R18C11_X08_D0;1;R21C10_X06;R21C10_W231_X06;1;R21C10_SEL4;R21C10_X06_SEL4;1;R22C14_A3;R22C14_X05_A3;1;R22C14_B6;R22C14_X05_B6;1;R21C11_F3;;1;R21C11_W23;R21C11_F3_W230;1;R21C15_B1;R21C15_X04_B1;1;R21C14_B0;R21C14_X07_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3878276 ] ,
          "attributes": {
            "ROUTING": "R21C14_D1;R21C14_X03_D1;1;R21C14_D2;R21C14_X03_D2;1;R21C13_N21;R21C13_E212_N210;1;R20C13_A7;R20C13_N211_A7;1;R22C14_C1;R22C14_S241_C1;1;R22C12_D6;R22C12_X02_D6;1;R18C12_C0;R18C12_E241_C0;1;R20C12_SEL4;R20C12_X06_SEL4;1;R22C14_C3;R22C14_S241_C3;1;R21C15_C1;R21C15_E242_C1;1;R22C14_C0;R22C14_S241_C0;1;R20C13_E21;R20C13_E212_E210;1;R20C14_B7;R20C14_E211_B7;1;R21C13_SEL0;R21C13_X06_SEL0;1;R22C12_X08;R22C12_S211_X08;1;R22C12_D0;R22C12_X08_D0;1;R21C10_C4;R21C10_W101_C4;1;R22C10_SEL2;R22C10_X07_SEL2;1;R20C10_A5;R20C10_X06_A5;1;R22C12_D4;R22C12_X02_D4;1;R20C14_C1;R20C14_E241_C1;1;R22C13_B0;R22C13_S211_B0;1;R21C15_E24;R21C15_E242_E240;1;R21C15_B7;R21C15_E240_B7;1;R20C10_A7;R20C10_X01_A7;1;R21C10_C1;R21C10_W101_C1;1;R18C12_C2;R18C12_E241_C2;1;R22C12_D7;R22C12_X02_D7;1;R23C13_E21;R23C13_S212_E210;1;R23C14_N21;R23C14_E211_N210;1;R22C14_A6;R22C14_N211_A6;1;R22C13_B3;R22C13_S211_B3;1;R18C12_X03;R18C12_E241_X03;1;R18C12_B3;R18C12_X03_B3;1;R20C11_W21;R20C11_N211_W210;1;R20C10_X06;R20C10_W211_X06;1;R20C10_A4;R20C10_X06_A4;1;R21C10_C6;R21C10_W101_C6;1;R20C10_A0;R20C10_X01_A0;1;R21C14_X03;R21C14_E241_X03;1;R21C12_X02;R21C12_E211_X02;1;R21C12_SEL5;R21C12_X02_SEL5;1;R20C10_A1;R20C10_X01_A1;1;R21C10_C0;R21C10_W101_C0;1;R22C14_E24;R22C14_S241_E240;1;R22C14_B7;R22C14_E240_B7;1;R21C13_SEL2;R21C13_X06_SEL2;1;R21C14_D0;R21C14_X03_D0;1;R20C10_X01;R20C10_N201_X01;1;R20C10_A6;R20C10_X01_A6;1;R22C12_D1;R22C12_E202_D1;1;R21C13_X06;R21C13_E212_X06;1;R21C13_SEL6;R21C13_X06_SEL6;1;R22C12_D2;R22C12_E202_D2;1;R18C11_C0;R18C11_N241_C0;1;R21C12_S21;R21C12_E211_S210;1;R22C12_X02;R22C12_S211_X02;1;R22C12_D5;R22C12_X02_D5;1;R20C13_A5;R20C13_X06_A5;1;R21C14_S24;R21C14_E241_S240;1;R22C14_C2;R22C14_S241_C2;1;R20C10_A3;R20C10_E200_A3;1;R21C10_N20;R21C10_W101_N200;1;R20C10_E20;R20C10_N201_E200;1;R20C10_A2;R20C10_E200_A2;1;R20C12_SEL2;R20C12_X06_SEL2;1;R21C10_C3;R21C10_W101_C3;1;R22C10_E20;R22C10_S201_E200;1;R22C12_D3;R22C12_E202_D3;1;R21C11_S21;R21C11_F1_S210;1;R22C11_X02;R22C11_S211_X02;1;R22C11_SEL3;R22C11_X02_SEL3;1;R21C13_S21;R21C13_E212_S210;1;R22C13_B2;R22C13_S211_B2;1;R20C14_C2;R20C14_E241_C2;1;R20C13_A4;R20C13_X06_A4;1;R18C11_C2;R18C11_N241_C2;1;R21C10_S20;R21C10_W101_S200;1;R22C10_X07;R22C10_S201_X07;1;R22C10_SEL0;R22C10_X07_SEL0;1;R20C13_X06;R20C13_E212_X06;1;R20C13_A6;R20C13_X06_A6;1;R20C12_SEL6;R20C12_X06_SEL6;1;R20C11_SEL5;R20C11_X02_SEL5;1;R21C10_C7;R21C10_W101_C7;1;R18C11_E24;R18C11_N241_E240;1;R18C12_C1;R18C12_E241_C1;1;R19C11_N24;R19C11_N212_N240;1;R18C11_C1;R18C11_N241_C1;1;R21C10_C2;R21C10_W101_C2;1;R20C12_X06;R20C12_E211_X06;1;R20C12_SEL0;R20C12_X06_SEL0;1;R21C15_C0;R21C15_E242_C0;1;R21C15_C2;R21C15_E242_C2;1;R20C14_C3;R20C14_E241_C3;1;R21C11_W10;R21C11_F1_W100;1;R21C10_C5;R21C10_W101_C5;1;R20C11_E21;R20C11_N211_E210;1;R20C13_E24;R20C13_E212_E240;1;R20C14_C0;R20C14_E241_C0;1;R21C14_C3;R21C14_E241_C3;1;R21C13_SEL4;R21C13_X06_SEL4;1;R21C11_E21;R21C11_F1_E210;1;R21C13_E24;R21C13_E212_E240;1;R21C15_C3;R21C15_E242_C3;1;R21C11_F1;;1;R21C11_N21;R21C11_F1_N210;1;R20C11_X02;R20C11_N211_X02;1;R20C11_SEL1;R20C11_X02_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelData[5]": {
          "hide_name": 0,
          "bits": [ 3878271 ] ,
          "attributes": {
            "ROUTING": "R21C16_Q5;;1;R21C16_EW20;R21C16_Q5_EW20;1;R21C15_S22;R21C15_W121_S220;1;R22C15_C4;R22C15_S221_C4;1",
            "hdlname": "te pixelData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:36.18-36.27"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878269 ] ,
          "attributes": {
            "ROUTING": "R22C13_F7;;1;R22C13_EW10;R22C13_F7_EW10;1;R22C14_E21;R22C14_E111_E210;1;R22C15_B4;R22C15_E211_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878268 ] ,
          "attributes": {
            "ROUTING": "R22C14_F7;;1;R22C14_EW10;R22C14_F7_EW10;1;R22C15_A4;R22C15_E111_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[5]": {
          "hide_name": 0,
          "bits": [ 3878266 ] ,
          "attributes": {
            "ROUTING": "R22C15_Q4;;1;R22C15_W13;R22C15_Q4_W130;1;R22C15_B7;R22C15_W130_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880411 ] ,
          "attributes": {
            "ROUTING": "R18C15_F7;;1;R18C15_N10;R18C15_F7_N100;1;R18C15_E20;R18C15_N100_E200;1;R18C16_D2;R18C16_E201_D2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878262 ] ,
          "attributes": {
            "ROUTING": "R22C14_F6;;1;R22C14_X07;R22C14_F6_X07;1;R22C14_A5;R22C14_X07_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878253 ] ,
          "attributes": {
            "ROUTING": "R21C15_X01;R21C15_E221_X01;1;R21C15_A6;R21C15_X01_A6;1;R21C15_D5;R21C15_E221_D5;1;R21C14_N22;R21C14_E222_N220;1;R20C14_C4;R20C14_N221_C4;1;R20C13_D0;R20C13_N201_D0;1;R21C13_N24;R21C13_E101_N240;1;R20C13_C1;R20C13_N241_C1;1;R21C12_E10;R21C12_F2_E100;1;R20C13_C3;R20C13_N241_C3;1;R21C14_E22;R21C14_E222_E220;1;R21C13_N20;R21C13_E101_N200;1;R21C14_S22;R21C14_E222_S220;1;R22C14_C4;R22C14_S221_C4;1;R21C13_S20;R21C13_E101_S200;1;R22C13_C6;R22C13_S201_C6;1;R21C12_F2;;1;R22C13_X07;R22C13_S201_X07;1;R21C12_E22;R21C12_F2_E220;1;R22C13_D7;R22C13_X07_D7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878251 ] ,
          "attributes": {
            "ROUTING": "R22C12_OF3;;1;R22C12_EW10;R22C12_OF3_EW10;1;R22C13_E21;R22C13_E111_E210;1;R22C14_B4;R22C14_E211_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878250 ] ,
          "attributes": {
            "ROUTING": "R22C14_OF1;;1;R22C14_E10;R22C14_OF1_E100;1;R22C14_A4;R22C14_E100_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878246 ] ,
          "attributes": {
            "ROUTING": "R21C15_X03;R21C15_E261_X03;1;R21C15_A7;R21C15_X03_A7;1;R21C14_N27;R21C14_E272_N270;1;R20C14_E27;R20C14_N271_E270;1;R20C15_A4;R20C15_E271_A4;1;R22C14_SEL4;R22C14_E262_SEL4;1;R21C12_E23;R21C12_F3_E230;1;R21C14_B6;R21C14_E232_B6;1;R21C12_W13;R21C12_F3_W130;1;R21C12_E27;R21C12_W130_E270;1;R21C14_E26;R21C14_E232_E260;1;R21C15_C5;R21C15_E261_C5;1;R22C14_X03;R22C14_E262_X03;1;R22C14_A7;R22C14_X03_A7;1;R21C12_F3;;1;R21C12_SN20;R21C12_F3_SN20;1;R22C12_E26;R22C12_S121_E260;1;R22C13_C7;R22C13_E261_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878244 ] ,
          "attributes": {
            "ROUTING": "R22C14_F5;;1;R22C14_I1MUX4;R22C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878243 ] ,
          "attributes": {
            "ROUTING": "R22C14_F4;;1;R22C14_I0MUX4;R22C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878241 ] ,
          "attributes": {
            "ROUTING": "R22C14_OF4;;1;R22C14_S24;R22C14_OF4_S240;1;R23C14_X03;R23C14_S241_X03;1;R23C14_B3;R23C14_X03_B3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelData[6]": {
          "hide_name": 0,
          "bits": [ 3878237 ] ,
          "attributes": {
            "ROUTING": "R22C16_Q1;;1;R22C16_S10;R22C16_Q1_S100;1;R23C16_W24;R23C16_S101_W240;1;R23C14_X07;R23C14_W242_X07;1;R23C14_A3;R23C14_X07_A3;1",
            "hdlname": "te pixelData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:36.18-36.27"
          }
        },
        "scr.dataToSend[6]": {
          "hide_name": 0,
          "bits": [ 3878234 ] ,
          "attributes": {
            "ROUTING": "R23C14_Q3;;1;R23C14_E13;R23C14_Q3_E130;1;R23C15_B7;R23C15_E131_B7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880409 ] ,
          "attributes": {
            "ROUTING": "R18C16_F2;;1;R18C16_S10;R18C16_F2_S100;1;R19C16_S24;R19C16_S101_S240;1;R20C16_C3;R20C16_S241_C3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[7]": {
          "hide_name": 0,
          "bits": [ 3878231 ] ,
          "attributes": {
            "ROUTING": "R22C16_Q4;;1;R22C16_EW10;R22C16_Q4_EW10;1;R22C15_B3;R22C15_W111_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880429 ] ,
          "attributes": {
            "ROUTING": "R20C18_OF2;;1;R20C18_I0MUX1;R20C18_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dc_DFFSE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3878229 ] ,
          "attributes": {
            "ROUTING": "R22C15_W27;R22C15_W272_W270;1;R22C13_X08;R22C13_W272_X08;1;R22C13_CE2;R22C13_X08_CE2;1;R21C14_CE2;R21C14_X08_CE2;1;R23C17_W27;R23C17_N271_W270;1;R23C15_W22;R23C15_W272_W220;1;R23C14_X05;R23C14_W221_X05;1;R23C14_CE1;R23C14_X05_CE1;1;R22C15_X08;R22C15_W272_X08;1;R22C15_CE2;R22C15_X08_CE2;1;R22C16_X08;R22C16_W271_X08;1;R22C16_CE2;R22C16_X08_CE2;1;R24C17_CE2;R24C17_X08_CE2;1;R24C17_X08;R24C17_F7_X08;1;R20C15_CE0;R20C15_X06_CE0;1;R21C15_W27;R21C15_N271_W270;1;R21C14_X08;R21C14_W271_X08;1;R24C17_F7;;1;R24C17_N27;R24C17_F7_N270;1;R22C17_W27;R22C17_N272_W270;1;R22C15_N27;R22C15_W272_N270;1;R20C15_X06;R20C15_N272_X06;1;R20C15_CE2;R20C15_X06_CE2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:88.5-141.12|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:0.0-0.0|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:583.28-583.35",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3878220 ] ,
          "attributes": {
            "ROUTING": "R21C15_X07;R21C15_N201_X07;1;R21C15_D7;R21C15_X07_D7;1;R18C17_N25;R18C17_N242_N250;1;R16C17_X08;R16C17_N252_X08;1;R16C17_CE1;R16C17_X08_CE1;1;R24C17_N20;R24C17_E202_N200;1;R22C17_N21;R22C17_N202_N210;1;R17C17_CE2;R17C17_N211_CE2;1;R20C17_N24;R20C17_N212_N240;1;R24C15_E20;R24C15_E202_E200;1;R24C17_X05;R24C17_E202_X05;1;R24C17_A4;R24C17_X05_A4;1;R20C15_X07;R20C15_N202_X07;1;R20C15_D4;R20C15_X07_D4;1;R16C16_N21;R16C16_N212_N210;1;R20C16_N20;R20C16_E201_N200;1;R15C16_CE2;R15C16_N211_CE2;1;R22C15_N20;R22C15_E202_N200;1;R20C15_E20;R20C15_N202_E200;1;R20C17_N20;R20C17_E202_N200;1;R18C17_N21;R18C17_N202_N210;1;R16C17_CE0;R16C17_N212_CE0;1;R24C13_X01;R24C13_E201_X01;1;R24C13_A7;R24C13_X01_A7;1;R24C12_E10;R24C12_F0_E100;1;R24C13_N20;R24C13_E101_N200;1;R22C13_X01;R22C13_N202_X01;1;R22C13_B5;R22C13_X01_B5;1;R23C14_X01;R23C14_N201_X01;1;R23C14_C3;R23C14_X01_C3;1;R22C15_X01;R22C15_E201_X01;1;R22C15_B5;R22C15_X01_B5;1;R22C15_D4;R22C15_E201_D4;1;R18C16_N21;R18C16_N202_N210;1;R24C13_E20;R24C13_E101_E200;1;R16C17_CE2;R16C17_N212_CE2;1;R22C13_E20;R22C13_N202_E200;1;R22C14_E20;R22C14_N202_E200;1;R22C16_X05;R22C16_E202_X05;1;R22C16_A4;R22C16_X05_A4;1;R20C14_X07;R20C14_N202_X07;1;R22C14_N20;R22C14_E201_N200;1;R20C14_SEL4;R20C14_X07_SEL4;1;R20C14_E21;R20C14_N212_E210;1;R20C15_B0;R20C15_E211_B0;1;R24C12_F0;;1;R24C12_E20;R24C12_F0_E200;1;R24C14_N20;R24C14_E202_N200;1;R22C14_N21;R22C14_N202_N210;1;R21C14_A6;R21C14_N211_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.cs_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878216 ] ,
          "attributes": {
            "ROUTING": "R24C12_F7;;1;R24C12_EW20;R24C12_F7_EW20;1;R24C13_E26;R24C13_E121_E260;1;R24C14_X07;R24C14_E261_X07;1;R24C14_CE1;R24C14_X07_CE1;1"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[32]": {
          "hide_name": 0,
          "bits": [ 3878214 ] ,
          "attributes": {
            "ROUTING": "R16C10_F3;;1;R16C10_B5;R16C10_F3_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3878212 ] ,
          "attributes": {
            "ROUTING": "R16C9_F0;;1;R16C9_SN20;R16C9_F0_SN20;1;R17C9_B5;R17C9_S121_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880407 ] ,
          "attributes": {
            "ROUTING": "R20C16_B0;R20C16_F3_B0;1;R20C16_F3;;1;R20C16_B1;R20C16_F3_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3878208 ] ,
          "attributes": {
            "ROUTING": "R16C9_F1;;1;R16C9_S21;R16C9_F1_S210;1;R18C9_B0;R18C9_S212_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_I0_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880404 ] ,
          "attributes": {
            "ROUTING": "R20C17_F4;;1;R20C17_W13;R20C17_F4_W130;1;R20C16_A7;R20C16_W131_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3878204 ] ,
          "attributes": {
            "ROUTING": "R16C9_F2;;1;R16C9_S22;R16C9_F2_S220;1;R17C9_X01;R17C9_S221_X01;1;R17C9_B2;R17C9_X01_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880401 ] ,
          "attributes": {
            "ROUTING": "R20C15_F2;;1;R20C15_E13;R20C15_F2_E130;1;R20C16_B5;R20C16_E131_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3878200 ] ,
          "attributes": {
            "ROUTING": "R16C9_F3;;1;R16C9_S23;R16C9_F3_S230;1;R17C9_B0;R17C9_S231_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880399 ] ,
          "attributes": {
            "ROUTING": "R20C16_F7;;1;R20C16_A6;R20C16_F7_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3878196 ] ,
          "attributes": {
            "ROUTING": "R16C9_F4;;1;R16C9_SN10;R16C9_F4_SN10;1;R17C9_B1;R17C9_S111_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880398 ] ,
          "attributes": {
            "ROUTING": "R20C16_A1;R20C16_X03_A1;1;R20C16_F6;;1;R20C16_X03;R20C16_F6_X03;1;R20C16_A0;R20C16_X03_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3878192 ] ,
          "attributes": {
            "ROUTING": "R16C9_F5;;1;R16C9_S10;R16C9_F5_S100;1;R17C9_W24;R17C9_S101_W240;1;R17C9_B3;R17C9_W240_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880395 ] ,
          "attributes": {
            "ROUTING": "R20C16_X01;R20C16_F2_X01;1;R20C16_B4;R20C16_X01_B4;1;R20C16_F2;;1;R20C16_EW10;R20C16_F2_EW10;1;R20C15_N21;R20C15_W111_N210;1;R18C15_A6;R18C15_N212_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3878188 ] ,
          "attributes": {
            "ROUTING": "R16C10_F0;;1;R16C10_W10;R16C10_F0_W100;1;R16C10_B4;R16C10_W100_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878186 ] ,
          "attributes": {
            "ROUTING": "R16C5_F2;;1;R16C5_SN20;R16C5_F2_SN20;1;R17C5_B4;R17C5_S121_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880392 ] ,
          "attributes": {
            "ROUTING": "R18C15_F6;;1;R18C15_E13;R18C15_F6_E130;1;R18C16_B3;R18C16_E131_B3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878182 ] ,
          "attributes": {
            "ROUTING": "R16C5_F3;;1;R16C5_S23;R16C5_F3_S230;1;R17C5_X08;R17C5_S231_X08;1;R17C5_B5;R17C5_X08_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880391 ] ,
          "attributes": {
            "ROUTING": "R18C16_F6;;1;R18C16_N13;R18C16_F6_N130;1;R18C16_A3;R18C16_N130_A3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880393 ] ,
          "attributes": {
            "ROUTING": "R17C16_F7;;1;R17C16_S10;R17C16_F7_S100;1;R18C16_C3;R18C16_S101_C3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3878176 ] ,
          "attributes": {
            "ROUTING": "R16C10_F1;;1;R16C10_SN20;R16C10_F1_SN20;1;R17C10_B4;R17C10_S121_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878174 ] ,
          "attributes": {
            "ROUTING": "R16C5_F4;;1;R16C5_SN10;R16C5_F4_SN10;1;R17C5_B3;R17C5_S111_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880386 ] ,
          "attributes": {
            "ROUTING": "R15C18_F0;;1;R15C18_I0MUX0;R15C18_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3878170 ] ,
          "attributes": {
            "ROUTING": "R16C5_F5;;1;R16C5_S25;R16C5_F5_S250;1;R17C5_X04;R17C5_S251_X04;1;R17C5_B1;R17C5_X04_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880382 ] ,
          "attributes": {
            "ROUTING": "R15C18_F3;;1;R15C18_I1MUX2;R15C18_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3878166 ] ,
          "attributes": {
            "ROUTING": "R16C6_F0;;1;R16C6_SN10;R16C6_F0_SN10;1;R17C6_B0;R17C6_S111_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880381 ] ,
          "attributes": {
            "ROUTING": "R15C18_F2;;1;R15C18_I0MUX2;R15C18_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3878162 ] ,
          "attributes": {
            "ROUTING": "R16C6_F1;;1;R16C6_S21;R16C6_F1_S210;1;R17C6_B2;R17C6_S211_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880379 ] ,
          "attributes": {
            "ROUTING": "R15C18_OF0;;1;R15C18_I1MUX1;R15C18_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3878158 ] ,
          "attributes": {
            "ROUTING": "R16C6_F2;;1;R16C6_S22;R16C6_F2_S220;1;R17C6_X01;R17C6_S221_X01;1;R17C6_B3;R17C6_X01_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880378 ] ,
          "attributes": {
            "ROUTING": "R15C18_OF2;;1;R15C18_I0MUX1;R15C18_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3878154 ] ,
          "attributes": {
            "ROUTING": "R16C6_F3;;1;R16C6_SN20;R16C6_F3_SN20;1;R17C6_B4;R17C6_S121_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880374 ] ,
          "attributes": {
            "ROUTING": "R15C18_F5;;1;R15C18_I1MUX4;R15C18_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3878150 ] ,
          "attributes": {
            "ROUTING": "R16C6_F4;;1;R16C6_S24;R16C6_F4_S240;1;R17C6_X05;R17C6_S241_X05;1;R17C6_B1;R17C6_X05_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880373 ] ,
          "attributes": {
            "ROUTING": "R15C18_F4;;1;R15C18_I0MUX4;R15C18_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3878146 ] ,
          "attributes": {
            "ROUTING": "R16C6_F5;;1;R16C6_S25;R16C6_F5_S250;1;R17C6_B5;R17C6_S251_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880369 ] ,
          "attributes": {
            "ROUTING": "R15C18_F7;;1;R15C18_I1MUX6;R15C18_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3878142 ] ,
          "attributes": {
            "ROUTING": "R16C7_F0;;1;R16C7_E20;R16C7_F0_E200;1;R16C9_S20;R16C9_E202_S200;1;R18C9_X01;R18C9_S202_X01;1;R18C9_B2;R18C9_X01_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880368 ] ,
          "attributes": {
            "ROUTING": "R15C18_F6;;1;R15C18_I0MUX6;R15C18_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3878138 ] ,
          "attributes": {
            "ROUTING": "R16C7_F1;;1;R16C7_N13;R16C7_F1_N130;1;R15C7_W23;R15C7_N131_W230;1;R15C6_B2;R15C6_W231_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880366 ] ,
          "attributes": {
            "ROUTING": "R15C18_OF4;;1;R15C18_I1MUX5;R15C18_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880387 ] ,
          "attributes": {
            "ROUTING": "R15C18_F1;;1;R15C18_I1MUX0;R15C18_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3878132 ] ,
          "attributes": {
            "ROUTING": "R16C10_F2;;1;R16C10_SN10;R16C10_F2_SN10;1;R17C10_B0;R17C10_S111_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3878130 ] ,
          "attributes": {
            "ROUTING": "R16C7_F2;;1;R16C7_N10;R16C7_F2_N100;1;R15C7_B5;R15C7_N101_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880361 ] ,
          "attributes": {
            "ROUTING": "R14C18_F1;;1;R14C18_I1MUX0;R14C18_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3878126 ] ,
          "attributes": {
            "ROUTING": "R16C7_F3;;1;R16C7_SN20;R16C7_F3_SN20;1;R17C7_B4;R17C7_S121_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880360 ] ,
          "attributes": {
            "ROUTING": "R14C18_F0;;1;R14C18_I0MUX0;R14C18_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3878122 ] ,
          "attributes": {
            "ROUTING": "R16C7_F4;;1;R16C7_S24;R16C7_F4_S240;1;R17C7_X03;R17C7_S241_X03;1;R17C7_B5;R17C7_X03_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880356 ] ,
          "attributes": {
            "ROUTING": "R14C18_F3;;1;R14C18_I1MUX2;R14C18_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3878118 ] ,
          "attributes": {
            "ROUTING": "R16C7_F5;;1;R16C7_E25;R16C7_F5_E250;1;R16C9_S25;R16C9_E252_S250;1;R17C9_B4;R17C9_S251_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880355 ] ,
          "attributes": {
            "ROUTING": "R14C18_F2;;1;R14C18_I0MUX2;R14C18_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3878114 ] ,
          "attributes": {
            "ROUTING": "R16C8_F0;;1;R16C8_E13;R16C8_F0_E130;1;R16C9_N23;R16C9_E131_N230;1;R15C9_B0;R15C9_N231_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880353 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF0;;1;R14C18_I1MUX1;R14C18_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3878110 ] ,
          "attributes": {
            "ROUTING": "R16C8_F1;;1;R16C8_N21;R16C8_F1_N210;1;R15C8_B0;R15C8_N211_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880352 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF2;;1;R14C18_I0MUX1;R14C18_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3878106 ] ,
          "attributes": {
            "ROUTING": "R16C8_F2;;1;R16C8_N22;R16C8_F2_N220;1;R15C8_X01;R15C8_N221_X01;1;R15C8_B4;R15C8_X01_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880348 ] ,
          "attributes": {
            "ROUTING": "R14C18_F5;;1;R14C18_I1MUX4;R14C18_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3878102 ] ,
          "attributes": {
            "ROUTING": "R16C8_F3;;1;R16C8_N23;R16C8_F3_N230;1;R15C8_B3;R15C8_N231_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880347 ] ,
          "attributes": {
            "ROUTING": "R14C18_F4;;1;R14C18_I0MUX4;R14C18_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3878098 ] ,
          "attributes": {
            "ROUTING": "R16C8_F4;;1;R16C8_N13;R16C8_F4_N130;1;R15C8_B2;R15C8_N131_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880343 ] ,
          "attributes": {
            "ROUTING": "R14C18_F7;;1;R14C18_I1MUX6;R14C18_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3878094 ] ,
          "attributes": {
            "ROUTING": "R16C8_F5;;1;R16C8_N10;R16C8_F5_N100;1;R15C8_B5;R15C8_N101_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880342 ] ,
          "attributes": {
            "ROUTING": "R14C18_F6;;1;R14C18_I0MUX6;R14C18_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880365 ] ,
          "attributes": {
            "ROUTING": "R15C18_OF6;;1;R15C18_I0MUX5;R15C18_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880408 ] ,
          "attributes": {
            "ROUTING": "R20C18_OF3;;1;R20C18_W23;R20C18_OF3_W230;1;R20C16_X02;R20C16_W232_X02;1;R20C16_A3;R20C16_X02_A3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878086 ] ,
          "attributes": {
            "ROUTING": "R16C5_F1;;1;R16C5_S21;R16C5_F1_S210;1;R18C5_B2;R18C5_S212_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 3878085 ] ,
          "attributes": {
            "ROUTING": "R20C8_S25;R20C8_S242_S250;1;R22C8_E25;R22C8_S252_E250;1;R22C10_S25;R22C10_E252_S250;1;R23C10_B5;R23C10_S251_B5;1;R17C8_S10;R17C8_OF3_S100;1;R18C8_S24;R18C8_S101_S240;1;R20C8_X05;R20C8_S242_X05;1;R20C8_A4;R20C8_X05_A4;1;R17C9_A5;R17C9_E111_A5;1;R17C9_A3;R17C9_E111_A3;1;R17C9_A0;R17C9_E111_A0;1;R17C9_A1;R17C9_E111_A1;1;R17C7_A4;R17C7_X06_A4;1;R17C7_X06;R17C7_W231_X06;1;R17C7_A5;R17C7_X06_A5;1;R17C9_A4;R17C9_E111_A4;1;R17C9_A2;R17C9_E111_A2;1;R15C8_A3;R15C8_X02_A3;1;R17C10_X02;R17C10_E232_X02;1;R17C10_A0;R17C10_X02_A0;1;R17C6_A2;R17C6_X02_A2;1;R18C9_A0;R18C9_S251_A0;1;R17C6_A0;R17C6_X02_A0;1;R15C8_A2;R15C8_X02_A2;1;R15C8_A4;R15C8_N232_A4;1;R17C6_A4;R17C6_X06_A4;1;R17C6_X06;R17C6_W232_X06;1;R17C6_A5;R17C6_X06_A5;1;R15C8_X02;R15C8_N232_X02;1;R15C8_A0;R15C8_X02_A0;1;R17C10_X06;R17C10_E232_X06;1;R17C10_A4;R17C10_X06_A4;1;R17C9_S25;R17C9_E111_S250;1;R18C9_A2;R18C9_S251_A2;1;R17C6_A3;R17C6_X02_A3;1;R17C6_X02;R17C6_W232_X02;1;R17C6_A1;R17C6_X02_A1;1;R15C8_A5;R15C8_N232_A5;1;R17C5_A3;R17C5_X02_A3;1;R17C8_EW10;R17C8_OF3_EW10;1;R17C7_N25;R17C7_W111_N250;1;R15C7_X06;R15C7_N252_X06;1;R15C7_A5;R15C7_X06_A5;1;R17C8_N23;R17C8_OF3_N230;1;R15C8_E23;R15C8_N232_E230;1;R15C9_X02;R15C9_E231_X02;1;R15C9_A0;R15C9_X02_A0;1;R17C5_X02;R17C5_W231_X02;1;R17C5_A1;R17C5_X02_A1;1;R16C10_A5;R16C10_N231_A5;1;R17C5_A5;R17C5_X06_A5;1;R17C5_X06;R17C5_W231_X06;1;R17C5_A4;R17C5_X06_A4;1;R17C8_E23;R17C8_OF3_E230;1;R17C10_N23;R17C10_E232_N230;1;R16C10_A4;R16C10_N231_A4;1;R17C6_N23;R17C6_W232_N230;1;R15C6_X02;R15C6_N232_X02;1;R15C6_A2;R15C6_X02_A2;1;R17C8_OF3;;1;R17C8_W23;R17C8_OF3_W230;1;R17C6_W23;R17C6_W232_W230;1;R17C5_S23;R17C5_W231_S230;1;R18C5_X02;R18C5_S231_X02;1;R18C5_A2;R18C5_X02_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880340 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF4;;1;R14C18_I1MUX5;R14C18_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.counter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878081 ] ,
          "attributes": {
            "ROUTING": "R17C10_CE0;R17C10_N211_CE0;1;R15C9_CE0;R15C9_N211_CE0;1;R17C9_CE0;R17C9_N211_CE0;1;R17C5_CE1;R17C5_W212_CE1;1;R18C10_S10;R18C10_F7_S100;1;R18C10_N21;R18C10_S100_N210;1;R17C10_CE2;R17C10_N211_CE2;1;R17C9_CE2;R17C9_N211_CE2;1;R15C7_W21;R15C7_W212_W210;1;R15C6_CE1;R15C6_W211_CE1;1;R17C6_CE2;R17C6_W211_CE2;1;R17C5_CE2;R17C5_W212_CE2;1;R17C5_CE0;R17C5_W212_CE0;1;R18C9_CE1;R18C9_X08_CE1;1;R18C10_N27;R18C10_F7_N270;1;R16C10_X06;R16C10_N272_X06;1;R16C10_CE2;R16C10_X06_CE2;1;R17C7_CE2;R17C7_W212_CE2;1;R17C6_CE0;R17C6_W211_CE0;1;R18C8_W27;R18C8_W272_W270;1;R18C6_W27;R18C6_W272_W270;1;R18C5_X08;R18C5_W271_X08;1;R18C5_CE1;R18C5_X08_CE1;1;R17C9_W21;R17C9_N211_W210;1;R17C7_W21;R17C7_W212_W210;1;R17C6_CE1;R17C6_W211_CE1;1;R18C10_W27;R18C10_F7_W270;1;R18C9_X08;R18C9_W271_X08;1;R18C9_CE0;R18C9_X08_CE0;1;R15C8_CE0;R15C8_W211_CE0;1;R15C7_CE2;R15C7_W212_CE2;1;R15C8_CE2;R15C8_W211_CE2;1;R16C9_N21;R16C9_N212_N210;1;R15C9_W21;R15C9_N211_W210;1;R15C8_CE1;R15C8_W211_CE1;1;R18C10_F7;;1;R18C10_EW10;R18C10_F7_EW10;1;R18C9_N21;R18C9_W111_N210;1;R17C9_CE1;R17C9_N211_CE1;1"
          }
        },
        "scr.commandIndex_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878074 ] ,
          "attributes": {
            "ROUTING": "R24C13_F1;;1;R24C13_N13;R24C13_F1_N130;1;R23C13_W27;R23C13_N131_W270;1;R23C12_A3;R23C12_W271_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[3]": {
          "hide_name": 0,
          "bits": [ 3878073 ] ,
          "attributes": {
            "ROUTING": "R24C12_W27;R24C12_S131_W270;1;R24C11_A4;R24C11_W271_A4;1;R23C12_S13;R23C12_Q3_S130;1;R24C12_E27;R24C12_S131_E270;1;R24C13_A1;R24C13_E271_A1;1;R23C12_Q3;;1;R23C12_W23;R23C12_Q3_W230;1;R23C11_X02;R23C11_W231_X02;1;R23C11_A1;R23C11_X02_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:77.13-77.25",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878071 ] ,
          "attributes": {
            "ROUTING": "R24C13_F2;;1;R24C13_EW20;R24C13_F2_EW20;1;R24C12_N26;R24C12_W121_N260;1;R23C12_X05;R23C12_N261_X05;1;R23C12_A2;R23C12_X05_A2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[4]": {
          "hide_name": 0,
          "bits": [ 3878070 ] ,
          "attributes": {
            "ROUTING": "R24C12_W21;R24C12_S111_W210;1;R24C11_B4;R24C11_W211_B4;1;R23C12_SN10;R23C12_Q2_SN10;1;R24C12_E25;R24C12_S111_E250;1;R24C13_A2;R24C13_E251_A2;1;R23C12_Q2;;1;R23C12_W13;R23C12_Q2_W130;1;R23C11_A2;R23C11_W131_A2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:77.13-77.25",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_4_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878069 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "4",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878066 ] ,
          "attributes": {
            "ROUTING": "R24C13_F3;;1;R24C13_W13;R24C13_F3_W130;1;R24C12_A4;R24C12_W131_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[5]": {
          "hide_name": 0,
          "bits": [ 3878065 ] ,
          "attributes": {
            "ROUTING": "R24C12_W24;R24C12_Q4_W240;1;R24C11_C4;R24C11_W241_C4;1;R24C13_A3;R24C13_E111_A3;1;R24C12_Q4;;1;R24C12_EW10;R24C12_Q4_EW10;1;R24C11_N25;R24C11_W111_N250;1;R23C11_A3;R23C11_N251_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:77.13-77.25",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_4_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878064 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "4",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_4_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878061 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "4",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFE_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3878058 ] ,
          "attributes": {
            "ROUTING": "R24C13_F5;;1;R24C13_N25;R24C13_F5_N250;1;R23C13_A1;R23C13_N251_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[7]": {
          "hide_name": 0,
          "bits": [ 3878057 ] ,
          "attributes": {
            "ROUTING": "R23C13_SN20;R23C13_Q1_SN20;1;R24C13_W26;R24C13_S121_W260;1;R24C11_SEL4;R24C11_W262_SEL4;1;R23C13_S21;R23C13_Q1_S210;1;R24C13_A5;R24C13_S211_A5;1;R23C13_Q1;;1;R23C13_W13;R23C13_Q1_W130;1;R23C12_W27;R23C12_W131_W270;1;R23C11_A5;R23C11_W271_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:77.13-77.25",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878056 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "4",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_4_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878055 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "4",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[6]": {
          "hide_name": 0,
          "bits": [ 3878051 ] ,
          "attributes": {
            "ROUTING": "R24C13_W20;R24C13_S101_W200;1;R24C11_D4;R24C11_W202_D4;1;R23C13_S10;R23C13_Q3_S100;1;R24C13_A4;R24C13_S101_A4;1;R23C13_Q3;;1;R23C13_W23;R23C13_Q3_W230;1;R23C11_X06;R23C11_W232_X06;1;R23C11_A4;R23C11_X06_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:77.13-77.25",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3878050 ] ,
          "attributes": {
            "ROUTING": "R24C13_F4;;1;R24C13_SN10;R24C13_F4_SN10;1;R23C13_A3;R23C13_N111_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3878049 ] ,
          "attributes": {
            "ROUTING": "R23C13_CE1;R23C13_X08_CE1;1;R24C12_N21;R24C12_F1_N210;1;R23C12_CE1;R23C12_N211_CE1;1;R24C13_N23;R24C13_E131_N230;1;R23C13_X08;R23C13_N231_X08;1;R23C13_CE0;R23C13_X08_CE0;1;R24C12_X06;R24C12_F1_X06;1;R24C12_CE2;R24C12_X06_CE2;1;R24C12_F1;;1;R24C12_E13;R24C12_F1_E130;1;R24C13_B7;R24C13_E131_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880449 ] ,
          "attributes": {
            "ROUTING": "R20C16_F0;;1;R20C16_I0MUX0;R20C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878044 ] ,
          "attributes": {
            "ROUTING": "R17C7_F1;;1;R17C7_I1MUX0;R17C7_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878043 ] ,
          "attributes": {
            "ROUTING": "R17C7_F0;;1;R17C7_I0MUX0;R17C7_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.counter[23]": {
          "hide_name": 0,
          "bits": [ 3878040 ] ,
          "attributes": {
            "ROUTING": "R21C6_W25;R21C6_S252_W250;1;R21C6_B0;R21C6_W250_B0;1;R19C7_W25;R19C7_S252_W250;1;R19C6_S25;R19C6_W251_S250;1;R20C6_W25;R20C6_S251_W250;1;R20C6_B0;R20C6_W250_B0;1;R17C7_X08;R17C7_W252_X08;1;R17C7_D2;R17C7_X08_D2;1;R23C6_D1;R23C6_X06_D1;1;R17C7_S25;R17C7_W252_S250;1;R19C7_S20;R19C7_S252_S200;1;R21C7_S21;R21C7_S202_S210;1;R22C7_W21;R22C7_S211_W210;1;R22C6_B0;R22C6_W211_B0;1;R17C9_W10;R17C9_Q5_W100;1;R17C8_N20;R17C8_W101_N200;1;R16C8_C6;R16C8_N201_C6;1;R17C9_N25;R17C9_Q5_N250;1;R16C9_X04;R16C9_N251_X04;1;R16C9_B0;R16C9_X04_B0;1;R17C9_Q5;;1;R17C9_W25;R17C9_Q5_W250;1;R23C6_X06;R23C6_W211_X06;1;R23C7_W21;R23C7_S212_W210;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[8]": {
          "hide_name": 0,
          "bits": [ 3878039 ] ,
          "attributes": {
            "ROUTING": "R17C7_N26;R17C7_E121_N260;1;R16C7_X03;R16C7_N261_X03;1;R16C7_A6;R16C7_X03_A6;1;R18C7_SEL2;R18C7_X07_SEL2;1;R17C7_S22;R17C7_E121_S220;1;R18C7_X07;R18C7_S221_X07;1;R18C7_SEL0;R18C7_X07_SEL0;1;R21C3_B3;R21C3_X01_B3;1;R20C3_B3;R20C3_X03_B3;1;R20C3_X03;R20C3_S261_X03;1;R21C3_X01;R21C3_S262_X01;1;R17C5_S26;R17C5_W121_S260;1;R19C5_W26;R19C5_S262_W260;1;R19C3_S26;R19C3_W262_S260;1;R21C3_S27;R21C3_S262_S270;1;R22C3_X04;R22C3_S271_X04;1;R22C3_B3;R22C3_X04_B3;1;R17C6_N24;R17C6_Q4_N240;1;R16C6_X03;R16C6_N241_X03;1;R16C6_B3;R16C6_X03_B3;1;R17C6_Q4;;1;R17C6_EW20;R17C6_Q4_EW20;1;R17C7_C2;R17C7_E121_C2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[9]": {
          "hide_name": 0,
          "bits": [ 3878038 ] ,
          "attributes": {
            "ROUTING": "R16C6_E24;R16C6_N101_E240;1;R16C7_X07;R16C7_E241_X07;1;R16C7_B6;R16C7_X07_B6;1;R17C6_E21;R17C6_Q1_E210;1;R17C7_B2;R17C7_E211_B2;1;R17C6_S21;R17C6_Q1_S210;1;R19C6_S21;R19C6_S212_S210;1;R21C6_S21;R21C6_S212_S210;1;R23C6_B1;R23C6_S212_B1;1;R21C4_W21;R21C4_S212_W210;1;R21C3_B4;R21C3_W211_B4;1;R17C6_W21;R17C6_Q1_W210;1;R17C4_S21;R17C4_W212_S210;1;R19C4_S21;R19C4_S212_S210;1;R21C4_S21;R21C4_S212_S210;1;R22C4_W21;R22C4_S211_W210;1;R22C3_B4;R22C3_W211_B4;1;R17C6_N10;R17C6_Q1_N100;1;R16C6_B4;R16C6_N101_B4;1;R17C6_Q1;;1;R20C4_W21;R20C4_S211_W210;1;R20C3_B4;R20C3_W211_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[14]": {
          "hide_name": 0,
          "bits": [ 3878037 ] ,
          "attributes": {
            "ROUTING": "R18C7_S25;R18C7_S111_S250;1;R20C7_S25;R20C7_S252_S250;1;R22C7_S25;R22C7_S252_S250;1;R23C7_W25;R23C7_S251_W250;1;R23C6_A1;R23C6_W251_A1;1;R17C7_SN10;R17C7_Q4_SN10;1;R16C7_C6;R16C7_N111_C6;1;R17C7_A2;R17C7_N130_A2;1;R21C4_B3;R21C4_X03_B3;1;R20C4_S24;R20C4_W241_S240;1;R22C4_X01;R22C4_S242_X01;1;R22C4_B3;R22C4_X01_B3;1;R17C7_W24;R17C7_Q4_W240;1;R17C5_S24;R17C5_W242_S240;1;R19C5_S24;R19C5_S242_S240;1;R20C5_W24;R20C5_S241_W240;1;R20C4_X03;R20C4_W241_X03;1;R20C4_B3;R20C4_X03_B3;1;R17C7_N13;R17C7_Q4_N130;1;R16C7_B3;R16C7_N131_B3;1;R17C7_Q4;;1;R21C5_W24;R21C5_S242_W240;1;R21C4_X03;R21C4_W241_X03;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[22]": {
          "hide_name": 0,
          "bits": [ 3878035 ] ,
          "attributes": {
            "ROUTING": "R17C7_SEL2;R17C7_X05_SEL2;1;R16C7_D6;R16C7_S241_D6;1;R20C5_S25;R20C5_W252_S250;1;R22C5_B5;R22C5_S252_B5;1;R17C7_S24;R17C7_S242_S240;1;R19C7_S25;R19C7_S242_S250;1;R20C7_W25;R20C7_S251_W250;1;R20C5_X08;R20C5_W252_X08;1;R20C5_B5;R20C5_X08_B5;1;R15C8_W10;R15C8_Q5_W100;1;R15C7_S24;R15C7_W101_S240;1;R17C7_X05;R17C7_S242_X05;1;R17C7_SEL0;R17C7_X05_SEL0;1;R21C5_B5;R21C5_S252_B5;1;R17C8_W25;R17C8_S252_W250;1;R17C6_S25;R17C6_W252_S250;1;R19C6_W25;R19C6_S252_W250;1;R15C8_S25;R15C8_Q5_S250;1;R16C8_B5;R16C8_S251_B5;1;R19C5_S25;R19C5_W251_S250;1;R15C8_Q5;;1;R18C6_E25;R18C6_S251_E250;1;R18C7_A1;R18C7_E251_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878034 ] ,
          "attributes": {
            "ROUTING": "R17C7_F3;;1;R17C7_I1MUX2;R17C7_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878033 ] ,
          "attributes": {
            "ROUTING": "R17C7_F2;;1;R17C7_I0MUX2;R17C7_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.counter[15]": {
          "hide_name": 0,
          "bits": [ 3878031 ] ,
          "attributes": {
            "ROUTING": "R17C7_SN20;R17C7_Q5_SN20;1;R18C7_D1;R18C7_S121_D1;1;R17C7_X04;R17C7_Q5_X04;1;R17C7_SEL1;R17C7_X04_SEL1;1;R21C4_B4;R21C4_S252_B4;1;R21C4_S25;R21C4_S252_S250;1;R22C4_B4;R22C4_S251_B4;1;R16C7_E24;R16C7_N101_E240;1;R16C8_X07;R16C8_E241_X07;1;R16C8_D6;R16C8_X07_D6;1;R17C7_W25;R17C7_Q5_W250;1;R17C5_W25;R17C5_W252_W250;1;R17C4_S25;R17C4_W251_S250;1;R19C4_S25;R19C4_S252_S250;1;R20C4_B4;R20C4_S251_B4;1;R17C7_Q5;;1;R17C7_N10;R17C7_Q5_N100;1;R16C7_B4;R16C7_N101_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878030 ] ,
          "attributes": {
            "ROUTING": "R17C7_OF0;;1;R17C7_I1MUX1;R17C7_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878029 ] ,
          "attributes": {
            "ROUTING": "R17C7_OF2;;1;R17C7_I0MUX1;R17C7_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.counter[20]": {
          "hide_name": 0,
          "bits": [ 3878027 ] ,
          "attributes": {
            "ROUTING": "R18C8_S25;R18C8_S242_S250;1;R20C8_S20;R20C8_S252_S200;1;R21C8_X07;R21C8_S201_X07;1;R21C8_D6;R21C8_X07_D6;1;R20C5_B3;R20C5_X01_B3;1;R18C6_W24;R18C6_W242_W240;1;R18C5_S24;R18C5_W241_S240;1;R20C5_S24;R20C5_S242_S240;1;R22C5_X01;R22C5_S242_X01;1;R22C5_B3;R22C5_X01_B3;1;R15C8_EW10;R15C8_Q3_EW10;1;R15C7_B3;R15C7_W111_B3;1;R18C8_W24;R18C8_S242_W240;1;R18C7_X03;R18C7_W241_X03;1;R18C7_SEL1;R18C7_X03_SEL1;1;R16C8_B3;R16C8_S231_B3;1;R15C8_S10;R15C8_Q3_S100;1;R16C8_S24;R16C8_S101_S240;1;R18C8_X07;R18C8_S242_X07;1;R18C8_B6;R18C8_X07_B6;1;R21C5_X03;R21C5_S241_X03;1;R20C5_X01;R20C5_S242_X01;1;R15C8_S23;R15C8_Q3_S230;1;R21C5_B3;R21C5_X03_B3;1;R15C8_Q3;;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[21]": {
          "hide_name": 0,
          "bits": [ 3878026 ] ,
          "attributes": {
            "ROUTING": "R19C8_W23;R19C8_S232_W230;1;R19C6_W26;R19C6_W232_W260;1;R19C5_S26;R19C5_W261_S260;1;R20C5_X03;R20C5_S261_X03;1;R20C5_B4;R20C5_X03_B4;1;R21C6_S23;R21C6_W232_S230;1;R22C6_W23;R22C6_S231_W230;1;R22C5_B4;R22C5_W231_B4;1;R21C8_W23;R21C8_S232_W230;1;R21C6_W23;R21C6_W232_W230;1;R21C5_B4;R21C5_W231_B4;1;R15C8_W13;R15C8_Q2_W130;1;R15C7_A3;R15C7_W131_A3;1;R18C8_W23;R18C8_S231_W230;1;R18C7_B1;R18C7_W231_B1;1;R15C8_SN20;R15C8_Q2_SN20;1;R16C8_B4;R16C8_S121_B4;1;R17C8_S23;R17C8_S222_S230;1;R18C8_A6;R18C8_S231_A6;1;R15C8_Q2;;1;R15C8_S22;R15C8_Q2_S220;1;R21C8_X06;R21C8_S232_X06;1;R19C8_S23;R19C8_S232_S230;1;R21C8_C6;R21C8_X06_C6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[16]": {
          "hide_name": 0,
          "bits": [ 3878025 ] ,
          "attributes": {
            "ROUTING": "R18C9_W26;R18C9_S121_W260;1;R18C7_C1;R18C7_W262_C1;1;R19C9_W24;R19C9_S242_W240;1;R19C7_W24;R19C7_W242_W240;1;R19C5_W82;R19C5_W242_W820;1;R19C4_S27;R19C4_E828_S270;1;R20C4_B5;R20C4_S271_B5;1;R21C3_S23;R21C3_E131_S230;1;R22C3_E23;R22C3_S231_E230;1;R22C4_B5;R22C4_E231_B5;1;R21C7_W83;R21C7_W252_W830;1;R21C2_E13;R21C2_E838_E130;1;R21C3_E23;R21C3_E131_E230;1;R21C4_B5;R21C4_E231_B5;1;R18C9_B7;R18C9_S121_B7;1;R17C9_SN20;R17C9_Q4_SN20;1;R16C9_W22;R16C9_N121_W220;1;R16C7_X01;R16C7_W222_X01;1;R16C7_B5;R16C7_X01_B5;1;R17C9_Q4;;1;R17C9_S24;R17C9_Q4_S240;1;R19C9_S25;R19C9_S242_S250;1;R21C9_W25;R21C9_S252_W250;1;R21C8_X08;R21C8_W251_X08;1;R21C8_B6;R21C8_X08_B6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[24]": {
          "hide_name": 0,
          "bits": [ 3878024 ] ,
          "attributes": {
            "ROUTING": "R21C7_W22;R21C7_W272_W220;1;R21C6_X05;R21C6_W221_X05;1;R21C6_B1;R21C6_X05_B1;1;R22C7_W27;R22C7_S271_W270;1;R22C6_X04;R22C6_W271_X04;1;R22C6_B1;R22C6_X04_B1;1;R19C9_W23;R19C9_S131_W230;1;R19C7_W23;R19C7_W232_W230;1;R19C6_S23;R19C6_W231_S230;1;R20C6_B1;R20C6_S231_B1;1;R23C7_W27;R23C7_S272_W270;1;R23C6_X04;R23C6_W271_X04;1;R23C6_C1;R23C6_X04_C1;1;R18C9_E13;R18C9_Q0_E130;1;R18C9_A7;R18C9_E130_A7;1;R18C9_N20;R18C9_Q0_N200;1;R16C9_X05;R16C9_N202_X05;1;R16C9_B1;R16C9_X05_B1;1;R18C9_Q0;;1;R21C7_S27;R21C7_W272_S270;1;R19C9_S27;R19C9_S131_S270;1;R18C9_S13;R18C9_Q0_S130;1;R21C9_W27;R21C9_S272_W270;1;R21C8_A6;R21C8_W271_A6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[3]": {
          "hide_name": 0,
          "bits": [ 3878022 ] ,
          "attributes": {
            "ROUTING": "R19C5_S21;R19C5_S202_S210;1;R21C5_X02;R21C5_S212_X02;1;R21C5_D7;R21C5_X02_D7;1;R18C4_SEL5;R18C4_X01_SEL5;1;R21C2_X01;R21C2_S202_X01;1;R21C2_B4;R21C2_X01_B4;1;R21C2_S20;R21C2_S202_S200;1;R22C2_X01;R22C2_S201_X01;1;R22C2_B4;R22C2_X01_B4;1;R17C5_S20;R17C5_N100_S200;1;R18C5_X07;R18C5_S201_X07;1;R18C5_SEL0;R18C5_X07_SEL0;1;R18C3_SEL1;R18C3_X01_SEL1;1;R19C4_W20;R19C4_S202_W200;1;R19C2_S20;R19C2_W202_S200;1;R20C2_X01;R20C2_S201_X01;1;R20C2_B4;R20C2_X01_B4;1;R18C4_W20;R18C4_S201_W200;1;R18C3_X01;R18C3_W201_X01;1;R18C3_SEL5;R18C3_X01_SEL5;1;R17C5_W10;R17C5_Q3_W100;1;R17C4_S20;R17C4_W101_S200;1;R18C4_X01;R18C4_S201_X01;1;R18C4_SEL1;R18C4_X01_SEL1;1;R17C5_Q3;;1;R17C5_N10;R17C5_Q3_N100;1;R16C5_B4;R16C5_N101_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[2]": {
          "hide_name": 0,
          "bits": [ 3878021 ] ,
          "attributes": {
            "ROUTING": "R18C5_S26;R18C5_S121_S260;1;R20C5_S26;R20C5_S262_S260;1;R21C5_X05;R21C5_S261_X05;1;R21C5_C7;R21C5_X05_C7;1;R18C3_SEL2;R18C3_W262_SEL2;1;R22C2_X03;R22C2_S262_X03;1;R22C2_B3;R22C2_X03_B3;1;R18C4_SEL2;R18C4_W261_SEL2;1;R18C4_SEL6;R18C4_W261_SEL6;1;R18C4_SEL0;R18C4_W261_SEL0;1;R18C4_SEL4;R18C4_W261_SEL4;1;R18C3_SEL4;R18C3_W262_SEL4;1;R20C2_X03;R20C2_W261_X03;1;R20C2_B3;R20C2_X03_B3;1;R18C3_SEL6;R18C3_W262_SEL6;1;R18C3_S26;R18C3_W262_S260;1;R20C3_W26;R20C3_S262_W260;1;R20C2_S26;R20C2_W261_S260;1;R21C2_X03;R21C2_S261_X03;1;R21C2_B3;R21C2_X03_B3;1;R18C5_W26;R18C5_S121_W260;1;R18C3_SEL0;R18C3_W262_SEL0;1;R17C5_N13;R17C5_Q5_N130;1;R16C5_B3;R16C5_N131_B3;1;R17C5_Q5;;1;R17C5_SN20;R17C5_Q5_SN20;1;R18C5_D1;R18C5_S121_D1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[1]": {
          "hide_name": 0,
          "bits": [ 3878020 ] ,
          "attributes": {
            "ROUTING": "R17C5_S82;R17C5_Q4_S820;1;R21C5_E24;R21C5_S824_E240;1;R21C5_B7;R21C5_E240_B7;1;R22C2_S25;R22C2_S252_S250;1;R22C2_B2;R22C2_S250_B2;1;R21C2_X04;R21C2_S251_X04;1;R21C2_B2;R21C2_X04_B2;1;R18C3_W25;R18C3_W242_W250;1;R18C2_S25;R18C2_W251_S250;1;R20C2_S25;R20C2_S252_S250;1;R20C2_B2;R20C2_S250_B2;1;R18C5_W24;R18C5_S101_W240;1;R18C3_X03;R18C3_W242_X03;1;R18C3_D1;R18C3_X03_D1;1;R17C5_N24;R17C5_Q4_N240;1;R16C5_X03;R16C5_N241_X03;1;R16C5_B2;R16C5_X03_B2;1;R17C5_Q4;;1;R17C5_S10;R17C5_Q4_S100;1;R18C5_C1;R18C5_S101_C1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[0]": {
          "hide_name": 0,
          "bits": [ 3878019 ] ,
          "attributes": {
            "ROUTING": "R18C5_EW20;R18C5_Q2_EW20;1;R18C4_W26;R18C4_W121_W260;1;R18C3_C1;R18C3_W261_C1;1;R21C5_W23;R21C5_S232_W230;1;R21C3_W23;R21C3_W232_W230;1;R21C2_B1;R21C2_W231_B1;1;R22C2_B1;R22C2_W231_B1;1;R20C2_B1;R20C2_W231_B1;1;R18C5_S13;R18C5_Q2_S130;1;R19C5_S23;R19C5_S131_S230;1;R21C5_A7;R21C5_S232_A7;1;R21C5_S23;R21C5_S232_S230;1;R22C5_W23;R22C5_S231_W230;1;R22C3_W23;R22C3_W232_W230;1;R18C5_S22;R18C5_Q2_S220;1;R20C5_W22;R20C5_S222_W220;1;R20C3_W23;R20C3_W222_W230;1;R18C5_N22;R18C5_Q2_N220;1;R16C5_X05;R16C5_N222_X05;1;R16C5_B1;R16C5_X05_B1;1;R18C5_Q2;;1;R18C5_X05;R18C5_Q2_X05;1;R18C5_B1;R18C5_X05_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[18]": {
          "hide_name": 0,
          "bits": [ 3878017 ] ,
          "attributes": {
            "ROUTING": "R15C8_EW20;R15C8_Q0_EW20;1;R15C7_D3;R15C7_W121_D3;1;R22C6_W21;R22C6_S212_W210;1;R22C5_B1;R22C5_W211_B1;1;R21C7_X02;R21C7_S211_X02;1;R21C7_D7;R21C7_X02_D7;1;R23C6_SEL5;R23C6_X03_SEL5;1;R23C7_SEL5;R23C7_X03_SEL5;1;R20C6_W21;R20C6_S212_W210;1;R20C5_B1;R20C5_W211_B1;1;R18C8_X08;R18C8_S212_X08;1;R18C8_C5;R18C8_X08_C5;1;R18C7_S21;R18C7_W211_S210;1;R20C7_S21;R20C7_S212_S210;1;R22C7_S24;R22C7_S212_S240;1;R23C7_X03;R23C7_S241_X03;1;R23C7_SEL1;R23C7_X03_SEL1;1;R21C6_W21;R21C6_S211_W210;1;R21C5_B1;R21C5_W211_B1;1;R16C8_S21;R16C8_S111_S210;1;R18C8_W21;R18C8_S212_W210;1;R18C6_S21;R18C6_W212_S210;1;R20C6_S21;R20C6_S212_S210;1;R22C6_S24;R22C6_S212_S240;1;R23C6_X03;R23C6_S241_X03;1;R23C6_SEL1;R23C6_X03_SEL1;1;R15C8_Q0;;1;R15C8_SN10;R15C8_Q0_SN10;1;R16C8_B1;R16C8_S111_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[6]": {
          "hide_name": 0,
          "bits": [ 3878016 ] ,
          "attributes": {
            "ROUTING": "R21C5_S21;R21C5_S202_S210;1;R22C5_W21;R22C5_S211_W210;1;R22C3_B1;R22C3_W212_B1;1;R19C5_W25;R19C5_S252_W250;1;R19C3_S25;R19C3_W252_S250;1;R20C3_W25;R20C3_S251_W250;1;R20C3_B1;R20C3_W250_B1;1;R18C6_W20;R18C6_S101_W200;1;R18C4_W21;R18C4_W202_W210;1;R18C3_B1;R18C3_W211_B1;1;R19C5_S20;R19C5_S252_S200;1;R21C5_W20;R21C5_S202_W200;1;R21C3_X05;R21C3_W202_X05;1;R21C3_B1;R21C3_X05_B1;1;R18C6_S24;R18C6_S101_S240;1;R20C6_S24;R20C6_S242_S240;1;R21C6_E24;R21C6_S241_E240;1;R21C7_C7;R21C7_E241_C7;1;R17C6_S10;R17C6_Q2_S100;1;R17C6_N21;R17C6_S100_N210;1;R16C6_B1;R16C6_N211_B1;1;R17C6_Q2;;1;R17C6_EW10;R17C6_Q2_EW10;1;R17C5_S25;R17C5_W111_S250;1;R18C5_A1;R18C5_S251_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[32]": {
          "hide_name": 0,
          "bits": [ 3878015 ] ,
          "attributes": {
            "ROUTING": "R20C7_S27;R20C7_S272_S270;1;R21C7_B7;R21C7_S271_B7;1;R18C7_X05;R18C7_S262_X05;1;R18C7_C6;R18C7_X05_C6;1;R22C7_X01;R22C7_S222_X01;1;R22C7_B3;R22C7_X01_B3;1;R16C7_S26;R16C7_W262_S260;1;R18C7_S27;R18C7_S262_S270;1;R20C7_S22;R20C7_S272_S220;1;R21C7_X01;R21C7_S221_X01;1;R21C7_B3;R21C7_X01_B3;1;R16C10_EW20;R16C10_Q5_EW20;1;R16C9_W26;R16C9_W121_W260;1;R16C7_C7;R16C7_W262_C7;1;R16C10_W25;R16C10_Q5_W250;1;R16C8_S25;R16C8_W252_S250;1;R18C8_S20;R18C8_S252_S200;1;R20C8_W20;R20C8_S202_W200;1;R20C7_X01;R20C7_W201_X01;1;R20C7_B3;R20C7_X01_B3;1;R16C10_Q5;;1;R16C10_X04;R16C10_Q5_X04;1;R16C10_B3;R16C10_X04_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[13]": {
          "hide_name": 0,
          "bits": [ 3878014 ] ,
          "attributes": {
            "ROUTING": "R18C7_S24;R18C7_S212_S240;1;R20C7_S24;R20C7_S242_S240;1;R21C7_X03;R21C7_S241_X03;1;R21C7_A7;R21C7_X03_A7;1;R20C4_B2;R20C4_S212_B2;1;R22C4_B2;R22C4_S212_B2;1;R18C7_W21;R18C7_S212_W210;1;R18C5_W21;R18C5_W212_W210;1;R18C4_S21;R18C4_W211_S210;1;R20C4_S21;R20C4_S212_S210;1;R21C4_B2;R21C4_S211_B2;1;R16C7_A7;R16C7_S210_A7;1;R16C7_S21;R16C7_S111_S210;1;R18C7_A6;R18C7_S212_A6;1;R15C7_Q5;;1;R15C7_SN10;R15C7_Q5_SN10;1;R16C7_B2;R16C7_S111_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[10]": {
          "hide_name": 0,
          "bits": [ 3878012 ] ,
          "attributes": {
            "ROUTING": "R21C3_S20;R21C3_S202_S200;1;R22C3_X01;R22C3_S201_X01;1;R22C3_B5;R22C3_X01_B5;1;R17C6_E13;R17C6_Q5_E130;1;R17C7_S27;R17C7_E131_S270;1;R18C7_B6;R18C7_S271_B6;1;R20C8_S27;R20C8_S262_S270;1;R21C8_B7;R21C8_S271_B7;1;R21C3_B5;R21C3_X03_B5;1;R18C6_E26;R18C6_S121_E260;1;R17C6_SN20;R17C6_Q5_SN20;1;R18C8_S26;R18C8_E262_S260;1;R17C6_W25;R17C6_Q5_W250;1;R17C4_W20;R17C4_W252_W200;1;R17C3_S20;R17C3_W201_S200;1;R19C3_S20;R19C3_S202_S200;1;R20C3_X01;R20C3_S201_X01;1;R20C3_B5;R20C3_X01_B5;1;R17C6_N25;R17C6_Q5_N250;1;R16C6_B5;R16C6_N251_B5;1;R17C6_Q5;;1;R17C6_E25;R17C6_Q5_E250;1;R16C8_B6;R16C8_N251_B6;1;R17C8_N25;R17C8_E252_N250;1;R21C3_X03;R21C3_S202_X03;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[11]": {
          "hide_name": 0,
          "bits": [ 3878011 ] ,
          "attributes": {
            "ROUTING": "R18C7_N22;R18C7_W222_N220;1;R16C7_X05;R16C7_N222_X05;1;R16C7_B0;R16C7_X05_B0;1;R19C5_W23;R19C5_S231_W230;1;R19C4_S23;R19C4_W231_S230;1;R21C4_B0;R21C4_S232_B0;1;R20C7_W22;R20C7_W222_W220;1;R20C5_W23;R20C5_W222_W230;1;R20C4_B0;R20C4_W231_B0;1;R18C9_W13;R18C9_Q2_W130;1;R18C8_A5;R18C8_W131_A5;1;R18C7_W23;R18C7_W222_W230;1;R18C6_N23;R18C6_W231_N230;1;R17C6_X08;R17C6_N231_X08;1;R17C6_B6;R17C6_X08_B6;1;R16C8_A6;R16C8_X01_A6;1;R18C8_N22;R18C8_W221_N220;1;R16C8_X01;R16C8_N222_X01;1;R18C9_W22;R18C9_Q2_W220;1;R22C4_B0;R22C4_S231_B0;1;R21C4_S23;R21C4_S232_S230;1;R18C5_S23;R18C5_W232_S230;1;R18C9_Q2;;1;R18C9_S22;R18C9_Q2_S220;1;R20C9_W22;R20C9_S222_W220;1;R20C8_S22;R20C8_W221_S220;1;R21C8_X01;R21C8_S221_X01;1;R21C8_A7;R21C8_X01_A7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[19]": {
          "hide_name": 0,
          "bits": [ 3878009 ] ,
          "attributes": {
            "ROUTING": "R23C7_SEL2;R23C7_W261_SEL2;1;R15C8_W25;R15C8_S130_W250;1;R15C7_X04;R15C7_W251_X04;1;R15C7_C3;R15C7_X04_C3;1;R23C7_SEL4;R23C7_W261_SEL4;1;R22C5_B2;R22C5_S232_B2;1;R20C5_S23;R20C5_W231_S230;1;R21C5_B2;R21C5_S231_B2;1;R23C7_SEL0;R23C7_W261_SEL0;1;R20C6_S22;R20C6_W222_S220;1;R22C6_S22;R22C6_S222_S220;1;R23C6_X07;R23C6_S221_X07;1;R23C6_SEL4;R23C6_X07_SEL4;1;R23C6_SEL6;R23C6_W262_SEL6;1;R23C6_SEL2;R23C6_W262_SEL2;1;R23C7_SEL6;R23C7_W261_SEL6;1;R20C8_W22;R20C8_S222_W220;1;R20C6_W23;R20C6_W222_W230;1;R20C5_B2;R20C5_W231_B2;1;R18C8_S22;R18C8_S272_S220;1;R20C8_S23;R20C8_S222_S230;1;R22C8_S26;R22C8_S232_S260;1;R23C8_W26;R23C8_S261_W260;1;R23C6_SEL0;R23C6_W262_SEL0;1;R15C8_S24;R15C8_Q4_S240;1;R16C8_X03;R16C8_S241_X03;1;R16C8_B2;R16C8_X03_B2;1;R15C8_Q4;;1;R15C8_S13;R15C8_Q4_S130;1;R16C8_S27;R16C8_S131_S270;1;R18C8_B4;R18C8_S272_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[7]": {
          "hide_name": 0,
          "bits": [ 3878008 ] ,
          "attributes": {
            "ROUTING": "R20C4_W23;R20C4_S232_W230;1;R20C3_B2;R20C3_W231_B2;1;R18C4_W23;R18C4_W232_W230;1;R18C3_X02;R18C3_W231_X02;1;R18C3_A1;R18C3_X02_A1;1;R21C4_W23;R21C4_S231_W230;1;R21C3_B2;R21C3_W231_B2;1;R18C6_W23;R18C6_S131_W230;1;R18C4_S23;R18C4_W232_S230;1;R20C4_S23;R20C4_S232_S230;1;R22C4_W23;R22C4_S232_W230;1;R22C3_B2;R22C3_W231_B2;1;R17C6_N13;R17C6_Q3_N130;1;R16C6_B2;R16C6_N131_B2;1;R18C6_E23;R18C6_S131_E230;1;R18C7_B7;R18C7_E231_B7;1;R17C6_Q3;;1;R17C6_S13;R17C6_Q3_S130;1;R18C6_E27;R18C6_S131_E270;1;R18C8_A4;R18C8_E272_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3878006 ] ,
          "attributes": {
            "ROUTING": "R21C8_F6;;1;R21C8_W10;R21C8_F6_W100;1;R21C8_D1;R21C8_W100_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3878005 ] ,
          "attributes": {
            "ROUTING": "R18C8_SN20;R18C8_F4_SN20;1;R19C8_S26;R19C8_S121_S260;1;R21C8_C1;R21C8_S262_C1;1;R18C8_F4;;1;R18C8_C1;R18C8_F4_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3878003 ] ,
          "attributes": {
            "ROUTING": "R19C8_S24;R19C8_S242_S240;1;R21C8_X05;R21C8_S242_X05;1;R21C8_B1;R21C8_X05_B1;1;R17C7_E10;R17C7_OF1_E100;1;R17C8_S24;R17C8_E101_S240;1;R18C8_X05;R18C8_S241_X05;1;R18C8_B1;R18C8_X05_B1;1;R17C7_OF1;;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3878001 ] ,
          "attributes": {
            "ROUTING": "R21C8_F7;;1;R21C8_A1;R21C8_F7_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877998 ] ,
          "attributes": {
            "ROUTING": "R21C8_F1;;1;R21C8_I1MUX0;R21C8_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877997 ] ,
          "attributes": {
            "ROUTING": "R21C8_F0;;1;R21C8_I0MUX0;R21C8_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3877993 ] ,
          "attributes": {
            "ROUTING": "R21C8_SEL2;R21C8_E262_SEL2;1;R21C5_F7;;1;R21C5_EW20;R21C5_F7_EW20;1;R21C6_E26;R21C6_E121_E260;1;R21C8_SEL0;R21C8_E262_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877992 ] ,
          "attributes": {
            "ROUTING": "R21C8_F3;;1;R21C8_I1MUX2;R21C8_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877991 ] ,
          "attributes": {
            "ROUTING": "R21C8_F2;;1;R21C8_I0MUX2;R21C8_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3877989 ] ,
          "attributes": {
            "ROUTING": "R21C7_F7;;1;R21C7_N13;R21C7_F7_N130;1;R21C7_E24;R21C7_N130_E240;1;R21C8_X03;R21C8_E241_X03;1;R21C8_SEL1;R21C8_X03_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3877988 ] ,
          "attributes": {
            "ROUTING": "R22C10_S21;R22C10_E212_S210;1;R23C10_E21;R23C10_S211_E210;1;R23C10_A0;R23C10_E210_A0;1;R21C8_OF1;;1;R21C8_SN10;R21C8_OF1_SN10;1;R22C8_E21;R22C8_S111_E210;1;R22C9_B5;R22C9_E211_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877987 ] ,
          "attributes": {
            "ROUTING": "R21C8_OF0;;1;R21C8_I1MUX1;R21C8_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877986 ] ,
          "attributes": {
            "ROUTING": "R21C8_OF2;;1;R21C8_I0MUX1;R21C8_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.counter[31]": {
          "hide_name": 0,
          "bits": [ 3877984 ] ,
          "attributes": {
            "ROUTING": "R21C8_S21;R21C8_S212_S210;1;R22C8_W21;R22C8_S211_W210;1;R22C7_B2;R22C7_W211_B2;1;R21C8_W21;R21C8_S212_W210;1;R21C7_B2;R21C7_W211_B2;1;R20C8_W21;R20C8_S211_W210;1;R20C7_B2;R20C7_W211_B2;1;R19C8_S21;R19C8_S202_S210;1;R21C8_S24;R21C8_S212_S240;1;R22C8_X03;R22C8_S241_X03;1;R22C8_D2;R22C8_X03_D2;1;R17C10_N20;R17C10_Q0_N200;1;R16C10_X01;R16C10_N201_X01;1;R16C10_B2;R16C10_X01_B2;1;R17C10_Q0;;1;R17C10_W20;R17C10_Q0_W200;1;R17C8_S20;R17C8_W202_S200;1;R18C8_W20;R18C8_S201_W200;1;R18C7_D4;R18C7_W201_D4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[30]": {
          "hide_name": 0,
          "bits": [ 3877983 ] ,
          "attributes": {
            "ROUTING": "R20C7_X05;R20C7_S262_X05;1;R20C7_B1;R20C7_X05_B1;1;R18C9_S23;R18C9_W231_S230;1;R20C9_S26;R20C9_S232_S260;1;R22C9_W26;R22C9_S262_W260;1;R22C8_C2;R22C8_W261_C2;1;R21C7_X05;R21C7_S261_X05;1;R21C7_B1;R21C7_X05_B1;1;R18C7_S26;R18C7_W261_S260;1;R20C7_S26;R20C7_S262_S260;1;R22C7_X07;R22C7_S262_X07;1;R22C7_B1;R22C7_X07_B1;1;R17C10_N13;R17C10_Q4_N130;1;R16C10_B1;R16C10_N131_B1;1;R17C10_Q4;;1;R17C10_S13;R17C10_Q4_S130;1;R18C10_W23;R18C10_S131_W230;1;R18C8_W26;R18C8_W232_W260;1;R18C7_C4;R18C7_W261_C4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[29]": {
          "hide_name": 0,
          "bits": [ 3877982 ] ,
          "attributes": {
            "ROUTING": "R21C7_X07;R21C7_S201_X07;1;R21C7_B0;R21C7_X07_B0;1;R20C7_X07;R20C7_S202_X07;1;R20C7_B0;R20C7_X07_B0;1;R16C9_S24;R16C9_W241_S240;1;R18C9_S25;R18C9_S242_S250;1;R20C9_S20;R20C9_S252_S200;1;R22C9_W20;R22C9_S202_W200;1;R22C8_X01;R22C8_W201_X01;1;R22C8_B2;R22C8_X01_B2;1;R18C7_S20;R18C7_S252_S200;1;R20C7_S20;R20C7_S202_S200;1;R22C7_X05;R22C7_S202_X05;1;R22C7_B0;R22C7_X05_B0;1;R16C10_X07;R16C10_Q4_X07;1;R16C10_B0;R16C10_X07_B0;1;R16C10_Q4;;1;R16C10_W24;R16C10_Q4_W240;1;R16C8_W25;R16C8_W242_W250;1;R16C7_S25;R16C7_W251_S250;1;R18C7_B4;R18C7_S252_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[28]": {
          "hide_name": 0,
          "bits": [ 3877981 ] ,
          "attributes": {
            "ROUTING": "R18C9_S27;R18C9_S131_S270;1;R20C9_S27;R20C9_S272_S270;1;R22C9_W27;R22C9_S272_W270;1;R22C8_A2;R22C8_W271_A2;1;R22C6_B5;R22C6_S272_B5;1;R20C6_S27;R20C6_S272_S270;1;R21C6_B5;R21C6_S271_B5;1;R18C7_W27;R18C7_W272_W270;1;R18C6_S27;R18C6_W271_S270;1;R20C6_B5;R20C6_S272_B5;1;R17C9_N23;R17C9_Q3_N230;1;R16C9_X08;R16C9_N231_X08;1;R16C9_B5;R16C9_X08_B5;1;R17C9_Q3;;1;R17C9_S13;R17C9_Q3_S130;1;R18C9_W27;R18C9_S131_W270;1;R18C7_A4;R18C7_W272_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[27]": {
          "hide_name": 0,
          "bits": [ 3877979 ] ,
          "attributes": {
            "ROUTING": "R18C7_W20;R18C7_W202_W200;1;R18C6_S20;R18C6_W201_S200;1;R20C6_S20;R20C6_S202_S200;1;R22C6_S20;R22C6_S202_S200;1;R23C6_X01;R23C6_S201_X01;1;R23C6_SEL7;R23C6_X01_SEL7;1;R21C6_B4;R21C6_S251_B4;1;R20C6_S25;R20C6_S252_S250;1;R22C6_B4;R22C6_S252_B4;1;R18C9_S24;R18C9_S101_S240;1;R20C9_S25;R20C9_S242_S250;1;R22C9_W25;R22C9_S252_W250;1;R22C8_X08;R22C8_W251_X08;1;R22C8_D1;R22C8_X08_D1;1;R16C9_B4;R16C9_N101_B4;1;R18C9_W25;R18C9_S111_W250;1;R18C7_W25;R18C7_W252_W250;1;R18C6_S25;R18C6_W251_S250;1;R17C9_Q1;;1;R17C9_SN10;R17C9_Q1_SN10;1;R18C9_W20;R18C9_S101_W200;1;R18C8_D7;R18C8_W201_D7;1;R20C6_B4;R20C6_S252_B4;1;R17C9_S10;R17C9_Q1_S100;1;R17C9_N10;R17C9_Q1_N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[26]": {
          "hide_name": 0,
          "bits": [ 3877977 ] ,
          "attributes": {
            "ROUTING": "R21C6_S27;R21C6_S272_S270;1;R23C6_X02;R23C6_S272_X02;1;R23C6_SEL3;R23C6_X02_SEL3;1;R23C8_W27;R23C8_S272_W270;1;R23C7_X04;R23C7_W271_X04;1;R23C7_SEL3;R23C7_X04_SEL3;1;R19C8_S27;R19C8_S272_S270;1;R21C8_S27;R21C8_S272_S270;1;R22C8_X04;R22C8_S271_X04;1;R22C8_C1;R22C8_X04_C1;1;R18C8_C7;R18C8_X06_C7;1;R21C6_B3;R21C6_X04_B3;1;R17C9_N20;R17C9_Q0_N200;1;R16C9_X01;R16C9_N201_X01;1;R16C9_B3;R16C9_X01_B3;1;R17C9_W13;R17C9_Q0_W130;1;R17C8_S27;R17C8_W131_S270;1;R19C6_S27;R19C6_W272_S270;1;R19C8_W27;R19C8_S272_W270;1;R21C6_X04;R21C6_S272_X04;1;R17C9_Q0;;1;R22C6_B3;R22C6_X01_B3;1;R21C6_S22;R21C6_S272_S220;1;R20C6_X04;R20C6_S271_X04;1;R20C6_B3;R20C6_X04_B3;1;R22C6_X01;R22C6_S221_X01;1;R18C8_X06;R18C8_S271_X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[5]": {
          "hide_name": 0,
          "bits": [ 3877975 ] ,
          "attributes": {
            "ROUTING": "R20C3_S25;R20C3_S242_S250;1;R21C3_W25;R21C3_S251_W250;1;R21C3_B0;R21C3_W250_B0;1;R18C8_S21;R18C8_E212_S210;1;R20C8_S21;R20C8_S212_S210;1;R22C8_B1;R22C8_S212_B1;1;R20C3_B0;R20C3_X05_B0;1;R18C6_W21;R18C6_S111_W210;1;R18C4_W24;R18C4_W212_W240;1;R18C3_SEL7;R18C3_W241_SEL7;1;R17C6_N20;R17C6_Q0_N200;1;R16C6_X07;R16C6_N201_X07;1;R16C6_B0;R16C6_X07_B0;1;R18C7_X02;R18C7_E211_X02;1;R18C7_D7;R18C7_X02_D7;1;R17C6_SN10;R17C6_Q0_SN10;1;R18C6_E21;R18C6_S111_E210;1;R18C8_X02;R18C8_E212_X02;1;R18C8_D6;R18C8_X02_D6;1;R17C6_Q0;;1;R22C3_X05;R22C3_S242_X05;1;R22C3_B0;R22C3_X05_B0;1;R20C3_S24;R20C3_S242_S240;1;R18C3_S24;R18C3_W241_S240;1;R20C3_X05;R20C3_S242_X05;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[4]": {
          "hide_name": 0,
          "bits": [ 3877974 ] ,
          "attributes": {
            "ROUTING": "R18C3_W27;R18C3_W272_W270;1;R18C2_S27;R18C2_W271_S270;1;R20C2_S27;R20C2_S272_S270;1;R22C2_B5;R22C2_S272_B5;1;R17C5_S13;R17C5_Q1_S130;1;R18C5_W27;R18C5_S131_W270;1;R18C4_X04;R18C4_W271_X04;1;R18C4_SEL3;R18C4_X04_SEL3;1;R17C5_EW20;R17C5_Q1_EW20;1;R17C6_E22;R17C6_E121_E220;1;R17C8_S22;R17C8_E222_S220;1;R18C8_C6;R18C8_S221_C6;1;R17C4_W25;R17C4_W111_W250;1;R17C3_S25;R17C3_W251_S250;1;R18C3_X04;R18C3_S251_X04;1;R18C3_SEL3;R18C3_X04_SEL3;1;R17C5_N21;R17C5_Q1_N210;1;R16C5_X08;R16C5_N211_X08;1;R16C5_B5;R16C5_X08_B5;1;R18C7_X08;R18C7_S211_X08;1;R18C7_C7;R18C7_X08_C7;1;R17C5_EW10;R17C5_Q1_EW10;1;R17C2_S25;R17C2_W252_S250;1;R19C2_S25;R19C2_S252_S250;1;R20C2_B5;R20C2_S251_B5;1;R21C2_B5;R21C2_S252_B5;1;R17C5_Q1;;1;R17C5_E21;R17C5_Q1_E210;1;R17C7_S21;R17C7_E212_S210;1;R19C7_S24;R19C7_S212_S240;1;R21C7_S25;R21C7_S242_S250;1;R22C7_E25;R22C7_S251_E250;1;R22C8_A1;R22C8_E251_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3877972 ] ,
          "attributes": {
            "ROUTING": "R22C8_F1;;1;R22C8_X02;R22C8_F1_X02;1;R22C8_D5;R22C8_X02_D5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3877971 ] ,
          "attributes": {
            "ROUTING": "R15C7_S25;R15C7_E111_S250;1;R16C7_B7;R16C7_S251_B7;1;R15C7_S21;R15C7_E111_S210;1;R16C7_B1;R16C7_S211_B1;1;R21C4_S26;R21C4_W262_S260;1;R22C4_X05;R22C4_S261_X05;1;R22C4_B1;R22C4_X05_B1;1;R15C6_EW10;R15C6_Q2_EW10;1;R16C8_S22;R16C8_E222_S220;1;R18C8_X01;R18C8_S222_X01;1;R18C8_B5;R18C8_X01_B5;1;R21C6_W26;R21C6_S262_W260;1;R21C4_X07;R21C4_W262_X07;1;R21C4_B1;R21C4_X07_B1;1;R20C6_W26;R20C6_S261_W260;1;R20C4_X07;R20C4_W262_X07;1;R20C4_B1;R20C4_X07_B1;1;R15C6_SN20;R15C6_Q2_SN20;1;R16C6_E22;R16C6_S121_E220;1;R16C6_S26;R16C6_S121_S260;1;R17C6_D6;R17C6_S261_D6;1;R15C6_Q2;;1;R15C6_S22;R15C6_Q2_S220;1;R17C6_S23;R17C6_S222_S230;1;R19C6_S26;R19C6_S232_S260;1;R21C6_S26;R21C6_S262_S260;1;R22C6_E26;R22C6_S261_E260;1;R22C8_C5;R22C8_E262_C5;1",
            "hdlname": "scr counter",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3877969 ] ,
          "attributes": {
            "ROUTING": "R20C5_S21;R20C5_S202_S210;1;R21C5_B0;R21C5_S211_B0;1;R20C5_S20;R20C5_S202_S200;1;R22C5_X05;R22C5_S202_X05;1;R22C5_B0;R22C5_X05_B0;1;R16C5_S20;R16C5_W202_S200;1;R18C5_S20;R18C5_S202_S200;1;R20C5_X05;R20C5_S202_X05;1;R20C5_B0;R20C5_X05_B0;1;R16C7_W20;R16C7_W202_W200;1;R16C6_S20;R16C6_W201_S200;1;R17C6_C6;R17C6_S201_C6;1;R15C9_S10;R15C9_Q0_S100;1;R16C9_W20;R16C9_S101_W200;1;R16C8_X05;R16C8_W201_X05;1;R16C8_B0;R16C8_X05_B0;1;R18C9_X02;R18C9_S211_X02;1;R18C9_D7;R18C9_X02_D7;1;R15C9_Q0;;1;R15C9_S20;R15C9_Q0_S200;1;R17C9_S21;R17C9_S202_S210;1;R19C9_S21;R19C9_S212_S210;1;R21C9_S21;R21C9_S212_S210;1;R22C9_W21;R22C9_S211_W210;1;R22C8_B5;R22C8_W211_B5;1",
            "hdlname": "scr counter",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3877967 ] ,
          "attributes": {
            "ROUTING": "R17C7_S26;R17C7_W261_S260;1;R19C7_S26;R19C7_S262_S260;1;R21C7_S26;R21C7_S262_S260;1;R22C7_W26;R22C7_S261_W260;1;R22C6_X03;R22C6_W261_X03;1;R22C6_B2;R22C6_X03_B2;1;R17C9_EW20;R17C9_Q2_EW20;1;R17C8_W26;R17C8_W121_W260;1;R17C6_X03;R17C6_W262_X03;1;R17C6_A6;R17C6_X03_A6;1;R20C9_W23;R20C9_S231_W230;1;R20C7_W23;R20C7_W232_W230;1;R20C6_B2;R20C6_W231_B2;1;R17C9_N13;R17C9_Q2_N130;1;R16C9_B2;R16C9_N131_B2;1;R21C7_W23;R21C7_W232_W230;1;R21C6_B2;R21C6_W231_B2;1;R18C9_C7;R18C9_S221_C7;1;R17C9_Q2;;1;R17C9_S22;R17C9_Q2_S220;1;R19C9_S23;R19C9_S222_S230;1;R21C9_W23;R21C9_S232_W230;1;R21C8_S23;R21C8_W231_S230;1;R22C8_A5;R22C8_S231_A5;1",
            "hdlname": "scr counter",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3877963 ] ,
          "attributes": {
            "ROUTING": "R22C8_F2;;1;R22C8_X05;R22C8_F2_X05;1;R22C8_SEL4;R22C8_X05_SEL4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3877962 ] ,
          "attributes": {
            "ROUTING": "R22C10_S24;R22C10_E242_S240;1;R23C10_X05;R23C10_S241_X05;1;R23C10_B0;R23C10_X05_B0;1;R22C8_OF4;;1;R22C8_E24;R22C8_OF4_E240;1;R22C9_X07;R22C9_E241_X07;1;R22C9_A5;R22C9_X07_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877961 ] ,
          "attributes": {
            "ROUTING": "R22C8_F5;;1;R22C8_I1MUX4;R22C8_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877960 ] ,
          "attributes": {
            "ROUTING": "R22C8_F4;;1;R22C8_I0MUX4;R22C8_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.state[2]": {
          "hide_name": 0,
          "bits": [ 3877957 ] ,
          "attributes": {
            "ROUTING": "R24C12_C7;R24C12_E121_C7;1;R24C10_C6;R24C10_W101_C6;1;R24C10_C7;R24C10_W101_C7;1;R24C11_W10;R24C11_Q2_W100;1;R24C11_D1;R24C11_W100_D1;1;R24C11_A2;R24C11_X05_A2;1;R24C11_X05;R24C11_Q2_X05;1;R24C11_B7;R24C11_X05_B7;1;R24C11_E13;R24C11_Q2_E130;1;R24C12_B1;R24C12_E131_B1;1;R24C11_Q2;;1;R24C11_EW20;R24C11_Q2_EW20;1;R24C12_C0;R24C12_E121_C0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr state"
          }
        },
        "scr.state[1]": {
          "hide_name": 0,
          "bits": [ 3877955 ] ,
          "attributes": {
            "ROUTING": "R24C10_X07;R24C10_W241_X07;1;R24C10_B7;R24C10_X07_B7;1;R24C10_X03;R24C10_W241_X03;1;R24C10_A6;R24C10_X03_A6;1;R24C12_A7;R24C12_X01_A7;1;R24C11_S24;R24C11_W101_S240;1;R24C11_B1;R24C11_S240_B1;1;R24C11_W24;R24C11_W101_W240;1;R24C11_B2;R24C11_W240_B2;1;R24C12_A1;R24C12_X01_A1;1;R24C12_X01;R24C12_Q2_X01;1;R24C12_A0;R24C12_X01_A0;1;R24C12_Q2;;1;R24C12_W10;R24C12_Q2_W100;1;R24C11_C7;R24C11_W101_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr state"
          }
        },
        "scr.state[0]": {
          "hide_name": 0,
          "bits": [ 3877953 ] ,
          "attributes": {
            "ROUTING": "R24C11_W13;R24C11_Q1_W130;1;R24C10_A7;R24C10_W131_A7;1;R24C11_W21;R24C11_Q1_W210;1;R24C10_B6;R24C10_W211_B6;1;R24C12_B7;R24C12_E211_B7;1;R24C11_C1;R24C11_X02_C1;1;R24C11_X02;R24C11_Q1_X02;1;R24C11_C2;R24C11_X02_C2;1;R24C11_X06;R24C11_Q1_X06;1;R24C11_A7;R24C11_X06_A7;1;R24C12_X02;R24C12_E211_X02;1;R24C12_C1;R24C12_X02_C1;1;R24C11_Q1;;1;R24C11_E21;R24C11_Q1_E210;1;R24C12_B0;R24C12_E211_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr state"
          }
        },
        "scr.bitNumber_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3877951 ] ,
          "attributes": {
            "ROUTING": "R24C10_F7;;1;R24C10_N27;R24C10_F7_N270;1;R23C10_X06;R23C10_N271_X06;1;R23C10_SEL0;R23C10_X06_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3880479 ] ,
          "attributes": {
            "ROUTING": "R24C16_C3;R24C16_X04_C3;1;R15C12_A3;R15C12_X07_A3;1;R16C9_D3;R16C9_X03_D3;1;R21C6_C0;R21C6_N220_C0;1;R14C17_C1;R14C17_N220_C1;1;R21C6_A0;R21C6_X03_A0;1;R20C4_E20;R20C4_VCC_E200;1;R20C4_A2;R20C4_E200_A2;1;R15C12_C1;R15C12_X04_C1;1;R21C11_D5;R21C11_X07_D5;1;R14C13_X03;R14C13_VCC_X03;1;R14C13_A0;R14C13_X03_A0;1;R21C7_C1;R21C7_X04_C1;1;R21C11_D1;R21C11_X03_D1;1;R24C13_C5;R24C13_X08_C5;1;R24C13_X08;R24C13_VCC_X08;1;R24C13_C4;R24C13_X08_C4;1;R22C2_C5;R22C2_X08_C5;1;R15C13_A0;R15C13_X03_A0;1;R22C3_C5;R22C3_X08_C5;1;R22C5_C0;R22C5_X04_C0;1;R20C3_A3;R20C3_X07_A3;1;R20C6_C3;R20C6_W220_C3;1;R22C2_C3;R22C2_X04_C3;1;R22C5_A4;R22C5_X07_A4;1;R16C5_D2;R16C5_E260_D2;1;R16C6_C0;R16C6_X04_C0;1;R22C4_C0;R22C4_X04_C0;1;R21C4_A5;R21C4_S200_A5;1;R20C6_C0;R20C6_N220_C0;1;R21C12_C0;R21C12_X04_C0;1;R21C3_C3;R21C3_X04_C3;1;R15C12_A4;R15C12_X07_A4;1;R20C4_C2;R20C4_X04_C2;1;R20C6_W22;R20C6_VCC_W220;1;R20C6_C2;R20C6_W220_C2;1;R20C6_C1;R20C6_N220_C1;1;R23C11_C2;R23C11_X04_C2;1;R14C17_D2;R14C17_X03_D2;1;R16C5_C4;R16C5_S220_C4;1;R21C11_A3;R21C11_X07_A3;1;R21C11_C4;R21C11_E261_C4;1;R22C5_C1;R22C5_X04_C1;1;R21C5_A5;R21C5_X07_A5;1;R22C5_X03;R22C5_VCC_X03;1;R22C5_A0;R22C5_X03_A0;1;R14C16_C3;R14C16_X04_C3;1;R16C5_C0;R16C5_X04_C0;1;R16C8_C4;R16C8_X08_C4;1;R21C4_C1;R21C4_X04_C1;1;R16C8_C3;R16C8_X04_C3;1;R20C3_X07;R20C3_VCC_X07;1;R20C3_A5;R20C3_X07_A5;1;R21C4_E20;R21C4_VCC_E200;1;R21C4_A3;R21C4_E200_A3;1;R22C6_C1;R22C6_N220_C1;1;R22C6_C2;R22C6_W220_C2;1;R21C2_C1;R21C2_N220_C1;1;R20C7_C2;R20C7_X04_C2;1;R20C2_C0;R20C2_X04_C0;1;R20C3_C2;R20C3_X04_C2;1;R22C5_C2;R22C5_X04_C2;1;R16C5_C1;R16C5_X04_C1;1;R21C4_S20;R21C4_VCC_S200;1;R21C4_A4;R21C4_S200_A4;1;R21C11_C1;R21C11_X04_C1;1;R14C16_C4;R14C16_X08_C4;1;R21C12_A1;R21C12_E271_A1;1;R15C12_C3;R15C12_X04_C3;1;R16C9_C2;R16C9_E241_C2;1;R22C4_C2;R22C4_X04_C2;1;R16C8_D3;R16C8_X08_D3;1;R24C13_C0;R24C13_X04_C0;1;R16C5_C3;R16C5_X04_C3;1;R22C4_C4;R22C4_X08_C4;1;R23C11_C3;R23C11_X04_C3;1;R16C7_D5;R16C7_X04_D5;1;R20C3_C4;R20C3_X08_C4;1;R21C12_C2;R21C12_X04_C2;1;R21C3_C5;R21C3_X08_C5;1;R21C12_D1;R21C12_X08_D1;1;R20C4_N20;R20C4_VCC_N200;1;R20C4_A0;R20C4_N200_A0;1;R24C16_C2;R24C16_X04_C2;1;R16C8_C2;R16C8_X04_C2;1;R16C5_D5;R16C5_X04_D5;1;R21C2_C2;R21C2_W220_C2;1;R21C3_C2;R21C3_X04_C2;1;R22C6_N22;R22C6_VCC_N220;1;R20C2_C2;R20C2_X04_C2;1;R16C7_C4;R16C7_X08_C4;1;R21C4_C2;R21C4_X04_C2;1;R16C7_D2;R16C7_X08_D2;1;R16C6_D3;R16C6_X08_D3;1;R21C2_W22;R21C2_VCC_W220;1;R21C2_C3;R21C2_W220_C3;1;R15C13_C1;R15C13_X04_C1;1;R21C11_A1;R21C11_X03_A1;1;R14C13_C0;R14C13_X04_C0;1;R15C12_C2;R15C12_X04_C2;1;R20C6_N22;R20C6_VCC_N220;1;R21C12_D3;R21C12_X08_D3;1;R14C12_C4;R14C12_X08_C4;1;R16C9_D5;R16C9_X07_D5;1;R21C6_C2;R21C6_W220_C2;1;R24C16_B1;R24C16_X04_B1;1;R21C6_W22;R21C6_VCC_W220;1;R21C6_C3;R21C6_W220_C3;1;R16C6_D0;R16C6_X08_D0;1;R22C4_A1;R22C4_X03_A1;1;R15C13_C0;R15C13_X04_C0;1;R22C4_C3;R22C4_X04_C3;1;R20C2_C3;R20C2_X04_C3;1;R16C10_D1;R16C10_X08_D1;1;R24C16_C0;R24C16_X04_C0;1;R16C8_D5;R16C8_X04_D5;1;R16C7_D4;R16C7_X04_D4;1;R21C3_A4;R21C3_X07_A4;1;R21C12_A3;R21C12_E271_A3;1;R16C9_D0;R16C9_X03_D0;1;R21C11_D2;R21C11_X03_D2;1;R16C10_C1;R16C10_N220_C1;1;R21C11_X03;R21C11_VCC_X03;1;R21C11_D3;R21C11_X03_D3;1;R20C4_C3;R20C4_X04_C3;1;R21C3_C0;R21C3_X04_C0;1;R16C7_D1;R16C7_X08_D1;1;R14C16_D2;R14C16_X08_D2;1;R20C4_C4;R20C4_X08_C4;1;R22C2_C1;R22C2_X04_C1;1;R20C2_C5;R20C2_X08_C5;1;R22C6_C5;R22C6_X08_C5;1;R21C7_C2;R21C7_X04_C2;1;R21C11_A5;R21C11_X07_A5;1;R16C6_C1;R16C6_X04_C1;1;R16C6_C5;R16C6_X08_C5;1;R16C9_C4;R16C9_E241_C4;1;R14C12_C3;R14C12_X04_C3;1;R21C11_A4;R21C11_X07_A4;1;R16C9_C0;R16C9_N220_C0;1;R20C7_C0;R20C7_X04_C0;1;R21C12_A0;R21C12_E271_A0;1;R23C12_X04;R23C12_VCC_X04;1;R23C12_C0;R23C12_X04_C0;1;R16C6_C4;R16C6_X08_C4;1;R22C5_X04;R22C5_VCC_X04;1;R22C5_C3;R22C5_X04_C3;1;R16C7_C2;R16C7_X04_C2;1;R22C6_X08;R22C6_VCC_X08;1;R22C6_C4;R22C6_X08_C4;1;R22C3_C3;R22C3_W220_C3;1;R20C7_C3;R20C7_X04_C3;1;R21C2_N22;R21C2_VCC_N220;1;R20C5_C5;R20C5_S220_C5;1;R16C7_D0;R16C7_X08_D0;1;R16C6_D4;R16C6_X04_D4;1;R22C4_X08;R22C4_VCC_X08;1;R22C4_C5;R22C4_X08_C5;1;R16C10_D0;R16C10_X08_D0;1;R20C5_S22;R20C5_VCC_S220;1;R20C5_C4;R20C5_S220_C4;1;R14C17_D1;R14C17_X03_D1;1;R21C7_C3;R21C7_X04_C3;1;R16C8_C1;R16C8_X04_C1;1;R16C8_D2;R16C8_X08_D2;1;R23C11_C4;R23C11_X08_C4;1;R21C10_E26;R21C10_VCC_E260;1;R21C11_C5;R21C11_E261_C5;1;R16C10_N22;R16C10_VCC_N220;1;R16C10_C0;R16C10_N220_C0;1;R16C6_C2;R16C6_X04_C2;1;R16C6_C3;R16C6_X04_C3;1;R16C5_E26;R16C5_VCC_E260;1;R16C5_D3;R16C5_E260_D3;1;R14C13_C1;R14C13_X04_C1;1;R16C10_C3;R16C10_W220_C3;1;R20C4_A5;R20C4_S200_A5;1;R21C6_N22;R21C6_VCC_N220;1;R21C6_C1;R21C6_N220_C1;1;R21C2_C4;R21C2_X08_C4;1;R16C9_C5;R16C9_E241_C5;1;R16C5_N20;R16C5_VCC_N200;1;R16C5_A1;R16C5_N200_A1;1;R20C3_C3;R20C3_X04_C3;1;R20C5_C0;R20C5_X04_C0;1;R15C12_C4;R15C12_X08_C4;1;R22C6_W22;R22C6_VCC_W220;1;R21C6_X03;R21C6_VCC_X03;1;R21C6_A1;R21C6_X03_A1;1;R16C10_D2;R16C10_X08_D2;1;R22C4_X07;R22C4_VCC_X07;1;R22C4_A3;R22C4_X07_A3;1;R20C5_C1;R20C5_X04_C1;1;R14C16_D5;R14C16_X04_D5;1;R24C13_C3;R24C13_X04_C3;1;R21C2_X08;R21C2_VCC_X08;1;R21C2_C5;R21C2_X08_C5;1;R14C13_X04;R14C13_VCC_X04;1;R14C13_C2;R14C13_X04_C2;1;R16C6_X04;R16C6_VCC_X04;1;R16C6_D5;R16C6_X04_D5;1;R21C11_C2;R21C11_X04_C2;1;R16C9_D2;R16C9_X03_D2;1;R21C4_C3;R21C4_X04_C3;1;R21C3_X08;R21C3_VCC_X08;1;R21C3_C4;R21C3_X08_C4;1;R16C9_X03;R16C9_VCC_X03;1;R16C9_D1;R16C9_X03_D1;1;R16C10_W22;R16C10_VCC_W220;1;R16C10_C2;R16C10_W220_C2;1;R16C5_D4;R16C5_X04_D4;1;R16C8_D4;R16C8_X04_D4;1;R16C8_C5;R16C8_X08_C5;1;R21C2_C0;R21C2_N220_C0;1;R22C6_C0;R22C6_N220_C0;1;R21C5_C5;R21C5_X08_C5;1;R20C5_A4;R20C5_X07_A4;1;R20C7_X04;R20C7_VCC_X04;1;R20C7_C1;R20C7_X04_C1;1;R21C12_C1;R21C12_X04_C1;1;R21C3_X04;R21C3_VCC_X04;1;R21C3_C1;R21C3_X04_C1;1;R15C12_A2;R15C12_X07_A2;1;R22C3_W22;R22C3_VCC_W220;1;R22C3_C2;R22C3_W220_C2;1;R16C8_D0;R16C8_X08_D0;1;R22C7_C3;R22C7_X04_C3;1;R16C6_X08;R16C6_VCC_X08;1;R16C6_D2;R16C6_X08_D2;1;R14C17_N22;R14C17_VCC_N220;1;R14C17_C0;R14C17_N220_C0;1;R24C13_B1;R24C13_X04_B1;1;R23C11_C1;R23C11_X04_C1;1;R16C7_C0;R16C7_X04_C0;1;R20C4_S20;R20C4_VCC_S200;1;R22C6_C3;R22C6_W220_C3;1;R14C12_C2;R14C12_X04_C2;1;R14C16_C5;R14C16_X08_C5;1;R20C2_X04;R20C2_VCC_X04;1;R20C2_C1;R20C2_X04_C1;1;R22C3_X08;R22C3_VCC_X08;1;R22C3_C4;R22C3_X08_C4;1;R20C2_X08;R20C2_VCC_X08;1;R20C2_C4;R20C2_X08_C4;1;R21C5_C1;R21C5_X04_C1;1;R16C7_C5;R16C7_X08_C5;1;R21C3_A3;R21C3_X07_A3;1;R16C5_E27;R16C5_VCC_E270;1;R16C5_D1;R16C5_E270_D1;1;R21C11_C0;R21C11_X04_C0;1;R22C2_C0;R22C2_X04_C0;1;R20C6_C5;R20C6_X08_C5;1;R21C5_C3;R21C5_X04_C3;1;R16C9_X07;R16C9_VCC_X07;1;R16C9_D4;R16C9_X07_D4;1;R23C11_X08;R23C11_VCC_X08;1;R23C11_C5;R23C11_X08_C5;1;R14C16_D3;R14C16_X08_D3;1;R21C5_C0;R21C5_X04_C0;1;R21C6_C4;R21C6_X08_C4;1;R24C16_X08;R24C16_VCC_X08;1;R24C16_C4;R24C16_X08_C4;1;R22C7_C1;R22C7_X04_C1;1;R15C12_X04;R15C12_VCC_X04;1;R15C12_C0;R15C12_X04_C0;1;R22C7_C0;R22C7_X04_C0;1;R16C8_E24;R16C8_VCC_E240;1;R16C9_C3;R16C9_E241_C3;1;R20C5_X07;R20C5_VCC_X07;1;R20C5_A3;R20C5_X07_A3;1;R23C11_X04;R23C11_VCC_X04;1;R23C11_C0;R23C11_X04_C0;1;R21C5_A2;R21C5_X07_A2;1;R16C7_X08;R16C7_VCC_X08;1;R16C7_D3;R16C7_X08_D3;1;R14C12_X08;R14C12_VCC_X08;1;R14C12_C5;R14C12_X08_C5;1;R21C11_X07;R21C11_VCC_X07;1;R21C11_A2;R21C11_X07_A2;1;R16C8_X04;R16C8_VCC_X04;1;R16C8_C0;R16C8_X04_C0;1;R15C12_X08;R15C12_VCC_X08;1;R15C12_C5;R15C12_X08_C5;1;R14C16_C1;R14C16_X04_C1;1;R20C3_C0;R20C3_X04_C0;1;R16C9_N22;R16C9_VCC_N220;1;R16C9_C1;R16C9_N220_C1;1;R22C3_C1;R22C3_N220_C1;1;R14C16_N20;R14C16_VCC_N200;1;R14C16_A1;R14C16_N200_A1;1;R24C13_C1;R24C13_X04_C1;1;R16C7_C3;R16C7_X04_C3;1;R16C10_X08;R16C10_VCC_X08;1;R16C10_D3;R16C10_X08_D3;1;R16C7_X04;R16C7_VCC_X04;1;R16C7_C1;R16C7_X04_C1;1;R15C13_X03;R15C13_VCC_X03;1;R15C13_A1;R15C13_X03_A1;1;R14C17_D0;R14C17_X03_D0;1;R14C17_X03;R14C17_VCC_X03;1;R14C16_D4;R14C16_X04_D4;1;R21C11_D4;R21C11_X04_D4;1;R21C11_B1;R21C11_X04_B1;1;R21C5_X04;R21C5_VCC_X04;1;R21C5_C2;R21C5_X04_C2;1;R14C16_C2;R14C16_X04_C2;1;R22C6_X07;R22C6_VCC_X07;1;R22C6_A2;R22C6_X07_A2;1;R20C4_C1;R20C4_X04_C1;1;R20C4_X04;R20C4_VCC_X04;1;R20C4_C0;R20C4_X04_C0;1;R22C5_X07;R22C5_VCC_X07;1;R22C5_A5;R22C5_X07_A5;1;R22C3_X07;R22C3_VCC_X07;1;R22C3_A4;R22C3_X07_A4;1;R21C12_D0;R21C12_X08_D0;1;R22C4_X04;R22C4_VCC_X04;1;R22C4_C1;R22C4_X04_C1;1;R21C4_X04;R21C4_VCC_X04;1;R21C4_C0;R21C4_X04_C0;1;R16C5_S22;R16C5_VCC_S220;1;R16C5_C5;R16C5_S220_C5;1;R21C12_X04;R21C12_VCC_X04;1;R21C12_C3;R21C12_X04_C3;1;R21C6_X08;R21C6_VCC_X08;1;R21C6_C5;R21C6_X08_C5;1;R21C3_X07;R21C3_VCC_X07;1;R21C3_A2;R21C3_X07_A2;1;R22C2_X08;R22C2_VCC_X08;1;R22C2_C4;R22C2_X08_C4;1;R21C5_X08;R21C5_VCC_X08;1;R21C5_C4;R21C5_X08_C4;1;R20C6_X03;R20C6_VCC_X03;1;R20C6_A1;R20C6_X03_A1;1;R22C4_X03;R22C4_VCC_X03;1;R22C4_A0;R22C4_X03_A0;1;R16C5_X04;R16C5_VCC_X04;1;R16C5_C2;R16C5_X04_C2;1;R21C11_E27;R21C11_VCC_E270;1;R21C12_A2;R21C12_E271_A2;1;R21C5_X07;R21C5_VCC_X07;1;R16C6_D1;R16C6_X08_D1;1;R21C7_X04;R21C7_VCC_X04;1;R21C7_C0;R21C7_X04_C0;1;R14C16_X04;R14C16_VCC_X04;1;R14C16_C0;R14C16_X04_C0;1;R22C2_X04;R22C2_VCC_X04;1;R22C2_C2;R22C2_X04_C2;1;R22C7_X04;R22C7_VCC_X04;1;R22C7_C2;R22C7_X04_C2;1;R20C6_X08;R20C6_VCC_X08;1;R20C6_C4;R20C6_X08_C4;1;R24C16_X04;R24C16_VCC_X04;1;R24C16_C1;R24C16_X04_C1;1;R14C17_W22;R14C17_VCC_W220;1;R14C17_C2;R14C17_W220_C2;1;R22C3_N22;R22C3_VCC_N220;1;R22C3_C0;R22C3_N220_C0;1;R21C4_C5;R21C4_X08_C5;1;R22C5_C5;R22C5_X08_C5;1;R15C13_X04;R15C13_VCC_X04;1;R15C13_C2;R15C13_X04_C2;1;R24C13_X04;R24C13_VCC_X04;1;R24C13_C2;R24C13_X04_C2;1;R1C1_S22;R1C1_VCC_S220;1;R1C1_C4;R1C1_S220_C4;1;R21C4_X08;R21C4_VCC_X08;1;R21C4_C4;R21C4_X08_C4;1;R21C11_X04;R21C11_VCC_X04;1;R21C11_C3;R21C11_X04_C3;1;R14C16_X08;R14C16_VCC_X08;1;R14C16_D1;R14C16_X08_D1;1;R20C4_X08;R20C4_VCC_X08;1;R20C4_C5;R20C4_X08_C5;1;R22C5_X08;R22C5_VCC_X08;1;R22C5_C4;R22C5_X08_C4;1;R14C12_C1;R14C12_X04_C1;1;R15C12_X07;R15C12_VCC_X07;1;R15C12_A5;R15C12_X07_A5;1;R14C12_X04;R14C12_VCC_X04;1;R14C12_C0;R14C12_X04_C0;1;R21C12_X08;R21C12_VCC_X08;1;R21C12_D2;R21C12_X08_D2;1;R20C5_C3;R20C5_X04_C3;1;R20C5_X04;R20C5_VCC_X04;1;R20C5_C2;R20C5_X04_C2;1;R20C3_X08;R20C3_VCC_X08;1;R20C3_C5;R20C3_X08_C5;1;R16C8_X08;R16C8_VCC_X08;1;R16C8_D1;R16C8_X08_D1;1;VCC;;1;R20C3_X04;R20C3_VCC_X04;1;R20C3_C1;R20C3_X04_C1;1"
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_3_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877846 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_3_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877843 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3880477 ] ,
          "attributes": {
            "ROUTING": "R21C5_W21;R21C5_VSS_W210;1;R21C5_A4;R21C5_W210_A4;1;R20C2_E27;R20C2_VSS_E270;1;R20C2_D1;R20C2_E270_D1;1;R16C9_A5;R16C9_W210_A5;1;R21C3_D2;R21C3_X06_D2;1;R22C7_D1;R22C7_E270_D1;1;R14C13_E21;R14C13_VSS_E210;1;R14C13_A1;R14C13_E210_A1;1;R23C12_LSR1;R23C12_E271_LSR1;1;R20C6_A4;R20C6_N211_A4;1;R22C3_D2;R22C3_S270_D2;1;R20C2_D2;R20C2_X06_D2;1;R21C6_D1;R21C6_E270_D1;1;R21C5_D1;R21C5_E270_D1;1;R21C7_D0;R21C7_E270_D0;1;R22C3_W21;R22C3_VSS_W210;1;R22C3_A5;R22C3_W210_A5;1;R20C7_A1;R20C7_E210_A1;1;R21C6_A3;R21C6_N210_A3;1;R21C5_D5;R21C5_W270_D5;1;R22C6_A5;R22C6_E271_A5;1;R22C2_A2;R22C2_N210_A2;1;R16C6_A4;R16C6_W210_A4;1;R22C3_A2;R22C3_N210_A2;1;R21C7_A0;R21C7_E210_A0;1;R20C2_X06;R20C2_W211_X06;1;R20C2_D3;R20C2_X06_D3;1;R21C6_N21;R21C6_VSS_N210;1;R21C6_A2;R21C6_N210_A2;1;R20C2_E21;R20C2_VSS_E210;1;R20C2_A1;R20C2_E210_A1;1;R14C13_D0;R14C13_E270_D0;1;R21C4_D3;R21C4_S270_D3;1;R23C11_D3;R23C11_S270_D3;1;R21C6_D3;R21C6_X06_D3;1;R21C6_D2;R21C6_X06_D2;1;R22C3_D1;R22C3_E270_D1;1;R20C4_D5;R20C4_W270_D5;1;R20C4_A4;R20C4_W271_A4;1;R16C5_A2;R16C5_N210_A2;1;R21C2_D4;R21C2_W270_D4;1;R20C4_D3;R20C4_S270_D3;1;R20C5_D2;R20C5_S270_D2;1;R14C12_A5;R14C12_W210_A5;1;R16C5_A5;R16C5_W210_A5;1;R21C7_D3;R21C7_X08_D3;1;R20C7_D3;R20C7_X06_D3;1;R20C7_D2;R20C7_X08_D2;1;R24C16_W27;R24C16_VSS_W270;1;R24C16_D4;R24C16_W270_D4;1;R14C12_N21;R14C12_VSS_N210;1;R14C12_A3;R14C12_N210_A3;1;R22C6_A4;R22C6_E271_A4;1;R20C7_X06;R20C7_E211_X06;1;R21C6_W27;R21C6_VSS_W270;1;R21C6_D4;R21C6_W270_D4;1;R22C2_A4;R22C2_W210_A4;1;R21C7_E27;R21C7_VSS_E270;1;R21C7_D1;R21C7_E270_D1;1;R21C7_X08;R21C7_E271_X08;1;R21C7_D2;R21C7_X08_D2;1;R21C6_A4;R21C6_W251_A4;1;R22C6_D0;R22C6_E270_D0;1;R21C2_A3;R21C2_N210_A3;1;R14C16_A3;R14C16_N210_A3;1;R22C3_S27;R22C3_VSS_S270;1;R22C3_D3;R22C3_S270_D3;1;R21C2_D3;R21C2_S270_D3;1;R22C3_D4;R22C3_W270_D4;1;R20C7_E21;R20C7_VSS_E210;1;R20C7_A0;R20C7_E210_A0;1;R20C6_D1;R20C6_E270_D1;1;R14C17_A1;R14C17_S271_A1;1;R20C3_N21;R20C3_VSS_N210;1;R20C3_A2;R20C3_N210_A2;1;R21C5_D3;R21C5_S270_D3;1;R24C13_D5;R24C13_X02_D5;1;R22C5_D5;R22C5_W270_D5;1;R22C5_A2;R22C5_N210_A2;1;R21C5_E27;R21C5_VSS_E270;1;R21C5_D0;R21C5_E270_D0;1;R20C6_A5;R20C6_E271_A5;1;R24C14_W21;R24C14_VSS_W210;1;R24C13_X02;R24C13_W211_X02;1;R24C13_D4;R24C13_X02_D4;1;R20C2_A3;R20C2_N210_A3;1;R20C6_D2;R20C6_X06_D2;1;R20C7_X08;R20C7_E271_X08;1;R22C5_W27;R22C5_VSS_W270;1;R22C5_D4;R22C5_W270_D4;1;R16C10_N21;R16C10_VSS_N210;1;R16C10_A2;R16C10_N210_A2;1;R20C3_W21;R20C3_VSS_W210;1;R20C3_A4;R20C3_W210_A4;1;R20C2_D5;R20C2_W270_D5;1;R21C3_W21;R21C3_VSS_W210;1;R21C3_A5;R21C3_W210_A5;1;R22C2_N21;R22C2_VSS_N210;1;R22C2_A3;R22C2_N210_A3;1;R14C13_N21;R14C13_VSS_N210;1;R14C13_A2;R14C13_N210_A2;1;R22C6_D3;R22C6_S270_D3;1;R21C6_E27;R21C6_VSS_E270;1;R21C6_D0;R21C6_E270_D0;1;R22C3_N21;R22C3_VSS_N210;1;R22C3_A3;R22C3_N210_A3;1;R16C9_A3;R16C9_W271_A3;1;R22C7_A3;R22C7_N210_A3;1;R21C7_N21;R21C7_VSS_N210;1;R21C7_A3;R21C7_N210_A3;1;R16C8_A5;R16C8_W210_A5;1;R24C17_LSR2;R24C17_E271_LSR2;1;R13C17_S27;R13C17_VSS_S270;1;R14C17_A0;R14C17_S271_A0;1;R21C3_A0;R21C3_E210_A0;1;R20C6_X06;R20C6_E211_X06;1;R20C6_D3;R20C6_X06_D3;1;R21C2_A4;R21C2_W210_A4;1;R22C6_W27;R22C6_VSS_W270;1;R22C6_D4;R22C6_W270_D4;1;R21C3_X06;R21C3_E211_X06;1;R21C3_D3;R21C3_X06_D3;1;R24C13_D3;R24C13_S270_D3;1;R21C4_S27;R21C4_VSS_S270;1;R21C4_D2;R21C4_S270_D2;1;R24C13_S27;R24C13_VSS_S270;1;R24C13_D2;R24C13_S270_D2;1;R20C2_W27;R20C2_VSS_W270;1;R20C2_D4;R20C2_W270_D4;1;R21C2_E27;R21C2_VSS_E270;1;R21C2_D1;R21C2_E270_D1;1;R22C2_E21;R22C2_VSS_E210;1;R22C2_A1;R22C2_E210_A1;1;R22C6_A0;R22C6_E210_A0;1;R21C3_D0;R21C3_E270_D0;1;R20C4_S27;R20C4_VSS_S270;1;R20C4_D2;R20C4_S270_D2;1;R23C11_D5;R23C11_W270_D5;1;R22C7_A1;R22C7_E210_A1;1;R21C5_N21;R21C5_VSS_N210;1;R21C5_A3;R21C5_N210_A3;1;R22C5_D0;R22C5_E270_D0;1;R21C4_D4;R21C4_W270_D4;1;R14C13_S27;R14C13_VSS_S270;1;R14C13_D2;R14C13_S270_D2;1;R22C5_E27;R22C5_VSS_E270;1;R22C5_D1;R22C5_E270_D1;1;R22C6_S27;R22C6_VSS_S270;1;R22C6_D2;R22C6_S270_D2;1;R20C6_E21;R20C6_VSS_E210;1;R20C6_A0;R20C6_E210_A0;1;R14C13_E27;R14C13_VSS_E270;1;R14C13_D1;R14C13_E270_D1;1;R22C6_E21;R22C6_VSS_E210;1;R22C6_A1;R22C6_E210_A1;1;R20C3_D3;R20C3_S270_D3;1;R23C11_B3;R23C11_S250_B3;1;R15C13_S27;R15C13_VSS_S270;1;R15C13_D2;R15C13_S270_D2;1;R21C5_A0;R21C5_E210_A0;1;R21C4_A1;R21C4_E210_A1;1;R14C13_S25;R14C13_VSS_S250;1;R14C13_B2;R14C13_S250_B2;1;R16C6_A1;R16C6_E210_A1;1;R23C10_S25;R23C10_VSS_S250;1;R24C10_X06;R24C10_S251_X06;1;R24C10_LSR2;R24C10_X06_LSR2;1;R21C11_B3;R21C11_W231_B3;1;R16C6_E21;R16C6_VSS_E210;1;R16C6_A0;R16C6_E210_A0;1;R24C16_E25;R24C16_VSS_E250;1;R24C16_B4;R24C16_E250_B4;1;R16C6_A2;R16C6_N210_A2;1;R22C7_E21;R22C7_VSS_E210;1;R22C7_A0;R22C7_E210_A0;1;R22C5_N21;R22C5_VSS_N210;1;R22C5_A3;R22C5_N210_A3;1;R23C12_W25;R23C12_VSS_W250;1;R23C12_B0;R23C12_W250_B0;1;R14C12_D5;R14C12_W270_D5;1;R22C6_N21;R22C6_VSS_N210;1;R22C6_A3;R22C6_N210_A3;1;R16C9_A0;R16C9_E210_A0;1;R22C7_D3;R22C7_S270_D3;1;R23C11_W25;R23C11_VSS_W250;1;R23C11_B1;R23C11_W250_B1;1;R16C8_A0;R16C8_E210_A0;1;R20C5_D5;R20C5_W270_D5;1;R20C2_A4;R20C2_W210_A4;1;R14C14_S21;R14C14_VSS_S210;1;R15C14_X02;R15C14_S211_X02;1;R15C14_SEL3;R15C14_X02_SEL3;1;R22C2_D5;R22C2_W270_D5;1;R24C13_B5;R24C13_E250_B5;1;R14C17_N21;R14C17_VSS_N210;1;R14C17_A2;R14C17_N210_A2;1;R22C3_W27;R22C3_VSS_W270;1;R22C3_D5;R22C3_W270_D5;1;R20C5_A1;R20C5_E210_A1;1;R23C12_E27;R23C12_VSS_E270;1;R23C12_D0;R23C12_E270_D0;1;R16C7_A4;R16C7_W210_A4;1;R21C12_W23;R21C12_VSS_W230;1;R21C11_B2;R21C11_W231_B2;1;R24C13_B2;R24C13_S250_B2;1;R22C4_A4;R22C4_E271_A4;1;R21C3_E21;R21C3_VSS_E210;1;R21C3_A1;R21C3_E210_A1;1;R23C11_S27;R23C11_VSS_S270;1;R23C11_D2;R23C11_S270_D2;1;R22C2_D2;R22C2_S270_D2;1;R14C12_E21;R14C12_VSS_E210;1;R14C12_A1;R14C12_E210_A1;1;R20C4_W27;R20C4_VSS_W270;1;R20C4_D4;R20C4_W270_D4;1;R22C2_E27;R22C2_VSS_E270;1;R22C2_D1;R22C2_E270_D1;1;R15C13_S25;R15C13_VSS_S250;1;R15C13_B2;R15C13_S250_B2;1;R25C13_N25;R25C13_VSS_N250;1;R24C13_X06;R24C13_N251_X06;1;R24C13_D1;R24C13_X06_D1;1;R15C12_D2;R15C12_S270_D2;1;R16C7_A3;R16C7_N210_A3;1;R14C12_E27;R14C12_VSS_E270;1;R14C12_D1;R14C12_E270_D1;1;R24C16_E27;R24C16_VSS_E270;1;R24C16_D1;R24C16_E270_D1;1;R14C16_A4;R14C16_W271_A4;1;R21C2_N21;R21C2_VSS_N210;1;R21C2_A2;R21C2_N210_A2;1;R22C7_E27;R22C7_VSS_E270;1;R22C7_D0;R22C7_E270_D0;1;R20C4_D1;R20C4_E270_D1;1;R16C6_W21;R16C6_VSS_W210;1;R16C6_A5;R16C6_W210_A5;1;R21C7_E21;R21C7_VSS_E210;1;R21C7_A1;R21C7_E210_A1;1;R21C2_W27;R21C2_VSS_W270;1;R21C2_D5;R21C2_W270_D5;1;R22C4_D5;R22C4_W270_D5;1;R22C7_S27;R22C7_VSS_S270;1;R22C7_D2;R22C7_S270_D2;1;R22C2_W27;R22C2_VSS_W270;1;R22C2_D4;R22C2_W270_D4;1;R21C4_N21;R21C4_VSS_N210;1;R21C4_A2;R21C4_N210_A2;1;R22C4_A5;R22C4_E271_A5;1;R20C3_D1;R20C3_E270_D1;1;R24C16_D2;R24C16_S270_D2;1;R20C5_D1;R20C5_E270_D1;1;R15C13_D1;R15C13_E270_D1;1;R20C3_E27;R20C3_VSS_E270;1;R20C3_D0;R20C3_E270_D0;1;R20C3_A0;R20C3_E210_A0;1;R14C16_N21;R14C16_VSS_N210;1;R14C16_A2;R14C16_N210_A2;1;R20C5_S27;R20C5_VSS_S270;1;R20C5_D3;R20C5_S270_D3;1;R20C2_N21;R20C2_VSS_N210;1;R20C2_A2;R20C2_N210_A2;1;R21C7_W25;R21C7_VSS_W250;1;R21C6_A5;R21C6_W251_A5;1;R23C15_E21;R23C15_VSS_E210;1;R23C15_A0;R23C15_E210_A0;1;R21C2_S27;R21C2_VSS_S270;1;R21C2_D2;R21C2_S270_D2;1;R21C4_W27;R21C4_VSS_W270;1;R21C4_D5;R21C4_W270_D5;1;R23C12_A0;R23C12_E210_A0;1;R16C10_W27;R16C10_VSS_W270;1;R16C9_A2;R16C9_W271_A2;1;R21C4_D1;R21C4_E270_D1;1;R20C7_A3;R20C7_N210_A3;1;R22C4_D0;R22C4_E270_D0;1;R17C8_N27;R17C8_VSS_N270;1;R16C8_A3;R16C8_N271_A3;1;R20C6_D5;R20C6_W270_D5;1;R20C7_D0;R20C7_E270_D0;1;R14C12_W21;R14C12_VSS_W210;1;R14C12_A4;R14C12_W210_A4;1;R24C16_B2;R24C16_S250_B2;1;R16C10_A1;R16C10_E210_A1;1;R24C13_S25;R24C13_VSS_S250;1;R24C13_B3;R24C13_S250_B3;1;R22C4_D3;R22C4_S270_D3;1;R20C7_N21;R20C7_VSS_N210;1;R20C7_A2;R20C7_N210_A2;1;R22C5_E21;R22C5_VSS_E210;1;R22C5_A1;R22C5_E210_A1;1;R14C12_S27;R14C12_VSS_S270;1;R14C12_D2;R14C12_S270_D2;1;R14C12_A2;R14C12_N210_A2;1;R14C12_D3;R14C12_S270_D3;1;R24C13_E25;R24C13_VSS_E250;1;R24C13_B4;R24C13_E250_B4;1;R21C6_D5;R21C6_W270_D5;1;R21C7_A2;R21C7_N210_A2;1;R20C6_A3;R20C6_N210_A3;1;R14C12_W27;R14C12_VSS_W270;1;R14C12_D4;R14C12_W270_D4;1;R16C9_W21;R16C9_VSS_W210;1;R16C9_A4;R16C9_W210_A4;1;R23C11_B4;R23C11_E250_B4;1;R16C6_N21;R16C6_VSS_N210;1;R16C6_A3;R16C6_N210_A3;1;R16C7_N21;R16C7_VSS_N210;1;R16C7_A2;R16C7_N210_A2;1;R22C6_E27;R22C6_VSS_E270;1;R22C6_D1;R22C6_E270_D1;1;R20C4_E21;R20C4_VSS_E210;1;R20C4_A1;R20C4_E210_A1;1;R15C12_D4;R15C12_W270_D4;1;R22C4_S27;R22C4_VSS_S270;1;R22C4_D2;R22C4_S270_D2;1;R22C3_A1;R22C3_E210_A1;1;R22C6_D5;R22C6_W270_D5;1;R22C7_N21;R22C7_VSS_N210;1;R22C7_A2;R22C7_N210_A2;1;R20C3_E21;R20C3_VSS_E210;1;R20C3_A1;R20C3_E210_A1;1;R20C6_N21;R20C6_VSS_N210;1;R20C6_A2;R20C6_N210_A2;1;R21C3_E27;R21C3_VSS_E270;1;R21C3_D1;R21C3_E270_D1;1;R22C2_W21;R22C2_VSS_W210;1;R22C2_A5;R22C2_W210_A5;1;R21C2_E21;R21C2_VSS_E210;1;R21C2_A1;R21C2_E210_A1;1;R21C4_E27;R21C4_VSS_E270;1;R21C4_D0;R21C4_E270_D0;1;R23C11_E25;R23C11_VSS_E250;1;R23C11_B5;R23C11_E250_B5;1;R16C9_E21;R16C9_VSS_E210;1;R16C9_A1;R16C9_E210_A1;1;R22C5_D2;R22C5_S270_D2;1;R21C5_S27;R21C5_VSS_S270;1;R21C5_D2;R21C5_S270_D2;1;R16C8_X02;R16C8_E211_X02;1;R16C8_A2;R16C8_X02_A2;1;R16C7_W21;R16C7_VSS_W210;1;R16C7_A5;R16C7_W210_A5;1;R16C7_A1;R16C7_E210_A1;1;R24C16_S25;R24C16_VSS_S250;1;R24C16_B3;R24C16_S250_B3;1;R24C16_S27;R24C16_VSS_S270;1;R24C16_D3;R24C16_S270_D3;1;R21C4_E21;R21C4_VSS_E210;1;R21C4_A0;R21C4_E210_A0;1;R21C3_D5;R21C3_W270_D5;1;R20C3_D5;R20C3_W270_D5;1;R20C5_E27;R20C5_VSS_E270;1;R20C5_D0;R20C5_E270_D0;1;R20C4_E27;R20C4_VSS_E270;1;R20C4_D0;R20C4_E270_D0;1;R15C12_W27;R15C12_VSS_W270;1;R15C12_D5;R15C12_W270_D5;1;R20C6_W27;R20C6_VSS_W270;1;R20C6_D4;R20C6_W270_D4;1;R20C7_E27;R20C7_VSS_E270;1;R20C7_D1;R20C7_E270_D1;1;R14C17_W27;R14C17_VSS_W270;1;R14C16_A5;R14C16_W271_A5;1;R20C4_N21;R20C4_VSS_N210;1;R20C4_A3;R20C4_N210_A3;1;R20C2_W21;R20C2_VSS_W210;1;R20C2_A5;R20C2_W210_A5;1;R15C13_E27;R15C13_VSS_E270;1;R15C13_D0;R15C13_E270_D0;1;R16C10_E21;R16C10_VSS_E210;1;R16C10_A0;R16C10_E210_A0;1;R15C12_S27;R15C12_VSS_S270;1;R15C12_D3;R15C12_S270_D3;1;R22C3_E27;R22C3_VSS_E270;1;R22C3_D0;R22C3_E270_D0;1;R15C12_E21;R15C12_VSS_E210;1;R15C12_A1;R15C12_E210_A1;1;R20C5_N21;R20C5_VSS_N210;1;R20C5_A2;R20C5_N210_A2;1;R20C3_W27;R20C3_VSS_W270;1;R20C3_D4;R20C3_W270_D4;1;R23C12_E21;R23C12_VSS_E210;1;R23C13_LSR0;R23C13_E211_LSR0;1;R15C13_N21;R15C13_VSS_N210;1;R15C13_A2;R15C13_N210_A2;1;R22C4_W27;R22C4_VSS_W270;1;R22C4_D4;R22C4_W270_D4;1;R20C5_E21;R20C5_VSS_E210;1;R20C5_A0;R20C5_E210_A0;1;R20C6_E27;R20C6_VSS_E270;1;R20C6_D0;R20C6_E270_D0;1;R20C3_S27;R20C3_VSS_S270;1;R20C3_D2;R20C3_S270_D2;1;R23C12_S27;R23C12_VSS_S270;1;R24C12_LSR2;R24C12_S271_LSR2;1;R21C5_W27;R21C5_VSS_W270;1;R21C5_D4;R21C5_W270_D4;1;R16C5_W21;R16C5_VSS_W210;1;R16C5_A4;R16C5_W210_A4;1;R22C4_E27;R22C4_VSS_E270;1;R22C4_D1;R22C4_E270_D1;1;R21C5_E21;R21C5_VSS_E210;1;R21C5_A1;R21C5_E210_A1;1;R16C5_N21;R16C5_VSS_N210;1;R16C5_A3;R16C5_N210_A3;1;R16C7_E21;R16C7_VSS_E210;1;R16C7_A0;R16C7_E210_A0;1;R23C11_W27;R23C11_VSS_W270;1;R23C11_D4;R23C11_W270_D4;1;R16C8_E21;R16C8_VSS_E210;1;R16C8_A1;R16C8_E210_A1;1;R21C2_W21;R21C2_VSS_W210;1;R21C2_A5;R21C2_W210_A5;1;R20C5_W21;R20C5_VSS_W210;1;R20C5_A5;R20C5_W210_A5;1;R22C2_S27;R22C2_VSS_S270;1;R22C2_D3;R22C2_S270_D3;1;R21C3_W27;R21C3_VSS_W270;1;R21C3_D4;R21C3_W270_D4;1;R22C5_S27;R22C5_VSS_S270;1;R22C5_D3;R22C5_S270_D3;1;R16C8_W21;R16C8_VSS_W210;1;R16C8_A4;R16C8_W210_A4;1;R23C11_E27;R23C11_VSS_E270;1;R23C11_D1;R23C11_E270_D1;1;R22C4_N21;R22C4_VSS_N210;1;R22C4_A2;R22C4_N210_A2;1;R16C10_A3;R16C10_N210_A3;1;R21C6_X06;R21C6_E211_X06;1;R15C12_E27;R15C12_VSS_E270;1;R15C12_D1;R15C12_E270_D1;1;R22C3_E21;R22C3_VSS_E210;1;R22C3_A0;R22C3_E210_A0;1;R23C11_S25;R23C11_VSS_S250;1;R23C11_B2;R23C11_S250_B2;1;VSS;;1;R20C5_W27;R20C5_VSS_W270;1;R20C5_D4;R20C5_W270_D4;1"
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877524 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_3_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877523 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877520 ] ,
          "attributes": {
            "ROUTING": "R24C17_F1;;1;R24C17_X06;R24C17_F1_X06;1;R24C17_LSR1;R24C17_X06_LSR1;1"
          }
        },
        "scr.bitNumber[3]": {
          "hide_name": 0,
          "bits": [ 3877519 ] ,
          "attributes": {
            "ROUTING": "R24C16_W23;R24C16_W131_W230;1;R24C15_X02;R24C15_W231_X02;1;R24C15_D6;R24C15_X02_D6;1;R24C17_Q2;;1;R24C17_W13;R24C17_Q2_W130;1;R24C16_A4;R24C16_W131_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber_DFFRE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877518 ] ,
          "attributes": {
            "ROUTING": "R24C16_F4;;1;R24C16_EW10;R24C16_F4_EW10;1;R24C17_A2;R24C17_E111_A2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877516 ] ,
          "attributes": {
            "ROUTING": "R24C16_F3;;1;R24C16_W13;R24C16_F3_W130;1;R24C15_A1;R24C15_W131_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sclk_DFFSE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877514 ] ,
          "attributes": {
            "ROUTING": "R24C10_E23;R24C10_S232_E230;1;R24C12_E26;R24C12_E232_E260;1;R24C14_C1;R24C14_E262_C1;1;R23C10_E23;R23C10_S231_E230;1;R23C12_E23;R23C12_E232_E230;1;R23C14_X02;R23C14_E232_X02;1;R23C14_A0;R23C14_X02_A0;1;R22C9_E13;R22C9_F5_E130;1;R22C10_S23;R22C10_E131_S230;1;R24C10_A5;R24C10_S232_A5;1;R22C9_F5;;1;R22C9_N25;R22C9_F5_N250;1;R20C9_W25;R20C9_N252_W250;1;R20C7_W20;R20C7_W252_W200;1;R20C5_N20;R20C5_W202_N200;1;R18C5_X01;R18C5_N202_X01;1;R18C5_C2;R18C5_X01_C2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3877513 ] ,
          "attributes": {
            "ROUTING": "R17C10_LSR2;R17C10_X05_LSR2;1;R15C6_X07;R15C6_W242_X07;1;R15C6_LSR1;R15C6_X07_LSR1;1;R15C8_X05;R15C8_N241_X05;1;R15C8_LSR2;R15C8_X05_LSR2;1;R23C10_X02;R23C10_N211_X02;1;R23C10_C0;R23C10_X02_C0;1;R18C9_LSR0;R18C9_X07_LSR0;1;R18C8_N24;R18C8_W242_N240;1;R16C8_N24;R16C8_N242_N240;1;R15C8_W24;R15C8_N241_W240;1;R15C7_X07;R15C7_W241_X07;1;R15C7_LSR2;R15C7_X07_LSR2;1;R15C9_X08;R15C9_W251_X08;1;R15C9_LSR0;R15C9_X08_LSR0;1;R18C10_W24;R18C10_N242_W240;1;R18C9_X07;R18C9_W241_X07;1;R18C9_LSR1;R18C9_X07_LSR1;1;R17C5_LSR1;R17C5_X07_LSR1;1;R24C14_B1;R24C14_E212_B1;1;R24C12_E21;R24C12_E111_E210;1;R24C14_N21;R24C14_E212_N210;1;R23C14_B0;R23C14_N211_B0;1;R18C10_X07;R18C10_N242_X07;1;R18C10_B7;R18C10_X07_B7;1;R15C8_LSR1;R15C8_X08_LSR1;1;R17C6_LSR2;R17C6_X07_LSR2;1;R16C10_X05;R16C10_N242_X05;1;R16C10_LSR2;R16C10_X05_LSR2;1;R17C6_LSR0;R17C6_X07_LSR0;1;R16C10_N25;R16C10_N242_N250;1;R15C10_W25;R15C10_N251_W250;1;R15C8_X08;R15C8_W252_X08;1;R15C8_LSR0;R15C8_X08_LSR0;1;R17C7_X07;R17C7_W241_X07;1;R17C7_LSR2;R17C7_X07_LSR2;1;R17C5_LSR2;R17C5_X07_LSR2;1;R17C6_W24;R17C6_W242_W240;1;R17C5_X07;R17C5_W241_X07;1;R17C5_LSR0;R17C5_X07_LSR0;1;R17C8_W24;R17C8_W242_W240;1;R17C6_X07;R17C6_W242_X07;1;R17C6_LSR1;R17C6_X07_LSR1;1;R17C9_LSR0;R17C9_X07_LSR0;1;R24C10_X08;R24C10_W271_X08;1;R24C10_CE2;R24C10_X08_CE2;1;R17C9_LSR1;R17C9_X07_LSR1;1;R17C10_W24;R17C10_N241_W240;1;R17C9_X07;R17C9_W241_X07;1;R17C9_LSR2;R17C9_X07_LSR2;1;R24C10_N21;R24C10_W111_N210;1;R22C10_N24;R22C10_N212_N240;1;R20C10_N24;R20C10_N242_N240;1;R18C10_N24;R18C10_N242_N240;1;R17C10_X05;R17C10_N241_X05;1;R17C10_LSR0;R17C10_X05_LSR0;1;R24C11_EW10;R24C11_F7_EW10;1;R24C12_A2;R24C12_E111_A2;1;R24C11_F7;;1;R24C11_W27;R24C11_F7_W270;1;R24C9_W27;R24C9_W272_W270;1;R24C7_W22;R24C7_W272_W220;1;R24C5_N22;R24C5_W222_N220;1;R22C5_N22;R22C5_N222_N220;1;R20C5_N22;R20C5_N222_N220;1;R18C5_D2;R18C5_N222_D2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3877511 ] ,
          "attributes": {
            "ROUTING": "R24C14_X03;R24C14_W261_X03;1;R24C14_A1;R24C14_X03_A1;1;R24C15_F6;;1;R24C15_W26;R24C15_F6_W260;1;R24C13_W27;R24C13_W262_W270;1;R24C11_W22;R24C11_W272_W220;1;R24C10_N22;R24C10_W221_N220;1;R23C10_D0;R23C10_N221_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877509 ] ,
          "attributes": {
            "ROUTING": "R24C16_F1;;1;R24C16_W21;R24C16_F1_W210;1;R24C15_X06;R24C15_W211_X06;1;R24C15_A4;R24C15_X06_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3877506 ] ,
          "attributes": {
            "ROUTING": "R24C15_X03;R24C15_Q4_X03;1;R24C15_A6;R24C15_X03_A6;1;R24C15_N24;R24C15_Q4_N240;1;R22C15_X07;R22C15_N242_X07;1;R22C15_SEL6;R22C15_X07_SEL6;1;R23C15_E22;R23C15_N121_E220;1;R23C15_C7;R23C15_E220_C7;1;R24C15_EW10;R24C15_Q4_EW10;1;R24C16_A1;R24C16_E111_A1;1;R24C15_Q4;;1;R24C15_SN20;R24C15_Q4_SN20;1;R23C15_N22;R23C15_N121_N220;1;R22C15_D3;R22C15_N221_D3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3880337 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF1;;1;R14C18_I1MUX3;R14C18_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.cs_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877502 ] ,
          "attributes": {
            "ROUTING": "R24C17_A7;R24C17_E272_A7;1;R24C15_E27;R24C15_E272_E270;1;R24C17_A1;R24C17_E272_A1;1;R24C14_X08;R24C14_E271_X08;1;R24C14_D1;R24C14_X08_D1;1;R24C14_A3;R24C14_E111_A3;1;R24C13_EW10;R24C13_F7_EW10;1;R24C12_B2;R24C12_W111_B2;1;R24C15_B3;R24C15_X04_B3;1;R24C15_X08;R24C15_E272_X08;1;R24C15_B4;R24C15_X08_B4;1;R24C13_F7;;1;R24C13_E27;R24C13_F7_E270;1;R24C15_X04;R24C15_E272_X04;1;R24C15_B1;R24C15_X04_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877501 ] ,
          "attributes": {
            "ROUTING": "R24C16_F2;;1;R24C16_W22;R24C16_F2_W220;1;R24C15_X05;R24C15_W221_X05;1;R24C15_A3;R24C15_X05_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3877499 ] ,
          "attributes": {
            "ROUTING": "R24C15_W13;R24C15_Q3_W130;1;R24C15_B6;R24C15_W130_B6;1;R24C15_N10;R24C15_Q3_N100;1;R23C15_D2;R23C15_N101_D2;1;R24C15_Q3;;1;R24C15_E10;R24C15_Q3_E100;1;R24C16_E20;R24C16_E101_E200;1;R24C16_A2;R24C16_E200_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3880336 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF5;;1;R14C18_I0MUX3;R14C18_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.bitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3877494 ] ,
          "attributes": {
            "ROUTING": "R24C15_N13;R24C15_Q1_N130;1;R24C15_C6;R24C15_N130_C6;1;R23C15_X02;R23C15_N211_X02;1;R23C15_D7;R23C15_X02_D7;1;R24C15_E21;R24C15_Q1_E210;1;R24C16_X02;R24C16_E211_X02;1;R24C16_A3;R24C16_X02_A3;1;R22C15_C3;R22C15_X02_C3;1;R22C15_X06;R22C15_N212_X06;1;R22C15_C7;R22C15_X06_C7;1;R24C15_Q1;;1;R24C15_N21;R24C15_Q1_N210;1;R22C15_X02;R22C15_N212_X02;1;R22C15_C1;R22C15_X02_C1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880339 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF6;;1;R14C18_I0MUX5;R14C18_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.clk": {
          "hide_name": 0,
          "bits": [ 3877487 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R24C15_CLK0;R24C15_GB00_CLK0;5;R24C16_GBO0;R24C16_GT00_GBO0;5;R20C16_GT00;R20C16_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R24C15_CLK1;R24C15_GB00_CLK1;5;R24C15_CLK2;R24C15_GB00_CLK2;5;R24C17_CLK1;R24C17_GB00_CLK1;5;R23C13_CLK1;R23C13_GB00_CLK1;5;R23C12_GBO0;R23C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R23C13_CLK0;R23C13_GB00_CLK0;5;R24C12_CLK2;R24C12_GB00_CLK2;5;R24C12_GBO0;R24C12_GT00_GBO0;5;R23C12_CLK1;R23C12_GB00_CLK1;5;R18C5_CLK1;R18C5_GB00_CLK1;5;R18C4_GBO0;R18C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R16C10_CLK2;R16C10_GB00_CLK2;5;R16C8_GBO0;R16C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R17C10_CLK0;R17C10_GB00_CLK0;5;R17C8_GBO0;R17C8_GT00_GBO0;5;R15C8_CLK2;R15C8_GB00_CLK2;5;R15C8_GBO0;R15C8_GT00_GBO0;5;R15C8_CLK1;R15C8_GB00_CLK1;5;R15C8_CLK0;R15C8_GB00_CLK0;5;R15C9_CLK0;R15C9_GB00_CLK0;5;R17C9_CLK2;R17C9_GB00_CLK2;5;R17C7_CLK2;R17C7_GB00_CLK2;5;R15C7_CLK2;R15C7_GB00_CLK2;5;R17C10_CLK2;R17C10_GB00_CLK2;5;R15C6_CLK1;R15C6_GB00_CLK1;5;R15C4_GBO0;R15C4_GT00_GBO0;5;R18C9_CLK1;R18C9_GB00_CLK1;5;R18C8_GBO0;R18C8_GT00_GBO0;5;R17C6_CLK2;R17C6_GB00_CLK2;5;R17C4_GBO0;R17C4_GT00_GBO0;5;R17C6_CLK0;R17C6_GB00_CLK0;5;R17C6_CLK1;R17C6_GB00_CLK1;5;R17C5_CLK0;R17C5_GB00_CLK0;5;R17C5_CLK1;R17C5_GB00_CLK1;5;R17C5_CLK2;R17C5_GB00_CLK2;5;R17C9_CLK1;R17C9_GB00_CLK1;5;R17C9_CLK0;R17C9_GB00_CLK0;5;R18C9_CLK0;R18C9_GB00_CLK0;5;R24C14_CLK1;R24C14_GB00_CLK1;5;R22C16_CLK2;R22C16_GB00_CLK2;5;R22C16_GBO0;R22C16_GT00_GBO0;5;R23C14_CLK1;R23C14_GB00_CLK1;5;R22C15_CLK2;R22C15_GB00_CLK2;5;R20C15_CLK2;R20C15_GB00_CLK2;5;R20C16_GBO0;R20C16_GT00_GBO0;5;R22C13_CLK2;R22C13_GB00_CLK2;5;R22C12_GBO0;R22C12_GT00_GBO0;5;R20C15_CLK0;R20C15_GB00_CLK0;5;R21C14_CLK2;R21C14_GB00_CLK2;5;R21C12_GBO0;R21C12_GT00_GBO0;5;R24C17_CLK2;R24C17_GB00_CLK2;5;R16C17_CLK1;R16C17_GB00_CLK1;5;R16C16_GBO0;R16C16_GT00_GBO0;5;R16C17_CLK0;R16C17_GB00_CLK0;5;R15C16_CLK2;R15C16_GB00_CLK2;5;R15C16_GBO0;R15C16_GT00_GBO0;5;R17C17_CLK2;R17C17_GB00_CLK2;5;R17C16_GBO0;R17C16_GT00_GBO0;5;R16C17_CLK2;R16C17_GB00_CLK2;5;R20C8_CLK1;R20C8_GB00_CLK1;5;R20C8_GBO0;R20C8_GT00_GBO0;5;R24C10_CLK2;R24C10_GB00_CLK2;5;R24C8_GBO0;R24C8_GT00_GBO0;5;R23C15_CLK1;R23C15_GB00_CLK1;5;R23C16_GBO0;R23C16_GT00_GBO0;5;R24C11_CLK1;R24C11_GB00_CLK1;5;R24C12_CLK1;R24C12_GB00_CLK1;5;R24C11_CLK0;R24C11_GB00_CLK0;5;R21C16_CLK2;R21C16_GB00_CLK2;5;R21C16_GBO0;R21C16_GT00_GBO0;5;R22C16_CLK0;R22C16_GB00_CLK0;5;R23C15_CLK0;R23C15_GB00_CLK0;5;R18C15_CLK0;R18C15_GB00_CLK0;5;R18C16_GBO0;R18C16_GT00_GBO0;5;R16C14_CLK1;R16C14_GB00_CLK1;5;R16C12_GBO0;R16C12_GT00_GBO0;5;R15C15_CLK0;R15C15_GB00_CLK0;5;R18C15_CLK1;R18C15_GB00_CLK1;5",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:6.11-6.14|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6",
            "hdlname": "te t4 clk"
          }
        },
        "scr.bitNumber_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877485 ] ,
          "attributes": {
            "ROUTING": "R24C15_CE0;R24C15_E211_CE0;1;R24C16_E21;R24C16_E212_E210;1;R24C17_CE1;R24C17_E211_CE1;1;R24C15_CE1;R24C15_E211_CE1;1;R24C14_F1;;1;R24C14_E21;R24C14_F1_E210;1;R24C15_CE2;R24C15_E211_CE2;1"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880450 ] ,
          "attributes": {
            "ROUTING": "R20C16_F1;;1;R20C16_I1MUX0;R20C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.ioSdin": {
          "hide_name": 0,
          "bits": [ 3877483 ] ,
          "attributes": {
            "ROUTING": "R23C15_Q2;;1;R23C15_S22;R23C15_Q2_S220;1;R25C15_S22;R25C15_S222_S220;1;R27C15_S22;R27C15_S222_S220;1;R29C15_W22;R29C15_S222_W220;1;R29C13_W22;R29C13_W222_W220;1;R29C11_W22;R29C11_W222_W220;1;R29C9_W22;R29C9_W222_W220;1;R29C8_D1;R29C8_W221_D1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:29.7-29.11",
            "hdlname": "scr sdin"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880452 ] ,
          "attributes": {
            "ROUTING": "R16C14_F4;;1;R16C14_I0MUX4;R16C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.ioSclk": {
          "hide_name": 0,
          "bits": [ 3877480 ] ,
          "attributes": {
            "ROUTING": "R24C10_Q5;;1;R24C10_S25;R24C10_Q5_S250;1;R26C10_S25;R26C10_S252_S250;1;R28C10_S25;R28C10_S252_S250;1;R29C10_E25;R29C10_N252_E250;1;R29C11_A0;R29C11_E251_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:28.7-28.11",
            "hdlname": "scr sclk"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880453 ] ,
          "attributes": {
            "ROUTING": "R16C14_F5;;1;R16C14_I1MUX4;R16C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.ioReset": {
          "hide_name": 0,
          "bits": [ 3877477 ] ,
          "attributes": {
            "ROUTING": "R20C8_Q2;;1;R20C8_S10;R20C8_Q2_S100;1;R21C8_S20;R21C8_S101_S200;1;R23C8_S20;R23C8_S202_S200;1;R25C8_S20;R25C8_S202_S200;1;R27C8_S21;R27C8_S202_S210;1;R29C8_X02;R29C8_S212_X02;1;R29C8_A0;R29C8_X02_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:30.7-30.12",
            "hdlname": "scr reset"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3880457 ] ,
          "attributes": {
            "ROUTING": "R18C16_F0;;1;R18C16_I0MUX0;R18C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dc": {
          "hide_name": 0,
          "bits": [ 3877474 ] ,
          "attributes": {
            "ROUTING": "R24C17_Q4;;1;R24C17_E24;R24C17_Q4_E240;1;R24C19_S24;R24C19_E242_S240;1;R26C19_S25;R26C19_S242_S250;1;R28C19_E25;R28C19_S252_E250;1;R28C21_E25;R28C21_E252_E250;1;R28C23_E20;R28C23_E252_E200;1;R28C25_E20;R28C25_E202_E200;1;R28C27_E20;R28C27_E202_E200;1;R28C29_E20;R28C29_E202_E200;1;R28C31_E20;R28C31_E202_E200;1;R28C33_S20;R28C33_E202_S200;1;R29C33_X01;R29C33_N202_X01;1;R29C33_A0;R29C33_X01_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:12.12-12.16",
            "hdlname": "scr ioDc"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3880458 ] ,
          "attributes": {
            "ROUTING": "R18C16_F1;;1;R18C16_I1MUX0;R18C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.cs": {
          "hide_name": 0,
          "bits": [ 3877470 ] ,
          "attributes": {
            "ROUTING": "R24C14_Q3;;1;R24C14_S23;R24C14_Q3_S230;1;R26C14_S23;R26C14_S232_S230;1;R28C14_E23;R28C14_S232_E230;1;R28C16_E26;R28C16_E232_E260;1;R28C18_E26;R28C18_E262_E260;1;R28C20_E26;R28C20_E262_E260;1;R28C22_E26;R28C22_E262_E260;1;R28C24_E27;R28C24_E262_E270;1;R28C26_E27;R28C26_E272_E270;1;R28C28_E22;R28C28_E272_E220;1;R28C29_S22;R28C29_E221_S220;1;R29C29_D1;R29C29_S221_D1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:11.12-11.16",
            "hdlname": "scr ioCs"
          }
        }
      }
    }
  }
}
