<stg><name>read_romcode_Pipeline_VITIS_LOOP_31_1</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %select_ln26_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %select_ln26

]]></Node>
<StgValue><ssdm name="select_ln26_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln31_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31

]]></Node>
<StgValue><ssdm name="sext_ln31_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln31_cast = sext i62 %sext_ln31_read

]]></Node>
<StgValue><ssdm name="sext_ln31_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_bram, void @empty_8, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BUS0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 64, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:3 %icmp_ln31 = icmp_eq  i12 %i_1, i12 %select_ln26_read

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:5 %add_ln31 = add i12 %i_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln31 = br i1 %icmp_ln31, void %for.inc.split, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:6 %store_ln31 = store i12 %add_ln31, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BUS0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc:2 %BUS0_addr = getelementptr i32 %BUS0, i64 %sext_ln31_cast

]]></Node>
<StgValue><ssdm name="BUS0_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:3 %BUS0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %BUS0_addr

]]></Node>
<StgValue><ssdm name="BUS0_addr_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:0 %zext_ln31 = zext i12 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %internal_bram_addr = getelementptr i32 %internal_bram, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="internal_bram_addr"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc.split:5 %store_ln33 = store i32 %BUS0_addr_read, i11 %internal_bram_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:7 %br_ln31 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="BUS0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="BUS0"/></StgValue>
</port>
<port id="43" name="sext_ln31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln31"/></StgValue>
</port>
<port id="44" name="select_ln26" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln26"/></StgValue>
</port>
<port id="45" name="internal_bram" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="internal_bram"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="i" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i12" to="select_ln26_read" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="select_ln26" to="select_ln26_read" fromId="44" toId="7">
</dataflow>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln31_read" fromId="51" toId="8">
</dataflow>
<dataflow id="53" from="sext_ln31" to="sext_ln31_read" fromId="43" toId="8">
</dataflow>
<dataflow id="54" from="sext_ln31_read" to="sext_ln31_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="57" from="internal_bram" to="specinterface_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="59" from="empty_8" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="80" from="BUS0" to="specinterface_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="82" from="empty" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="89" from="empty_1" to="specinterface_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="91" from="empty_2" to="specinterface_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="101" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_103" to="store_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="105" from="i" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="106" from="i" to="i_1" fromId="6" toId="14">
</dataflow>
<dataflow id="107" from="i_1" to="icmp_ln31" fromId="14" toId="15">
</dataflow>
<dataflow id="108" from="select_ln26_read" to="icmp_ln31" fromId="7" toId="15">
</dataflow>
<dataflow id="109" from="i_1" to="add_ln31" fromId="14" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_110" to="add_ln31" fromId="110" toId="16">
</dataflow>
<dataflow id="112" from="icmp_ln31" to="br_ln31" fromId="15" toId="17">
</dataflow>
<dataflow id="113" from="add_ln31" to="store_ln31" fromId="16" toId="18">
</dataflow>
<dataflow id="114" from="i" to="store_ln31" fromId="6" toId="18">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="115" toId="19">
</dataflow>
<dataflow id="117" from="BUS0" to="specbitsmap_ln0" fromId="42" toId="19">
</dataflow>
<dataflow id="118" from="BUS0" to="BUS0_addr" fromId="42" toId="20">
</dataflow>
<dataflow id="119" from="sext_ln31_cast" to="BUS0_addr" fromId="9" toId="20">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="120" toId="21">
</dataflow>
<dataflow id="123" from="StgValue_122" to="empty" fromId="122" toId="21">
</dataflow>
<dataflow id="125" from="StgValue_124" to="empty" fromId="124" toId="21">
</dataflow>
<dataflow id="127" from="StgValue_126" to="empty" fromId="126" toId="21">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.m_axi.p1i32" to="BUS0_addr_read" fromId="128" toId="22">
</dataflow>
<dataflow id="130" from="BUS0_addr" to="BUS0_addr_read" fromId="20" toId="22">
</dataflow>
<dataflow id="131" from="i_1" to="zext_ln31" fromId="14" toId="23">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecPipeline" to="specpipeline_ln32" fromId="132" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_65" to="specpipeline_ln32" fromId="65" toId="24">
</dataflow>
<dataflow id="135" from="StgValue_60" to="specpipeline_ln32" fromId="60" toId="24">
</dataflow>
<dataflow id="136" from="StgValue_60" to="specpipeline_ln32" fromId="60" toId="24">
</dataflow>
<dataflow id="137" from="StgValue_60" to="specpipeline_ln32" fromId="60" toId="24">
</dataflow>
<dataflow id="138" from="empty_0" to="specpipeline_ln32" fromId="63" toId="24">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="139" toId="25">
</dataflow>
<dataflow id="142" from="empty_11" to="specloopname_ln29" fromId="141" toId="25">
</dataflow>
<dataflow id="143" from="internal_bram" to="internal_bram_addr" fromId="45" toId="26">
</dataflow>
<dataflow id="144" from="StgValue_126" to="internal_bram_addr" fromId="126" toId="26">
</dataflow>
<dataflow id="145" from="zext_ln31" to="internal_bram_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="146" from="BUS0_addr_read" to="store_ln33" fromId="22" toId="27">
</dataflow>
<dataflow id="147" from="internal_bram_addr" to="store_ln33" fromId="26" toId="27">
</dataflow>
<dataflow id="148" from="icmp_ln31" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="149" from="icmp_ln31" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
