<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

</twCmdLine><twDesign>Main.ncd</twDesign><twDesignPath>Main.ncd</twDesignPath><twPCF>Main.pcf</twPCF><twPcfPath>Main.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;Clk_100M&quot; PERIOD = 10 ns HIGH 5 ns;" ScopeName="">NET &quot;Clk_100M_BUFGP/IBUFG&quot; PERIOD = 10 ns HIGH 5 ns;</twConstName><twItemCnt>1650231809502312960</twItemCnt><twErrCntSetup>1614</twErrCntSetup><twErrCntEndPt>1614</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7411</twEndPtCnt><twPathErrCnt>1650231809498488832</twPathErrCnt><twMinPer>26.190</twMinPer></twConstHead><twPathRptBanner iPaths="45786186558884632" iCriticalPaths="45786186558884600" sType="EndPoint">Paths for end point [18].DDS/PWM_0 (SLICE_X71Y112.CIN), 45786186558884632 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-16.190</twSlack><twSrc BELType="RAM">[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">[18].DDS/PWM_0</twDest><twTotPathDel>25.932</twTotPathDel><twClkSkew dest = "1.122" src = "1.345">0.223</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>[18].DDS/PWM_0</twDest><twLogLvls>28</twLogLvls><twSrcSite>RAMB36_X3Y13.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y48.A8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>[18].DDS/doutA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y48.P24</twSite><twDelType>Tdspdo_A_P_MULT</twDelType><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twComp><twBEL>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y125.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>[18].DDS/a[16]_doutA[9]_MuLt_3_OUT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N265</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;11&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N265</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y124.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N2360</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;9&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y120.C2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>[18].DDS/n0029&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12875</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>[18].DDS/n0029&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N6866</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;7&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>[18].DDS/n0029&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;22</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;24_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>N6397</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N10933</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>[18].DDS/n0029&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N5616</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;25</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>[18].DDS/n0029&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;35</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y111.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>[18].DDS/n0029&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N19094</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;33</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N11305</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;35_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N11305</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12380</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2115&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y112.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_lut&lt;1&gt;</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y113.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>[18].DDS/PWM&lt;1&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y108.B6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>[18].DDS/n0029&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2006&lt;8&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n200621</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2006&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_lut&lt;1&gt;</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>[18].DDS/PWM&lt;0&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;4&gt;</twBEL><twBEL>[18].DDS/PWM_0</twBEL></twPathDel><twLogDel>9.107</twLogDel><twRouteDel>16.825</twRouteDel><twTotDel>25.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-16.189</twSlack><twSrc BELType="RAM">[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">[18].DDS/PWM_0</twDest><twTotPathDel>25.931</twTotPathDel><twClkSkew dest = "1.122" src = "1.345">0.223</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>[18].DDS/PWM_0</twDest><twLogLvls>29</twLogLvls><twSrcSite>RAMB36_X3Y13.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y48.A8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>[18].DDS/doutA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y48.P24</twSite><twDelType>Tdspdo_A_P_MULT</twDelType><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twComp><twBEL>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y125.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>[18].DDS/a[16]_doutA[9]_MuLt_3_OUT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N265</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;11&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N265</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y124.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N2360</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;9&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y120.C2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>[18].DDS/n0029&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12875</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>[18].DDS/n0029&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N6866</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;7&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>[18].DDS/n0029&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;22</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;24_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>N6397</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N10933</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1369_o</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>N1536</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1369_o</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1422_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[12]_a[26]_MUX_1410_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[16]_a[26]_MUX_1406_o</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;25</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>[18].DDS/n0029&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;35</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y111.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>[18].DDS/n0029&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N19094</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;33</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N11305</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;35_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N11305</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12380</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2115&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y112.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_lut&lt;1&gt;</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y113.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>[18].DDS/PWM&lt;1&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y108.B6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>[18].DDS/n0029&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2006&lt;8&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n200621</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2006&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_lut&lt;1&gt;</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>[18].DDS/PWM&lt;0&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;4&gt;</twBEL><twBEL>[18].DDS/PWM_0</twBEL></twPathDel><twLogDel>9.204</twLogDel><twRouteDel>16.727</twRouteDel><twTotDel>25.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-16.181</twSlack><twSrc BELType="RAM">[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">[18].DDS/PWM_0</twDest><twTotPathDel>25.923</twTotPathDel><twClkSkew dest = "1.122" src = "1.345">0.223</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>[18].DDS/PWM_0</twDest><twLogLvls>29</twLogLvls><twSrcSite>RAMB36_X3Y13.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y48.A8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>[18].DDS/doutA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y48.P24</twSite><twDelType>Tdspdo_A_P_MULT</twDelType><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twComp><twBEL>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y125.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>[18].DDS/a[16]_doutA[9]_MuLt_3_OUT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N265</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;11&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N265</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y124.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N2360</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;9&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y120.C2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>[18].DDS/n0029&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12875</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>[18].DDS/n0029&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N6866</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;7&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>[18].DDS/n0029&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1399_o</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1368_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y117.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[25]_a[26]_MUX_1343_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1395_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1374_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>N327</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>[18].DDS/n0029&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N5616</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;25</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>[18].DDS/n0029&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;35</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y111.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>[18].DDS/n0029&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N19094</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;33</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N11305</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;35_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N11305</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12380</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2115&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y112.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_lut&lt;1&gt;</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y113.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>[18].DDS/PWM&lt;1&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y108.B6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>[18].DDS/n0029&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2006&lt;8&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n200621</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2006&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y111.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_lut&lt;1&gt;</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>[18].DDS/PWM&lt;0&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;4&gt;</twBEL><twBEL>[18].DDS/PWM_0</twBEL></twPathDel><twLogDel>9.204</twLogDel><twRouteDel>16.719</twRouteDel><twTotDel>25.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3193348726145380" iCriticalPaths="3193348726145380" sType="EndPoint">Paths for end point [18].DDS/PWM_0 (SLICE_X71Y112.A4), 3193348726145380 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-15.787</twSlack><twSrc BELType="RAM">[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">[18].DDS/PWM_0</twDest><twTotPathDel>25.529</twTotPathDel><twClkSkew dest = "1.122" src = "1.345">0.223</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>[18].DDS/PWM_0</twDest><twLogLvls>27</twLogLvls><twSrcSite>RAMB36_X3Y13.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y48.A8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>[18].DDS/doutA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y48.P24</twSite><twDelType>Tdspdo_A_P_MULT</twDelType><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twComp><twBEL>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y125.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>[18].DDS/a[16]_doutA[9]_MuLt_3_OUT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N265</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;11&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N265</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y124.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N2360</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;9&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y120.C2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>[18].DDS/n0029&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12875</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>[18].DDS/n0029&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N6866</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;7&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>[18].DDS/n0029&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;22</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;24_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>N6397</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N10933</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>[18].DDS/n0029&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N5616</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;25</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>[18].DDS/n0029&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;35</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y111.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>[18].DDS/n0029&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N19094</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;33</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N11305</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;35_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N11305</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12380</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2115&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y112.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_lut&lt;1&gt;</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y113.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>[18].DDS/PWM&lt;1&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.C6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>[18].DDS/n0029&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2115&lt;22&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n2006191</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2006&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>[18].DDS/PWM&lt;0&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_lutdi4</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;4&gt;</twBEL><twBEL>[18].DDS/PWM_0</twBEL></twPathDel><twLogDel>8.795</twLogDel><twRouteDel>16.734</twRouteDel><twTotDel>25.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-15.786</twSlack><twSrc BELType="RAM">[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">[18].DDS/PWM_0</twDest><twTotPathDel>25.528</twTotPathDel><twClkSkew dest = "1.122" src = "1.345">0.223</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>[18].DDS/PWM_0</twDest><twLogLvls>28</twLogLvls><twSrcSite>RAMB36_X3Y13.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y48.A8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>[18].DDS/doutA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y48.P24</twSite><twDelType>Tdspdo_A_P_MULT</twDelType><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twComp><twBEL>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y125.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>[18].DDS/a[16]_doutA[9]_MuLt_3_OUT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N265</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;11&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N265</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y124.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N2360</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;9&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y120.C2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>[18].DDS/n0029&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12875</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>[18].DDS/n0029&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N6866</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;7&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>[18].DDS/n0029&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;22</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;24_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>N6397</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N10933</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1369_o</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>N1536</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1369_o</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1422_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[12]_a[26]_MUX_1410_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[16]_a[26]_MUX_1406_o</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;25</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>[18].DDS/n0029&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;35</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y111.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>[18].DDS/n0029&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N19094</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;33</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N11305</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;35_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N11305</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12380</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2115&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y112.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_lut&lt;1&gt;</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y113.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>[18].DDS/PWM&lt;1&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.C6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>[18].DDS/n0029&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2115&lt;22&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n2006191</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2006&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>[18].DDS/PWM&lt;0&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_lutdi4</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;4&gt;</twBEL><twBEL>[18].DDS/PWM_0</twBEL></twPathDel><twLogDel>8.892</twLogDel><twRouteDel>16.636</twRouteDel><twTotDel>25.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-15.781</twSlack><twSrc BELType="RAM">[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">[18].DDS/PWM_0</twDest><twTotPathDel>25.523</twTotPathDel><twClkSkew dest = "1.122" src = "1.345">0.223</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>[18].DDS/PWM_0</twDest><twLogLvls>27</twLogLvls><twSrcSite>RAMB36_X3Y13.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>[18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y48.A8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>[18].DDS/doutA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y48.P24</twSite><twDelType>Tdspdo_A_P_MULT</twDelType><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twComp><twBEL>[18].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y125.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>[18].DDS/a[16]_doutA[9]_MuLt_3_OUT&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N265</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;11&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N265</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y124.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N2360</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;9&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y120.C2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>[18].DDS/n0029&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12875</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;9&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;8&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>[18].DDS/n0029&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N6866</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;7&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;7&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>[18].DDS/n0029&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;22</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;24_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>N6397</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N10933</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;5&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>[18].DDS/n0029&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N5616</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;4&gt;25</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>[18].DDS/n0029&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;5&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/a[21]_a[26]_MUX_1428_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/PWM&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;35</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y111.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>[18].DDS/n0029&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N19094</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;33</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y110.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N11305</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;35_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>N11305</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N12380</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2115&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y112.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_lut&lt;1&gt;</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y113.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>[18].DDS/PWM&lt;1&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.C6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>[18].DDS/n0029&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2115&lt;22&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mmux_n2006191</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>[18].DDS/a[16]_PWR_6_o_div_4/n2006&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>[18].DDS/PWM&lt;0&gt;</twComp><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_lut&lt;4&gt;</twBEL><twBEL>[18].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;4&gt;</twBEL><twBEL>[18].DDS/PWM_0</twBEL></twPathDel><twLogDel>8.789</twLogDel><twRouteDel>16.734</twRouteDel><twTotDel>25.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="43948582608792128" iCriticalPaths="43948582608792088" sType="EndPoint">Paths for end point [25].DDS/PWM_0 (SLICE_X60Y183.CIN), 43948582608792128 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-15.628</twSlack><twSrc BELType="RAM">[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">[25].DDS/PWM_0</twDest><twTotPathDel>25.535</twTotPathDel><twClkSkew dest = "1.150" src = "1.208">0.058</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>[25].DDS/PWM_0</twDest><twLogLvls>28</twLogLvls><twSrcSite>RAMB18_X2Y44.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y44.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram</twComp><twBEL>[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>[25].DDS/doutA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y74.P21</twSite><twDelType>Tdspdo_A_P_MULT</twDelType><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>[25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twComp><twBEL>[25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y185.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>[25].DDS/a[16]_doutA[9]_MuLt_3_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y185.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N3808</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;11&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>N3808</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y191.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y192.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y192.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y191.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y191.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y189.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N6009</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut&lt;16&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y189.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>N12558</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y189.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;16&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut&lt;16&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y190.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;20&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_39_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y189.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;19&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_lut&lt;17&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y190.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;23&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y188.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_41_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1368_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y188.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y186.C3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y186.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;17&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1395_o1711</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y187.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;21&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y186.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_45_OUT&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y186.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;20&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1422_o11011</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;24&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y188.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>N5636</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_47_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2111&lt;13&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y184.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y184.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/PWM&lt;1&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;35_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>N2573</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;31</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211131</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2111&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;31</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y185.B5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y185.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;19&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;35_SW28</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>N16303</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;19&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211561</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_lut&lt;1&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y184.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>[25].DDS/PWM&lt;1&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y181.C6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>[25].DDS/n0029&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;8&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_n200631</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2006&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y182.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_lut&lt;1&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y183.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>[25].DDS/PWM&lt;0&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;4&gt;</twBEL><twBEL>[25].DDS/PWM_0</twBEL></twPathDel><twLogDel>11.321</twLogDel><twRouteDel>14.214</twRouteDel><twTotDel>25.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-15.613</twSlack><twSrc BELType="RAM">[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">[25].DDS/PWM_0</twDest><twTotPathDel>25.520</twTotPathDel><twClkSkew dest = "1.150" src = "1.208">0.058</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>[25].DDS/PWM_0</twDest><twLogLvls>28</twLogLvls><twSrcSite>RAMB18_X2Y44.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>RAMB18_X2Y44.DO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram</twComp><twBEL>[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>[25].DDS/doutA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y74.P21</twSite><twDelType>Tdspdo_A_P_MULT</twDelType><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>[25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twComp><twBEL>[25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y185.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>[25].DDS/a[16]_doutA[9]_MuLt_3_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y185.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N3808</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;11&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>N3808</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y191.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y192.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y192.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y191.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y191.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y189.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N6009</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut&lt;16&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y189.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>N12558</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y189.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;16&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut&lt;16&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y190.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;20&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_39_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y189.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;19&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_lut&lt;17&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y190.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;23&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y188.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_41_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1368_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y188.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y186.C3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y186.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;17&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1395_o1711</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y187.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;21&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y186.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_45_OUT&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y186.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;20&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1422_o11011</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;24&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y188.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>N5636</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_47_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2111&lt;13&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y184.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y184.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/PWM&lt;1&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;35_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>N2573</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;31</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211131</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2111&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;31</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y185.B5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y185.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;19&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;35_SW28</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>N16303</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;19&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211561</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_lut&lt;1&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y184.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>[25].DDS/PWM&lt;1&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y181.C6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>[25].DDS/n0029&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;8&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_n200631</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2006&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y182.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_lut&lt;1&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y183.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>[25].DDS/PWM&lt;0&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;4&gt;</twBEL><twBEL>[25].DDS/PWM_0</twBEL></twPathDel><twLogDel>11.321</twLogDel><twRouteDel>14.199</twRouteDel><twTotDel>25.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-15.609</twSlack><twSrc BELType="RAM">[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">[25].DDS/PWM_0</twDest><twTotPathDel>25.507</twTotPathDel><twClkSkew dest = "1.150" src = "1.217">0.067</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>[25].DDS/PWM_0</twDest><twLogLvls>28</twLogLvls><twSrcSite>RAMB36_X3Y22.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X3Y22.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>[25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X2Y74.A8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>[25].DDS/doutA&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X2Y74.P21</twSite><twDelType>Tdspdo_A_P_MULT</twDelType><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>[25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twComp><twBEL>[25].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y185.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>[25].DDS/a[16]_doutA[9]_MuLt_3_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y185.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N3808</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;11&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>N3808</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y191.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y192.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y192.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y191.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y191.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y189.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[20]_a[26]_MUX_1267_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N6009</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut&lt;16&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y189.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>N12558</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y189.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;16&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_lut&lt;16&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y190.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;20&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y189.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_39_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y189.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;19&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_lut&lt;17&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y190.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y190.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;23&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_41_OUT_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y188.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_41_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y188.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1368_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y188.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1345_o</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y186.C3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y186.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;17&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1395_o1711</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y187.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;21&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_45_OUT_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y186.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_45_OUT&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y186.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;20&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1422_o11011</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y187.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y187.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;24&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y188.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y188.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>N5636</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_47_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2111&lt;13&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y184.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y184.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/PWM&lt;1&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;3&gt;35_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y181.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>N2573</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;31</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211131</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2111&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;31</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y185.B5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;33</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y185.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;19&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/o&lt;2&gt;35_SW28</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>N16303</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;19&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_n211561</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y183.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y183.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_lut&lt;1&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y184.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>[25].DDS/PWM&lt;1&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;1&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y181.C6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>[25].DDS/n0029&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2115&lt;8&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mmux_n200631</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y182.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/n2006&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y182.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_lut&lt;1&gt;</twBEL><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y183.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>[25].DDS/PWM&lt;0&gt;</twComp><twBEL>[25].DDS/a[16]_PWR_6_o_div_4/Mcompar_o&lt;0&gt;_cy&lt;4&gt;</twBEL><twBEL>[25].DDS/PWM_0</twBEL></twPathDel><twLogDel>11.321</twLogDel><twRouteDel>14.186</twRouteDel><twTotDel>25.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;Clk_100M_BUFGP/IBUFG&quot; PERIOD = 10 ns HIGH 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X0Y8.ADDRARDADDRU14), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">[7].DDS/addrA_11</twSrc><twDest BELType="RAM">[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.372</twTotPathDel><twClkSkew dest = "0.895" src = "0.523">-0.372</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>[7].DDS/addrA_11</twSrc><twDest BELType='RAM'>[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>[7].DDS/addrA&lt;11&gt;</twComp><twBEL>[7].DDS/addrA_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>[7].DDS/addrA&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y8.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.414</twRouteDel><twTotDel>0.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>-11.3</twPctLog><twPctRoute>111.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X0Y8.ADDRARDADDRL14), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">[7].DDS/addrA_11</twSrc><twDest BELType="RAM">[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.373</twTotPathDel><twClkSkew dest = "0.895" src = "0.523">-0.372</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>[7].DDS/addrA_11</twSrc><twDest BELType='RAM'>[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>[7].DDS/addrA&lt;11&gt;</twComp><twBEL>[7].DDS/addrA_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.415</twDelInfo><twComp>[7].DDS/addrA&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y8.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>0.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>-11.3</twPctLog><twPctRoute>111.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point [7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X0Y8.ADDRARDADDRU7), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">[7].DDS/addrB_4</twSrc><twDest BELType="RAM">[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew dest = "0.895" src = "0.524">-0.371</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>[7].DDS/addrB_4</twSrc><twDest BELType='RAM'>[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>[7].DDS/addrB&lt;7&gt;</twComp><twBEL>[7].DDS/addrB_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ADDRARDADDRU7</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.432</twDelInfo><twComp>[7].DDS/addrB&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y8.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>[7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.019</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_100M_BUFGP</twDestClk><twPctLog>-4.6</twPctLog><twPctRoute>104.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;Clk_100M_BUFGP/IBUFG&quot; PERIOD = 10 ns HIGH 5 ns;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA" slack="8.038" period="10.000" constraintValue="10.000" deviceLimit="1.962" freqLimit="509.684" physResource="[28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="[28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X0Y27.CLKARDCLKL" clockNet="Clk_100M_BUFGP"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKA" slack="8.038" period="10.000" constraintValue="10.000" deviceLimit="1.962" freqLimit="509.684" physResource="[28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="[28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X0Y27.CLKARDCLKU" clockNet="Clk_100M_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKB" slack="8.038" period="10.000" constraintValue="10.000" deviceLimit="1.962" freqLimit="509.684" physResource="[28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="[28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X0Y27.CLKBWRCLKL" clockNet="Clk_100M_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="34">1</twUnmetConstCnt><twDataSheet anchorID="35" twNameLen="15"><twClk2SUList anchorID="36" twDestWidth="8"><twDest>Clk_100M</twDest><twClk2SU><twSrc>Clk_100M</twSrc><twRiseRise>26.190</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="37"><twErrCnt>1614</twErrCnt><twScore>11663777</twScore><twSetupScore>11663777</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1650231809502313728</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>94426</twConnCnt></twConstCov><twStats anchorID="38"><twMinPer>26.190</twMinPer><twFootnote number="1" /><twMaxFreq>38.183</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed May 11 18:16:05 2016 </twTimestamp></twFoot><twClientInfo anchorID="39"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1038 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
