Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot sorter_wrapper_test_behav xil_defaultlib.sorter_wrapper_test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture arch of entity xil_defaultlib.bram_sort [bram_sort_default]
Compiling architecture arch of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch of entity xil_defaultlib.sorter_data_path [sorter_data_path_default]
Compiling architecture arch of entity xil_defaultlib.sorter_ctrl [sorter_ctrl_default]
Compiling architecture arch of entity xil_defaultlib.sorter_top [sorter_top_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper [sorter_wrapper_default]
Compiling architecture arch of entity xil_defaultlib.sorter_wrapper_test
Built simulation snapshot sorter_wrapper_test_behav
