

================================================================
== Vitis HLS Report for 'encryfinal_Pipeline_VITIS_LOOP_50_4'
================================================================
* Date:           Thu Feb 13 18:45:46 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encrymodify
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        4|  268435457|  40.000 ns|  2.684 sec|    4|  268435457|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |      Trip     |          |
        |     Loop Name     |   min   |    max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |- VITIS_LOOP_50_4  |        2|  268435455|         2|          1|          1|  2 ~ 268435455|       yes|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     47|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     83|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_91_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln50_fu_85_p2  |      icmp|   0|  0|  32|          25|          25|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  47|          31|          28|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    5|         10|
    |i_fu_36                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_36                  |  5|   0|    5|          0|
    |zext_ln50_reg_117        |  5|   0|   64|         59|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   72|         59|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_50_4|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_50_4|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_50_4|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_50_4|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_50_4|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_50_4|  return value|
|step                        |   in|   25|     ap_none|                                 step|        scalar|
|temp_address0               |  out|    4|   ap_memory|                                 temp|         array|
|temp_ce0                    |  out|    1|   ap_memory|                                 temp|         array|
|temp_q0                     |   in|   64|   ap_memory|                                 temp|         array|
|transformedSignal_address0  |  out|    4|   ap_memory|                    transformedSignal|         array|
|transformedSignal_ce0       |  out|    1|   ap_memory|                    transformedSignal|         array|
|transformedSignal_we0       |  out|    1|   ap_memory|                    transformedSignal|         array|
|transformedSignal_d0        |  out|   64|   ap_memory|                    transformedSignal|         array|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

