#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 25 11:30:07 2018
# Process ID: 14224
# Current directory: B:/AES FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13004 B:\AES FINAL\aes.xpr
# Log file: B:/AES FINAL/vivado.log
# Journal file: B:/AES FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {B:/AES FINAL/aes.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/SUMANTH/AES FINAL' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 759.641 ; gain = 50.738
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 3
[Wed Apr 25 11:31:13 2018] Launched synth_2...
Run output will be captured here: B:/AES FINAL/aes.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.840 ; gain = 388.445
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1922.063 ; gain = 138.320
create_run synth_3 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tcsg324-1
current_run [get_runs synth_3]
set_property top aes [current_fileset]
set_property target_language VHDL [current_project]
set_property flow {Vivado Implementation 2014} [get_runs impl_3]
update_ip_catalog
update_ip_catalog
update_compile_order -fileset sources_1
launch_runs synth_3 -jobs 3
[Wed Apr 25 11:45:10 2018] Launched synth_3...
Run output will be captured here: B:/AES FINAL/aes.runs/synth_3/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 1928.859 ; gain = 6.797
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1941.172 ; gain = 0.000
ipx::package_project -root_dir {b:/aes final/aes.srcs} -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{b:/aes final/aes.srcs}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/aes final/aes.srcs'.
create_bd_design "aes1"
Wrote  : <B:/AES FINAL/aes.srcs/sources_1/bd/aes1/aes1.bd> 
create_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2129.375 ; gain = 14.391
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:aes:1.0 aes_0
endgroup
open_bd_design {B:/AES FINAL/aes.srcs/sources_1/bd/aes1/aes1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2288.547 ; gain = 60.359
endgroup
delete_bd_objs [get_bd_cells system_ila_0]
set_property -dict [list CONFIG.C_PROBE_OUT1_WIDTH {128} CONFIG.C_PROBE_OUT0_WIDTH {128} CONFIG.C_PROBE_IN1_WIDTH {128} CONFIG.C_PROBE_IN0_WIDTH {128} CONFIG.C_NUM_PROBE_OUT {2} CONFIG.C_NUM_PROBE_IN {2}] [get_bd_cells vio_0]
connect_bd_net [get_bd_pins aes_0/a] [get_bd_pins vio_0/probe_out0]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins aes_0/key]
connect_bd_net [get_bd_pins aes_0/c] [get_bd_pins vio_0/probe_in0]
connect_bd_net [get_bd_pins vio_0/probe_in1] [get_bd_pins aes_0/d]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins vio_0/clk]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins vio_0/clk]
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_cells clk_wiz]
make_wrapper -files [get_files {{B:/AES FINAL/aes.srcs/sources_1/bd/aes1/aes1.bd}}] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/vio_0/clk
/ila_0/clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design B:/AES FINAL/aes.srcs/sources_1/bd/aes1/aes1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
delete_bd_objs [get_bd_cells ila_0]
make_wrapper -files [get_files {{B:/AES FINAL/aes.srcs/sources_1/bd/aes1/aes1.bd}}] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/vio_0/clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design B:/AES FINAL/aes.srcs/sources_1/bd/aes1/aes1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_PROBE43_MU_CNT {2} CONFIG.C_PROBE42_MU_CNT {2} CONFIG.C_PROBE41_MU_CNT {2} CONFIG.C_PROBE40_MU_CNT {2} CONFIG.C_PROBE39_MU_CNT {2} CONFIG.C_PROBE38_MU_CNT {2} CONFIG.C_PROBE37_MU_CNT {2} CONFIG.C_PROBE36_MU_CNT {2} CONFIG.C_PROBE35_MU_CNT {2} CONFIG.C_PROBE34_MU_CNT {2} CONFIG.C_PROBE33_MU_CNT {2} CONFIG.C_PROBE32_MU_CNT {2} CONFIG.C_PROBE31_MU_CNT {2} CONFIG.C_PROBE30_MU_CNT {2} CONFIG.C_PROBE29_MU_CNT {2} CONFIG.C_PROBE28_MU_CNT {2} CONFIG.C_PROBE27_MU_CNT {2} CONFIG.C_PROBE26_MU_CNT {2} CONFIG.C_PROBE25_MU_CNT {2} CONFIG.C_PROBE24_MU_CNT {2} CONFIG.C_PROBE23_MU_CNT {2} CONFIG.C_PROBE22_MU_CNT {2} CONFIG.C_PROBE21_MU_CNT {2} CONFIG.C_PROBE20_MU_CNT {2} CONFIG.C_PROBE19_MU_CNT {2} CONFIG.C_PROBE18_MU_CNT {2} CONFIG.C_PROBE17_MU_CNT {2} CONFIG.C_PROBE16_MU_CNT {2} CONFIG.C_PROBE15_MU_CNT {2} CONFIG.C_PROBE14_MU_CNT {2} CONFIG.C_PROBE13_MU_CNT {2} CONFIG.C_PROBE12_MU_CNT {2} CONFIG.C_PROBE11_MU_CNT {2} CONFIG.C_PROBE10_MU_CNT {2} CONFIG.C_PROBE9_MU_CNT {2} CONFIG.C_PROBE8_MU_CNT {2} CONFIG.C_PROBE7_MU_CNT {2} CONFIG.C_PROBE6_MU_CNT {2} CONFIG.C_PROBE5_MU_CNT {2} CONFIG.C_PROBE4_MU_CNT {2} CONFIG.C_PROBE3_MU_CNT {2} CONFIG.C_PROBE2_MU_CNT {2} CONFIG.C_PROBE1_MU_CNT {2} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_bd_cells ila_0]
save_bd_design
Wrote  : <B:/AES FINAL/aes.srcs/sources_1/bd/aes1/aes1.bd> 
Wrote  : <B:/AES FINAL/aes.srcs/sources_1/bd/aes1/ui/bd_31f21d82.ui> 
reset_run synth_3
launch_runs synth_3 -jobs 3
[Wed Apr 25 12:14:33 2018] Launched synth_3...
Run output will be captured here: B:/AES FINAL/aes.runs/synth_3/runme.log
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins vio_0/clk]
make_wrapper -files [get_files {{B:/AES FINAL/aes.srcs/sources_1/bd/aes1/aes1.bd}}] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/vio_0/clk
/ila_0/clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design B:/AES FINAL/aes.srcs/sources_1/bd/aes1/aes1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
delete_bd_objs [get_bd_nets Net]
save_bd_design
Wrote  : <B:/AES FINAL/aes.srcs/sources_1/bd/aes1/aes1.bd> 
Wrote  : <B:/AES FINAL/aes.srcs/sources_1/bd/aes1/ui/bd_31f21d82.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 13:28:19 2018...
