{
	"design__io": 24,
	"design__die__area": 6034.67,
	"design__core__area": 3238.7,
	"design__instance__count": 187,
	"design__instance__area": 2351.46,
	"design__instance__count__stdcell": 187,
	"design__instance__area__stdcell": 2351.46,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.72605,
	"design__instance__utilization__stdcell": 0.72605,
	"design__rows": 15,
	"design__rows:CoreSite": 15,
	"design__sites": 1785,
	"design__sites:CoreSite": 1785,
	"design__instance__count__class:timing_repair_buffer": 22,
	"design__instance__area__class:timing_repair_buffer": 288.49,
	"design__instance__count__class:inverter": 16,
	"design__instance__area__class:inverter": 123.379,
	"design__instance__count__class:sequential_cell": 9,
	"design__instance__area__class:sequential_cell": 444.528,
	"design__instance__count__class:multi_input_combinational_cell": 140,
	"design__instance__area__class:multi_input_combinational_cell": 1495.07,
	"design__instance__count": 187,
	"design__instance__area": 2351.46,
	"design__io": 24,
	"design__die__area": 6034.67,
	"design__core__area": 3238.7,
	"design__instance__count": 187,
	"design__instance__area": 2351.46,
	"design__instance__count__stdcell": 187,
	"design__instance__area__stdcell": 2351.46,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.72605,
	"design__instance__utilization__stdcell": 0.72605,
	"design__rows": 15,
	"design__rows:CoreSite": 15,
	"design__sites": 1785,
	"design__sites:CoreSite": 1785,
	"flow__warnings__count": 4,
	"flow__errors__count": 0
}