{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481229106453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481229106571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 15:31:45 2016 " "Processing started: Thu Dec  8 15:31:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481229106571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481229106571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481229106571 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481229109303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 matrixmultiply_t.v(3490) " "Verilog HDL Declaration information at matrixmultiply_t.v(3490): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3490 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481229151758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 matrixmultiply_t.v(3490) " "Verilog HDL Declaration information at matrixmultiply_t.v(3490): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3490 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481229151758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 matrixmultiply_t.v(3490) " "Verilog HDL Declaration information at matrixmultiply_t.v(3490): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3490 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481229151758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 matrixmultiply_t.v(3490) " "Verilog HDL Declaration information at matrixmultiply_t.v(3490): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3490 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481229151758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 matrixmultiply_t.v(3490) " "Verilog HDL Declaration information at matrixmultiply_t.v(3490): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3490 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481229151758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 matrixmultiply_t.v(3490) " "Verilog HDL Declaration information at matrixmultiply_t.v(3490): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3490 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481229151758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 matrixmultiply_t.v(3490) " "Verilog HDL Declaration information at matrixmultiply_t.v(3490): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3490 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481229151758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 matrixmultiply_t.v(3490) " "Verilog HDL Declaration information at matrixmultiply_t.v(3490): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3490 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481229151758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmultiply_t.v 11 11 " "Found 11 design units, including 11 entities, in source file matrixmultiply_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_controller " "Found entity 2: memory_controller" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""} { "Info" "ISGN_ENTITY_NAME" "3 main " "Found entity 3: main" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram_dual_port " "Found entity 4: ram_dual_port" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""} { "Info" "ISGN_ENTITY_NAME" "5 rom_dual_port " "Found entity 5: rom_dual_port" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""} { "Info" "ISGN_ENTITY_NAME" "6 ML605 " "Found entity 6: ML605" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""} { "Info" "ISGN_ENTITY_NAME" "7 de4 " "Found entity 7: de4" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""} { "Info" "ISGN_ENTITY_NAME" "8 de2 " "Found entity 8: de2" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""} { "Info" "ISGN_ENTITY_NAME" "9 circuit_start_control " "Found entity 9: circuit_start_control" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""} { "Info" "ISGN_ENTITY_NAME" "10 hex_digits " "Found entity 10: hex_digits" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""} { "Info" "ISGN_ENTITY_NAME" "11 main_tb " "Found entity 11: main_tb" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229151900 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2x matrixmultiply_t.v(78) " "Verilog HDL Implicit Net warning at matrixmultiply_t.v(78): created implicit net for \"clk2x\"" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229151930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1x_follower matrixmultiply_t.v(79) " "Verilog HDL Implicit Net warning at matrixmultiply_t.v(79): created implicit net for \"clk1x_follower\"" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229151931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481229152279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_controller memory_controller:memory_controller_inst " "Elaborating entity \"memory_controller\" for hierarchy \"memory_controller:memory_controller_inst\"" {  } { { "matrixmultiply_t.v" "memory_controller_inst" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229152594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1_write_enable_a matrixmultiply_t.v(151) " "Verilog HDL or VHDL warning at matrixmultiply_t.v(151): object \"A1_write_enable_a\" assigned a value but never read" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481229152595 "|top|memory_controller:memory_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1_write_enable_b matrixmultiply_t.v(152) " "Verilog HDL or VHDL warning at matrixmultiply_t.v(152): object \"A1_write_enable_b\" assigned a value but never read" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481229152596 "|top|memory_controller:memory_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1_in_a matrixmultiply_t.v(153) " "Verilog HDL or VHDL warning at matrixmultiply_t.v(153): object \"A1_in_a\" assigned a value but never read" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481229152596 "|top|memory_controller:memory_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1_in_b matrixmultiply_t.v(154) " "Verilog HDL or VHDL warning at matrixmultiply_t.v(154): object \"A1_in_b\" assigned a value but never read" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481229152596 "|top|memory_controller:memory_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B1_write_enable_a matrixmultiply_t.v(178) " "Verilog HDL or VHDL warning at matrixmultiply_t.v(178): object \"B1_write_enable_a\" assigned a value but never read" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481229152596 "|top|memory_controller:memory_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B1_write_enable_b matrixmultiply_t.v(179) " "Verilog HDL or VHDL warning at matrixmultiply_t.v(179): object \"B1_write_enable_b\" assigned a value but never read" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481229152597 "|top|memory_controller:memory_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B1_in_a matrixmultiply_t.v(180) " "Verilog HDL or VHDL warning at matrixmultiply_t.v(180): object \"B1_in_a\" assigned a value but never read" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481229152599 "|top|memory_controller:memory_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B1_in_b matrixmultiply_t.v(181) " "Verilog HDL or VHDL warning at matrixmultiply_t.v(181): object \"B1_in_b\" assigned a value but never read" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481229152599 "|top|memory_controller:memory_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_dual_port memory_controller:memory_controller_inst\|rom_dual_port:A1 " "Elaborating entity \"rom_dual_port\" for hierarchy \"memory_controller:memory_controller_inst\|rom_dual_port:A1\"" {  } { { "matrixmultiply_t.v" "A1" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229152659 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram matrixmultiply_t.v(3269) " "Verilog HDL warning at matrixmultiply_t.v(3269): object ram used but never assigned" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3269 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1481229152672 "|top|memory_controller:memory_controller_inst|rom_dual_port:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_dual_port memory_controller:memory_controller_inst\|rom_dual_port:B1 " "Elaborating entity \"rom_dual_port\" for hierarchy \"memory_controller:memory_controller_inst\|rom_dual_port:B1\"" {  } { { "matrixmultiply_t.v" "B1" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229152717 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram matrixmultiply_t.v(3269) " "Verilog HDL warning at matrixmultiply_t.v(3269): object ram used but never assigned" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 3269 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1481229152723 "|top|memory_controller:memory_controller_inst|rom_dual_port:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main_inst " "Elaborating entity \"main\" for hierarchy \"main:main_inst\"" {  } { { "matrixmultiply_t.v" "main_inst" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229152777 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memory_controller_waitrequest " "Net \"memory_controller_waitrequest\" is missing source, defaulting to GND" {  } { { "matrixmultiply_t.v" "memory_controller_waitrequest" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481229154247 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1481229154247 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_controller:memory_controller_inst\|rom_dual_port:B1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_controller:memory_controller_inst\|rom_dual_port:B1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 400 " "Parameter NUMWORDS_B set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE B1.mif " "Parameter INIT_FILE set to B1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_controller:memory_controller_inst\|rom_dual_port:A1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_controller:memory_controller_inst\|rom_dual_port:A1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 400 " "Parameter NUMWORDS_B set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE A1.mif " "Parameter INIT_FILE set to A1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481229162431 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481229162431 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1481229162431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memory_controller_inst\|rom_dual_port:B1\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memory_controller:memory_controller_inst\|rom_dual_port:B1\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229163004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memory_controller_inst\|rom_dual_port:B1\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memory_controller:memory_controller_inst\|rom_dual_port:B1\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 400 " "Parameter \"NUMWORDS_B\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE B1.mif " "Parameter \"INIT_FILE\" = \"B1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163005 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481229163005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ur1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ur1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ur1 " "Found entity 1: altsyncram_1ur1" {  } { { "db/altsyncram_1ur1.tdf" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/db/altsyncram_1ur1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229163139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229163139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memory_controller_inst\|rom_dual_port:A1\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memory_controller:memory_controller_inst\|rom_dual_port:A1\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229163408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memory_controller_inst\|rom_dual_port:A1\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memory_controller:memory_controller_inst\|rom_dual_port:A1\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 400 " "Parameter \"NUMWORDS_B\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE A1.mif " "Parameter \"INIT_FILE\" = \"A1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229163430 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481229163430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ur1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ur1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ur1 " "Found entity 1: altsyncram_0ur1" {  } { { "db/altsyncram_0ur1.tdf" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/db/altsyncram_0ur1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229163491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229163491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481229182410 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2765 " "2765 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481229186149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/legup/legup-4.0/examples/wkp_matrix_mul/top.map.smsg " "Generated suppressed messages file /home/legup/legup-4.0/examples/wkp_matrix_mul/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1481229186965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481229189073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229189073 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waitrequest " "No output dependent on input pin \"waitrequest\"" {  } { { "matrixmultiply_t.v" "" { Text "/home/legup/legup-4.0/examples/wkp_matrix_mul/matrixmultiply_t.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229190895 "|top|waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1481229190895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4022 " "Implemented 4022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481229190929 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481229190929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3881 " "Implemented 3881 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481229190929 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1481229190929 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "40 " "Implemented 40 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1481229190929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481229190929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1120 " "Peak virtual memory: 1120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481229191027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  8 15:33:11 2016 " "Processing ended: Thu Dec  8 15:33:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481229191027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481229191027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481229191027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481229191027 ""}
