$date
	Sun Oct 23 00:44:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#780278
b10100 &
b10100 %
1$
b10100 !
1"
#780279
0"
#780282
b1010 &
b1010 %
#780286
b101 &
b101 %
#780290
b10000 &
b10000 %
#780294
b1000 &
b1000 %
#780298
b100 &
b100 %
#780302
b10 &
b10 %
#780306
b1 &
b1 %
1#
#780310
b0 &
0#
b0 %
0$
#1815803
b110 !
1"
#1815806
b110 &
b110 %
1$
#1815807
0"
#1815810
b11 &
b11 %
#1815814
b1010 &
b1010 %
#1815818
b101 &
b101 %
#1815822
b10000 &
b10000 %
#1815826
b1000 &
b1000 %
#1815830
b100 &
b100 %
#1815834
b10 &
b10 %
#1815838
b1 &
1#
b1 %
#1815842
b0 &
b0 %
0#
0$
#2749193
b1 !
1"
#2749194
b1 &
b1 %
1$
#2749195
0"
#2749198
1#
#2749202
b0 &
b0 %
0#
0$
#4500012
