#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020c58d779a0 .scope module, "uart_tb" "uart_tb" 2 5;
 .timescale -9 -12;
L_0000020c58d792c0 .functor BUFZ 1, v0000020c58dd0750_0, C4<0>, C4<0>, C4<0>;
v0000020c58dd0000_0 .var "clk", 0 0;
v0000020c58dd03c0_0 .net "datareg", 7 0, v0000020c58d51530_0;  1 drivers
v0000020c58dcf4c0_0 .var "rst", 0 0;
v0000020c58dcf7e0_0 .net "rxOut", 0 0, v0000020c58d546c0_0;  1 drivers
v0000020c58dcfba0_0 .net "rx_data", 0 0, L_0000020c58d792c0;  1 drivers
v0000020c58dcf560_0 .net "rxclk", 0 0, L_0000020c58d79170;  1 drivers
v0000020c58dcf600_0 .net "txclk", 0 0, L_0000020c58d795d0;  1 drivers
v0000020c58dd1470_0 .net "txd", 0 0, v0000020c58dcf920_0;  1 drivers
v0000020c58dd0750_0 .var "txd_delayed", 0 0;
E_0000020c58d4d0d0 .event posedge, v0000020c58dcfc40_0;
E_0000020c58d4d750 .event posedge, v0000020c58d518e0_0;
E_0000020c58d4d590 .event posedge, v0000020c58dcf880_0;
S_0000020c58d513a0 .scope module, "uut" "topModule" 2 26, 3 138 0, S_0000020c58d779a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "rxclk";
    .port_info 3 /OUTPUT 1 "txclk";
    .port_info 4 /OUTPUT 1 "txd";
    .port_info 5 /INPUT 1 "rxd";
    .port_info 6 /OUTPUT 1 "rxOut";
    .port_info 7 /OUTPUT 8 "datareg";
L_0000020c58d79170 .functor BUFZ 1, v0000020c58dcfd80_0, C4<0>, C4<0>, C4<0>;
L_0000020c58d795d0 .functor BUFZ 1, v0000020c58dcfa60_0, C4<0>, C4<0>, C4<0>;
v0000020c58dcf880_0 .net "clk", 0 0, v0000020c58dd0000_0;  1 drivers
v0000020c58dcf6a0_0 .net "datareg", 7 0, v0000020c58d51530_0;  alias, 1 drivers
v0000020c58dcf9c0_0 .net "rst", 0 0, v0000020c58dcf4c0_0;  1 drivers
v0000020c58dd01e0_0 .net "rxOut", 0 0, v0000020c58d546c0_0;  alias, 1 drivers
v0000020c58dcf740_0 .var "rx_counter", 5 0;
v0000020c58dd0140_0 .net "rxclk", 0 0, L_0000020c58d79170;  alias, 1 drivers
v0000020c58dcfd80_0 .var "rxclk_reg", 0 0;
v0000020c58dd00a0_0 .net "rxd", 0 0, L_0000020c58d792c0;  alias, 1 drivers
v0000020c58dd0280_0 .var "tx_counter", 5 0;
v0000020c58dcff60_0 .net "txclk", 0 0, L_0000020c58d795d0;  alias, 1 drivers
v0000020c58dcfa60_0 .var "txclk_reg", 0 0;
v0000020c58dcfb00_0 .net "txd", 0 0, v0000020c58dcf920_0;  alias, 1 drivers
E_0000020c58d4d5d0 .event posedge, v0000020c58d54620_0, v0000020c58dcf880_0;
S_0000020c58d53c00 .scope module, "rx" "uartrx" 3 150, 3 61 0, S_0000020c58d513a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rxd";
    .port_info 3 /OUTPUT 1 "rxOut";
    .port_info 4 /OUTPUT 8 "datareg";
P_0000020c58d53d90 .param/l "DATA" 1 3 71, C4<10>;
P_0000020c58d53dc8 .param/l "IDLE" 1 3 69, C4<00>;
P_0000020c58d53e00 .param/l "START" 1 3 70, C4<01>;
P_0000020c58d53e38 .param/l "STOP" 1 3 72, C4<11>;
v0000020c58d070a0_0 .var "bit_counter", 2 0;
v0000020c58d518e0_0 .net "clk", 0 0, L_0000020c58d79170;  alias, 1 drivers
v0000020c58d51530_0 .var "datareg", 7 0;
v0000020c58d54620_0 .net "rst", 0 0, v0000020c58dcf4c0_0;  alias, 1 drivers
v0000020c58d546c0_0 .var "rxOut", 0 0;
v0000020c58d54760_0 .net "rxd", 0 0, L_0000020c58d792c0;  alias, 1 drivers
v0000020c58d54800_0 .var "state", 1 0;
v0000020c58d548a0_0 .var "temp_data", 7 0;
E_0000020c58d4d790 .event posedge, v0000020c58d54620_0, v0000020c58d518e0_0;
S_0000020c58d5a020 .scope module, "tx" "uarttx" 3 158, 3 2 0, S_0000020c58d513a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "txd";
P_0000020c58d5a1b0 .param/l "DATA" 1 3 10, C4<10>;
P_0000020c58d5a1e8 .param/l "IDLE" 1 3 8, C4<00>;
P_0000020c58d5a220 .param/l "START" 1 3 9, C4<01>;
P_0000020c58d5a258 .param/l "STOP" 1 3 11, C4<11>;
v0000020c58dcfec0_0 .var "bit_counter", 2 0;
v0000020c58dcfc40_0 .net "clk", 0 0, L_0000020c58d795d0;  alias, 1 drivers
v0000020c58dcfe20_0 .var "data", 7 0;
v0000020c58dd0320_0 .net "rst", 0 0, v0000020c58dcf4c0_0;  alias, 1 drivers
v0000020c58dcfce0_0 .var "state", 1 0;
v0000020c58dcf920_0 .var "txd", 0 0;
E_0000020c58d4e350 .event posedge, v0000020c58d54620_0, v0000020c58dcfc40_0;
    .scope S_0000020c58d53c00;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020c58d54800_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020c58d548a0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020c58d070a0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0000020c58d53c00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c58d546c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020c58d51530_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0000020c58d53c00;
T_2 ;
    %wait E_0000020c58d4d790;
    %load/vec4 v0000020c58d54620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020c58d54800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020c58d070a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020c58d548a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c58d546c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020c58d54800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c58d546c0_0, 0;
    %load/vec4 v0000020c58d54760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020c58d54800_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000020c58d54760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020c58d54800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020c58d070a0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020c58d54800_0, 0;
T_2.10 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000020c58d54760_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000020c58d070a0_0;
    %assign/vec4/off/d v0000020c58d548a0_0, 4, 5;
    %load/vec4 v0000020c58d070a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020c58d070a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020c58d54800_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0000020c58d070a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000020c58d070a0_0, 0;
T_2.12 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000020c58d54760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %load/vec4 v0000020c58d548a0_0;
    %assign/vec4 v0000020c58d51530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c58d546c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020c58d54800_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020c58d54800_0, 0;
T_2.14 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020c58d5a020;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020c58dcfce0_0, 0, 2;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0000020c58dcfe20_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020c58dcfec0_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0000020c58d5a020;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c58dcf920_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000020c58d5a020;
T_5 ;
    %wait E_0000020c58d4e350;
    %load/vec4 v0000020c58dd0320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c58dcf920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020c58dcfce0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020c58dcfec0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020c58dcfce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c58dcf920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020c58dcfec0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020c58dcfce0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c58dcf920_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020c58dcfce0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0000020c58dcfe20_0;
    %load/vec4 v0000020c58dcfec0_0;
    %part/u 1;
    %assign/vec4 v0000020c58dcf920_0, 0;
    %load/vec4 v0000020c58dcfec0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020c58dcfec0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020c58dcfce0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0000020c58dcfec0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000020c58dcfec0_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c58dcf920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020c58dcfce0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020c58d513a0;
T_6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000020c58dcf740_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000020c58dd0280_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c58dcfd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c58dcfa60_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000020c58d513a0;
T_7 ;
    %wait E_0000020c58d4d5d0;
    %load/vec4 v0000020c58dcf9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020c58dcf740_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020c58dd0280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c58dcfd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c58dcfa60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020c58dcf740_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020c58dcf740_0, 0;
    %load/vec4 v0000020c58dcfd80_0;
    %inv;
    %assign/vec4 v0000020c58dcfd80_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000020c58dcf740_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000020c58dcf740_0, 0;
T_7.3 ;
    %load/vec4 v0000020c58dd0280_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020c58dd0280_0, 0;
    %load/vec4 v0000020c58dcfa60_0;
    %inv;
    %assign/vec4 v0000020c58dcfa60_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000020c58dd0280_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000020c58dd0280_0, 0;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020c58d779a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c58dd0000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c58dcf4c0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000020c58d779a0;
T_9 ;
    %wait E_0000020c58d4d590;
    %load/vec4 v0000020c58dd1470_0;
    %assign/vec4 v0000020c58dd0750_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020c58d779a0;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0000020c58dd0000_0;
    %inv;
    %store/vec4 v0000020c58dd0000_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020c58d779a0;
T_11 ;
    %vpi_call 2 43 "$dumpfile", "uart_sim.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020c58d779a0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c58dcf4c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c58dcf4c0_0, 0, 1;
    %delay 5000000, 0;
    %vpi_call 2 55 "$display", "Intermediate check - Data: %b (0x%h), RxOut: %b", v0000020c58dd03c0_0, v0000020c58dd03c0_0, v0000020c58dcf7e0_0 {0 0 0};
    %delay 5000000, 0;
    %vpi_call 2 59 "$display", "Halfway check - Data: %b (0x%h), RxOut: %b", v0000020c58dd03c0_0, v0000020c58dd03c0_0, v0000020c58dcf7e0_0 {0 0 0};
    %delay 10000000, 0;
    %vpi_call 2 63 "$display", "Final check - Data: %b (0x%h), RxOut: %b", v0000020c58dd03c0_0, v0000020c58dd03c0_0, v0000020c58dcf7e0_0 {0 0 0};
    %delay 30000000, 0;
    %vpi_call 2 67 "$display", "UART Test Results:" {0 0 0};
    %vpi_call 2 68 "$display", "Data transmitted: 8'b00110011 (0x33)" {0 0 0};
    %vpi_call 2 69 "$display", "Data received: %b (0x%h)", v0000020c58dd03c0_0, v0000020c58dd03c0_0 {0 0 0};
    %vpi_call 2 70 "$display", "RxOut signal: %b", v0000020c58dcf7e0_0 {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000020c58d779a0;
T_12 ;
    %wait E_0000020c58d4d750;
    %load/vec4 v0000020c58d54800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 2 78 "$display", "RX: IDLE state at time %t", $time {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020c58d54800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_call 2 80 "$display", "RX: START state at time %t", $time {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000020c58d54800_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %vpi_call 2 82 "$display", "RX: DATA state with bit %d = %b at time %t", v0000020c58d070a0_0, v0000020c58dcfba0_0, $time {0 0 0};
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000020c58d54800_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_call 2 85 "$display", "RX: STOP state at time %t", $time {0 0 0};
T_12.6 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020c58d779a0;
T_13 ;
    %wait E_0000020c58d4d0d0;
    %load/vec4 v0000020c58dcfce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 90 "$display", "TX: IDLE state at time %t", $time {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000020c58dcfce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_call 2 92 "$display", "TX: START state at time %t", $time {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000020c58dcfce0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %vpi_call 2 94 "$display", "TX: DATA state sending bit %d = %b at time %t", v0000020c58dcfec0_0, v0000020c58dd1470_0, $time {0 0 0};
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0000020c58dcfce0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_call 2 97 "$display", "TX: STOP state at time %t", $time {0 0 0};
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "./uart.v";
