# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VariablePWM.srcs/sources_1/imports/new/BCD_8bit.vhd" \
"../../../../VariablePWM.srcs/sources_1/new/DutyReg.vhd" \
"../../../../VariablePWM.srcs/sim_1/new/DutyReg_Sim.vhd" \

# Do not sort compile order
nosort
