LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity SSC is
	port(
		SS : in std_logic;
		Reset : in std_logic;
		SCLK : in std_logic;
		Clk : in std_logic;
		SDX : in std_logic;
		WrD : out std_logic;
		Dout: out std_logic_vector(6 downto 0)
		);
end SSC;
architecture strucutural of SSC is
component SerialReceiver is
	port(
		Reset : in std_logic;
		SDX : in std_logic;
		Clk : in std_logic;
		SCLK : in std_logic;
		SS : in std_logic;
		accept : in std_logic;
		D : out std_logic_vector(8 downto 0);
		DXval : out std_logic
);		
end component;
component ScoreDispacher is
	port(
		Dval : in std_logic;
		Din : in std_logic_vector(6 downto 0);
		WrD : out std_logic;
		Dout : out std_logic_vector(6 downto 0);
		done : out std_logic
);		
end component;
signal DXVal_exit : std_logic;
signal D_exit : std_logic_vector(6 downto 0);
signal done_exit : std_logic;

begin

SR : SerialReceiver port map (Reset => Reset, SDX => SDX, Clk => Clk, SCLK => SCLK, SS => SS, accept => done_exit, D => D_exit, DXval => DXval_exit);