/*
 * Filename: bcm2711_spi_registers.h
 * Description: Header file containing definitions for BCM2711_SPI_REGISTERS.
 * Author: Devontae Reid
 * Date: 2024-04-05
 * License: MIT License
 * 
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 * 
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 * 
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#ifndef _BCM2711_AUX_REGISTERS_H_
#define _BCM2711_AUX_REGISTERS_H_

#ifdef PHY_ADDR_RANGE
#define BCM2711_PHY_BASE_ADDR       0x47C000000
#define BCM2711_ARM_LCL_BASE_ADDR   BCM2711_PHY_BASE_ADDR
#else
#define BCM2711_ARM_LCL_BASE_ADDR   0x4C0000000
#endif

#define BCM2711_MAILBOX_BASE_ADDR   BCM2711_ARM_LCL_BASE_ADDR

#define BCM2711_DMA_BASE_ADDR       BCM2711_ARM_LCL_BASE_ADDR + 0x7E007000
#define BCM2711_DMA0_BASE_ADDR      BCM2711_DMA_BASE_ADDR
#define BCM2711_DMA1_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E007100
#define BCM2711_DMA2_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E007200
#define BCM2711_DMA3_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E007300
#define BCM2711_DMA4_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E007400
#define BCM2711_DMA5_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E007500
#define BCM2711_DMA6_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E007600
#define BCM2711_DMA7_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E007700
#define BCM2711_DMA8_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E007800
#define BCM2711_DMA9_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E007900
#define BCM2711_DMA10_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E007A00
#define BCM2711_DMA11_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E007B00
#define BCM2711_DMA12_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E007C00
#define BCM2711_DMA13_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E007D00
#define BCM2711_DMA14_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E007E00
#define BCM2711_DMA15_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7EE05000

#define BCM2711_GPIO_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E200000
#define BCM2711_IRQ_BASE_ADDR       BCM2711_ARM_LCL_BASE_ADDR + 0x7E00B000
#define BCM2711_TIMER_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E00B000
#define BCM2711_UART0_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E201000
#define BCM2711_UART2_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E201400
#define BCM2711_UART3_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E201600
#define BCM2711_UART4_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E201800
#define BCM2711_UART5_BASE_ADDR     BCM2711_ARM_LCL_BASE_ADDR + 0x7E201A00
#define BCM2711_SYS_TIMER_BASE_ADDR BCM2711_ARM_LCL_BASE_ADDR + 0x7E003000

#define BCM2711_SPI0_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E204000
#define BCM2711_SPI3_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E204600
#define BCM2711_SPI4_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E204800
#define BCM2711_SPI5_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E204A00
#define BCM2711_SPI6_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E204C00

#define BCM2711_PWM0_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E20C000
#define BCM2711_PWM1_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E20C800

#define BCM2711_PCM_BASE_ADDR       BCM2711_ARM_LCL_BASE_ADDR + 0x7E203000

#define BCM2711_BSC0_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E205000
#define BCM2711_BSC1_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E804000
#define BCM2711_BSC3_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E205600
#define BCM2711_BSC4_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E205800
#define BCM2711_BSC5_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E205A80
#define BCM2711_BSC6_BASE_ADDR      BCM2711_ARM_LCL_BASE_ADDR + 0x7E205C00

#define BCM2711_AUX_BASE_ADDR       BCM2711_ARM_LCL_BASE_ADDR + 0x7E215000

#endif /* _BCM2711_AUX_REGISTERS_H_ */