<!doctype html>
<html>
<head>
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <title>General Purpose Registers (GPRs)</title>
  <meta name="generator" content="CherryTree">
  <link rel="stylesheet" href="res/styles3.css" type="text/css" />
</head>
<body>
<div class='page'><h1 class='title'>General Purpose Registers (GPRs)</h1><br/>There are different types of registers,<br /><strong>General Purpose Registers (GPRs)</strong> are nine high-speed CPU storage locations that can store both data and addresses.<br />    When we say a register &quot;stores a pointer&quot; or “points” to an address means that the register store the value of that address that can be between 0 and 0xFFFFFFFF<br /><br /><strong><h3>Registers for x86 architecture (32 bit)</h3></strong><br /><table class="table"><tr><th>Naming Convention (for x86 architecture) </th><th>Name </th><th> Purpose</th></tr><tr><td>EAX</td><td>Accumulator</td><td>Arithmetical and logical instructions</td></tr><tr><td>ECX</td><td>Counter</td><td>Loop, shift, and rotation counter</td></tr><tr><td>EDX</td><td>Data</td><td>I/O port addressing, multiplication, and division</td></tr><tr><td>EBX</td><td>Base</td><td>Base Pointer for memory addresses</td></tr><tr><td>ESP</td><td>Stack Pointer</td><td>Pointer to the top of the stack</td></tr><tr><td>EBP</td><td>Pase Pointer</td><td>Pointer to the base of the stack (aka Stack Base Pointer, or Frame pointer)</td></tr><tr><td>ESI</td><td>Source Index</td><td>Used as a pointer to a source in stream operation</td></tr><tr><td>EDI</td><td>Destination Index</td><td>Used as a pointer to a destination in stream operation</td></tr><tr><td>EIP</td><td>Instruction Pointer</td><td>controls the program execution by storing a pointer to the address of the next instruction (machine code) that will be executed.</td></tr></table><br /><br /><br /><br /><strong><h3>Naming conventions comparison</h3></strong><h3> </h3><br /><table class="table"><tr><th>x64 (64bit)</th><th>x86 (32bit)</th><th>16 bit</th><th>8bit</th></tr><tr><td>RAX</td><td>EAX</td><td>AX</td><td>AH , AL</td></tr><tr><td>RCX</td><td>ECX</td><td>CX</td><td>CH , CL</td></tr><tr><td>RDX</td><td>EDX</td><td>DX</td><td>DH , DL</td></tr><tr><td>RBX</td><td>EBX</td><td>BX</td><td>BH , BL</td></tr><tr><td>RSP</td><td>ESP</td><td>SP</td><td>SPL</td></tr><tr><td>RBP</td><td>EBP</td><td>BP</td><td>BPL</td></tr><tr><td>RSI</td><td>ESI</td><td>SI</td><td>SIL</td></tr><tr><td>RDI</td><td>EDI</td><td>DI</td><td>DIL</td></tr></table><br /><br /><span style="text-decoration:underline;">8 bit CPU</span><br />These types of CPU had 16-bit register split in two parts <br />    L → identifies the low byte<br />    H → identifies the high byte<br /><br /><span style="text-decoration:underline;">16 bit CPU</span><br />16-bit naming convention combines the L and the H registers, and replaces it with a unique register X. <br />If a register has only a low byte(L), this naming convention simply remove the L<br /><br /><span style="text-decoration:underline;">32 bit CPU</span> <br />the register acronym is prefixed with an E that mean extended<br /><br /><span style="text-decoration:underline;">64 bit CPU</span><br />the register acronym is prefixed with an R<br /><br /><a href=""><img src="images/476-1.png" alt="images/476-1.png" /></a><br /><br /></div>
</body>
</html>
