Analysis & Synthesis report for fir_top
Sat May 27 10:34:30 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state
 11. State Machine - |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state
 12. State Machine - |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state
 13. Registers Protected by Synthesis
 14. Registers Duplicated to Honor Maximum Fanout Requirements
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated
 22. Source assignments for dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated
 23. Source assignments for low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst
 24. Source assignments for low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore
 25. Parameter Settings for User Entity Instance: dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: pll_70K:U4|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. altsyncram Parameter Settings by Entity Instance
 31. altpll Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "low_pass_filter1:U2"
 33. SignalTap II Logic Analyzer Settings
 34. Elapsed Time Per Partition
 35. Connections to In-System Debugging Instance "auto_signaltap_0"
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 27 10:34:30 2017            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; fir_top                                          ;
; Top-level Entity Name              ; fir_top                                          ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 2,901                                            ;
;     Total combinational functions  ; 2,098                                            ;
;     Dedicated logic registers      ; 2,621                                            ;
; Total registers                    ; 2621                                             ;
; Total pins                         ; 12                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 117,912                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; fir_top            ; fir_top            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+-----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+-----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; fir_top.v                                           ; yes             ; User Verilog HDL File                  ; F:/LQbishe/FIR/fir_top.v                                                              ;         ;
; dds_module.v                                        ; yes             ; User Verilog HDL File                  ; F:/LQbishe/FIR/dds_module.v                                                           ;         ;
; sin6k_rom.v                                         ; yes             ; User Wizard-Generated File             ; F:/LQbishe/FIR/sin6k_rom.v                                                            ;         ;
; sin24k_rom.v                                        ; yes             ; User Wizard-Generated File             ; F:/LQbishe/FIR/sin24k_rom.v                                                           ;         ;
; DA_Data_Out_module.v                                ; yes             ; User Verilog HDL File                  ; F:/LQbishe/FIR/DA_Data_Out_module.v                                                   ;         ;
; fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd  ; yes             ; Encrypted User VHDL File               ; F:/LQbishe/FIR/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd                     ;         ;
; fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd ; yes             ; Encrypted User VHDL File               ; F:/LQbishe/FIR/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd                    ;         ;
; low_pass_filter1_st.v                               ; yes             ; User Verilog HDL File                  ; F:/LQbishe/FIR/low_pass_filter1_st.v                                                  ;         ;
; low_pass_filter1_ast.vhd                            ; yes             ; User VHDL File                         ; F:/LQbishe/FIR/low_pass_filter1_ast.vhd                                               ;         ;
; low_pass_filter1.v                                  ; yes             ; User Wizard-Generated File             ; F:/LQbishe/FIR/low_pass_filter1.v                                                     ;         ;
; pll_70K.v                                           ; yes             ; User Wizard-Generated File             ; F:/LQbishe/FIR/pll_70K.v                                                              ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal130.inc                                      ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                      ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                          ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                          ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_qj91.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/altsyncram_qj91.tdf                                                 ;         ;
; sinrom_6k.mif                                       ; yes             ; Auto-Found Memory Initialization File  ; F:/LQbishe/FIR/sinrom_6k.mif                                                          ;         ;
; db/altsyncram_2l91.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/altsyncram_2l91.tdf                                                 ;         ;
; sinrom_24k.mif                                      ; yes             ; Auto-Found Memory Initialization File  ; F:/LQbishe/FIR/sinrom_24k.mif                                                         ;         ;
; altpll.tdf                                          ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                          ;         ;
; stratix_pll.inc                                     ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                     ;         ;
; stratixii_pll.inc                                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                   ;         ;
; cycloneii_pll.inc                                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;         ;
; db/pll_70k_altpll.v                                 ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/pll_70k_altpll.v                                                    ;         ;
; auk_dspip_avalon_streaming_sink_fir_130.vhd         ; yes             ; Encrypted Auto-Found VHDL File         ; F:/LQbishe/FIR/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd       ;         ;
; scfifo.tdf                                          ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                          ;         ;
; a_regfifo.inc                                       ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                       ;         ;
; a_dpfifo.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                        ;         ;
; a_i2fifo.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                        ;         ;
; a_fffifo.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                        ;         ;
; a_f2fifo.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                        ;         ;
; db/scfifo_8hh1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/scfifo_8hh1.tdf                                                     ;         ;
; db/a_dpfifo_1s81.tdf                                ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/a_dpfifo_1s81.tdf                                                   ;         ;
; db/altsyncram_gsf1.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/altsyncram_gsf1.tdf                                                 ;         ;
; db/cmpr_gs8.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cmpr_gs8.tdf                                                        ;         ;
; db/cntr_tnb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cntr_tnb.tdf                                                        ;         ;
; db/cntr_ao7.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cntr_ao7.tdf                                                        ;         ;
; db/cntr_unb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cntr_unb.tdf                                                        ;         ;
; auk_dspip_avalon_streaming_source_fir_130.vhd       ; yes             ; Encrypted Auto-Found VHDL File         ; F:/LQbishe/FIR/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd     ;         ;
; auk_dspip_avalon_streaming_controller_fir_130.vhd   ; yes             ; Encrypted Auto-Found VHDL File         ; F:/LQbishe/FIR/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd ;         ;
; tdl_da_lc.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;         ;
; uadd_cen.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;         ;
; rom_lut_r_cen.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;         ;
; sadd_lpm_cen.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;         ;
; mac_tl.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/LQbishe/FIR/fir_compiler-library/mac_tl.v                                          ;         ;
; par_ctrl.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/LQbishe/FIR/fir_compiler-library/par_ctrl.v                                        ;         ;
; sld_signaltap.vhd                                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                   ;         ;
; sld_signaltap_impl.vhd                              ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd              ;         ;
; sld_ela_control.vhd                                 ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                 ;         ;
; lpm_shiftreg.tdf                                    ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                    ;         ;
; lpm_constant.inc                                    ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                    ;         ;
; dffeea.inc                                          ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                          ;         ;
; sld_mbpmg.vhd                                       ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                       ;         ;
; sld_ela_trigger_flow_mgr.vhd                        ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd        ;         ;
; sld_buffer_manager.vhd                              ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd              ;         ;
; db/altsyncram_6124.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/altsyncram_6124.tdf                                                 ;         ;
; altdpram.tdf                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                        ;         ;
; memmodes.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                      ;         ;
; a_hdffe.inc                                         ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                         ;         ;
; alt_le_rden_reg.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                 ;         ;
; altsyncram.inc                                      ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                      ;         ;
; lpm_mux.tdf                                         ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                         ;         ;
; muxlut.inc                                          ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                          ;         ;
; bypassff.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                        ;         ;
; altshift.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                        ;         ;
; db/mux_psc.tdf                                      ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/mux_psc.tdf                                                         ;         ;
; lpm_decode.tdf                                      ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                      ;         ;
; declut.inc                                          ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                          ;         ;
; lpm_compare.inc                                     ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                     ;         ;
; db/decode_dvf.tdf                                   ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/decode_dvf.tdf                                                      ;         ;
; lpm_counter.tdf                                     ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                     ;         ;
; lpm_add_sub.inc                                     ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;         ;
; cmpconst.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                        ;         ;
; lpm_counter.inc                                     ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                     ;         ;
; alt_counter_stratix.inc                             ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;         ;
; db/cntr_jgi.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cntr_jgi.tdf                                                        ;         ;
; db/cmpr_sgc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cmpr_sgc.tdf                                                        ;         ;
; db/cntr_89j.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cntr_89j.tdf                                                        ;         ;
; db/cntr_cgi.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cntr_cgi.tdf                                                        ;         ;
; db/cmpr_rgc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cmpr_rgc.tdf                                                        ;         ;
; db/cntr_23j.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cntr_23j.tdf                                                        ;         ;
; db/cmpr_ngc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cmpr_ngc.tdf                                                        ;         ;
; sld_rom_sr.vhd                                      ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                      ;         ;
; sld_hub.vhd                                         ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                         ;         ;
; sld_jtag_hub.vhd                                    ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                    ;         ;
; altshift_taps.tdf                                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf                   ;         ;
; db/shift_taps_rnm.tdf                               ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/shift_taps_rnm.tdf                                                  ;         ;
; db/altsyncram_0e81.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/altsyncram_0e81.tdf                                                 ;         ;
; db/cntr_4pf.tdf                                     ; yes             ; Auto-Generated Megafunction            ; F:/LQbishe/FIR/db/cntr_4pf.tdf                                                        ;         ;
+-----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,901                                                                             ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 2098                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 567                                                                               ;
;     -- 3 input functions                    ; 849                                                                               ;
;     -- <=2 input functions                  ; 682                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 1359                                                                              ;
;     -- arithmetic mode                      ; 739                                                                               ;
;                                             ;                                                                                   ;
; Total registers                             ; 2621                                                                              ;
;     -- Dedicated logic registers            ; 2621                                                                              ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 12                                                                                ;
; Total memory bits                           ; 117912                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                 ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2295                                                                              ;
; Total fan-out                               ; 15498                                                                             ;
; Average fan-out                             ; 3.19                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fir_top                                                                                                ; 2098 (9)          ; 2621 (0)     ; 117912      ; 0            ; 0       ; 0         ; 12   ; 0            ; |fir_top                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |DA_Data_Out_module:U3|                                                                              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|DA_Data_Out_module:U3                                                                                                                                                                                                                                                                                                                ; work         ;
;    |dds_module:U1|                                                                                      ; 23 (23)           ; 13 (13)      ; 71680       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|dds_module:U1                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sin24k_rom:U2|                                                                                   ; 0 (0)             ; 0 (0)        ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|dds_module:U1|sin24k_rom:U2                                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; work         ;
;             |altsyncram_2l91:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |sin6k_rom:U1|                                                                                    ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|dds_module:U1|sin6k_rom:U1                                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; work         ;
;             |altsyncram_qj91:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated                                                                                                                                                                                                                                            ; work         ;
;    |low_pass_filter1:U2|                                                                                ; 1549 (0)          ; 1704 (0)     ; 152         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |low_pass_filter1_ast:low_pass_filter1_ast_inst|                                                  ; 1549 (0)          ; 1704 (0)     ; 152         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst                                                                                                                                                                                                                                                                   ; work         ;
;          |auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|                                      ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl                                                                                                                                                                                                           ; work         ;
;          |auk_dspip_avalon_streaming_sink_fir_130:sink|                                                 ; 30 (9)            ; 30 (14)      ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink                                                                                                                                                                                                                      ; work         ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                   ; 21 (0)            ; 16 (0)       ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                              ; work         ;
;                |scfifo_8hh1:auto_generated|                                                             ; 21 (2)            ; 16 (1)       ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated                                                                                                                                                   ; work         ;
;                   |a_dpfifo_1s81:dpfifo|                                                                ; 19 (11)           ; 15 (7)       ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo                                                                                                                              ; work         ;
;                      |altsyncram_gsf1:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|altsyncram_gsf1:FIFOram                                                                                                      ; work         ;
;                      |cntr_ao7:usedw_counter|                                                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_ao7:usedw_counter                                                                                                       ; work         ;
;                      |cntr_tnb:rd_ptr_msb|                                                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                          ; work         ;
;                      |cntr_unb:wr_ptr|                                                                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_unb:wr_ptr                                                                                                              ; work         ;
;          |auk_dspip_avalon_streaming_source_fir_130:source|                                             ; 3 (3)             ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source                                                                                                                                                                                                                  ; work         ;
;          |low_pass_filter1_st:fircore|                                                                  ; 1514 (0)          ; 1620 (0)     ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore                                                                                                                                                                                                                                       ; work         ;
;             |par_ctrl:Uctrl|                                                                            ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl                                                                                                                                                                                                                        ; work         ;
;             |rom_lut_r_cen:Ur0_n_0_pp|                                                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_1_pp|                                                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_1_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_2_pp|                                                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_2_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_3_pp|                                                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_3_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_4_pp|                                                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_4_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_5_pp|                                                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_5_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_6_pp|                                                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_6_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_7_pp|                                                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_7_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_8_pp|                                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_8_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_0_pp|                                                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_0_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_1_pp|                                                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_1_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_2_pp|                                                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_2_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_3_pp|                                                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_3_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_4_pp|                                                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_4_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_5_pp|                                                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_5_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_6_pp|                                                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_6_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_7_pp|                                                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_7_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_8_pp|                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_8_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_0_pp|                                                                  ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_0_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_1_pp|                                                                  ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_1_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_2_pp|                                                                  ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_2_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_3_pp|                                                                  ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_3_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_4_pp|                                                                  ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_4_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_5_pp|                                                                  ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_5_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_6_pp|                                                                  ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_6_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_7_pp|                                                                  ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_7_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_8_pp|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_8_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_0_pp|                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_0_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_1_pp|                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_1_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_2_pp|                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_2_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_3_pp|                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_3_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_4_pp|                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_4_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_5_pp|                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_5_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_6_pp|                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_6_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_7_pp|                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_7_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_8_pp|                                                                  ; 11 (10)           ; 1 (0)        ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp                                                                                                                                                                                                              ; work         ;
;                |altshift_taps:data_out_rtl_0|                                                           ; 1 (0)             ; 1 (0)        ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0                                                                                                                                                                                 ; work         ;
;                   |shift_taps_rnm:auto_generated|                                                       ; 1 (0)             ; 1 (0)        ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated                                                                                                                                                   ; work         ;
;                      |altsyncram_0e81:altsyncram2|                                                      ; 0 (0)             ; 0 (0)        ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|altsyncram_0e81:altsyncram2                                                                                                                       ; work         ;
;                      |cntr_4pf:cntr1|                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|cntr_4pf:cntr1                                                                                                                                    ; work         ;
;             |rom_lut_r_cen:Ur4_n_0_pp|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_0_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_1_pp|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_1_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_2_pp|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_2_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_3_pp|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_3_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_4_pp|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_4_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_5_pp|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_5_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_6_pp|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_6_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_7_pp|                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_7_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_8_pp|                                                                  ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_8_pp                                                                                                                                                                                                              ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|                                                         ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|                                                         ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|                                                         ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|                                                         ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|                                                         ; 8 (8)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|                                                         ; 8 (8)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|                                                         ; 11 (11)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|                                                         ; 8 (8)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|                                                         ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|                                                         ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|                                                         ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|                                                         ; 8 (8)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|                                                         ; 10 (10)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|                                                         ; 10 (10)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|                                                         ; 13 (13)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|                                                         ; 10 (10)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|                                                         ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|                                                         ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|                                                         ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|                                                         ; 10 (10)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|                                                         ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|                                                         ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|                                                         ; 15 (15)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|                                                         ; 12 (12)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|                                                         ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|                                                         ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|                                                         ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|                                                         ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|                                                         ; 13 (13)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|                                                         ; 13 (13)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|                                                         ; 16 (16)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|                                                         ; 13 (13)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|                                                         ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|                                                         ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|                                                         ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n|                                                         ; 14 (14)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|                                                         ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n|                                                         ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_2_n_0_n|                                                         ; 19 (19)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n|                                                         ; 15 (15)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_0_n_0_n|                                                           ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_0_n_1_n|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_0_n_2_n|                                                           ; 0 (0)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_1_n_0_n|                                                           ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_1_n_1_n|                                                           ; 0 (0)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_2_n_0_n|                                                           ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_2_n_0_n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc0n|                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc10n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc11n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc12n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc12n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc13n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc14n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc15n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc16n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc17n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc17n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc18n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc19n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc1n|                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc20n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc20n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc21n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc21n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc22n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc22n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc23n|                                                                     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc24n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc24n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc25n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc25n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc26n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc26n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc27n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc27n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc28n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc28n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc29n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc29n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc2n|                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc2n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc30n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc31n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc32n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc32n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc33n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc34n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc35n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc36n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc37n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc37n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc38n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc39n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc3n|                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc40n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc41n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc42n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc42n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc43n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc44n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc45n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc46n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc47n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc47n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc48n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc49n|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc49n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc4n|                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc5n|                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc6n|                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc7n|                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc7n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc8n|                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc9n|                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_0_sym_add|                                                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_10_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_11_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_13_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_14_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_15_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_16_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_18_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_19_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_1_sym_add|                                                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_20_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_21_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_23_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_24_sym_add|                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_3_sym_add|                                                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_3_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_4_sym_add|                                                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_5_sym_add|                                                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_6_sym_add|                                                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_8_sym_add|                                                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_9_sym_add|                                                                      ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add                                                                                                                                                                                                                  ; work         ;
;    |pll_70K:U4|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|pll_70K:U4                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|pll_70K:U4|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; work         ;
;          |pll_70K_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 124 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 123 (85)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 393 (1)           ; 810 (90)     ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 392 (0)           ; 720 (0)      ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 392 (19)          ; 720 (212)    ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_psc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_6124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 107 (1)           ; 241 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 90 (0)            ; 225 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 135 (135)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 90 (0)            ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 16 (16)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 126 (11)          ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_jgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_89j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_cgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; ROM              ; 2048         ; 7            ; --           ; --           ; 14336 ; sinrom_24k.mif ;
; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; ROM              ; 8192         ; 7            ; --           ; --           ; 57344 ; sinrom_6k.mif  ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|altsyncram_gsf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 10           ; 8            ; 10           ; 80    ; None           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|altsyncram_0e81:altsyncram2|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 2            ; 44           ; 2            ; 44           ; 88    ; None           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6124:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 1024         ; 45           ; 1024         ; 45           ; 46080 ; None           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                         ;
+--------+--------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Vendor ; IP Core Name             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                           ; IP Include File                                                                       ;
+--------+--------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT              ; 13.0    ; N/A          ; N/A          ; |fir_top|dds_module:U1|sin6k_rom:U1                                                                                                       ; F:/LQbishe/FIR/sin6k_rom.v                                                            ;
; Altera ; ROM: 1-PORT              ; 13.0    ; N/A          ; N/A          ; |fir_top|dds_module:U1|sin24k_rom:U2                                                                                                      ; F:/LQbishe/FIR/sin24k_rom.v                                                           ;
; Altera ; FIR Compiler             ; 13.0    ; N/A          ; N/A          ; |fir_top|low_pass_filter1:U2                                                                                                              ; F:/LQbishe/FIR/low_pass_filter1.v                                                     ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add              ; F:/LQbishe/FIR/fir_compiler-library/uadd_cen.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ; F:/LQbishe/FIR/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl                    ; F:/LQbishe/FIR/fir_compiler-library/par_ctrl.v                                        ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|mac_tl:Umtl                       ; F:/LQbishe/FIR/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp          ; F:/LQbishe/FIR/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n              ; F:/LQbishe/FIR/fir_compiler-library/tdl_da_lc.v                                       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl       ; F:/LQbishe/FIR/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink                  ; F:/LQbishe/FIR/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source              ; F:/LQbishe/FIR/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd     ;
; Altera ; ALTPLL                   ; 13.0    ; N/A          ; N/A          ; |fir_top|pll_70K:U4                                                                                                                       ; F:/LQbishe/FIR/pll_70K.v                                                              ;
+--------+--------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+----------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                 ;
+---------------------+-------------------+---------------------+-------------------+------------------+----------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                  ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                  ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                  ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                  ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                  ;
+---------------------+-------------------+---------------------+-------------------+------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                        ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                            ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                            ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                            ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                     ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                    ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                    ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                    ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                    ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                    ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Duplicated to Honor Maximum Fanout Requirements                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; Register Name                                                                                                                        ; Maximum Fanout Requirement ; Number of Duplicate Registers Created ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg ; 500                        ; 2                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_sop_int                                                        ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_eop_int                                                        ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n|pipe[0][23]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n|pipe[0][23]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n|pipe[0][24]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n|pipe[0][24]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n|pipe[0][25]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n|pipe[0][26]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n|pipe[0][25]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][23]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][24]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][25]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][26]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n|pipe[0][24]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][7]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][4]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][23]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][24]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][25]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][23]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][24]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][25]                                             ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_0_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][3]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][2]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][24]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][24]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][24]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][24]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][23]                                           ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][20]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n|pipe[0][20]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][12]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][11]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][12]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][11]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][12]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][9]                                            ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][10]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][11]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][12]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][11]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][12]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][9]                                            ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][10]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][11]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][12]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][6]                                            ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][7]                                            ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][9]                                            ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][10]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][11]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][12]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][20]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][20]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][12]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|packet_error_s[0]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_packet_error[0]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int1[0..22]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int1                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|first_data                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n|pipe[0][21]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][12]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][13]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][10]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][11]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][12]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][13]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][14]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                            ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][19]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][19]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][19]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][18]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][16]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][15]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][14]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][20]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][20]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][19]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][19]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][19]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][17]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][16]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][17]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][18]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][19]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][20]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][21]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][22]                                           ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                           ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][22]                                             ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][21]                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][19]                                             ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][18]                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][20]                                             ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][18]                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][21]                                             ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][18]                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][22]                                             ; Merged with low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][18]                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_stall_int_d                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.start                                                 ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.sop                                                   ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.run1                                                  ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.st_err                                                ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_state.end1                                                  ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.start                                                       ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.stall                                                       ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.st_err                                                      ; Lost fanout                                                                                                                                                                                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.end1                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_not_ready                                     ; Lost fanout                                                                                                                                                                                        ;
; dds_module:U1|Cnt1[0]                                                                                                                                                                  ; Merged with dds_module:U1|Cnt2[0]                                                                                                                                                                  ;
; dds_module:U1|Cnt1[1]                                                                                                                                                                  ; Merged with dds_module:U1|Cnt2[1]                                                                                                                                                                  ;
; dds_module:U1|Cnt1[2]                                                                                                                                                                  ; Merged with dds_module:U1|Cnt2[2]                                                                                                                                                                  ;
; dds_module:U1|Cnt1[3]                                                                                                                                                                  ; Merged with dds_module:U1|Cnt2[3]                                                                                                                                                                  ;
; dds_module:U1|Cnt1[4]                                                                                                                                                                  ; Merged with dds_module:U1|Cnt2[4]                                                                                                                                                                  ;
; dds_module:U1|Cnt1[5]                                                                                                                                                                  ; Merged with dds_module:U1|Cnt2[5]                                                                                                                                                                  ;
; dds_module:U1|Cnt1[6]                                                                                                                                                                  ; Merged with dds_module:U1|Cnt2[6]                                                                                                                                                                  ;
; dds_module:U1|Cnt1[7]                                                                                                                                                                  ; Merged with dds_module:U1|Cnt2[7]                                                                                                                                                                  ;
; dds_module:U1|Cnt1[8]                                                                                                                                                                  ; Merged with dds_module:U1|Cnt2[8]                                                                                                                                                                  ;
; dds_module:U1|Cnt1[9]                                                                                                                                                                  ; Merged with dds_module:U1|Cnt2[9]                                                                                                                                                                  ;
; dds_module:U1|Cnt1[10]                                                                                                                                                                 ; Merged with dds_module:U1|Cnt2[10]                                                                                                                                                                 ;
; Total Number of Removed Registers = 655                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; Total Number of Removed Registers = 21                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n|pipe[0][23]  ; Lost Fanouts              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][23],       ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][24],       ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][25],       ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][23],     ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][24]      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][7] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][7],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][7],      ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][23]      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n|pipe[0][24]  ; Lost Fanouts              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n|pipe[0][24],       ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n|pipe[0][24],     ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][23]      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][7] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][7],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][7],      ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][23]      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][7] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][7],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][7],      ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][23]      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][7] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][7],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][7],      ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][23]      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n|pipe[0][23]  ; Lost Fanouts              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n|pipe[0][23],       ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n|pipe[0][23]      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][7] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][7],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][7]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][6] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][6],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][6]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][5] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][5],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][5]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][4] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][4],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][4]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][3] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][3],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][3]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][2] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][2],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][2]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][1] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][1],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][1]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][0] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][0],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][0]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][6] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][6],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][6]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][5] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][5],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][5]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][4] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][4],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][4]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][3] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][3],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][3]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][2] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][2],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][2]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][0] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][0],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][0]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][6] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][6],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][6]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][5] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][5],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][5]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][1] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][1],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][1]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][3] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][3],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][3]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][2] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][2],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][2]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][1] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][1],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][1]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][0] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][0],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][0]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][4] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][4],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][4]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][6] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][6],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][6]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][5] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][5],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][5]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][4] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][4],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][4]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][3] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][3],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][3]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][2] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][2],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][2]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][1] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][1],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][1]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][0] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][0],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][0]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][6] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][6],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][6]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][5] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][5],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][5]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][4] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][4],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][4]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][3] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][3],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][3]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][2] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][2],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][2]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][1] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][1],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][1]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][0] ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][0],      ;
;                                                                                                                                             ; due to stuck port data_in ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][0]       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][23]  ; Lost Fanouts              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][23],     ;
;                                                                                                                                             ;                           ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][24]      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n|pipe[0][25]  ; Lost Fanouts              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n|pipe[0][25]        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|packet_error_s[0]           ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_packet_error[0] ;
;                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                   ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int1         ; Stuck at GND              ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|source_stall_int_d            ;
;                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2621  ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 447   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2054  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|sink_stall_reg                                      ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg                                    ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg                                           ; 500     ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg~SynDup                                    ; 263     ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg~SynDup_1                                  ; 500     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 20                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                   ; Megafunction                                                                                                                           ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][8..17] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][8..17] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][8..17] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[0..9]          ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][8..16] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][8..16] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][8..16] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[0..8]          ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][8..14] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n|pipe[0][8..14] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n|pipe[0][8..14] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_8_pp|data_out[0..6]          ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][8..12] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n|pipe[0][8..12] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n|pipe[0][8..12] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_8_pp|data_out[0..4]          ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][8..20] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][8..20] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n|pipe[0][8..20] ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_8_pp|data_out[0..12]         ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|cnt[3]                                                ;
; 3:1                ; 400 bits  ; 800 LEs       ; 400 LEs              ; 400 LEs                ; Yes        ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[1]                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|done_early                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                       ;
+-----------------+-------+------+----------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                        ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                        ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                        ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                        ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                        ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                        ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                        ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                        ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                        ;
+-----------------+-------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                    ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                    ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                    ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                    ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                    ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                    ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                    ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                    ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                     ;
; WIDTH_A                            ; 7                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; sinrom_6k.mif        ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_qj91      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 7                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; sinrom_24k.mif       ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_2l91      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_70K:U4|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------+
; Parameter Name                ; Value                     ; Type                ;
+-------------------------------+---------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped             ;
; PLL_TYPE                      ; AUTO                      ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_70K ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped             ;
; LOCK_HIGH                     ; 1                         ; Untyped             ;
; LOCK_LOW                      ; 1                         ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped             ;
; SKIP_VCO                      ; OFF                       ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped             ;
; BANDWIDTH                     ; 0                         ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped             ;
; DOWN_SPREAD                   ; 0                         ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 7                         ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK0_DIVIDE_BY                ; 5000                      ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped             ;
; DPA_DIVIDER                   ; 0                         ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped             ;
; VCO_MIN                       ; 0                         ; Untyped             ;
; VCO_MAX                       ; 0                         ; Untyped             ;
; VCO_CENTER                    ; 0                         ; Untyped             ;
; PFD_MIN                       ; 0                         ; Untyped             ;
; PFD_MAX                       ; 0                         ; Untyped             ;
; M_INITIAL                     ; 0                         ; Untyped             ;
; M                             ; 0                         ; Untyped             ;
; N                             ; 1                         ; Untyped             ;
; M2                            ; 1                         ; Untyped             ;
; N2                            ; 1                         ; Untyped             ;
; SS                            ; 1                         ; Untyped             ;
; C0_HIGH                       ; 0                         ; Untyped             ;
; C1_HIGH                       ; 0                         ; Untyped             ;
; C2_HIGH                       ; 0                         ; Untyped             ;
; C3_HIGH                       ; 0                         ; Untyped             ;
; C4_HIGH                       ; 0                         ; Untyped             ;
; C5_HIGH                       ; 0                         ; Untyped             ;
; C6_HIGH                       ; 0                         ; Untyped             ;
; C7_HIGH                       ; 0                         ; Untyped             ;
; C8_HIGH                       ; 0                         ; Untyped             ;
; C9_HIGH                       ; 0                         ; Untyped             ;
; C0_LOW                        ; 0                         ; Untyped             ;
; C1_LOW                        ; 0                         ; Untyped             ;
; C2_LOW                        ; 0                         ; Untyped             ;
; C3_LOW                        ; 0                         ; Untyped             ;
; C4_LOW                        ; 0                         ; Untyped             ;
; C5_LOW                        ; 0                         ; Untyped             ;
; C6_LOW                        ; 0                         ; Untyped             ;
; C7_LOW                        ; 0                         ; Untyped             ;
; C8_LOW                        ; 0                         ; Untyped             ;
; C9_LOW                        ; 0                         ; Untyped             ;
; C0_INITIAL                    ; 0                         ; Untyped             ;
; C1_INITIAL                    ; 0                         ; Untyped             ;
; C2_INITIAL                    ; 0                         ; Untyped             ;
; C3_INITIAL                    ; 0                         ; Untyped             ;
; C4_INITIAL                    ; 0                         ; Untyped             ;
; C5_INITIAL                    ; 0                         ; Untyped             ;
; C6_INITIAL                    ; 0                         ; Untyped             ;
; C7_INITIAL                    ; 0                         ; Untyped             ;
; C8_INITIAL                    ; 0                         ; Untyped             ;
; C9_INITIAL                    ; 0                         ; Untyped             ;
; C0_MODE                       ; BYPASS                    ; Untyped             ;
; C1_MODE                       ; BYPASS                    ; Untyped             ;
; C2_MODE                       ; BYPASS                    ; Untyped             ;
; C3_MODE                       ; BYPASS                    ; Untyped             ;
; C4_MODE                       ; BYPASS                    ; Untyped             ;
; C5_MODE                       ; BYPASS                    ; Untyped             ;
; C6_MODE                       ; BYPASS                    ; Untyped             ;
; C7_MODE                       ; BYPASS                    ; Untyped             ;
; C8_MODE                       ; BYPASS                    ; Untyped             ;
; C9_MODE                       ; BYPASS                    ; Untyped             ;
; C0_PH                         ; 0                         ; Untyped             ;
; C1_PH                         ; 0                         ; Untyped             ;
; C2_PH                         ; 0                         ; Untyped             ;
; C3_PH                         ; 0                         ; Untyped             ;
; C4_PH                         ; 0                         ; Untyped             ;
; C5_PH                         ; 0                         ; Untyped             ;
; C6_PH                         ; 0                         ; Untyped             ;
; C7_PH                         ; 0                         ; Untyped             ;
; C8_PH                         ; 0                         ; Untyped             ;
; C9_PH                         ; 0                         ; Untyped             ;
; L0_HIGH                       ; 1                         ; Untyped             ;
; L1_HIGH                       ; 1                         ; Untyped             ;
; G0_HIGH                       ; 1                         ; Untyped             ;
; G1_HIGH                       ; 1                         ; Untyped             ;
; G2_HIGH                       ; 1                         ; Untyped             ;
; G3_HIGH                       ; 1                         ; Untyped             ;
; E0_HIGH                       ; 1                         ; Untyped             ;
; E1_HIGH                       ; 1                         ; Untyped             ;
; E2_HIGH                       ; 1                         ; Untyped             ;
; E3_HIGH                       ; 1                         ; Untyped             ;
; L0_LOW                        ; 1                         ; Untyped             ;
; L1_LOW                        ; 1                         ; Untyped             ;
; G0_LOW                        ; 1                         ; Untyped             ;
; G1_LOW                        ; 1                         ; Untyped             ;
; G2_LOW                        ; 1                         ; Untyped             ;
; G3_LOW                        ; 1                         ; Untyped             ;
; E0_LOW                        ; 1                         ; Untyped             ;
; E1_LOW                        ; 1                         ; Untyped             ;
; E2_LOW                        ; 1                         ; Untyped             ;
; E3_LOW                        ; 1                         ; Untyped             ;
; L0_INITIAL                    ; 1                         ; Untyped             ;
; L1_INITIAL                    ; 1                         ; Untyped             ;
; G0_INITIAL                    ; 1                         ; Untyped             ;
; G1_INITIAL                    ; 1                         ; Untyped             ;
; G2_INITIAL                    ; 1                         ; Untyped             ;
; G3_INITIAL                    ; 1                         ; Untyped             ;
; E0_INITIAL                    ; 1                         ; Untyped             ;
; E1_INITIAL                    ; 1                         ; Untyped             ;
; E2_INITIAL                    ; 1                         ; Untyped             ;
; E3_INITIAL                    ; 1                         ; Untyped             ;
; L0_MODE                       ; BYPASS                    ; Untyped             ;
; L1_MODE                       ; BYPASS                    ; Untyped             ;
; G0_MODE                       ; BYPASS                    ; Untyped             ;
; G1_MODE                       ; BYPASS                    ; Untyped             ;
; G2_MODE                       ; BYPASS                    ; Untyped             ;
; G3_MODE                       ; BYPASS                    ; Untyped             ;
; E0_MODE                       ; BYPASS                    ; Untyped             ;
; E1_MODE                       ; BYPASS                    ; Untyped             ;
; E2_MODE                       ; BYPASS                    ; Untyped             ;
; E3_MODE                       ; BYPASS                    ; Untyped             ;
; L0_PH                         ; 0                         ; Untyped             ;
; L1_PH                         ; 0                         ; Untyped             ;
; G0_PH                         ; 0                         ; Untyped             ;
; G1_PH                         ; 0                         ; Untyped             ;
; G2_PH                         ; 0                         ; Untyped             ;
; G3_PH                         ; 0                         ; Untyped             ;
; E0_PH                         ; 0                         ; Untyped             ;
; E1_PH                         ; 0                         ; Untyped             ;
; E2_PH                         ; 0                         ; Untyped             ;
; E3_PH                         ; 0                         ; Untyped             ;
; M_PH                          ; 0                         ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped             ;
; CLK0_COUNTER                  ; G0                        ; Untyped             ;
; CLK1_COUNTER                  ; G0                        ; Untyped             ;
; CLK2_COUNTER                  ; G0                        ; Untyped             ;
; CLK3_COUNTER                  ; G0                        ; Untyped             ;
; CLK4_COUNTER                  ; G0                        ; Untyped             ;
; CLK5_COUNTER                  ; G0                        ; Untyped             ;
; CLK6_COUNTER                  ; E0                        ; Untyped             ;
; CLK7_COUNTER                  ; E1                        ; Untyped             ;
; CLK8_COUNTER                  ; E2                        ; Untyped             ;
; CLK9_COUNTER                  ; E3                        ; Untyped             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped             ;
; M_TIME_DELAY                  ; 0                         ; Untyped             ;
; N_TIME_DELAY                  ; 0                         ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped             ;
; VCO_POST_SCALE                ; 0                         ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped             ;
; CBXI_PARAMETER                ; pll_70K_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                     ;
; COEF_WIDTH     ; 12    ; Signed Integer                                                                                                     ;
; ACCUM_WIDTH    ; 23    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                       ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 45                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 45                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                              ; Signed Integer ;
; sld_node_crc_hiword                             ; 2957                                                                                                                                                            ; Untyped        ;
; sld_node_crc_loword                             ; 58576                                                                                                                                                           ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                               ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                            ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 159                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 2                                                           ;
; Entity Instance                           ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 7                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 7                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll_70K:U4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_pass_filter1:U2"                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_valid         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_source_ready       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_sink_error         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_data[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_sink_ready         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_valid       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 45                  ; 45               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:03     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                              ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                      ; Details ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; dds_module:U1|Sin24K_Out[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[0]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[0]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[1]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[1]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[2]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[2]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[3]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[3]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[4]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[4]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[5]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[5]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[6]                                      ; N/A     ;
; dds_module:U1|Sin24K_Out[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[6]                                      ; N/A     ;
; dds_module:U1|Sin6K_Out[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[0]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[0]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[1]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[1]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[2]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[2]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[3]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[3]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[4]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[4]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[5]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[5]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[6]                                       ; N/A     ;
; dds_module:U1|Sin6K_Out[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[6]                                       ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[0]~0                                                                                                                           ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[0]~0                                                                                                                           ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[1]~2                                                                                                                           ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[1]~2                                                                                                                           ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[2]~4                                                                                                                           ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[2]~4                                                                                                                           ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[3]~6                                                                                                                           ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[3]~6                                                                                                                           ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[4]~8                                                                                                                           ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[4]~8                                                                                                                           ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[5]~10                                                                                                                          ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[5]~10                                                                                                                          ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[6]~12                                                                                                                          ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[6]~12                                                                                                                          ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[7]~14                                                                                                                          ; N/A     ;
; low_pass_filter1:U2|ast_sink_data[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[7]~14                                                                                                                          ; N/A     ;
; low_pass_filter1:U2|ast_source_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[14] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[14] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[15] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[15] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[16] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[16] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[17] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[17] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[18] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[18] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[19] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[19] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[20] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[20] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[21] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[21] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[22] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[22] ; N/A     ;
; low_pass_filter1:U2|ast_source_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]  ; N/A     ;
; low_pass_filter1:U2|ast_source_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]  ; N/A     ;
; pll_70K:U4|c0                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated|wire_pll1_clk[0]                                                      ; N/A     ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat May 27 10:34:14 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fir_top -c fir_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (10090): Verilog HDL syntax warning at fir_top.v(34): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at fir_top.v(50): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file fir_top.v
    Info (12023): Found entity 1: fir_top
Info (12021): Found 1 design units, including 1 entities, in source file dds_module.v
    Info (12023): Found entity 1: dds_module
Info (12021): Found 1 design units, including 1 entities, in source file sin6k_rom.v
    Info (12023): Found entity 1: sin6k_rom
Info (12021): Found 1 design units, including 1 entities, in source file sin24k_rom.v
    Info (12023): Found entity 1: sin24k_rom
Info (12021): Found 1 design units, including 1 entities, in source file da_data_out_module.v
    Info (12023): Found entity 1: DA_Data_Out_module
Info (12021): Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fir_130
Info (12021): Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fir_130
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fir_130-body
Info (12021): Found 1 design units, including 1 entities, in source file low_pass_filter1_st.v
    Info (12023): Found entity 1: low_pass_filter1_st
Info (12021): Found 2 design units, including 1 entities, in source file low_pass_filter1_ast.vhd
    Info (12022): Found design unit 1: low_pass_filter1_ast-struct
    Info (12023): Found entity 1: low_pass_filter1_ast
Info (12021): Found 1 design units, including 1 entities, in source file low_pass_filter1.v
    Info (12023): Found entity 1: low_pass_filter1
Info (12021): Found 1 design units, including 1 entities, in source file pll_70k.v
    Info (12023): Found entity 1: pll_70K
Warning (10236): Verilog HDL Implicit Net warning at fir_top.v(70): created implicit net for "ast_sink_ready_sig"
Info (12127): Elaborating entity "fir_top" for the top level hierarchy
Info (12128): Elaborating entity "dds_module" for hierarchy "dds_module:U1"
Info (12128): Elaborating entity "sin6k_rom" for hierarchy "dds_module:U1|sin6k_rom:U1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sinrom_6k.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qj91.tdf
    Info (12023): Found entity 1: altsyncram_qj91
Info (12128): Elaborating entity "altsyncram_qj91" for hierarchy "dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated"
Info (12128): Elaborating entity "sin24k_rom" for hierarchy "dds_module:U1|sin24k_rom:U2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sinrom_24k.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2l91.tdf
    Info (12023): Found entity 1: altsyncram_2l91
Info (12128): Elaborating entity "altsyncram_2l91" for hierarchy "dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated"
Info (12128): Elaborating entity "pll_70K" for hierarchy "pll_70K:U4"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_70K:U4|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_70K:U4|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_70K:U4|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "7"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_70K"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_70k_altpll.v
    Info (12023): Found entity 1: pll_70K_altpll
Info (12128): Elaborating entity "pll_70K_altpll" for hierarchy "pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated"
Info (12128): Elaborating entity "low_pass_filter1" for hierarchy "low_pass_filter1:U2"
Info (12128): Elaborating entity "low_pass_filter1_ast" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_fir_130-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_fir_130
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_fir_130" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink"
Info (12128): Elaborating entity "scfifo" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12130): Elaborated megafunction instantiation "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12133): Instantiated megafunction "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8hh1.tdf
    Info (12023): Found entity 1: scfifo_8hh1
Info (12128): Elaborating entity "scfifo_8hh1" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1s81.tdf
    Info (12023): Found entity 1: a_dpfifo_1s81
Info (12128): Elaborating entity "a_dpfifo_1s81" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gsf1.tdf
    Info (12023): Found entity 1: altsyncram_gsf1
Info (12128): Elaborating entity "altsyncram_gsf1" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|altsyncram_gsf1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cmpr_gs8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_unb:wr_ptr"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_fir_130-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_fir_130
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_fir_130" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_fir_130-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_fir_130
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_fir_130" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl"
Info (12128): Elaborating entity "low_pass_filter1_st" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/tdl_da_lc.v
    Info (12023): Found entity 1: tdl_da_lc
Info (12128): Elaborating entity "tdl_da_lc" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/uadd_cen.v
    Info (12023): Found entity 1: uadd_cen
Info (12128): Elaborating entity "uadd_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_lut_r_cen.v
    Info (12023): Found entity 1: rom_lut_r_cen
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_0_pp"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_0_pp"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v
    Info (12023): Found entity 1: sadd_lpm_cen
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_2_n_0_n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v
    Info (12023): Found entity 1: mac_tl
Info (12128): Elaborating entity "mac_tl" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|mac_tl:Umtl"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ctrl.v
    Info (12023): Found entity 1: par_ctrl
Info (12128): Elaborating entity "par_ctrl" for hierarchy "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl"
Info (12128): Elaborating entity "DA_Data_Out_module" for hierarchy "DA_Data_Out_module:U3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6124.tdf
    Info (12023): Found entity 1: altsyncram_6124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 44
Info (12130): Elaborated megafunction instantiation "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0"
Info (12133): Instantiated megafunction "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "44"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rnm.tdf
    Info (12023): Found entity 1: shift_taps_rnm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0e81.tdf
    Info (12023): Found entity 1: altsyncram_0e81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Buzzer_Out" is stuck at VCC
Warning (332009): The launch and latch times for the relationship between source clock: CLK and destination clock: U4|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: CLK and destination clock: U4|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (332009): The launch and latch times for the relationship between source clock: CLK and destination clock: U4|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: CLK and destination clock: U4|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (18062): Inserted logic cells for Maximum Fan-Out assignment
    Info (18058): Inserted 2 logic cells for Maximum Fan-Out assignment on "low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg"
Info (17049): 48 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 91 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3059 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 2930 logic cells
    Info (21064): Implemented 111 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 607 megabytes
    Info: Processing ended: Sat May 27 10:34:30 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:13


