// Seed: 701222808
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output wand id_2,
    output wire id_3,
    input tri0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wire id_8,
    output tri id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input wire id_13,
    input wire id_14,
    input supply1 id_15,
    input tri id_16,
    output tri id_17,
    input wor id_18,
    input tri0 id_19,
    output tri0 id_20,
    output tri1 id_21,
    logic id_43,
    output tri0 id_22,
    input tri id_23,
    output tri id_24,
    output uwire id_25,
    output uwire id_26,
    output wire id_27,
    input supply1 id_28,
    input supply1 id_29,
    input supply0 id_30,
    output supply0 id_31,
    output wor id_32,
    input wire id_33,
    input supply1 id_34,
    input wor id_35,
    output tri0 id_36,
    input uwire id_37,
    input wand id_38,
    output tri1 id_39,
    input supply0 id_40,
    output uwire id_41
);
  wire  [  1  :  ~  1 'b0 ]  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ;
  assign id_61 = id_23;
  module_0 modCall_1 (
      id_45,
      id_63,
      id_48,
      id_63,
      id_51
  );
endmodule
