// Seed: 2020915292
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10
    , id_13,
    input uwire id_11
);
  tri id_14, id_15;
  id_16 :
  assert property (@(negedge id_15) 1)
  else $display;
  assign id_16 = id_3 & id_4 & 1 | 1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7
);
  assign id_9 = id_0;
  module_0(
      id_3, id_1, id_9, id_9, id_5, id_3, id_6, id_1, id_3, id_2, id_9, id_0
  );
  always @(*) begin
    id_9 = 1;
  end
  wire id_10;
  wire id_11, id_12;
endmodule
