Layer Pairs Export File for PCB: D:\UCBoulder\Acads\Sem_3\ECEN5023-001 Low Power\Project\Low_Power_Embedded_Design\Gateway\Gateway.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=gateway.txt|DrillLayers=gtl,gbl
