Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: M:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 756b27c4ed1747d2ac305723798cbc9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nyu_Processor_behav xil_defaultlib.nyu_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu_ctrl
Compiling module xil_defaultlib.alusrc_mux
Compiling module xil_defaultlib.branch_mux
Compiling module xil_defaultlib.memtoreg_mux
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.adder_branch
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.Datapath_Unit
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.nyu_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot nyu_Processor_behav
