Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Wed Mar 31 05:56:47 2021
| Host             : BA3145WS01 running 64-bit major release  (build 9200)
| Command          : report_power -file tri_mode_ethernet_mac_2_example_design_power_routed.rpt -pb tri_mode_ethernet_mac_2_example_design_power_summary_routed.pb -rpx tri_mode_ethernet_mac_2_example_design_power_routed.rpx
| Design           : tri_mode_ethernet_mac_2_example_design
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.261        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.164        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |       11 |       --- |             --- |
| Slice Logic              |     0.006 |    12080 |       --- |             --- |
|   LUT as Logic           |     0.004 |     3570 |     63400 |            5.63 |
|   LUT as Distributed RAM |    <0.001 |      345 |     19000 |            1.82 |
|   Register               |    <0.001 |     6340 |    126800 |            5.00 |
|   CARRY4                 |    <0.001 |      122 |     15850 |            0.77 |
|   LUT as Shift Register  |    <0.001 |      206 |     19000 |            1.08 |
|   F7/F8 Muxes            |    <0.001 |       72 |     63400 |            0.11 |
|   Others                 |     0.000 |      746 |       --- |             --- |
| Signals                  |     0.009 |     8397 |       --- |             --- |
| Block RAM                |     0.006 |      3.5 |       135 |            2.59 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |     0.007 |       11 |       210 |            5.24 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.261 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.066 |       0.051 |      0.016 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                     | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------+
| clkfbout_clk_wiz_0                                                                         | example_clocks/inst/clkfbout_clk_wiz_0                                                     |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                       |            33.0 |
| gtx_clk_clk_wiz_0                                                                          | example_clocks/inst/gtx_clk_clk_wiz_0                                                      |             8.0 |
| refclk_clk_wiz_0                                                                           | example_clocks/inst/refclk_clk_wiz_0                                                       |            20.0 |
| saxi_aclk_clk_wiz_0                                                                        | example_clocks/inst/saxi_aclk_clk_wiz_0                                                    |            10.0 |
| sys_clk_pin                                                                                | sys_clock                                                                                  |            10.0 |
| sys_clk_pin                                                                                | sys_clock_IBUF                                                                             |            10.0 |
| trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |            40.0 |
| trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |            40.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| tri_mode_ethernet_mac_2_example_design |     0.164 |
|   axi_lite_controller                  |     0.001 |
|   basic_pat_gen_inst                   |     0.001 |
|   dbg_hub                              |     0.003 |
|     inst                               |     0.003 |
|       BSCANID.u_xsdbm_id               |     0.003 |
|   example_clocks                       |     0.107 |
|     inst                               |     0.107 |
|   mii_to_rmii                          |     0.001 |
|     U0                                 |     0.001 |
|   trimac_fifo_block                    |     0.025 |
|     trimac_sup_block                   |     0.017 |
|       tri_mode_ethernet_mac_i          |     0.017 |
|     user_side_FIFO                     |     0.007 |
|       rx_fifo_i                        |     0.003 |
|       tx_fifo_i                        |     0.004 |
|   u_ila_0                              |     0.015 |
|     inst                               |     0.015 |
|       ila_core_inst                    |     0.015 |
|   vio                                  |     0.002 |
|     inst                               |     0.002 |
|       U_XSDB_SLAVE                     |     0.001 |
+----------------------------------------+-----------+


