// Seed: 617015943
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 'b0;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_0(
      id_3, id_3, id_4
  );
endmodule
module module_2 (
    input  tri1  id_0,
    output logic id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  tri1  id_4
);
  assign id_1 = id_0 ? 1 : 1;
  notif1 (id_1, id_6, id_4);
  always @(posedge 1) begin
    id_1 <= 1;
  end
  supply1 id_6 = 1 - id_2;
  module_0(
      id_6, id_6, id_6
  );
endmodule
