// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "03/11/2024 22:04:19"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	clk,
	D_IN,
	D_OUT);
input 	clk;
input 	[31:0] D_IN;
output 	[31:0] D_OUT;

// Design Ports Information
// D_OUT[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[1]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[2]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[3]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[6]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[7]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[9]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[10]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[12]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[13]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[14]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[15]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[16]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[17]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[18]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[19]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[20]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[21]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[22]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[23]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[24]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[25]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[26]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[27]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[28]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[29]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[30]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_OUT[31]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[0]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[16]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[17]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[18]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[3]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[19]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[20]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[21]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[6]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[22]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[7]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[23]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[24]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[9]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[25]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[26]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[11]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[27]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[12]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[28]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[13]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[29]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[14]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[30]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[15]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D_IN[31]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \D_OUT[0]~output_o ;
wire \D_OUT[1]~output_o ;
wire \D_OUT[2]~output_o ;
wire \D_OUT[3]~output_o ;
wire \D_OUT[4]~output_o ;
wire \D_OUT[5]~output_o ;
wire \D_OUT[6]~output_o ;
wire \D_OUT[7]~output_o ;
wire \D_OUT[8]~output_o ;
wire \D_OUT[9]~output_o ;
wire \D_OUT[10]~output_o ;
wire \D_OUT[11]~output_o ;
wire \D_OUT[12]~output_o ;
wire \D_OUT[13]~output_o ;
wire \D_OUT[14]~output_o ;
wire \D_OUT[15]~output_o ;
wire \D_OUT[16]~output_o ;
wire \D_OUT[17]~output_o ;
wire \D_OUT[18]~output_o ;
wire \D_OUT[19]~output_o ;
wire \D_OUT[20]~output_o ;
wire \D_OUT[21]~output_o ;
wire \D_OUT[22]~output_o ;
wire \D_OUT[23]~output_o ;
wire \D_OUT[24]~output_o ;
wire \D_OUT[25]~output_o ;
wire \D_OUT[26]~output_o ;
wire \D_OUT[27]~output_o ;
wire \D_OUT[28]~output_o ;
wire \D_OUT[29]~output_o ;
wire \D_OUT[30]~output_o ;
wire \D_OUT[31]~output_o ;
wire \D_IN[0]~input_o ;
wire \D_IN[16]~input_o ;
wire \fa|adder_cascade[0].child_fast_adder|R~0_combout ;
wire \D_IN[17]~input_o ;
wire \D_IN[1]~input_o ;
wire \fa|adder_cascade[0].child_fast_adder|R[1]~1_combout ;
wire \fa|adder_cascade[0].child_fast_adder|WideOr2~0_combout ;
wire \D_IN[2]~input_o ;
wire \D_IN[18]~input_o ;
wire \fa|adder_cascade[0].child_fast_adder|R[2]~2_combout ;
wire \fa|adder_cascade[0].child_fast_adder|WideOr3~0_combout ;
wire \D_IN[3]~input_o ;
wire \D_IN[19]~input_o ;
wire \fa|adder_cascade[0].child_fast_adder|R[3]~3_combout ;
wire \fa|adder_cascade[0].child_fast_adder|WideOr0~0_combout ;
wire \fa|adder_cascade[0].child_fast_adder|WideOr0~1_combout ;
wire \fa|adder_cascade[0].child_fast_adder|WideOr0~2_combout ;
wire \D_IN[4]~input_o ;
wire \D_IN[20]~input_o ;
wire \fa|adder_cascade[1].child_fast_adder|WideOr2~0_combout ;
wire \D_IN[5]~input_o ;
wire \D_IN[21]~input_o ;
wire \D_IN[6]~input_o ;
wire \D_IN[22]~input_o ;
wire \fa|adder_cascade[1].child_fast_adder|R[2]~0_combout ;
wire \fa|adder_cascade[1].child_fast_adder|WideOr3~1_combout ;
wire \D_IN[23]~input_o ;
wire \D_IN[7]~input_o ;
wire \fa|adder_cascade[1].child_fast_adder|WideOr3~0_combout ;
wire \fa|signal_cascade[1].PRE_C[1]~0_combout ;
wire \D_IN[8]~input_o ;
wire \D_IN[24]~input_o ;
wire \fa|adder_cascade[1].child_fast_adder|WideOr0~0_combout ;
wire \fa|adder_cascade[1].child_fast_adder|WideOr0~1_combout ;
wire \fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout ;
wire \fa|adder_cascade[2].child_fast_adder|WideOr1~0_combout ;
wire \D_IN[25]~input_o ;
wire \D_IN[9]~input_o ;
wire \fa|adder_cascade[2].child_fast_adder|R[1]~0_combout ;
wire \D_IN[10]~input_o ;
wire \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~0_combout ;
wire \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~1_combout ;
wire \D_IN[26]~input_o ;
wire \fa|adder_cascade[2].child_fast_adder|WideOr2~0_combout ;
wire \D_IN[27]~input_o ;
wire \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[2]~3_combout ;
wire \fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ;
wire \fa|adder_cascade[2].child_fast_adder|WideOr3~0_combout ;
wire \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2_combout ;
wire \D_IN[11]~input_o ;
wire \fa|WideOr3~0_combout ;
wire \fa|WideOr3~2_combout ;
wire \fa|WideOr3~1_combout ;
wire \fa|WideOr3~3_combout ;
wire \D_IN[12]~input_o ;
wire \D_IN[28]~input_o ;
wire \fa|adder_cascade[3].child_fast_adder|R[0]~0_combout ;
wire \fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ;
wire \D_IN[29]~input_o ;
wire \D_IN[13]~input_o ;
wire \fa|adder_cascade[3].child_fast_adder|WideOr1~0_combout ;
wire \fa|adder_cascade[3].child_fast_adder|WideOr1~1_combout ;
wire \D_IN[30]~input_o ;
wire \fa|adder_cascade[3].child_fast_adder|WideOr2~0_combout ;
wire \D_IN[14]~input_o ;
wire \D_IN[31]~input_o ;
wire \D_IN[15]~input_o ;
wire \fa|adder_cascade[3].child_fast_adder|R[3]~1_combout ;
wire \fa|adder_cascade[3].child_fast_adder|R[3]~2_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \uart_n|Add0~7 ;
wire \uart_n|Add0~9_combout ;
wire \uart_n|Add0~11_combout ;
wire \uart_n|Add0~10 ;
wire \uart_n|Add0~12_combout ;
wire \uart_n|Add0~14_combout ;
wire \uart_n|Add0~13 ;
wire \uart_n|Add0~15_combout ;
wire \uart_n|Add0~17_combout ;
wire \uart_n|WideOr0~0_combout ;
wire \uart_n|WideOr0~combout ;
wire \uart_n|Add0~0_combout ;
wire \uart_n|Add0~2_combout ;
wire \uart_n|Add0~1 ;
wire \uart_n|Add0~3_combout ;
wire \uart_n|Add0~5_combout ;
wire \uart_n|Add0~4 ;
wire \uart_n|Add0~6_combout ;
wire \uart_n|Add0~8_combout ;
wire \uart_n|clk_reductor[2]~feeder_combout ;
wire \uart_n|clk_R_sync[3]~feeder_combout ;
wire \uart_n|rx|R_counter[2]~1_combout ;
wire \uart_n|rx|R_counter[0]~3_combout ;
wire \uart_n|rx|R_counter[1]~2_combout ;
wire \uart_n|rx|WideOr0~0_combout ;
wire \uart_n|rx|_R[7]~feeder_combout ;
wire \uart_n|rx|R_counter[3]~0_combout ;
wire \uart_n|always0~0_combout ;
wire \uart_n|Equal0~1_combout ;
wire \uart_n|clk_R_sync[1]~feeder_combout ;
wire \uart_n|Equal0~0_combout ;
wire \uart_n|clk_R_sync[5]~0_combout ;
wire \uart_n|Equal0~2_combout ;
wire \rtl~0_combout ;
wire \rtl~0clkctrl_outclk ;
wire \uart_n|rx|_R[6]~feeder_combout ;
wire \uart_n|rx|_R[4]~feeder_combout ;
wire \uart_n|rx|_R[3]~feeder_combout ;
wire \uart_n|rx|_R[2]~feeder_combout ;
wire \uart_n|rx|_R[1]~feeder_combout ;
wire \uart_n|rx|_R[0]~feeder_combout ;
wire \uart_n|WideOr0~clkctrl_outclk ;
wire \uart_n|tx|_T~8_combout ;
wire \uart_n|tx|_T~7_combout ;
wire \uart_n|tx|_T~6_combout ;
wire \uart_n|tx|_T~5_combout ;
wire \uart_n|tx|_T~4_combout ;
wire \uart_n|tx|_T~3_combout ;
wire \uart_n|tx|_T~2_combout ;
wire \uart_n|tx|_T~1_combout ;
wire \uart_n|tx|_T~0_combout ;
wire [3:0] \fa|adder_cascade[0].child_fast_adder|R ;
wire [3:0] \fa|adder_cascade[2].child_fast_adder|R ;
wire [3:0] \fa|adder_cascade[1].child_fast_adder|R ;
wire [3:0] \fa|adder_cascade[2].child_fast_adder|PP ;
wire [8:0] \uart_n|tx|_T ;
wire [3:0] \fa|adder_cascade[1].child_fast_adder|PP ;
wire [8:0] \uart_n|rx|_R ;
wire [2:0] \fa|signal_cascade[1].PRE_C ;
wire [3:0] \fa|adder_cascade[3].child_fast_adder|R ;
wire [5:0] \uart_n|clk_reductor ;
wire [5:0] \uart_n|clk_R_sync ;
wire [3:0] \uart_n|rx|R_counter ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \D_OUT[0]~output (
	.i(\fa|adder_cascade[0].child_fast_adder|R~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[0]~output .bus_hold = "false";
defparam \D_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \D_OUT[1]~output (
	.i(\fa|adder_cascade[0].child_fast_adder|R[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[1]~output .bus_hold = "false";
defparam \D_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \D_OUT[2]~output (
	.i(\fa|adder_cascade[0].child_fast_adder|R[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[2]~output .bus_hold = "false";
defparam \D_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \D_OUT[3]~output (
	.i(\fa|adder_cascade[0].child_fast_adder|R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[3]~output .bus_hold = "false";
defparam \D_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \D_OUT[4]~output (
	.i(\fa|adder_cascade[1].child_fast_adder|R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[4]~output .bus_hold = "false";
defparam \D_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \D_OUT[5]~output (
	.i(\fa|adder_cascade[1].child_fast_adder|R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[5]~output .bus_hold = "false";
defparam \D_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \D_OUT[6]~output (
	.i(\fa|adder_cascade[1].child_fast_adder|R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[6]~output .bus_hold = "false";
defparam \D_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \D_OUT[7]~output (
	.i(\fa|adder_cascade[1].child_fast_adder|R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[7]~output .bus_hold = "false";
defparam \D_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \D_OUT[8]~output (
	.i(\fa|adder_cascade[2].child_fast_adder|R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[8]~output .bus_hold = "false";
defparam \D_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \D_OUT[9]~output (
	.i(\fa|adder_cascade[2].child_fast_adder|R[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[9]~output .bus_hold = "false";
defparam \D_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \D_OUT[10]~output (
	.i(\fa|adder_cascade[2].child_fast_adder|R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[10]~output .bus_hold = "false";
defparam \D_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \D_OUT[11]~output (
	.i(\fa|adder_cascade[2].child_fast_adder|R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[11]~output .bus_hold = "false";
defparam \D_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N9
cycloneive_io_obuf \D_OUT[12]~output (
	.i(\fa|adder_cascade[3].child_fast_adder|R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[12]~output .bus_hold = "false";
defparam \D_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \D_OUT[13]~output (
	.i(\fa|adder_cascade[3].child_fast_adder|R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[13]~output .bus_hold = "false";
defparam \D_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \D_OUT[14]~output (
	.i(\fa|adder_cascade[3].child_fast_adder|R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[14]~output .bus_hold = "false";
defparam \D_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \D_OUT[15]~output (
	.i(\fa|adder_cascade[3].child_fast_adder|R[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[15]~output .bus_hold = "false";
defparam \D_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \D_OUT[16]~output (
	.i(\uart_n|rx|_R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[16]~output .bus_hold = "false";
defparam \D_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \D_OUT[17]~output (
	.i(\uart_n|rx|_R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[17]~output .bus_hold = "false";
defparam \D_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \D_OUT[18]~output (
	.i(\uart_n|rx|_R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[18]~output .bus_hold = "false";
defparam \D_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \D_OUT[19]~output (
	.i(\uart_n|rx|_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[19]~output .bus_hold = "false";
defparam \D_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \D_OUT[20]~output (
	.i(\uart_n|rx|_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[20]~output .bus_hold = "false";
defparam \D_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \D_OUT[21]~output (
	.i(\uart_n|rx|_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[21]~output .bus_hold = "false";
defparam \D_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \D_OUT[22]~output (
	.i(\uart_n|rx|_R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[22]~output .bus_hold = "false";
defparam \D_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \D_OUT[23]~output (
	.i(\uart_n|rx|_R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[23]~output .bus_hold = "false";
defparam \D_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \D_OUT[24]~output (
	.i(\uart_n|tx|_T [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[24]~output .bus_hold = "false";
defparam \D_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \D_OUT[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[25]~output .bus_hold = "false";
defparam \D_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \D_OUT[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[26]~output .bus_hold = "false";
defparam \D_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \D_OUT[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[27]~output .bus_hold = "false";
defparam \D_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \D_OUT[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[28]~output .bus_hold = "false";
defparam \D_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \D_OUT[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[29]~output .bus_hold = "false";
defparam \D_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \D_OUT[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[30]~output .bus_hold = "false";
defparam \D_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \D_OUT[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_OUT[31]~output .bus_hold = "false";
defparam \D_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N8
cycloneive_io_ibuf \D_IN[0]~input (
	.i(D_IN[0]),
	.ibar(gnd),
	.o(\D_IN[0]~input_o ));
// synopsys translate_off
defparam \D_IN[0]~input .bus_hold = "false";
defparam \D_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \D_IN[16]~input (
	.i(D_IN[16]),
	.ibar(gnd),
	.o(\D_IN[16]~input_o ));
// synopsys translate_off
defparam \D_IN[16]~input .bus_hold = "false";
defparam \D_IN[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N4
cycloneive_lcell_comb \fa|adder_cascade[0].child_fast_adder|R~0 (
// Equation(s):
// \fa|adder_cascade[0].child_fast_adder|R~0_combout  = \D_IN[0]~input_o  $ (\D_IN[16]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D_IN[0]~input_o ),
	.datad(\D_IN[16]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[0].child_fast_adder|R~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[0].child_fast_adder|R~0 .lut_mask = 16'h0FF0;
defparam \fa|adder_cascade[0].child_fast_adder|R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \D_IN[17]~input (
	.i(D_IN[17]),
	.ibar(gnd),
	.o(\D_IN[17]~input_o ));
// synopsys translate_off
defparam \D_IN[17]~input .bus_hold = "false";
defparam \D_IN[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \D_IN[1]~input (
	.i(D_IN[1]),
	.ibar(gnd),
	.o(\D_IN[1]~input_o ));
// synopsys translate_off
defparam \D_IN[1]~input .bus_hold = "false";
defparam \D_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N14
cycloneive_lcell_comb \fa|adder_cascade[0].child_fast_adder|R[1]~1 (
// Equation(s):
// \fa|adder_cascade[0].child_fast_adder|R[1]~1_combout  = \D_IN[17]~input_o  $ (\D_IN[1]~input_o  $ (((\D_IN[0]~input_o  & \D_IN[16]~input_o ))))

	.dataa(\D_IN[17]~input_o ),
	.datab(\D_IN[1]~input_o ),
	.datac(\D_IN[0]~input_o ),
	.datad(\D_IN[16]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[0].child_fast_adder|R[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[0].child_fast_adder|R[1]~1 .lut_mask = 16'h9666;
defparam \fa|adder_cascade[0].child_fast_adder|R[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N8
cycloneive_lcell_comb \fa|adder_cascade[0].child_fast_adder|WideOr2~0 (
// Equation(s):
// \fa|adder_cascade[0].child_fast_adder|WideOr2~0_combout  = (\D_IN[17]~input_o  & ((\D_IN[1]~input_o ) # ((\D_IN[0]~input_o  & \D_IN[16]~input_o )))) # (!\D_IN[17]~input_o  & (\D_IN[1]~input_o  & (\D_IN[0]~input_o  & \D_IN[16]~input_o )))

	.dataa(\D_IN[17]~input_o ),
	.datab(\D_IN[1]~input_o ),
	.datac(\D_IN[0]~input_o ),
	.datad(\D_IN[16]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[0].child_fast_adder|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[0].child_fast_adder|WideOr2~0 .lut_mask = 16'hE888;
defparam \fa|adder_cascade[0].child_fast_adder|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \D_IN[2]~input (
	.i(D_IN[2]),
	.ibar(gnd),
	.o(\D_IN[2]~input_o ));
// synopsys translate_off
defparam \D_IN[2]~input .bus_hold = "false";
defparam \D_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \D_IN[18]~input (
	.i(D_IN[18]),
	.ibar(gnd),
	.o(\D_IN[18]~input_o ));
// synopsys translate_off
defparam \D_IN[18]~input .bus_hold = "false";
defparam \D_IN[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N26
cycloneive_lcell_comb \fa|adder_cascade[0].child_fast_adder|R[2]~2 (
// Equation(s):
// \fa|adder_cascade[0].child_fast_adder|R[2]~2_combout  = \fa|adder_cascade[0].child_fast_adder|WideOr2~0_combout  $ (\D_IN[2]~input_o  $ (\D_IN[18]~input_o ))

	.dataa(gnd),
	.datab(\fa|adder_cascade[0].child_fast_adder|WideOr2~0_combout ),
	.datac(\D_IN[2]~input_o ),
	.datad(\D_IN[18]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[0].child_fast_adder|R[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[0].child_fast_adder|R[2]~2 .lut_mask = 16'hC33C;
defparam \fa|adder_cascade[0].child_fast_adder|R[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N24
cycloneive_lcell_comb \fa|adder_cascade[0].child_fast_adder|WideOr3~0 (
// Equation(s):
// \fa|adder_cascade[0].child_fast_adder|WideOr3~0_combout  = (\D_IN[17]~input_o  & ((\D_IN[1]~input_o ) # ((\D_IN[0]~input_o  & \D_IN[16]~input_o )))) # (!\D_IN[17]~input_o  & (\D_IN[1]~input_o  & (\D_IN[0]~input_o  & \D_IN[16]~input_o )))

	.dataa(\D_IN[17]~input_o ),
	.datab(\D_IN[1]~input_o ),
	.datac(\D_IN[0]~input_o ),
	.datad(\D_IN[16]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[0].child_fast_adder|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[0].child_fast_adder|WideOr3~0 .lut_mask = 16'hE888;
defparam \fa|adder_cascade[0].child_fast_adder|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
cycloneive_io_ibuf \D_IN[3]~input (
	.i(D_IN[3]),
	.ibar(gnd),
	.o(\D_IN[3]~input_o ));
// synopsys translate_off
defparam \D_IN[3]~input .bus_hold = "false";
defparam \D_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \D_IN[19]~input (
	.i(D_IN[19]),
	.ibar(gnd),
	.o(\D_IN[19]~input_o ));
// synopsys translate_off
defparam \D_IN[19]~input .bus_hold = "false";
defparam \D_IN[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N28
cycloneive_lcell_comb \fa|adder_cascade[0].child_fast_adder|R[3]~3 (
// Equation(s):
// \fa|adder_cascade[0].child_fast_adder|R[3]~3_combout  = \D_IN[3]~input_o  $ (\D_IN[19]~input_o )

	.dataa(\D_IN[3]~input_o ),
	.datab(gnd),
	.datac(\D_IN[19]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fa|adder_cascade[0].child_fast_adder|R[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[0].child_fast_adder|R[3]~3 .lut_mask = 16'h5A5A;
defparam \fa|adder_cascade[0].child_fast_adder|R[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N22
cycloneive_lcell_comb \fa|adder_cascade[0].child_fast_adder|R[3] (
// Equation(s):
// \fa|adder_cascade[0].child_fast_adder|R [3] = \fa|adder_cascade[0].child_fast_adder|R[3]~3_combout  $ (((\D_IN[2]~input_o  & ((\fa|adder_cascade[0].child_fast_adder|WideOr3~0_combout ) # (\D_IN[18]~input_o ))) # (!\D_IN[2]~input_o  & 
// (\fa|adder_cascade[0].child_fast_adder|WideOr3~0_combout  & \D_IN[18]~input_o ))))

	.dataa(\D_IN[2]~input_o ),
	.datab(\fa|adder_cascade[0].child_fast_adder|WideOr3~0_combout ),
	.datac(\D_IN[18]~input_o ),
	.datad(\fa|adder_cascade[0].child_fast_adder|R[3]~3_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[0].child_fast_adder|R [3]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[0].child_fast_adder|R[3] .lut_mask = 16'h17E8;
defparam \fa|adder_cascade[0].child_fast_adder|R[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N22
cycloneive_lcell_comb \fa|adder_cascade[0].child_fast_adder|WideOr0~0 (
// Equation(s):
// \fa|adder_cascade[0].child_fast_adder|WideOr0~0_combout  = (\D_IN[17]~input_o  & ((\D_IN[1]~input_o ) # ((\D_IN[0]~input_o  & \D_IN[16]~input_o )))) # (!\D_IN[17]~input_o  & (\D_IN[1]~input_o  & (\D_IN[0]~input_o  & \D_IN[16]~input_o )))

	.dataa(\D_IN[17]~input_o ),
	.datab(\D_IN[1]~input_o ),
	.datac(\D_IN[0]~input_o ),
	.datad(\D_IN[16]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[0].child_fast_adder|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[0].child_fast_adder|WideOr0~0 .lut_mask = 16'hE888;
defparam \fa|adder_cascade[0].child_fast_adder|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N28
cycloneive_lcell_comb \fa|adder_cascade[0].child_fast_adder|WideOr0~1 (
// Equation(s):
// \fa|adder_cascade[0].child_fast_adder|WideOr0~1_combout  = (\fa|adder_cascade[0].child_fast_adder|WideOr0~0_combout  & ((\D_IN[2]~input_o ) # (\D_IN[18]~input_o ))) # (!\fa|adder_cascade[0].child_fast_adder|WideOr0~0_combout  & (\D_IN[2]~input_o  & 
// \D_IN[18]~input_o ))

	.dataa(\fa|adder_cascade[0].child_fast_adder|WideOr0~0_combout ),
	.datab(gnd),
	.datac(\D_IN[2]~input_o ),
	.datad(\D_IN[18]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[0].child_fast_adder|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[0].child_fast_adder|WideOr0~1 .lut_mask = 16'hFAA0;
defparam \fa|adder_cascade[0].child_fast_adder|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N8
cycloneive_lcell_comb \fa|adder_cascade[0].child_fast_adder|WideOr0~2 (
// Equation(s):
// \fa|adder_cascade[0].child_fast_adder|WideOr0~2_combout  = (\D_IN[19]~input_o  & ((\D_IN[3]~input_o ) # (\fa|adder_cascade[0].child_fast_adder|WideOr0~1_combout ))) # (!\D_IN[19]~input_o  & (\D_IN[3]~input_o  & 
// \fa|adder_cascade[0].child_fast_adder|WideOr0~1_combout ))

	.dataa(\D_IN[19]~input_o ),
	.datab(gnd),
	.datac(\D_IN[3]~input_o ),
	.datad(\fa|adder_cascade[0].child_fast_adder|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[0].child_fast_adder|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[0].child_fast_adder|WideOr0~2 .lut_mask = 16'hFAA0;
defparam \fa|adder_cascade[0].child_fast_adder|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \D_IN[4]~input (
	.i(D_IN[4]),
	.ibar(gnd),
	.o(\D_IN[4]~input_o ));
// synopsys translate_off
defparam \D_IN[4]~input .bus_hold = "false";
defparam \D_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \D_IN[20]~input (
	.i(D_IN[20]),
	.ibar(gnd),
	.o(\D_IN[20]~input_o ));
// synopsys translate_off
defparam \D_IN[20]~input .bus_hold = "false";
defparam \D_IN[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N24
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|R[0] (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|R [0] = \fa|adder_cascade[0].child_fast_adder|WideOr0~2_combout  $ (\D_IN[4]~input_o  $ (\D_IN[20]~input_o ))

	.dataa(gnd),
	.datab(\fa|adder_cascade[0].child_fast_adder|WideOr0~2_combout ),
	.datac(\D_IN[4]~input_o ),
	.datad(\D_IN[20]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|R [0]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|R[0] .lut_mask = 16'hC33C;
defparam \fa|adder_cascade[1].child_fast_adder|R[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N2
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|WideOr2~0 (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|WideOr2~0_combout  = (\fa|adder_cascade[0].child_fast_adder|WideOr0~2_combout  & ((\D_IN[4]~input_o ) # (\D_IN[20]~input_o ))) # (!\fa|adder_cascade[0].child_fast_adder|WideOr0~2_combout  & (\D_IN[4]~input_o  & 
// \D_IN[20]~input_o ))

	.dataa(gnd),
	.datab(\fa|adder_cascade[0].child_fast_adder|WideOr0~2_combout ),
	.datac(\D_IN[4]~input_o ),
	.datad(\D_IN[20]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|WideOr2~0 .lut_mask = 16'hFCC0;
defparam \fa|adder_cascade[1].child_fast_adder|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \D_IN[5]~input (
	.i(D_IN[5]),
	.ibar(gnd),
	.o(\D_IN[5]~input_o ));
// synopsys translate_off
defparam \D_IN[5]~input .bus_hold = "false";
defparam \D_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \D_IN[21]~input (
	.i(D_IN[21]),
	.ibar(gnd),
	.o(\D_IN[21]~input_o ));
// synopsys translate_off
defparam \D_IN[21]~input .bus_hold = "false";
defparam \D_IN[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N8
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|R[1] (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|R [1] = \fa|adder_cascade[1].child_fast_adder|WideOr2~0_combout  $ (\D_IN[5]~input_o  $ (\D_IN[21]~input_o ))

	.dataa(gnd),
	.datab(\fa|adder_cascade[1].child_fast_adder|WideOr2~0_combout ),
	.datac(\D_IN[5]~input_o ),
	.datad(\D_IN[21]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|R [1]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|R[1] .lut_mask = 16'hC33C;
defparam \fa|adder_cascade[1].child_fast_adder|R[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \D_IN[6]~input (
	.i(D_IN[6]),
	.ibar(gnd),
	.o(\D_IN[6]~input_o ));
// synopsys translate_off
defparam \D_IN[6]~input .bus_hold = "false";
defparam \D_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \D_IN[22]~input (
	.i(D_IN[22]),
	.ibar(gnd),
	.o(\D_IN[22]~input_o ));
// synopsys translate_off
defparam \D_IN[22]~input .bus_hold = "false";
defparam \D_IN[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N30
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|R[2]~0 (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|R[2]~0_combout  = \D_IN[6]~input_o  $ (\D_IN[22]~input_o )

	.dataa(\D_IN[6]~input_o ),
	.datab(gnd),
	.datac(\D_IN[22]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|R[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|R[2]~0 .lut_mask = 16'h5A5A;
defparam \fa|adder_cascade[1].child_fast_adder|R[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N16
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|R[2] (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|R [2] = \fa|adder_cascade[1].child_fast_adder|R[2]~0_combout  $ (((\fa|adder_cascade[1].child_fast_adder|WideOr2~0_combout  & ((\D_IN[5]~input_o ) # (\D_IN[21]~input_o ))) # 
// (!\fa|adder_cascade[1].child_fast_adder|WideOr2~0_combout  & (\D_IN[5]~input_o  & \D_IN[21]~input_o ))))

	.dataa(\fa|adder_cascade[1].child_fast_adder|R[2]~0_combout ),
	.datab(\fa|adder_cascade[1].child_fast_adder|WideOr2~0_combout ),
	.datac(\D_IN[5]~input_o ),
	.datad(\D_IN[21]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|R [2]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|R[2] .lut_mask = 16'h566A;
defparam \fa|adder_cascade[1].child_fast_adder|R[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N6
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|WideOr3~1 (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|WideOr3~1_combout  = (\D_IN[22]~input_o  & ((\D_IN[6]~input_o ) # ((\D_IN[5]~input_o  & \D_IN[21]~input_o )))) # (!\D_IN[22]~input_o  & (\D_IN[5]~input_o  & (\D_IN[21]~input_o  & \D_IN[6]~input_o )))

	.dataa(\D_IN[5]~input_o ),
	.datab(\D_IN[21]~input_o ),
	.datac(\D_IN[22]~input_o ),
	.datad(\D_IN[6]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|WideOr3~1 .lut_mask = 16'hF880;
defparam \fa|adder_cascade[1].child_fast_adder|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \D_IN[23]~input (
	.i(D_IN[23]),
	.ibar(gnd),
	.o(\D_IN[23]~input_o ));
// synopsys translate_off
defparam \D_IN[23]~input .bus_hold = "false";
defparam \D_IN[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \D_IN[7]~input (
	.i(D_IN[7]),
	.ibar(gnd),
	.o(\D_IN[7]~input_o ));
// synopsys translate_off
defparam \D_IN[7]~input .bus_hold = "false";
defparam \D_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N10
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|PP[2] (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|PP [2] = (\D_IN[6]~input_o ) # (\D_IN[22]~input_o )

	.dataa(\D_IN[6]~input_o ),
	.datab(gnd),
	.datac(\D_IN[22]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|PP [2]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|PP[2] .lut_mask = 16'hFAFA;
defparam \fa|adder_cascade[1].child_fast_adder|PP[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N28
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|WideOr3~0 (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|WideOr3~0_combout  = (\fa|adder_cascade[1].child_fast_adder|PP [2] & (\fa|adder_cascade[1].child_fast_adder|WideOr2~0_combout  & ((\D_IN[5]~input_o ) # (\D_IN[21]~input_o ))))

	.dataa(\fa|adder_cascade[1].child_fast_adder|PP [2]),
	.datab(\fa|adder_cascade[1].child_fast_adder|WideOr2~0_combout ),
	.datac(\D_IN[5]~input_o ),
	.datad(\D_IN[21]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|WideOr3~0 .lut_mask = 16'h8880;
defparam \fa|adder_cascade[1].child_fast_adder|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N12
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|R[3] (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|R [3] = \D_IN[23]~input_o  $ (\D_IN[7]~input_o  $ (((\fa|adder_cascade[1].child_fast_adder|WideOr3~1_combout ) # (\fa|adder_cascade[1].child_fast_adder|WideOr3~0_combout ))))

	.dataa(\fa|adder_cascade[1].child_fast_adder|WideOr3~1_combout ),
	.datab(\D_IN[23]~input_o ),
	.datac(\D_IN[7]~input_o ),
	.datad(\fa|adder_cascade[1].child_fast_adder|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|R [3]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|R[3] .lut_mask = 16'hC396;
defparam \fa|adder_cascade[1].child_fast_adder|R[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N22
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|PP[3] (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|PP [3] = (\D_IN[7]~input_o ) # (\D_IN[23]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D_IN[7]~input_o ),
	.datad(\D_IN[23]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|PP [3]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|PP[3] .lut_mask = 16'hFFF0;
defparam \fa|adder_cascade[1].child_fast_adder|PP[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N0
cycloneive_lcell_comb \fa|signal_cascade[1].PRE_C[1]~0 (
// Equation(s):
// \fa|signal_cascade[1].PRE_C[1]~0_combout  = (\fa|adder_cascade[1].child_fast_adder|PP [3] & (\fa|adder_cascade[1].child_fast_adder|PP [2] & ((\D_IN[21]~input_o ) # (\D_IN[5]~input_o ))))

	.dataa(\fa|adder_cascade[1].child_fast_adder|PP [3]),
	.datab(\D_IN[21]~input_o ),
	.datac(\D_IN[5]~input_o ),
	.datad(\fa|adder_cascade[1].child_fast_adder|PP [2]),
	.cin(gnd),
	.combout(\fa|signal_cascade[1].PRE_C[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|signal_cascade[1].PRE_C[1]~0 .lut_mask = 16'hA800;
defparam \fa|signal_cascade[1].PRE_C[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N14
cycloneive_lcell_comb \fa|signal_cascade[1].PRE_C[1] (
// Equation(s):
// \fa|signal_cascade[1].PRE_C [1] = (\fa|signal_cascade[1].PRE_C[1]~0_combout  & (\fa|adder_cascade[0].child_fast_adder|WideOr0~2_combout  & ((\D_IN[4]~input_o ) # (\D_IN[20]~input_o ))))

	.dataa(\D_IN[4]~input_o ),
	.datab(\fa|signal_cascade[1].PRE_C[1]~0_combout ),
	.datac(\fa|adder_cascade[0].child_fast_adder|WideOr0~2_combout ),
	.datad(\D_IN[20]~input_o ),
	.cin(gnd),
	.combout(\fa|signal_cascade[1].PRE_C [1]),
	.cout());
// synopsys translate_off
defparam \fa|signal_cascade[1].PRE_C[1] .lut_mask = 16'hC080;
defparam \fa|signal_cascade[1].PRE_C[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N8
cycloneive_io_ibuf \D_IN[8]~input (
	.i(D_IN[8]),
	.ibar(gnd),
	.o(\D_IN[8]~input_o ));
// synopsys translate_off
defparam \D_IN[8]~input .bus_hold = "false";
defparam \D_IN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N8
cycloneive_io_ibuf \D_IN[24]~input (
	.i(D_IN[24]),
	.ibar(gnd),
	.o(\D_IN[24]~input_o ));
// synopsys translate_off
defparam \D_IN[24]~input .bus_hold = "false";
defparam \D_IN[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N20
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|WideOr0~0 (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|WideOr0~0_combout  = (\D_IN[7]~input_o  & ((\D_IN[23]~input_o ) # ((\D_IN[22]~input_o  & \D_IN[6]~input_o )))) # (!\D_IN[7]~input_o  & (\D_IN[23]~input_o  & (\D_IN[22]~input_o  & \D_IN[6]~input_o )))

	.dataa(\D_IN[7]~input_o ),
	.datab(\D_IN[23]~input_o ),
	.datac(\D_IN[22]~input_o ),
	.datad(\D_IN[6]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|WideOr0~0 .lut_mask = 16'hE888;
defparam \fa|adder_cascade[1].child_fast_adder|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N26
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|WideOr0~1 (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|WideOr0~1_combout  = (\D_IN[5]~input_o  & ((\D_IN[21]~input_o ) # ((\D_IN[4]~input_o  & \D_IN[20]~input_o )))) # (!\D_IN[5]~input_o  & (\D_IN[4]~input_o  & (\D_IN[20]~input_o  & \D_IN[21]~input_o )))

	.dataa(\D_IN[4]~input_o ),
	.datab(\D_IN[20]~input_o ),
	.datac(\D_IN[5]~input_o ),
	.datad(\D_IN[21]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|WideOr0~1 .lut_mask = 16'hF880;
defparam \fa|adder_cascade[1].child_fast_adder|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N4
cycloneive_lcell_comb \fa|adder_cascade[1].child_fast_adder|WideOr0~2 (
// Equation(s):
// \fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout  = (\fa|adder_cascade[1].child_fast_adder|WideOr0~0_combout ) # ((\fa|adder_cascade[1].child_fast_adder|PP [3] & (\fa|adder_cascade[1].child_fast_adder|WideOr0~1_combout  & 
// \fa|adder_cascade[1].child_fast_adder|PP [2])))

	.dataa(\fa|adder_cascade[1].child_fast_adder|PP [3]),
	.datab(\fa|adder_cascade[1].child_fast_adder|WideOr0~0_combout ),
	.datac(\fa|adder_cascade[1].child_fast_adder|WideOr0~1_combout ),
	.datad(\fa|adder_cascade[1].child_fast_adder|PP [2]),
	.cin(gnd),
	.combout(\fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[1].child_fast_adder|WideOr0~2 .lut_mask = 16'hECCC;
defparam \fa|adder_cascade[1].child_fast_adder|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N0
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|R[0] (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|R [0] = \D_IN[8]~input_o  $ (\D_IN[24]~input_o  $ (((\fa|signal_cascade[1].PRE_C [1]) # (\fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout ))))

	.dataa(\fa|signal_cascade[1].PRE_C [1]),
	.datab(\D_IN[8]~input_o ),
	.datac(\D_IN[24]~input_o ),
	.datad(\fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|R [0]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|R[0] .lut_mask = 16'hC396;
defparam \fa|adder_cascade[2].child_fast_adder|R[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N10
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|WideOr1~0 (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|WideOr1~0_combout  = (\D_IN[8]~input_o  & ((\fa|signal_cascade[1].PRE_C [1]) # ((\D_IN[24]~input_o ) # (\fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout )))) # (!\D_IN[8]~input_o  & (\D_IN[24]~input_o  & 
// ((\fa|signal_cascade[1].PRE_C [1]) # (\fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout ))))

	.dataa(\fa|signal_cascade[1].PRE_C [1]),
	.datab(\D_IN[8]~input_o ),
	.datac(\D_IN[24]~input_o ),
	.datad(\fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|WideOr1~0 .lut_mask = 16'hFCE8;
defparam \fa|adder_cascade[2].child_fast_adder|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N15
cycloneive_io_ibuf \D_IN[25]~input (
	.i(D_IN[25]),
	.ibar(gnd),
	.o(\D_IN[25]~input_o ));
// synopsys translate_off
defparam \D_IN[25]~input .bus_hold = "false";
defparam \D_IN[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N22
cycloneive_io_ibuf \D_IN[9]~input (
	.i(D_IN[9]),
	.ibar(gnd),
	.o(\D_IN[9]~input_o ));
// synopsys translate_off
defparam \D_IN[9]~input .bus_hold = "false";
defparam \D_IN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N12
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|R[1]~0 (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|R[1]~0_combout  = \fa|adder_cascade[2].child_fast_adder|WideOr1~0_combout  $ (\D_IN[25]~input_o  $ (\D_IN[9]~input_o ))

	.dataa(\fa|adder_cascade[2].child_fast_adder|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\D_IN[25]~input_o ),
	.datad(\D_IN[9]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|R[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|R[1]~0 .lut_mask = 16'hA55A;
defparam \fa|adder_cascade[2].child_fast_adder|R[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N1
cycloneive_io_ibuf \D_IN[10]~input (
	.i(D_IN[10]),
	.ibar(gnd),
	.o(\D_IN[10]~input_o ));
// synopsys translate_off
defparam \D_IN[10]~input .bus_hold = "false";
defparam \D_IN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N18
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~0 (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~0_combout  = (\D_IN[9]~input_o  & (((\D_IN[24]~input_o ) # (\D_IN[8]~input_o )))) # (!\D_IN[9]~input_o  & (\D_IN[25]~input_o  & ((\D_IN[24]~input_o ) # (\D_IN[8]~input_o ))))

	.dataa(\D_IN[9]~input_o ),
	.datab(\D_IN[25]~input_o ),
	.datac(\D_IN[24]~input_o ),
	.datad(\D_IN[8]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~0 .lut_mask = 16'hEEE0;
defparam \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N20
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~1 (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~1_combout  = (\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~0_combout  & ((\fa|signal_cascade[1].PRE_C [1]) # (\fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout )))

	.dataa(\fa|signal_cascade[1].PRE_C [1]),
	.datab(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~0_combout ),
	.datac(gnd),
	.datad(\fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~1 .lut_mask = 16'hCC88;
defparam \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \D_IN[26]~input (
	.i(D_IN[26]),
	.ibar(gnd),
	.o(\D_IN[26]~input_o ));
// synopsys translate_off
defparam \D_IN[26]~input .bus_hold = "false";
defparam \D_IN[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N2
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|WideOr2~0 (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|WideOr2~0_combout  = (\D_IN[9]~input_o  & ((\D_IN[25]~input_o ) # ((\D_IN[24]~input_o  & \D_IN[8]~input_o )))) # (!\D_IN[9]~input_o  & (\D_IN[25]~input_o  & (\D_IN[24]~input_o  & \D_IN[8]~input_o )))

	.dataa(\D_IN[9]~input_o ),
	.datab(\D_IN[25]~input_o ),
	.datac(\D_IN[24]~input_o ),
	.datad(\D_IN[8]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|WideOr2~0 .lut_mask = 16'hE888;
defparam \fa|adder_cascade[2].child_fast_adder|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N16
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|R[2] (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|R [2] = \D_IN[10]~input_o  $ (\D_IN[26]~input_o  $ (((\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~1_combout ) # (\fa|adder_cascade[2].child_fast_adder|WideOr2~0_combout ))))

	.dataa(\D_IN[10]~input_o ),
	.datab(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~1_combout ),
	.datac(\D_IN[26]~input_o ),
	.datad(\fa|adder_cascade[2].child_fast_adder|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|R [2]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|R[2] .lut_mask = 16'hA596;
defparam \fa|adder_cascade[2].child_fast_adder|R[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N8
cycloneive_io_ibuf \D_IN[27]~input (
	.i(D_IN[27]),
	.ibar(gnd),
	.o(\D_IN[27]~input_o ));
// synopsys translate_off
defparam \D_IN[27]~input .bus_hold = "false";
defparam \D_IN[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N26
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[2]~3 (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[2]~3_combout  = (\D_IN[25]~input_o  & (\D_IN[9]~input_o  & ((\D_IN[10]~input_o ) # (\D_IN[26]~input_o ))))

	.dataa(\D_IN[10]~input_o ),
	.datab(\D_IN[26]~input_o ),
	.datac(\D_IN[25]~input_o ),
	.datad(\D_IN[9]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[2]~3 .lut_mask = 16'hE000;
defparam \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N8
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0 (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout  = (\D_IN[24]~input_o  & (\D_IN[8]~input_o  & ((\D_IN[9]~input_o ) # (\D_IN[25]~input_o ))))

	.dataa(\D_IN[9]~input_o ),
	.datab(\D_IN[25]~input_o ),
	.datac(\D_IN[24]~input_o ),
	.datad(\D_IN[8]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0 .lut_mask = 16'hE000;
defparam \fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N14
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|WideOr3~0 (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|WideOr3~0_combout  = (\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[2]~3_combout ) # ((\D_IN[10]~input_o  & ((\D_IN[26]~input_o ) # 
// (\fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ))) # (!\D_IN[10]~input_o  & (\D_IN[26]~input_o  & \fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout )))

	.dataa(\D_IN[10]~input_o ),
	.datab(\D_IN[26]~input_o ),
	.datac(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[2]~3_combout ),
	.datad(\fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|WideOr3~0 .lut_mask = 16'hFEF8;
defparam \fa|adder_cascade[2].child_fast_adder|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N22
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|PP[2] (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|PP [2] = (\D_IN[26]~input_o ) # (\D_IN[10]~input_o )

	.dataa(gnd),
	.datab(\D_IN[26]~input_o ),
	.datac(\D_IN[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|PP [2]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|PP[2] .lut_mask = 16'hFCFC;
defparam \fa|adder_cascade[2].child_fast_adder|PP[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N4
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2 (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2_combout  = (\fa|adder_cascade[2].child_fast_adder|PP [2] & (\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~0_combout  & ((\fa|signal_cascade[1].PRE_C [1]) # 
// (\fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout ))))

	.dataa(\fa|signal_cascade[1].PRE_C [1]),
	.datab(\fa|adder_cascade[1].child_fast_adder|WideOr0~2_combout ),
	.datac(\fa|adder_cascade[2].child_fast_adder|PP [2]),
	.datad(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~0_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2 .lut_mask = 16'hE000;
defparam \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \D_IN[11]~input (
	.i(D_IN[11]),
	.ibar(gnd),
	.o(\D_IN[11]~input_o ));
// synopsys translate_off
defparam \D_IN[11]~input .bus_hold = "false";
defparam \D_IN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N28
cycloneive_lcell_comb \fa|adder_cascade[2].child_fast_adder|R[3] (
// Equation(s):
// \fa|adder_cascade[2].child_fast_adder|R [3] = \D_IN[27]~input_o  $ (\D_IN[11]~input_o  $ (((\fa|adder_cascade[2].child_fast_adder|WideOr3~0_combout ) # (\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2_combout ))))

	.dataa(\D_IN[27]~input_o ),
	.datab(\fa|adder_cascade[2].child_fast_adder|WideOr3~0_combout ),
	.datac(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2_combout ),
	.datad(\D_IN[11]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[2].child_fast_adder|R [3]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[2].child_fast_adder|R[3] .lut_mask = 16'hA956;
defparam \fa|adder_cascade[2].child_fast_adder|R[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N24
cycloneive_lcell_comb \fa|WideOr3~0 (
// Equation(s):
// \fa|WideOr3~0_combout  = (\D_IN[27]~input_o ) # (\D_IN[11]~input_o )

	.dataa(gnd),
	.datab(\D_IN[27]~input_o ),
	.datac(\D_IN[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fa|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|WideOr3~0 .lut_mask = 16'hFCFC;
defparam \fa|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N24
cycloneive_lcell_comb \fa|WideOr3~2 (
// Equation(s):
// \fa|WideOr3~2_combout  = (\fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout  & (\fa|WideOr3~0_combout  & ((\D_IN[10]~input_o ) # (\D_IN[26]~input_o ))))

	.dataa(\D_IN[10]~input_o ),
	.datab(\fa|adder_cascade[2].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ),
	.datac(\D_IN[26]~input_o ),
	.datad(\fa|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\fa|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \fa|WideOr3~2 .lut_mask = 16'hC800;
defparam \fa|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N30
cycloneive_lcell_comb \fa|WideOr3~1 (
// Equation(s):
// \fa|WideOr3~1_combout  = (\D_IN[27]~input_o  & ((\D_IN[11]~input_o ) # ((\D_IN[26]~input_o  & \D_IN[10]~input_o )))) # (!\D_IN[27]~input_o  & (\D_IN[26]~input_o  & (\D_IN[10]~input_o  & \D_IN[11]~input_o )))

	.dataa(\D_IN[27]~input_o ),
	.datab(\D_IN[26]~input_o ),
	.datac(\D_IN[10]~input_o ),
	.datad(\D_IN[11]~input_o ),
	.cin(gnd),
	.combout(\fa|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \fa|WideOr3~1 .lut_mask = 16'hEA80;
defparam \fa|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N6
cycloneive_lcell_comb \fa|WideOr3~3 (
// Equation(s):
// \fa|WideOr3~3_combout  = (\fa|WideOr3~2_combout ) # ((\fa|WideOr3~1_combout ) # ((\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[2]~3_combout  & \fa|WideOr3~0_combout )))

	.dataa(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[2]~3_combout ),
	.datab(\fa|WideOr3~2_combout ),
	.datac(\fa|WideOr3~1_combout ),
	.datad(\fa|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\fa|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \fa|WideOr3~3 .lut_mask = 16'hFEFC;
defparam \fa|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N15
cycloneive_io_ibuf \D_IN[12]~input (
	.i(D_IN[12]),
	.ibar(gnd),
	.o(\D_IN[12]~input_o ));
// synopsys translate_off
defparam \D_IN[12]~input .bus_hold = "false";
defparam \D_IN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N15
cycloneive_io_ibuf \D_IN[28]~input (
	.i(D_IN[28]),
	.ibar(gnd),
	.o(\D_IN[28]~input_o ));
// synopsys translate_off
defparam \D_IN[28]~input .bus_hold = "false";
defparam \D_IN[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N22
cycloneive_lcell_comb \fa|adder_cascade[3].child_fast_adder|R[0]~0 (
// Equation(s):
// \fa|adder_cascade[3].child_fast_adder|R[0]~0_combout  = \D_IN[12]~input_o  $ (\D_IN[28]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D_IN[12]~input_o ),
	.datad(\D_IN[28]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[3].child_fast_adder|R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[3].child_fast_adder|R[0]~0 .lut_mask = 16'h0FF0;
defparam \fa|adder_cascade[3].child_fast_adder|R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N28
cycloneive_lcell_comb \fa|adder_cascade[3].child_fast_adder|R[0] (
// Equation(s):
// \fa|adder_cascade[3].child_fast_adder|R [0] = \fa|adder_cascade[3].child_fast_adder|R[0]~0_combout  $ (((\fa|WideOr3~3_combout ) # ((\fa|WideOr3~0_combout  & \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2_combout ))))

	.dataa(\fa|WideOr3~3_combout ),
	.datab(\fa|WideOr3~0_combout ),
	.datac(\fa|adder_cascade[3].child_fast_adder|R[0]~0_combout ),
	.datad(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[3].child_fast_adder|R [0]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[3].child_fast_adder|R[0] .lut_mask = 16'h1E5A;
defparam \fa|adder_cascade[3].child_fast_adder|R[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N10
cycloneive_lcell_comb \fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0 (
// Equation(s):
// \fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout  = (\D_IN[12]~input_o  & \D_IN[28]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D_IN[12]~input_o ),
	.datad(\D_IN[28]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0 .lut_mask = 16'hF000;
defparam \fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \D_IN[29]~input (
	.i(D_IN[29]),
	.ibar(gnd),
	.o(\D_IN[29]~input_o ));
// synopsys translate_off
defparam \D_IN[29]~input .bus_hold = "false";
defparam \D_IN[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \D_IN[13]~input (
	.i(D_IN[13]),
	.ibar(gnd),
	.o(\D_IN[13]~input_o ));
// synopsys translate_off
defparam \D_IN[13]~input .bus_hold = "false";
defparam \D_IN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N4
cycloneive_lcell_comb \fa|adder_cascade[3].child_fast_adder|WideOr1~0 (
// Equation(s):
// \fa|adder_cascade[3].child_fast_adder|WideOr1~0_combout  = (\D_IN[12]~input_o ) # (\D_IN[28]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D_IN[12]~input_o ),
	.datad(\D_IN[28]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[3].child_fast_adder|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[3].child_fast_adder|WideOr1~0 .lut_mask = 16'hFFF0;
defparam \fa|adder_cascade[3].child_fast_adder|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N18
cycloneive_lcell_comb \fa|adder_cascade[3].child_fast_adder|WideOr1~1 (
// Equation(s):
// \fa|adder_cascade[3].child_fast_adder|WideOr1~1_combout  = (\fa|adder_cascade[3].child_fast_adder|WideOr1~0_combout  & ((\fa|WideOr3~3_combout ) # ((\fa|WideOr3~0_combout  & \fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2_combout ))))

	.dataa(\fa|WideOr3~3_combout ),
	.datab(\fa|WideOr3~0_combout ),
	.datac(\fa|adder_cascade[3].child_fast_adder|WideOr1~0_combout ),
	.datad(\fa|adder_cascade[2].child_fast_adder|signal_cascade[2].PRE_C[0]~2_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[3].child_fast_adder|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[3].child_fast_adder|WideOr1~1 .lut_mask = 16'hE0A0;
defparam \fa|adder_cascade[3].child_fast_adder|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N12
cycloneive_lcell_comb \fa|adder_cascade[3].child_fast_adder|R[1] (
// Equation(s):
// \fa|adder_cascade[3].child_fast_adder|R [1] = \D_IN[29]~input_o  $ (\D_IN[13]~input_o  $ (((\fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ) # (\fa|adder_cascade[3].child_fast_adder|WideOr1~1_combout ))))

	.dataa(\fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ),
	.datab(\D_IN[29]~input_o ),
	.datac(\D_IN[13]~input_o ),
	.datad(\fa|adder_cascade[3].child_fast_adder|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[3].child_fast_adder|R [1]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[3].child_fast_adder|R[1] .lut_mask = 16'hC396;
defparam \fa|adder_cascade[3].child_fast_adder|R[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \D_IN[30]~input (
	.i(D_IN[30]),
	.ibar(gnd),
	.o(\D_IN[30]~input_o ));
// synopsys translate_off
defparam \D_IN[30]~input .bus_hold = "false";
defparam \D_IN[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N26
cycloneive_lcell_comb \fa|adder_cascade[3].child_fast_adder|WideOr2~0 (
// Equation(s):
// \fa|adder_cascade[3].child_fast_adder|WideOr2~0_combout  = (\D_IN[29]~input_o  & ((\fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ) # ((\D_IN[13]~input_o ) # (\fa|adder_cascade[3].child_fast_adder|WideOr1~1_combout )))) # 
// (!\D_IN[29]~input_o  & (\D_IN[13]~input_o  & ((\fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ) # (\fa|adder_cascade[3].child_fast_adder|WideOr1~1_combout ))))

	.dataa(\fa|adder_cascade[3].child_fast_adder|signal_cascade[1].PRE_C[1]~0_combout ),
	.datab(\D_IN[29]~input_o ),
	.datac(\D_IN[13]~input_o ),
	.datad(\fa|adder_cascade[3].child_fast_adder|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\fa|adder_cascade[3].child_fast_adder|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[3].child_fast_adder|WideOr2~0 .lut_mask = 16'hFCE8;
defparam \fa|adder_cascade[3].child_fast_adder|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N15
cycloneive_io_ibuf \D_IN[14]~input (
	.i(D_IN[14]),
	.ibar(gnd),
	.o(\D_IN[14]~input_o ));
// synopsys translate_off
defparam \D_IN[14]~input .bus_hold = "false";
defparam \D_IN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N0
cycloneive_lcell_comb \fa|adder_cascade[3].child_fast_adder|R[2] (
// Equation(s):
// \fa|adder_cascade[3].child_fast_adder|R [2] = \D_IN[30]~input_o  $ (\fa|adder_cascade[3].child_fast_adder|WideOr2~0_combout  $ (\D_IN[14]~input_o ))

	.dataa(\D_IN[30]~input_o ),
	.datab(gnd),
	.datac(\fa|adder_cascade[3].child_fast_adder|WideOr2~0_combout ),
	.datad(\D_IN[14]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[3].child_fast_adder|R [2]),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[3].child_fast_adder|R[2] .lut_mask = 16'hA55A;
defparam \fa|adder_cascade[3].child_fast_adder|R[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N1
cycloneive_io_ibuf \D_IN[31]~input (
	.i(D_IN[31]),
	.ibar(gnd),
	.o(\D_IN[31]~input_o ));
// synopsys translate_off
defparam \D_IN[31]~input .bus_hold = "false";
defparam \D_IN[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N22
cycloneive_io_ibuf \D_IN[15]~input (
	.i(D_IN[15]),
	.ibar(gnd),
	.o(\D_IN[15]~input_o ));
// synopsys translate_off
defparam \D_IN[15]~input .bus_hold = "false";
defparam \D_IN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N24
cycloneive_lcell_comb \fa|adder_cascade[3].child_fast_adder|R[3]~1 (
// Equation(s):
// \fa|adder_cascade[3].child_fast_adder|R[3]~1_combout  = \D_IN[31]~input_o  $ (\D_IN[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D_IN[31]~input_o ),
	.datad(\D_IN[15]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[3].child_fast_adder|R[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[3].child_fast_adder|R[3]~1 .lut_mask = 16'h0FF0;
defparam \fa|adder_cascade[3].child_fast_adder|R[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N30
cycloneive_lcell_comb \fa|adder_cascade[3].child_fast_adder|R[3]~2 (
// Equation(s):
// \fa|adder_cascade[3].child_fast_adder|R[3]~2_combout  = \fa|adder_cascade[3].child_fast_adder|R[3]~1_combout  $ (((\D_IN[30]~input_o  & ((\fa|adder_cascade[3].child_fast_adder|WideOr2~0_combout ) # (\D_IN[14]~input_o ))) # (!\D_IN[30]~input_o  & 
// (\fa|adder_cascade[3].child_fast_adder|WideOr2~0_combout  & \D_IN[14]~input_o ))))

	.dataa(\D_IN[30]~input_o ),
	.datab(\fa|adder_cascade[3].child_fast_adder|R[3]~1_combout ),
	.datac(\fa|adder_cascade[3].child_fast_adder|WideOr2~0_combout ),
	.datad(\D_IN[14]~input_o ),
	.cin(gnd),
	.combout(\fa|adder_cascade[3].child_fast_adder|R[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fa|adder_cascade[3].child_fast_adder|R[3]~2 .lut_mask = 16'h366C;
defparam \fa|adder_cascade[3].child_fast_adder|R[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N18
cycloneive_lcell_comb \uart_n|Add0~6 (
// Equation(s):
// \uart_n|Add0~6_combout  = (\uart_n|clk_reductor [2] & ((GND) # (!\uart_n|Add0~4 ))) # (!\uart_n|clk_reductor [2] & (\uart_n|Add0~4  $ (GND)))
// \uart_n|Add0~7  = CARRY((\uart_n|clk_reductor [2]) # (!\uart_n|Add0~4 ))

	.dataa(\uart_n|clk_reductor [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_n|Add0~4 ),
	.combout(\uart_n|Add0~6_combout ),
	.cout(\uart_n|Add0~7 ));
// synopsys translate_off
defparam \uart_n|Add0~6 .lut_mask = 16'h5AAF;
defparam \uart_n|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N20
cycloneive_lcell_comb \uart_n|Add0~9 (
// Equation(s):
// \uart_n|Add0~9_combout  = (\uart_n|clk_reductor [3] & (\uart_n|Add0~7  & VCC)) # (!\uart_n|clk_reductor [3] & (!\uart_n|Add0~7 ))
// \uart_n|Add0~10  = CARRY((!\uart_n|clk_reductor [3] & !\uart_n|Add0~7 ))

	.dataa(gnd),
	.datab(\uart_n|clk_reductor [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_n|Add0~7 ),
	.combout(\uart_n|Add0~9_combout ),
	.cout(\uart_n|Add0~10 ));
// synopsys translate_off
defparam \uart_n|Add0~9 .lut_mask = 16'hC303;
defparam \uart_n|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N26
cycloneive_lcell_comb \uart_n|Add0~11 (
// Equation(s):
// \uart_n|Add0~11_combout  = (\uart_n|Add0~9_combout ) # (\uart_n|WideOr0~combout )

	.dataa(\uart_n|Add0~9_combout ),
	.datab(gnd),
	.datac(\uart_n|WideOr0~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|Add0~11 .lut_mask = 16'hFAFA;
defparam \uart_n|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N3
dffeas \uart_n|clk_reductor[3] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\uart_n|Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_reductor [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_reductor[3] .is_wysiwyg = "true";
defparam \uart_n|clk_reductor[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N22
cycloneive_lcell_comb \uart_n|Add0~12 (
// Equation(s):
// \uart_n|Add0~12_combout  = (\uart_n|clk_reductor [4] & ((GND) # (!\uart_n|Add0~10 ))) # (!\uart_n|clk_reductor [4] & (\uart_n|Add0~10  $ (GND)))
// \uart_n|Add0~13  = CARRY((\uart_n|clk_reductor [4]) # (!\uart_n|Add0~10 ))

	.dataa(gnd),
	.datab(\uart_n|clk_reductor [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_n|Add0~10 ),
	.combout(\uart_n|Add0~12_combout ),
	.cout(\uart_n|Add0~13 ));
// synopsys translate_off
defparam \uart_n|Add0~12 .lut_mask = 16'h3CCF;
defparam \uart_n|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N28
cycloneive_lcell_comb \uart_n|Add0~14 (
// Equation(s):
// \uart_n|Add0~14_combout  = (\uart_n|Add0~12_combout ) # (\uart_n|WideOr0~combout )

	.dataa(gnd),
	.datab(\uart_n|Add0~12_combout ),
	.datac(\uart_n|WideOr0~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|Add0~14 .lut_mask = 16'hFCFC;
defparam \uart_n|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N31
dffeas \uart_n|clk_reductor[4] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\uart_n|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_reductor [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_reductor[4] .is_wysiwyg = "true";
defparam \uart_n|clk_reductor[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N24
cycloneive_lcell_comb \uart_n|Add0~15 (
// Equation(s):
// \uart_n|Add0~15_combout  = \uart_n|Add0~13  $ (!\uart_n|clk_reductor [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_n|clk_reductor [5]),
	.cin(\uart_n|Add0~13 ),
	.combout(\uart_n|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|Add0~15 .lut_mask = 16'hF00F;
defparam \uart_n|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N4
cycloneive_lcell_comb \uart_n|Add0~17 (
// Equation(s):
// \uart_n|Add0~17_combout  = (\uart_n|WideOr0~combout ) # (\uart_n|Add0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_n|WideOr0~combout ),
	.datad(\uart_n|Add0~15_combout ),
	.cin(gnd),
	.combout(\uart_n|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|Add0~17 .lut_mask = 16'hFFF0;
defparam \uart_n|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N7
dffeas \uart_n|clk_reductor[5] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\uart_n|Add0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_reductor [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_reductor[5] .is_wysiwyg = "true";
defparam \uart_n|clk_reductor[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N30
cycloneive_lcell_comb \uart_n|WideOr0~0 (
// Equation(s):
// \uart_n|WideOr0~0_combout  = (\uart_n|clk_reductor [5]) # ((\uart_n|clk_reductor [3]) # ((\uart_n|clk_reductor [4]) # (\uart_n|clk_reductor [2])))

	.dataa(\uart_n|clk_reductor [5]),
	.datab(\uart_n|clk_reductor [3]),
	.datac(\uart_n|clk_reductor [4]),
	.datad(\uart_n|clk_reductor [2]),
	.cin(gnd),
	.combout(\uart_n|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \uart_n|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N8
cycloneive_lcell_comb \uart_n|WideOr0 (
// Equation(s):
// \uart_n|WideOr0~combout  = LCELL((!\uart_n|clk_reductor [0] & (!\uart_n|WideOr0~0_combout  & !\uart_n|clk_reductor [1])))

	.dataa(\uart_n|clk_reductor [0]),
	.datab(gnd),
	.datac(\uart_n|WideOr0~0_combout ),
	.datad(\uart_n|clk_reductor [1]),
	.cin(gnd),
	.combout(\uart_n|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|WideOr0 .lut_mask = 16'h0005;
defparam \uart_n|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N14
cycloneive_lcell_comb \uart_n|Add0~0 (
// Equation(s):
// \uart_n|Add0~0_combout  = \uart_n|clk_reductor [0] $ (VCC)
// \uart_n|Add0~1  = CARRY(\uart_n|clk_reductor [0])

	.dataa(gnd),
	.datab(\uart_n|clk_reductor [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_n|Add0~0_combout ),
	.cout(\uart_n|Add0~1 ));
// synopsys translate_off
defparam \uart_n|Add0~0 .lut_mask = 16'h33CC;
defparam \uart_n|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N2
cycloneive_lcell_comb \uart_n|Add0~2 (
// Equation(s):
// \uart_n|Add0~2_combout  = (\uart_n|WideOr0~combout ) # (\uart_n|Add0~0_combout )

	.dataa(\uart_n|WideOr0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_n|Add0~0_combout ),
	.cin(gnd),
	.combout(\uart_n|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|Add0~2 .lut_mask = 16'hFFAA;
defparam \uart_n|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N11
dffeas \uart_n|clk_reductor[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_n|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_reductor [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_reductor[0] .is_wysiwyg = "true";
defparam \uart_n|clk_reductor[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N16
cycloneive_lcell_comb \uart_n|Add0~3 (
// Equation(s):
// \uart_n|Add0~3_combout  = (\uart_n|clk_reductor [1] & (\uart_n|Add0~1  & VCC)) # (!\uart_n|clk_reductor [1] & (!\uart_n|Add0~1 ))
// \uart_n|Add0~4  = CARRY((!\uart_n|clk_reductor [1] & !\uart_n|Add0~1 ))

	.dataa(gnd),
	.datab(\uart_n|clk_reductor [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_n|Add0~1 ),
	.combout(\uart_n|Add0~3_combout ),
	.cout(\uart_n|Add0~4 ));
// synopsys translate_off
defparam \uart_n|Add0~3 .lut_mask = 16'hC303;
defparam \uart_n|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N10
cycloneive_lcell_comb \uart_n|Add0~5 (
// Equation(s):
// \uart_n|Add0~5_combout  = (\uart_n|Add0~3_combout ) # (\uart_n|WideOr0~combout )

	.dataa(\uart_n|Add0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_n|WideOr0~combout ),
	.cin(gnd),
	.combout(\uart_n|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|Add0~5 .lut_mask = 16'hFFAA;
defparam \uart_n|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N1
dffeas \uart_n|clk_reductor[1] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\uart_n|Add0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_reductor [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_reductor[1] .is_wysiwyg = "true";
defparam \uart_n|clk_reductor[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N6
cycloneive_lcell_comb \uart_n|Add0~8 (
// Equation(s):
// \uart_n|Add0~8_combout  = (\uart_n|Add0~6_combout ) # (\uart_n|WideOr0~combout )

	.dataa(\uart_n|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_n|WideOr0~combout ),
	.cin(gnd),
	.combout(\uart_n|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|Add0~8 .lut_mask = 16'hFFAA;
defparam \uart_n|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N12
cycloneive_lcell_comb \uart_n|clk_reductor[2]~feeder (
// Equation(s):
// \uart_n|clk_reductor[2]~feeder_combout  = \uart_n|Add0~8_combout 

	.dataa(\uart_n|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|clk_reductor[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|clk_reductor[2]~feeder .lut_mask = 16'hAAAA;
defparam \uart_n|clk_reductor[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N13
dffeas \uart_n|clk_reductor[2] (
	.clk(\clk~input_o ),
	.d(\uart_n|clk_reductor[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_reductor [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_reductor[2] .is_wysiwyg = "true";
defparam \uart_n|clk_reductor[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N20
cycloneive_lcell_comb \uart_n|clk_R_sync[3]~feeder (
// Equation(s):
// \uart_n|clk_R_sync[3]~feeder_combout  = \uart_n|Add0~11_combout 

	.dataa(\uart_n|Add0~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|clk_R_sync[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|clk_R_sync[3]~feeder .lut_mask = 16'hAAAA;
defparam \uart_n|clk_R_sync[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N2
cycloneive_lcell_comb \uart_n|rx|R_counter[2]~1 (
// Equation(s):
// \uart_n|rx|R_counter[2]~1_combout  = (\uart_n|rx|R_counter [1] & (((\uart_n|rx|R_counter [2])))) # (!\uart_n|rx|R_counter [1] & ((\uart_n|rx|R_counter [0] & (\uart_n|rx|R_counter [2])) # (!\uart_n|rx|R_counter [0] & (!\uart_n|rx|R_counter [2] & 
// \uart_n|rx|R_counter [3]))))

	.dataa(\uart_n|rx|R_counter [1]),
	.datab(\uart_n|rx|R_counter [0]),
	.datac(\uart_n|rx|R_counter [2]),
	.datad(\uart_n|rx|R_counter [3]),
	.cin(gnd),
	.combout(\uart_n|rx|R_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|R_counter[2]~1 .lut_mask = 16'hE1E0;
defparam \uart_n|rx|R_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N3
dffeas \uart_n|rx|R_counter[2] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|R_counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|R_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|R_counter[2] .is_wysiwyg = "true";
defparam \uart_n|rx|R_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N14
cycloneive_lcell_comb \uart_n|rx|R_counter[0]~3 (
// Equation(s):
// \uart_n|rx|R_counter[0]~3_combout  = (!\uart_n|rx|R_counter [0] & ((\uart_n|rx|R_counter [3]) # ((\uart_n|rx|R_counter [1]) # (\uart_n|rx|R_counter [2]))))

	.dataa(\uart_n|rx|R_counter [3]),
	.datab(\uart_n|rx|R_counter [1]),
	.datac(\uart_n|rx|R_counter [0]),
	.datad(\uart_n|rx|R_counter [2]),
	.cin(gnd),
	.combout(\uart_n|rx|R_counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|R_counter[0]~3 .lut_mask = 16'h0F0E;
defparam \uart_n|rx|R_counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N15
dffeas \uart_n|rx|R_counter[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|R_counter[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|R_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|R_counter[0] .is_wysiwyg = "true";
defparam \uart_n|rx|R_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N30
cycloneive_lcell_comb \uart_n|rx|R_counter[1]~2 (
// Equation(s):
// \uart_n|rx|R_counter[1]~2_combout  = (\uart_n|rx|R_counter [0] & (((\uart_n|rx|R_counter [1])))) # (!\uart_n|rx|R_counter [0] & (!\uart_n|rx|R_counter [1] & ((\uart_n|rx|R_counter [3]) # (\uart_n|rx|R_counter [2]))))

	.dataa(\uart_n|rx|R_counter [3]),
	.datab(\uart_n|rx|R_counter [0]),
	.datac(\uart_n|rx|R_counter [1]),
	.datad(\uart_n|rx|R_counter [2]),
	.cin(gnd),
	.combout(\uart_n|rx|R_counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|R_counter[1]~2 .lut_mask = 16'hC3C2;
defparam \uart_n|rx|R_counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N31
dffeas \uart_n|rx|R_counter[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|R_counter[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|R_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|R_counter[1] .is_wysiwyg = "true";
defparam \uart_n|rx|R_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N12
cycloneive_lcell_comb \uart_n|rx|WideOr0~0 (
// Equation(s):
// \uart_n|rx|WideOr0~0_combout  = (!\uart_n|rx|R_counter [1] & (!\uart_n|rx|R_counter [2] & !\uart_n|rx|R_counter [0]))

	.dataa(\uart_n|rx|R_counter [1]),
	.datab(\uart_n|rx|R_counter [2]),
	.datac(gnd),
	.datad(\uart_n|rx|R_counter [0]),
	.cin(gnd),
	.combout(\uart_n|rx|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|WideOr0~0 .lut_mask = 16'h0011;
defparam \uart_n|rx|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N23
dffeas \uart_n|rx|_R[8] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\D_IN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|_R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|_R[8] .is_wysiwyg = "true";
defparam \uart_n|rx|_R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N4
cycloneive_lcell_comb \uart_n|rx|_R[7]~feeder (
// Equation(s):
// \uart_n|rx|_R[7]~feeder_combout  = \uart_n|rx|_R [8]

	.dataa(\uart_n|rx|_R [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|rx|_R[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|_R[7]~feeder .lut_mask = 16'hAAAA;
defparam \uart_n|rx|_R[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N5
dffeas \uart_n|rx|_R[7] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|_R[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|_R[7] .is_wysiwyg = "true";
defparam \uart_n|rx|_R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N16
cycloneive_lcell_comb \uart_n|rx|R_counter[3]~0 (
// Equation(s):
// \uart_n|rx|R_counter[3]~0_combout  = (\uart_n|rx|WideOr0~0_combout  & (!\uart_n|rx|_R [7] & !\uart_n|rx|R_counter [3])) # (!\uart_n|rx|WideOr0~0_combout  & ((\uart_n|rx|R_counter [3])))

	.dataa(\uart_n|rx|WideOr0~0_combout ),
	.datab(\uart_n|rx|_R [7]),
	.datac(\uart_n|rx|R_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|rx|R_counter[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|R_counter[3]~0 .lut_mask = 16'h5252;
defparam \uart_n|rx|R_counter[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N17
dffeas \uart_n|rx|R_counter[3] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|R_counter[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|R_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|R_counter[3] .is_wysiwyg = "true";
defparam \uart_n|rx|R_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N6
cycloneive_lcell_comb \uart_n|always0~0 (
// Equation(s):
// \uart_n|always0~0_combout  = (!\D_IN[0]~input_o  & (!\uart_n|rx|R_counter [3] & \uart_n|rx|WideOr0~0_combout ))

	.dataa(gnd),
	.datab(\D_IN[0]~input_o ),
	.datac(\uart_n|rx|R_counter [3]),
	.datad(\uart_n|rx|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\uart_n|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|always0~0 .lut_mask = 16'h0300;
defparam \uart_n|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N21
dffeas \uart_n|clk_R_sync[3] (
	.clk(\clk~input_o ),
	.d(\uart_n|clk_R_sync[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_n|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_R_sync [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_R_sync[3] .is_wysiwyg = "true";
defparam \uart_n|clk_R_sync[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y10_N9
dffeas \uart_n|clk_R_sync[2] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\uart_n|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_n|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_R_sync [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_R_sync[2] .is_wysiwyg = "true";
defparam \uart_n|clk_R_sync[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N8
cycloneive_lcell_comb \uart_n|Equal0~1 (
// Equation(s):
// \uart_n|Equal0~1_combout  = (\uart_n|clk_reductor [2] & (\uart_n|clk_R_sync [2] & (\uart_n|clk_R_sync [3] $ (!\uart_n|clk_reductor [3])))) # (!\uart_n|clk_reductor [2] & (!\uart_n|clk_R_sync [2] & (\uart_n|clk_R_sync [3] $ (!\uart_n|clk_reductor [3]))))

	.dataa(\uart_n|clk_reductor [2]),
	.datab(\uart_n|clk_R_sync [3]),
	.datac(\uart_n|clk_R_sync [2]),
	.datad(\uart_n|clk_reductor [3]),
	.cin(gnd),
	.combout(\uart_n|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|Equal0~1 .lut_mask = 16'h8421;
defparam \uart_n|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N18
cycloneive_lcell_comb \uart_n|clk_R_sync[1]~feeder (
// Equation(s):
// \uart_n|clk_R_sync[1]~feeder_combout  = \uart_n|Add0~5_combout 

	.dataa(gnd),
	.datab(\uart_n|Add0~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|clk_R_sync[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|clk_R_sync[1]~feeder .lut_mask = 16'hCCCC;
defparam \uart_n|clk_R_sync[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N19
dffeas \uart_n|clk_R_sync[1] (
	.clk(\clk~input_o ),
	.d(\uart_n|clk_R_sync[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_n|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_R_sync [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_R_sync[1] .is_wysiwyg = "true";
defparam \uart_n|clk_R_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y10_N11
dffeas \uart_n|clk_R_sync[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_n|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_n|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_R_sync [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_R_sync[0] .is_wysiwyg = "true";
defparam \uart_n|clk_R_sync[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N10
cycloneive_lcell_comb \uart_n|Equal0~0 (
// Equation(s):
// \uart_n|Equal0~0_combout  = (\uart_n|clk_reductor [0] & (\uart_n|clk_R_sync [0] & (\uart_n|clk_R_sync [1] $ (!\uart_n|clk_reductor [1])))) # (!\uart_n|clk_reductor [0] & (!\uart_n|clk_R_sync [0] & (\uart_n|clk_R_sync [1] $ (!\uart_n|clk_reductor [1]))))

	.dataa(\uart_n|clk_reductor [0]),
	.datab(\uart_n|clk_R_sync [1]),
	.datac(\uart_n|clk_R_sync [0]),
	.datad(\uart_n|clk_reductor [1]),
	.cin(gnd),
	.combout(\uart_n|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|Equal0~0 .lut_mask = 16'h8421;
defparam \uart_n|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N29
dffeas \uart_n|clk_R_sync[4] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\uart_n|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_n|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_R_sync [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_R_sync[4] .is_wysiwyg = "true";
defparam \uart_n|clk_R_sync[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N24
cycloneive_lcell_comb \uart_n|clk_R_sync[5]~0 (
// Equation(s):
// \uart_n|clk_R_sync[5]~0_combout  = !\uart_n|Add0~17_combout 

	.dataa(\uart_n|Add0~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|clk_R_sync[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|clk_R_sync[5]~0 .lut_mask = 16'h5555;
defparam \uart_n|clk_R_sync[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N25
dffeas \uart_n|clk_R_sync[5] (
	.clk(\clk~input_o ),
	.d(\uart_n|clk_R_sync[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_n|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|clk_R_sync [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|clk_R_sync[5] .is_wysiwyg = "true";
defparam \uart_n|clk_R_sync[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N28
cycloneive_lcell_comb \uart_n|Equal0~2 (
// Equation(s):
// \uart_n|Equal0~2_combout  = (\uart_n|clk_reductor [5] & (\uart_n|clk_R_sync [5] & (\uart_n|clk_reductor [4] $ (!\uart_n|clk_R_sync [4])))) # (!\uart_n|clk_reductor [5] & (!\uart_n|clk_R_sync [5] & (\uart_n|clk_reductor [4] $ (!\uart_n|clk_R_sync [4]))))

	.dataa(\uart_n|clk_reductor [5]),
	.datab(\uart_n|clk_reductor [4]),
	.datac(\uart_n|clk_R_sync [4]),
	.datad(\uart_n|clk_R_sync [5]),
	.cin(gnd),
	.combout(\uart_n|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|Equal0~2 .lut_mask = 16'h8241;
defparam \uart_n|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N0
cycloneive_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL((\uart_n|Equal0~1_combout  & (\uart_n|Equal0~0_combout  & \uart_n|Equal0~2_combout )))

	.dataa(gnd),
	.datab(\uart_n|Equal0~1_combout ),
	.datac(\uart_n|Equal0~0_combout ),
	.datad(\uart_n|Equal0~2_combout ),
	.cin(gnd),
	.combout(\rtl~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~0 .lut_mask = 16'hC000;
defparam \rtl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \rtl~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rtl~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rtl~0clkctrl_outclk ));
// synopsys translate_off
defparam \rtl~0clkctrl .clock_type = "global clock";
defparam \rtl~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N26
cycloneive_lcell_comb \uart_n|rx|_R[6]~feeder (
// Equation(s):
// \uart_n|rx|_R[6]~feeder_combout  = \uart_n|rx|_R [7]

	.dataa(gnd),
	.datab(\uart_n|rx|_R [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|rx|_R[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|_R[6]~feeder .lut_mask = 16'hCCCC;
defparam \uart_n|rx|_R[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N27
dffeas \uart_n|rx|_R[6] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|_R[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|_R[6] .is_wysiwyg = "true";
defparam \uart_n|rx|_R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y10_N13
dffeas \uart_n|rx|_R[5] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_n|rx|_R [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|_R[5] .is_wysiwyg = "true";
defparam \uart_n|rx|_R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N10
cycloneive_lcell_comb \uart_n|rx|_R[4]~feeder (
// Equation(s):
// \uart_n|rx|_R[4]~feeder_combout  = \uart_n|rx|_R [5]

	.dataa(\uart_n|rx|_R [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|rx|_R[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|_R[4]~feeder .lut_mask = 16'hAAAA;
defparam \uart_n|rx|_R[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N11
dffeas \uart_n|rx|_R[4] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|_R[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|_R[4] .is_wysiwyg = "true";
defparam \uart_n|rx|_R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N0
cycloneive_lcell_comb \uart_n|rx|_R[3]~feeder (
// Equation(s):
// \uart_n|rx|_R[3]~feeder_combout  = \uart_n|rx|_R [4]

	.dataa(\uart_n|rx|_R [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|rx|_R[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|_R[3]~feeder .lut_mask = 16'hAAAA;
defparam \uart_n|rx|_R[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y10_N1
dffeas \uart_n|rx|_R[3] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|_R[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|_R[3] .is_wysiwyg = "true";
defparam \uart_n|rx|_R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N14
cycloneive_lcell_comb \uart_n|rx|_R[2]~feeder (
// Equation(s):
// \uart_n|rx|_R[2]~feeder_combout  = \uart_n|rx|_R [3]

	.dataa(\uart_n|rx|_R [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|rx|_R[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|_R[2]~feeder .lut_mask = 16'hAAAA;
defparam \uart_n|rx|_R[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y10_N15
dffeas \uart_n|rx|_R[2] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|_R[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|_R[2] .is_wysiwyg = "true";
defparam \uart_n|rx|_R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N18
cycloneive_lcell_comb \uart_n|rx|_R[1]~feeder (
// Equation(s):
// \uart_n|rx|_R[1]~feeder_combout  = \uart_n|rx|_R [2]

	.dataa(\uart_n|rx|_R [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|rx|_R[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|_R[1]~feeder .lut_mask = 16'hAAAA;
defparam \uart_n|rx|_R[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y10_N19
dffeas \uart_n|rx|_R[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|_R[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|_R[1] .is_wysiwyg = "true";
defparam \uart_n|rx|_R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N24
cycloneive_lcell_comb \uart_n|rx|_R[0]~feeder (
// Equation(s):
// \uart_n|rx|_R[0]~feeder_combout  = \uart_n|rx|_R [1]

	.dataa(gnd),
	.datab(\uart_n|rx|_R [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|rx|_R[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|rx|_R[0]~feeder .lut_mask = 16'hCCCC;
defparam \uart_n|rx|_R[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y10_N25
dffeas \uart_n|rx|_R[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uart_n|rx|_R[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|rx|_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|rx|_R[0] .is_wysiwyg = "true";
defparam \uart_n|rx|_R[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \uart_n|WideOr0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uart_n|WideOr0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uart_n|WideOr0~clkctrl_outclk ));
// synopsys translate_off
defparam \uart_n|WideOr0~clkctrl .clock_type = "global clock";
defparam \uart_n|WideOr0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N18
cycloneive_lcell_comb \uart_n|tx|_T~8 (
// Equation(s):
// \uart_n|tx|_T~8_combout  = (\D_IN[7]~input_o ) # (!\D_IN[0]~input_o )

	.dataa(gnd),
	.datab(\D_IN[7]~input_o ),
	.datac(\D_IN[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_n|tx|_T~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|tx|_T~8 .lut_mask = 16'hCFCF;
defparam \uart_n|tx|_T~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N19
dffeas \uart_n|tx|_T[8] (
	.clk(\uart_n|WideOr0~clkctrl_outclk ),
	.d(\uart_n|tx|_T~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|tx|_T [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|tx|_T[8] .is_wysiwyg = "true";
defparam \uart_n|tx|_T[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N16
cycloneive_lcell_comb \uart_n|tx|_T~7 (
// Equation(s):
// \uart_n|tx|_T~7_combout  = (\D_IN[0]~input_o  & (\D_IN[6]~input_o )) # (!\D_IN[0]~input_o  & ((\uart_n|tx|_T [8])))

	.dataa(\D_IN[6]~input_o ),
	.datab(gnd),
	.datac(\D_IN[0]~input_o ),
	.datad(\uart_n|tx|_T [8]),
	.cin(gnd),
	.combout(\uart_n|tx|_T~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|tx|_T~7 .lut_mask = 16'hAFA0;
defparam \uart_n|tx|_T~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N17
dffeas \uart_n|tx|_T[7] (
	.clk(\uart_n|WideOr0~clkctrl_outclk ),
	.d(\uart_n|tx|_T~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|tx|_T [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|tx|_T[7] .is_wysiwyg = "true";
defparam \uart_n|tx|_T[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N2
cycloneive_lcell_comb \uart_n|tx|_T~6 (
// Equation(s):
// \uart_n|tx|_T~6_combout  = (\D_IN[0]~input_o  & (\D_IN[5]~input_o )) # (!\D_IN[0]~input_o  & ((\uart_n|tx|_T [7])))

	.dataa(\D_IN[5]~input_o ),
	.datab(gnd),
	.datac(\D_IN[0]~input_o ),
	.datad(\uart_n|tx|_T [7]),
	.cin(gnd),
	.combout(\uart_n|tx|_T~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|tx|_T~6 .lut_mask = 16'hAFA0;
defparam \uart_n|tx|_T~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N3
dffeas \uart_n|tx|_T[6] (
	.clk(\uart_n|WideOr0~clkctrl_outclk ),
	.d(\uart_n|tx|_T~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|tx|_T [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|tx|_T[6] .is_wysiwyg = "true";
defparam \uart_n|tx|_T[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N12
cycloneive_lcell_comb \uart_n|tx|_T~5 (
// Equation(s):
// \uart_n|tx|_T~5_combout  = (\D_IN[0]~input_o  & (\D_IN[4]~input_o )) # (!\D_IN[0]~input_o  & ((\uart_n|tx|_T [6])))

	.dataa(gnd),
	.datab(\D_IN[4]~input_o ),
	.datac(\D_IN[0]~input_o ),
	.datad(\uart_n|tx|_T [6]),
	.cin(gnd),
	.combout(\uart_n|tx|_T~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|tx|_T~5 .lut_mask = 16'hCFC0;
defparam \uart_n|tx|_T~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N13
dffeas \uart_n|tx|_T[5] (
	.clk(\uart_n|WideOr0~clkctrl_outclk ),
	.d(\uart_n|tx|_T~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|tx|_T [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|tx|_T[5] .is_wysiwyg = "true";
defparam \uart_n|tx|_T[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N10
cycloneive_lcell_comb \uart_n|tx|_T~4 (
// Equation(s):
// \uart_n|tx|_T~4_combout  = (\D_IN[0]~input_o  & (\D_IN[3]~input_o )) # (!\D_IN[0]~input_o  & ((\uart_n|tx|_T [5])))

	.dataa(\D_IN[3]~input_o ),
	.datab(gnd),
	.datac(\D_IN[0]~input_o ),
	.datad(\uart_n|tx|_T [5]),
	.cin(gnd),
	.combout(\uart_n|tx|_T~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|tx|_T~4 .lut_mask = 16'hAFA0;
defparam \uart_n|tx|_T~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N11
dffeas \uart_n|tx|_T[4] (
	.clk(\uart_n|WideOr0~clkctrl_outclk ),
	.d(\uart_n|tx|_T~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|tx|_T [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|tx|_T[4] .is_wysiwyg = "true";
defparam \uart_n|tx|_T[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N0
cycloneive_lcell_comb \uart_n|tx|_T~3 (
// Equation(s):
// \uart_n|tx|_T~3_combout  = (\D_IN[0]~input_o  & (\D_IN[2]~input_o )) # (!\D_IN[0]~input_o  & ((\uart_n|tx|_T [4])))

	.dataa(gnd),
	.datab(\D_IN[0]~input_o ),
	.datac(\D_IN[2]~input_o ),
	.datad(\uart_n|tx|_T [4]),
	.cin(gnd),
	.combout(\uart_n|tx|_T~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|tx|_T~3 .lut_mask = 16'hF3C0;
defparam \uart_n|tx|_T~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N1
dffeas \uart_n|tx|_T[3] (
	.clk(\uart_n|WideOr0~clkctrl_outclk ),
	.d(\uart_n|tx|_T~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|tx|_T [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|tx|_T[3] .is_wysiwyg = "true";
defparam \uart_n|tx|_T[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N6
cycloneive_lcell_comb \uart_n|tx|_T~2 (
// Equation(s):
// \uart_n|tx|_T~2_combout  = (\D_IN[0]~input_o  & (\D_IN[1]~input_o )) # (!\D_IN[0]~input_o  & ((\uart_n|tx|_T [3])))

	.dataa(gnd),
	.datab(\D_IN[1]~input_o ),
	.datac(\D_IN[0]~input_o ),
	.datad(\uart_n|tx|_T [3]),
	.cin(gnd),
	.combout(\uart_n|tx|_T~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|tx|_T~2 .lut_mask = 16'hCFC0;
defparam \uart_n|tx|_T~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N7
dffeas \uart_n|tx|_T[2] (
	.clk(\uart_n|WideOr0~clkctrl_outclk ),
	.d(\uart_n|tx|_T~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|tx|_T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|tx|_T[2] .is_wysiwyg = "true";
defparam \uart_n|tx|_T[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N20
cycloneive_lcell_comb \uart_n|tx|_T~1 (
// Equation(s):
// \uart_n|tx|_T~1_combout  = (\D_IN[0]~input_o ) # (\uart_n|tx|_T [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D_IN[0]~input_o ),
	.datad(\uart_n|tx|_T [2]),
	.cin(gnd),
	.combout(\uart_n|tx|_T~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|tx|_T~1 .lut_mask = 16'hFFF0;
defparam \uart_n|tx|_T~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N21
dffeas \uart_n|tx|_T[1] (
	.clk(\uart_n|WideOr0~clkctrl_outclk ),
	.d(\uart_n|tx|_T~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|tx|_T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|tx|_T[1] .is_wysiwyg = "true";
defparam \uart_n|tx|_T[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N30
cycloneive_lcell_comb \uart_n|tx|_T~0 (
// Equation(s):
// \uart_n|tx|_T~0_combout  = (!\D_IN[0]~input_o  & \uart_n|tx|_T [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D_IN[0]~input_o ),
	.datad(\uart_n|tx|_T [1]),
	.cin(gnd),
	.combout(\uart_n|tx|_T~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_n|tx|_T~0 .lut_mask = 16'h0F00;
defparam \uart_n|tx|_T~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N31
dffeas \uart_n|tx|_T[0] (
	.clk(\uart_n|WideOr0~clkctrl_outclk ),
	.d(\uart_n|tx|_T~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_n|tx|_T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_n|tx|_T[0] .is_wysiwyg = "true";
defparam \uart_n|tx|_T[0] .power_up = "low";
// synopsys translate_on

assign D_OUT[0] = \D_OUT[0]~output_o ;

assign D_OUT[1] = \D_OUT[1]~output_o ;

assign D_OUT[2] = \D_OUT[2]~output_o ;

assign D_OUT[3] = \D_OUT[3]~output_o ;

assign D_OUT[4] = \D_OUT[4]~output_o ;

assign D_OUT[5] = \D_OUT[5]~output_o ;

assign D_OUT[6] = \D_OUT[6]~output_o ;

assign D_OUT[7] = \D_OUT[7]~output_o ;

assign D_OUT[8] = \D_OUT[8]~output_o ;

assign D_OUT[9] = \D_OUT[9]~output_o ;

assign D_OUT[10] = \D_OUT[10]~output_o ;

assign D_OUT[11] = \D_OUT[11]~output_o ;

assign D_OUT[12] = \D_OUT[12]~output_o ;

assign D_OUT[13] = \D_OUT[13]~output_o ;

assign D_OUT[14] = \D_OUT[14]~output_o ;

assign D_OUT[15] = \D_OUT[15]~output_o ;

assign D_OUT[16] = \D_OUT[16]~output_o ;

assign D_OUT[17] = \D_OUT[17]~output_o ;

assign D_OUT[18] = \D_OUT[18]~output_o ;

assign D_OUT[19] = \D_OUT[19]~output_o ;

assign D_OUT[20] = \D_OUT[20]~output_o ;

assign D_OUT[21] = \D_OUT[21]~output_o ;

assign D_OUT[22] = \D_OUT[22]~output_o ;

assign D_OUT[23] = \D_OUT[23]~output_o ;

assign D_OUT[24] = \D_OUT[24]~output_o ;

assign D_OUT[25] = \D_OUT[25]~output_o ;

assign D_OUT[26] = \D_OUT[26]~output_o ;

assign D_OUT[27] = \D_OUT[27]~output_o ;

assign D_OUT[28] = \D_OUT[28]~output_o ;

assign D_OUT[29] = \D_OUT[29]~output_o ;

assign D_OUT[30] = \D_OUT[30]~output_o ;

assign D_OUT[31] = \D_OUT[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
