// Seed: 3107588791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  bit id_9;
  always @(posedge 1 == -1)
    if (1 == 1) begin : LABEL_0
      assume #1  (id_8);
    end else begin : LABEL_1
      wait (id_9);
      id_9 <= 1;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1  * "" <=  -1 : 1 'd0] id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_2,
      id_7,
      id_5,
      id_6,
      id_4
  );
endmodule
