/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [23:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  reg [3:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = celloutsig_0_35z[1] ^ celloutsig_0_32z;
  assign celloutsig_1_0z = in_data[154] ^ in_data[138];
  assign celloutsig_1_5z = celloutsig_1_1z[2] ^ celloutsig_1_3z[5];
  assign celloutsig_1_18z = celloutsig_1_5z ^ celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_4z[5] ^ celloutsig_1_7z[8];
  assign celloutsig_0_32z = celloutsig_0_29z[4] ^ celloutsig_0_4z[0];
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z } + { in_data[88:83], celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_7z + celloutsig_0_29z[4:1];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z } + { in_data[112:106], celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_2z[5:0] + celloutsig_1_2z[7:2];
  assign celloutsig_0_8z = { celloutsig_0_6z[1:0], celloutsig_0_0z, celloutsig_0_6z } + celloutsig_0_3z[8:0];
  assign celloutsig_0_9z = { celloutsig_0_2z[3:2], celloutsig_0_7z, celloutsig_0_0z } + in_data[93:84];
  assign celloutsig_0_2z = in_data[16:11] + in_data[91:86];
  assign celloutsig_0_29z = celloutsig_0_8z[7:0] + { celloutsig_0_8z[1:0], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[85:82] >> in_data[37:34];
  assign celloutsig_1_1z = in_data[151:148] >> { in_data[173:171], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[113:108], celloutsig_1_1z } >> in_data[167:158];
  assign celloutsig_0_1z = { in_data[69:54], celloutsig_0_0z, celloutsig_0_0z } >> in_data[23:0];
  assign celloutsig_0_4z = celloutsig_0_3z[7:5] >>> celloutsig_0_2z[2:0];
  assign celloutsig_0_48z = celloutsig_0_5z[8:3] >>> { celloutsig_0_24z[2:1], celloutsig_0_35z };
  assign celloutsig_0_5z = celloutsig_0_1z[10:1] >>> celloutsig_0_1z[22:13];
  assign celloutsig_1_7z = { celloutsig_1_3z[3:2], celloutsig_1_5z, celloutsig_1_3z } >>> celloutsig_1_4z[9:1];
  assign celloutsig_0_6z = celloutsig_0_0z[2:0] >>> celloutsig_0_3z[2:0];
  assign celloutsig_0_10z = celloutsig_0_1z[13:3] >>> { celloutsig_0_9z[9:2], celloutsig_0_4z };
  assign celloutsig_0_24z = celloutsig_0_8z[8:4] >>> celloutsig_0_10z[4:0];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_7z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_7z = celloutsig_0_3z[3:0];
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
