
SetUpMEMS_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c008  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  0810c2a8  0810c2a8  0001c2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810c37c  0810c37c  0001c37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810c384  0810c384  0001c384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810c388  0810c388  0001c388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000006c  10000000  0810c38c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  1000006c  0810c3f8  0002006c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  100000cc  0810c458  000200cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d20  1000012c  0810c4b8  0002012c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  10000e4c  0810c4b8  00020e4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000270fc  00000000  00000000  0002019f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f13  00000000  00000000  0004729b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c48  00000000  00000000  0004c1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000015bc  00000000  00000000  0004ddf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0004125d  00000000  00000000  0004f3b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029dd8  00000000  00000000  00090611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00196f88  00000000  00000000  000ba3e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007f98  00000000  00000000  00251374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0025930c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	1000012c 	.word	0x1000012c
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810c290 	.word	0x0810c290

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000130 	.word	0x10000130
 81002dc:	0810c290 	.word	0x0810c290

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <__aeabi_uldivmod>:
 8100380:	b953      	cbnz	r3, 8100398 <__aeabi_uldivmod+0x18>
 8100382:	b94a      	cbnz	r2, 8100398 <__aeabi_uldivmod+0x18>
 8100384:	2900      	cmp	r1, #0
 8100386:	bf08      	it	eq
 8100388:	2800      	cmpeq	r0, #0
 810038a:	bf1c      	itt	ne
 810038c:	f04f 31ff 	movne.w	r1, #4294967295
 8100390:	f04f 30ff 	movne.w	r0, #4294967295
 8100394:	f000 b970 	b.w	8100678 <__aeabi_idiv0>
 8100398:	f1ad 0c08 	sub.w	ip, sp, #8
 810039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81003a0:	f000 f806 	bl	81003b0 <__udivmoddi4>
 81003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 81003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 81003ac:	b004      	add	sp, #16
 81003ae:	4770      	bx	lr

081003b0 <__udivmoddi4>:
 81003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81003b4:	9e08      	ldr	r6, [sp, #32]
 81003b6:	460d      	mov	r5, r1
 81003b8:	4604      	mov	r4, r0
 81003ba:	460f      	mov	r7, r1
 81003bc:	2b00      	cmp	r3, #0
 81003be:	d14a      	bne.n	8100456 <__udivmoddi4+0xa6>
 81003c0:	428a      	cmp	r2, r1
 81003c2:	4694      	mov	ip, r2
 81003c4:	d965      	bls.n	8100492 <__udivmoddi4+0xe2>
 81003c6:	fab2 f382 	clz	r3, r2
 81003ca:	b143      	cbz	r3, 81003de <__udivmoddi4+0x2e>
 81003cc:	fa02 fc03 	lsl.w	ip, r2, r3
 81003d0:	f1c3 0220 	rsb	r2, r3, #32
 81003d4:	409f      	lsls	r7, r3
 81003d6:	fa20 f202 	lsr.w	r2, r0, r2
 81003da:	4317      	orrs	r7, r2
 81003dc:	409c      	lsls	r4, r3
 81003de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 81003e2:	fa1f f58c 	uxth.w	r5, ip
 81003e6:	fbb7 f1fe 	udiv	r1, r7, lr
 81003ea:	0c22      	lsrs	r2, r4, #16
 81003ec:	fb0e 7711 	mls	r7, lr, r1, r7
 81003f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 81003f4:	fb01 f005 	mul.w	r0, r1, r5
 81003f8:	4290      	cmp	r0, r2
 81003fa:	d90a      	bls.n	8100412 <__udivmoddi4+0x62>
 81003fc:	eb1c 0202 	adds.w	r2, ip, r2
 8100400:	f101 37ff 	add.w	r7, r1, #4294967295
 8100404:	f080 811c 	bcs.w	8100640 <__udivmoddi4+0x290>
 8100408:	4290      	cmp	r0, r2
 810040a:	f240 8119 	bls.w	8100640 <__udivmoddi4+0x290>
 810040e:	3902      	subs	r1, #2
 8100410:	4462      	add	r2, ip
 8100412:	1a12      	subs	r2, r2, r0
 8100414:	b2a4      	uxth	r4, r4
 8100416:	fbb2 f0fe 	udiv	r0, r2, lr
 810041a:	fb0e 2210 	mls	r2, lr, r0, r2
 810041e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8100422:	fb00 f505 	mul.w	r5, r0, r5
 8100426:	42a5      	cmp	r5, r4
 8100428:	d90a      	bls.n	8100440 <__udivmoddi4+0x90>
 810042a:	eb1c 0404 	adds.w	r4, ip, r4
 810042e:	f100 32ff 	add.w	r2, r0, #4294967295
 8100432:	f080 8107 	bcs.w	8100644 <__udivmoddi4+0x294>
 8100436:	42a5      	cmp	r5, r4
 8100438:	f240 8104 	bls.w	8100644 <__udivmoddi4+0x294>
 810043c:	4464      	add	r4, ip
 810043e:	3802      	subs	r0, #2
 8100440:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8100444:	1b64      	subs	r4, r4, r5
 8100446:	2100      	movs	r1, #0
 8100448:	b11e      	cbz	r6, 8100452 <__udivmoddi4+0xa2>
 810044a:	40dc      	lsrs	r4, r3
 810044c:	2300      	movs	r3, #0
 810044e:	e9c6 4300 	strd	r4, r3, [r6]
 8100452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100456:	428b      	cmp	r3, r1
 8100458:	d908      	bls.n	810046c <__udivmoddi4+0xbc>
 810045a:	2e00      	cmp	r6, #0
 810045c:	f000 80ed 	beq.w	810063a <__udivmoddi4+0x28a>
 8100460:	2100      	movs	r1, #0
 8100462:	e9c6 0500 	strd	r0, r5, [r6]
 8100466:	4608      	mov	r0, r1
 8100468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810046c:	fab3 f183 	clz	r1, r3
 8100470:	2900      	cmp	r1, #0
 8100472:	d149      	bne.n	8100508 <__udivmoddi4+0x158>
 8100474:	42ab      	cmp	r3, r5
 8100476:	d302      	bcc.n	810047e <__udivmoddi4+0xce>
 8100478:	4282      	cmp	r2, r0
 810047a:	f200 80f8 	bhi.w	810066e <__udivmoddi4+0x2be>
 810047e:	1a84      	subs	r4, r0, r2
 8100480:	eb65 0203 	sbc.w	r2, r5, r3
 8100484:	2001      	movs	r0, #1
 8100486:	4617      	mov	r7, r2
 8100488:	2e00      	cmp	r6, #0
 810048a:	d0e2      	beq.n	8100452 <__udivmoddi4+0xa2>
 810048c:	e9c6 4700 	strd	r4, r7, [r6]
 8100490:	e7df      	b.n	8100452 <__udivmoddi4+0xa2>
 8100492:	b902      	cbnz	r2, 8100496 <__udivmoddi4+0xe6>
 8100494:	deff      	udf	#255	; 0xff
 8100496:	fab2 f382 	clz	r3, r2
 810049a:	2b00      	cmp	r3, #0
 810049c:	f040 8090 	bne.w	81005c0 <__udivmoddi4+0x210>
 81004a0:	1a8a      	subs	r2, r1, r2
 81004a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 81004a6:	fa1f fe8c 	uxth.w	lr, ip
 81004aa:	2101      	movs	r1, #1
 81004ac:	fbb2 f5f7 	udiv	r5, r2, r7
 81004b0:	fb07 2015 	mls	r0, r7, r5, r2
 81004b4:	0c22      	lsrs	r2, r4, #16
 81004b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 81004ba:	fb0e f005 	mul.w	r0, lr, r5
 81004be:	4290      	cmp	r0, r2
 81004c0:	d908      	bls.n	81004d4 <__udivmoddi4+0x124>
 81004c2:	eb1c 0202 	adds.w	r2, ip, r2
 81004c6:	f105 38ff 	add.w	r8, r5, #4294967295
 81004ca:	d202      	bcs.n	81004d2 <__udivmoddi4+0x122>
 81004cc:	4290      	cmp	r0, r2
 81004ce:	f200 80cb 	bhi.w	8100668 <__udivmoddi4+0x2b8>
 81004d2:	4645      	mov	r5, r8
 81004d4:	1a12      	subs	r2, r2, r0
 81004d6:	b2a4      	uxth	r4, r4
 81004d8:	fbb2 f0f7 	udiv	r0, r2, r7
 81004dc:	fb07 2210 	mls	r2, r7, r0, r2
 81004e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 81004e4:	fb0e fe00 	mul.w	lr, lr, r0
 81004e8:	45a6      	cmp	lr, r4
 81004ea:	d908      	bls.n	81004fe <__udivmoddi4+0x14e>
 81004ec:	eb1c 0404 	adds.w	r4, ip, r4
 81004f0:	f100 32ff 	add.w	r2, r0, #4294967295
 81004f4:	d202      	bcs.n	81004fc <__udivmoddi4+0x14c>
 81004f6:	45a6      	cmp	lr, r4
 81004f8:	f200 80bb 	bhi.w	8100672 <__udivmoddi4+0x2c2>
 81004fc:	4610      	mov	r0, r2
 81004fe:	eba4 040e 	sub.w	r4, r4, lr
 8100502:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8100506:	e79f      	b.n	8100448 <__udivmoddi4+0x98>
 8100508:	f1c1 0720 	rsb	r7, r1, #32
 810050c:	408b      	lsls	r3, r1
 810050e:	fa22 fc07 	lsr.w	ip, r2, r7
 8100512:	ea4c 0c03 	orr.w	ip, ip, r3
 8100516:	fa05 f401 	lsl.w	r4, r5, r1
 810051a:	fa20 f307 	lsr.w	r3, r0, r7
 810051e:	40fd      	lsrs	r5, r7
 8100520:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100524:	4323      	orrs	r3, r4
 8100526:	fbb5 f8f9 	udiv	r8, r5, r9
 810052a:	fa1f fe8c 	uxth.w	lr, ip
 810052e:	fb09 5518 	mls	r5, r9, r8, r5
 8100532:	0c1c      	lsrs	r4, r3, #16
 8100534:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8100538:	fb08 f50e 	mul.w	r5, r8, lr
 810053c:	42a5      	cmp	r5, r4
 810053e:	fa02 f201 	lsl.w	r2, r2, r1
 8100542:	fa00 f001 	lsl.w	r0, r0, r1
 8100546:	d90b      	bls.n	8100560 <__udivmoddi4+0x1b0>
 8100548:	eb1c 0404 	adds.w	r4, ip, r4
 810054c:	f108 3aff 	add.w	sl, r8, #4294967295
 8100550:	f080 8088 	bcs.w	8100664 <__udivmoddi4+0x2b4>
 8100554:	42a5      	cmp	r5, r4
 8100556:	f240 8085 	bls.w	8100664 <__udivmoddi4+0x2b4>
 810055a:	f1a8 0802 	sub.w	r8, r8, #2
 810055e:	4464      	add	r4, ip
 8100560:	1b64      	subs	r4, r4, r5
 8100562:	b29d      	uxth	r5, r3
 8100564:	fbb4 f3f9 	udiv	r3, r4, r9
 8100568:	fb09 4413 	mls	r4, r9, r3, r4
 810056c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8100570:	fb03 fe0e 	mul.w	lr, r3, lr
 8100574:	45a6      	cmp	lr, r4
 8100576:	d908      	bls.n	810058a <__udivmoddi4+0x1da>
 8100578:	eb1c 0404 	adds.w	r4, ip, r4
 810057c:	f103 35ff 	add.w	r5, r3, #4294967295
 8100580:	d26c      	bcs.n	810065c <__udivmoddi4+0x2ac>
 8100582:	45a6      	cmp	lr, r4
 8100584:	d96a      	bls.n	810065c <__udivmoddi4+0x2ac>
 8100586:	3b02      	subs	r3, #2
 8100588:	4464      	add	r4, ip
 810058a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 810058e:	fba3 9502 	umull	r9, r5, r3, r2
 8100592:	eba4 040e 	sub.w	r4, r4, lr
 8100596:	42ac      	cmp	r4, r5
 8100598:	46c8      	mov	r8, r9
 810059a:	46ae      	mov	lr, r5
 810059c:	d356      	bcc.n	810064c <__udivmoddi4+0x29c>
 810059e:	d053      	beq.n	8100648 <__udivmoddi4+0x298>
 81005a0:	b156      	cbz	r6, 81005b8 <__udivmoddi4+0x208>
 81005a2:	ebb0 0208 	subs.w	r2, r0, r8
 81005a6:	eb64 040e 	sbc.w	r4, r4, lr
 81005aa:	fa04 f707 	lsl.w	r7, r4, r7
 81005ae:	40ca      	lsrs	r2, r1
 81005b0:	40cc      	lsrs	r4, r1
 81005b2:	4317      	orrs	r7, r2
 81005b4:	e9c6 7400 	strd	r7, r4, [r6]
 81005b8:	4618      	mov	r0, r3
 81005ba:	2100      	movs	r1, #0
 81005bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81005c0:	f1c3 0120 	rsb	r1, r3, #32
 81005c4:	fa02 fc03 	lsl.w	ip, r2, r3
 81005c8:	fa20 f201 	lsr.w	r2, r0, r1
 81005cc:	fa25 f101 	lsr.w	r1, r5, r1
 81005d0:	409d      	lsls	r5, r3
 81005d2:	432a      	orrs	r2, r5
 81005d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 81005d8:	fa1f fe8c 	uxth.w	lr, ip
 81005dc:	fbb1 f0f7 	udiv	r0, r1, r7
 81005e0:	fb07 1510 	mls	r5, r7, r0, r1
 81005e4:	0c11      	lsrs	r1, r2, #16
 81005e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 81005ea:	fb00 f50e 	mul.w	r5, r0, lr
 81005ee:	428d      	cmp	r5, r1
 81005f0:	fa04 f403 	lsl.w	r4, r4, r3
 81005f4:	d908      	bls.n	8100608 <__udivmoddi4+0x258>
 81005f6:	eb1c 0101 	adds.w	r1, ip, r1
 81005fa:	f100 38ff 	add.w	r8, r0, #4294967295
 81005fe:	d22f      	bcs.n	8100660 <__udivmoddi4+0x2b0>
 8100600:	428d      	cmp	r5, r1
 8100602:	d92d      	bls.n	8100660 <__udivmoddi4+0x2b0>
 8100604:	3802      	subs	r0, #2
 8100606:	4461      	add	r1, ip
 8100608:	1b49      	subs	r1, r1, r5
 810060a:	b292      	uxth	r2, r2
 810060c:	fbb1 f5f7 	udiv	r5, r1, r7
 8100610:	fb07 1115 	mls	r1, r7, r5, r1
 8100614:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8100618:	fb05 f10e 	mul.w	r1, r5, lr
 810061c:	4291      	cmp	r1, r2
 810061e:	d908      	bls.n	8100632 <__udivmoddi4+0x282>
 8100620:	eb1c 0202 	adds.w	r2, ip, r2
 8100624:	f105 38ff 	add.w	r8, r5, #4294967295
 8100628:	d216      	bcs.n	8100658 <__udivmoddi4+0x2a8>
 810062a:	4291      	cmp	r1, r2
 810062c:	d914      	bls.n	8100658 <__udivmoddi4+0x2a8>
 810062e:	3d02      	subs	r5, #2
 8100630:	4462      	add	r2, ip
 8100632:	1a52      	subs	r2, r2, r1
 8100634:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8100638:	e738      	b.n	81004ac <__udivmoddi4+0xfc>
 810063a:	4631      	mov	r1, r6
 810063c:	4630      	mov	r0, r6
 810063e:	e708      	b.n	8100452 <__udivmoddi4+0xa2>
 8100640:	4639      	mov	r1, r7
 8100642:	e6e6      	b.n	8100412 <__udivmoddi4+0x62>
 8100644:	4610      	mov	r0, r2
 8100646:	e6fb      	b.n	8100440 <__udivmoddi4+0x90>
 8100648:	4548      	cmp	r0, r9
 810064a:	d2a9      	bcs.n	81005a0 <__udivmoddi4+0x1f0>
 810064c:	ebb9 0802 	subs.w	r8, r9, r2
 8100650:	eb65 0e0c 	sbc.w	lr, r5, ip
 8100654:	3b01      	subs	r3, #1
 8100656:	e7a3      	b.n	81005a0 <__udivmoddi4+0x1f0>
 8100658:	4645      	mov	r5, r8
 810065a:	e7ea      	b.n	8100632 <__udivmoddi4+0x282>
 810065c:	462b      	mov	r3, r5
 810065e:	e794      	b.n	810058a <__udivmoddi4+0x1da>
 8100660:	4640      	mov	r0, r8
 8100662:	e7d1      	b.n	8100608 <__udivmoddi4+0x258>
 8100664:	46d0      	mov	r8, sl
 8100666:	e77b      	b.n	8100560 <__udivmoddi4+0x1b0>
 8100668:	3d02      	subs	r5, #2
 810066a:	4462      	add	r2, ip
 810066c:	e732      	b.n	81004d4 <__udivmoddi4+0x124>
 810066e:	4608      	mov	r0, r1
 8100670:	e70a      	b.n	8100488 <__udivmoddi4+0xd8>
 8100672:	4464      	add	r4, ip
 8100674:	3802      	subs	r0, #2
 8100676:	e742      	b.n	81004fe <__udivmoddi4+0x14e>

08100678 <__aeabi_idiv0>:
 8100678:	4770      	bx	lr
 810067a:	bf00      	nop

0810067c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 810067c:	b480      	push	{r7}
 810067e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100680:	4b09      	ldr	r3, [pc, #36]	; (81006a8 <SystemInit+0x2c>)
 8100682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8100686:	4a08      	ldr	r2, [pc, #32]	; (81006a8 <SystemInit+0x2c>)
 8100688:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 810068c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100690:	4b05      	ldr	r3, [pc, #20]	; (81006a8 <SystemInit+0x2c>)
 8100692:	691b      	ldr	r3, [r3, #16]
 8100694:	4a04      	ldr	r2, [pc, #16]	; (81006a8 <SystemInit+0x2c>)
 8100696:	f043 0310 	orr.w	r3, r3, #16
 810069a:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 810069c:	bf00      	nop
 810069e:	46bd      	mov	sp, r7
 81006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006a4:	4770      	bx	lr
 81006a6:	bf00      	nop
 81006a8:	e000ed00 	.word	0xe000ed00

081006ac <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_BDMA_Init(void)
{
 81006ac:	b580      	push	{r7, lr}
 81006ae:	b082      	sub	sp, #8
 81006b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 81006b2:	4b0d      	ldr	r3, [pc, #52]	; (81006e8 <MX_BDMA_Init+0x3c>)
 81006b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81006b8:	4a0b      	ldr	r2, [pc, #44]	; (81006e8 <MX_BDMA_Init+0x3c>)
 81006ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 81006be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81006c2:	4b09      	ldr	r3, [pc, #36]	; (81006e8 <MX_BDMA_Init+0x3c>)
 81006c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81006c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81006cc:	607b      	str	r3, [r7, #4]
 81006ce:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 81006d0:	2200      	movs	r2, #0
 81006d2:	2100      	movs	r1, #0
 81006d4:	2081      	movs	r0, #129	; 0x81
 81006d6:	f001 fee2 	bl	810249e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 81006da:	2081      	movs	r0, #129	; 0x81
 81006dc:	f001 fef9 	bl	81024d2 <HAL_NVIC_EnableIRQ>

}
 81006e0:	bf00      	nop
 81006e2:	3708      	adds	r7, #8
 81006e4:	46bd      	mov	sp, r7
 81006e6:	bd80      	pop	{r7, pc}
 81006e8:	58024400 	.word	0x58024400

081006ec <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 81006ec:	b580      	push	{r7, lr}
 81006ee:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 81006f0:	4b1e      	ldr	r3, [pc, #120]	; (810076c <MX_ETH_Init+0x80>)
 81006f2:	4a1f      	ldr	r2, [pc, #124]	; (8100770 <MX_ETH_Init+0x84>)
 81006f4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 81006f6:	4b1f      	ldr	r3, [pc, #124]	; (8100774 <MX_ETH_Init+0x88>)
 81006f8:	2200      	movs	r2, #0
 81006fa:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 81006fc:	4b1d      	ldr	r3, [pc, #116]	; (8100774 <MX_ETH_Init+0x88>)
 81006fe:	2280      	movs	r2, #128	; 0x80
 8100700:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8100702:	4b1c      	ldr	r3, [pc, #112]	; (8100774 <MX_ETH_Init+0x88>)
 8100704:	22e1      	movs	r2, #225	; 0xe1
 8100706:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8100708:	4b1a      	ldr	r3, [pc, #104]	; (8100774 <MX_ETH_Init+0x88>)
 810070a:	2200      	movs	r2, #0
 810070c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 810070e:	4b19      	ldr	r3, [pc, #100]	; (8100774 <MX_ETH_Init+0x88>)
 8100710:	2200      	movs	r2, #0
 8100712:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8100714:	4b17      	ldr	r3, [pc, #92]	; (8100774 <MX_ETH_Init+0x88>)
 8100716:	2200      	movs	r2, #0
 8100718:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 810071a:	4b14      	ldr	r3, [pc, #80]	; (810076c <MX_ETH_Init+0x80>)
 810071c:	4a15      	ldr	r2, [pc, #84]	; (8100774 <MX_ETH_Init+0x88>)
 810071e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_MII_MODE;
 8100720:	4b12      	ldr	r3, [pc, #72]	; (810076c <MX_ETH_Init+0x80>)
 8100722:	2200      	movs	r2, #0
 8100724:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8100726:	4b11      	ldr	r3, [pc, #68]	; (810076c <MX_ETH_Init+0x80>)
 8100728:	4a13      	ldr	r2, [pc, #76]	; (8100778 <MX_ETH_Init+0x8c>)
 810072a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 810072c:	4b0f      	ldr	r3, [pc, #60]	; (810076c <MX_ETH_Init+0x80>)
 810072e:	4a13      	ldr	r2, [pc, #76]	; (810077c <MX_ETH_Init+0x90>)
 8100730:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8100732:	4b0e      	ldr	r3, [pc, #56]	; (810076c <MX_ETH_Init+0x80>)
 8100734:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8100738:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 810073a:	480c      	ldr	r0, [pc, #48]	; (810076c <MX_ETH_Init+0x80>)
 810073c:	f003 ffda 	bl	81046f4 <HAL_ETH_Init>
 8100740:	4603      	mov	r3, r0
 8100742:	2b00      	cmp	r3, #0
 8100744:	d001      	beq.n	810074a <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8100746:	f000 ff15 	bl	8101574 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 810074a:	2238      	movs	r2, #56	; 0x38
 810074c:	2100      	movs	r1, #0
 810074e:	480c      	ldr	r0, [pc, #48]	; (8100780 <MX_ETH_Init+0x94>)
 8100750:	f00a ff6f 	bl	810b632 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8100754:	4b0a      	ldr	r3, [pc, #40]	; (8100780 <MX_ETH_Init+0x94>)
 8100756:	2221      	movs	r2, #33	; 0x21
 8100758:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 810075a:	4b09      	ldr	r3, [pc, #36]	; (8100780 <MX_ETH_Init+0x94>)
 810075c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8100760:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8100762:	4b07      	ldr	r3, [pc, #28]	; (8100780 <MX_ETH_Init+0x94>)
 8100764:	2200      	movs	r2, #0
 8100766:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8100768:	bf00      	nop
 810076a:	bd80      	pop	{r7, pc}
 810076c:	10000180 	.word	0x10000180
 8100770:	40028000 	.word	0x40028000
 8100774:	10000230 	.word	0x10000230
 8100778:	100000cc 	.word	0x100000cc
 810077c:	1000006c 	.word	0x1000006c
 8100780:	10000148 	.word	0x10000148

08100784 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8100784:	b580      	push	{r7, lr}
 8100786:	b092      	sub	sp, #72	; 0x48
 8100788:	af00      	add	r7, sp, #0
 810078a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810078c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100790:	2200      	movs	r2, #0
 8100792:	601a      	str	r2, [r3, #0]
 8100794:	605a      	str	r2, [r3, #4]
 8100796:	609a      	str	r2, [r3, #8]
 8100798:	60da      	str	r2, [r3, #12]
 810079a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 810079c:	687b      	ldr	r3, [r7, #4]
 810079e:	681b      	ldr	r3, [r3, #0]
 81007a0:	4a87      	ldr	r2, [pc, #540]	; (81009c0 <HAL_ETH_MspInit+0x23c>)
 81007a2:	4293      	cmp	r3, r2
 81007a4:	f040 8108 	bne.w	81009b8 <HAL_ETH_MspInit+0x234>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 81007a8:	4b86      	ldr	r3, [pc, #536]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81007aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81007ae:	4a85      	ldr	r2, [pc, #532]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81007b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 81007b4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81007b8:	4b82      	ldr	r3, [pc, #520]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81007ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81007be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81007c2:	633b      	str	r3, [r7, #48]	; 0x30
 81007c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 81007c6:	4b7f      	ldr	r3, [pc, #508]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81007c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81007cc:	4a7d      	ldr	r2, [pc, #500]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81007ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81007d2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81007d6:	4b7b      	ldr	r3, [pc, #492]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81007d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81007dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81007e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 81007e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 81007e4:	4b77      	ldr	r3, [pc, #476]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81007e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81007ea:	4a76      	ldr	r2, [pc, #472]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81007ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81007f0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81007f4:	4b73      	ldr	r3, [pc, #460]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81007f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81007fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81007fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8100800:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8100802:	4b70      	ldr	r3, [pc, #448]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 8100804:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100808:	4a6e      	ldr	r2, [pc, #440]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 810080a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810080e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100812:	4b6c      	ldr	r3, [pc, #432]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 8100814:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810081c:	627b      	str	r3, [r7, #36]	; 0x24
 810081e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8100820:	4b68      	ldr	r3, [pc, #416]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 8100822:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100826:	4a67      	ldr	r2, [pc, #412]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 8100828:	f043 0310 	orr.w	r3, r3, #16
 810082c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100830:	4b64      	ldr	r3, [pc, #400]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 8100832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100836:	f003 0310 	and.w	r3, r3, #16
 810083a:	623b      	str	r3, [r7, #32]
 810083c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 810083e:	4b61      	ldr	r3, [pc, #388]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 8100840:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100844:	4a5f      	ldr	r2, [pc, #380]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 8100846:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810084a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810084e:	4b5d      	ldr	r3, [pc, #372]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 8100850:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8100858:	61fb      	str	r3, [r7, #28]
 810085a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 810085c:	4b59      	ldr	r3, [pc, #356]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 810085e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100862:	4a58      	ldr	r2, [pc, #352]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 8100864:	f043 0304 	orr.w	r3, r3, #4
 8100868:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810086c:	4b55      	ldr	r3, [pc, #340]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 810086e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100872:	f003 0304 	and.w	r3, r3, #4
 8100876:	61bb      	str	r3, [r7, #24]
 8100878:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 810087a:	4b52      	ldr	r3, [pc, #328]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 810087c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100880:	4a50      	ldr	r2, [pc, #320]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 8100882:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8100886:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810088a:	4b4e      	ldr	r3, [pc, #312]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 810088c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100890:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8100894:	617b      	str	r3, [r7, #20]
 8100896:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8100898:	4b4a      	ldr	r3, [pc, #296]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 810089a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810089e:	4a49      	ldr	r2, [pc, #292]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81008a0:	f043 0301 	orr.w	r3, r3, #1
 81008a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81008a8:	4b46      	ldr	r3, [pc, #280]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81008aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81008ae:	f003 0301 	and.w	r3, r3, #1
 81008b2:	613b      	str	r3, [r7, #16]
 81008b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81008b6:	4b43      	ldr	r3, [pc, #268]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81008b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81008bc:	4a41      	ldr	r2, [pc, #260]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81008be:	f043 0302 	orr.w	r3, r3, #2
 81008c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81008c6:	4b3f      	ldr	r3, [pc, #252]	; (81009c4 <HAL_ETH_MspInit+0x240>)
 81008c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81008cc:	f003 0302 	and.w	r3, r3, #2
 81008d0:	60fb      	str	r3, [r7, #12]
 81008d2:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PB1     ------> ETH_RXD3
    PC5     ------> ETH_RXD1
    PB0     ------> ETH_RXD2
    */
    GPIO_InitStruct.Pin = MII_TX_EN_Pin|MII_TXD1_Pin|MII_TXD0_Pin;
 81008d4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 81008d8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81008da:	2302      	movs	r3, #2
 81008dc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81008de:	2300      	movs	r3, #0
 81008e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81008e2:	2300      	movs	r3, #0
 81008e4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81008e6:	230b      	movs	r3, #11
 81008e8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 81008ea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 81008ee:	4619      	mov	r1, r3
 81008f0:	4835      	ldr	r0, [pc, #212]	; (81009c8 <HAL_ETH_MspInit+0x244>)
 81008f2:	f004 fe91 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_TXD3_Pin;
 81008f6:	2304      	movs	r3, #4
 81008f8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81008fa:	2302      	movs	r3, #2
 81008fc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81008fe:	2300      	movs	r3, #0
 8100900:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100902:	2300      	movs	r3, #0
 8100904:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100906:	230b      	movs	r3, #11
 8100908:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(MII_TXD3_GPIO_Port, &GPIO_InitStruct);
 810090a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 810090e:	4619      	mov	r1, r3
 8100910:	482e      	ldr	r0, [pc, #184]	; (81009cc <HAL_ETH_MspInit+0x248>)
 8100912:	f004 fe81 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RX_ER_Pin;
 8100916:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810091a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810091c:	2302      	movs	r3, #2
 810091e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100920:	2300      	movs	r3, #0
 8100922:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100924:	2300      	movs	r3, #0
 8100926:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100928:	230b      	movs	r3, #11
 810092a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(MII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 810092c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100930:	4619      	mov	r1, r3
 8100932:	4827      	ldr	r0, [pc, #156]	; (81009d0 <HAL_ETH_MspInit+0x24c>)
 8100934:	f004 fe70 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDC_Pin|MII_TXD2_Pin|MII_TX_CLK_Pin|MII_RXD0_Pin
 8100938:	233e      	movs	r3, #62	; 0x3e
 810093a:	637b      	str	r3, [r7, #52]	; 0x34
                          |MII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810093c:	2302      	movs	r3, #2
 810093e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100940:	2300      	movs	r3, #0
 8100942:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100944:	2300      	movs	r3, #0
 8100946:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100948:	230b      	movs	r3, #11
 810094a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 810094c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100950:	4619      	mov	r1, r3
 8100952:	4820      	ldr	r0, [pc, #128]	; (81009d4 <HAL_ETH_MspInit+0x250>)
 8100954:	f004 fe60 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_CRS_Pin|MII_COL_Pin;
 8100958:	230c      	movs	r3, #12
 810095a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810095c:	2302      	movs	r3, #2
 810095e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100960:	2300      	movs	r3, #0
 8100962:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100964:	2300      	movs	r3, #0
 8100966:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100968:	230b      	movs	r3, #11
 810096a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 810096c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100970:	4619      	mov	r1, r3
 8100972:	4819      	ldr	r0, [pc, #100]	; (81009d8 <HAL_ETH_MspInit+0x254>)
 8100974:	f004 fe50 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDIO_Pin|MII_RX_CLK_Pin|MII_RX_DV_Pin;
 8100978:	2386      	movs	r3, #134	; 0x86
 810097a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810097c:	2302      	movs	r3, #2
 810097e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100980:	2300      	movs	r3, #0
 8100982:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100984:	2300      	movs	r3, #0
 8100986:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100988:	230b      	movs	r3, #11
 810098a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810098c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100990:	4619      	mov	r1, r3
 8100992:	4812      	ldr	r0, [pc, #72]	; (81009dc <HAL_ETH_MspInit+0x258>)
 8100994:	f004 fe40 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RXD3_Pin|MII_RXD2_Pin;
 8100998:	2303      	movs	r3, #3
 810099a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810099c:	2302      	movs	r3, #2
 810099e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81009a0:	2300      	movs	r3, #0
 81009a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81009a4:	2300      	movs	r3, #0
 81009a6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81009a8:	230b      	movs	r3, #11
 81009aa:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81009ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 81009b0:	4619      	mov	r1, r3
 81009b2:	480b      	ldr	r0, [pc, #44]	; (81009e0 <HAL_ETH_MspInit+0x25c>)
 81009b4:	f004 fe30 	bl	8105618 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 81009b8:	bf00      	nop
 81009ba:	3748      	adds	r7, #72	; 0x48
 81009bc:	46bd      	mov	sp, r7
 81009be:	bd80      	pop	{r7, pc}
 81009c0:	40028000 	.word	0x40028000
 81009c4:	58024400 	.word	0x58024400
 81009c8:	58021800 	.word	0x58021800
 81009cc:	58021000 	.word	0x58021000
 81009d0:	58022000 	.word	0x58022000
 81009d4:	58020800 	.word	0x58020800
 81009d8:	58021c00 	.word	0x58021c00
 81009dc:	58020000 	.word	0x58020000
 81009e0:	58020400 	.word	0x58020400

081009e4 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 81009e4:	b580      	push	{r7, lr}
 81009e6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 81009e8:	4b2e      	ldr	r3, [pc, #184]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 81009ea:	4a2f      	ldr	r2, [pc, #188]	; (8100aa8 <MX_FDCAN1_Init+0xc4>)
 81009ec:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 81009ee:	4b2d      	ldr	r3, [pc, #180]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 81009f0:	2200      	movs	r2, #0
 81009f2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 81009f4:	4b2b      	ldr	r3, [pc, #172]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 81009f6:	2200      	movs	r2, #0
 81009f8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 81009fa:	4b2a      	ldr	r3, [pc, #168]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 81009fc:	2200      	movs	r2, #0
 81009fe:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8100a00:	4b28      	ldr	r3, [pc, #160]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a02:	2200      	movs	r2, #0
 8100a04:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8100a06:	4b27      	ldr	r3, [pc, #156]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a08:	2200      	movs	r2, #0
 8100a0a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8100a0c:	4b25      	ldr	r3, [pc, #148]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a0e:	2210      	movs	r2, #16
 8100a10:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8100a12:	4b24      	ldr	r3, [pc, #144]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a14:	2201      	movs	r2, #1
 8100a16:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8100a18:	4b22      	ldr	r3, [pc, #136]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a1a:	2202      	movs	r2, #2
 8100a1c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8100a1e:	4b21      	ldr	r3, [pc, #132]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a20:	2202      	movs	r2, #2
 8100a22:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8100a24:	4b1f      	ldr	r3, [pc, #124]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a26:	2201      	movs	r2, #1
 8100a28:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8100a2a:	4b1e      	ldr	r3, [pc, #120]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a2c:	2201      	movs	r2, #1
 8100a2e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8100a30:	4b1c      	ldr	r3, [pc, #112]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a32:	2201      	movs	r2, #1
 8100a34:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8100a36:	4b1b      	ldr	r3, [pc, #108]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a38:	2201      	movs	r2, #1
 8100a3a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8100a3c:	4b19      	ldr	r3, [pc, #100]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a3e:	2200      	movs	r2, #0
 8100a40:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8100a42:	4b18      	ldr	r3, [pc, #96]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a44:	2200      	movs	r2, #0
 8100a46:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8100a48:	4b16      	ldr	r3, [pc, #88]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a4a:	2200      	movs	r2, #0
 8100a4c:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8100a4e:	4b15      	ldr	r3, [pc, #84]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a50:	2200      	movs	r2, #0
 8100a52:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8100a54:	4b13      	ldr	r3, [pc, #76]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a56:	2204      	movs	r2, #4
 8100a58:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8100a5a:	4b12      	ldr	r3, [pc, #72]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a5c:	2200      	movs	r2, #0
 8100a5e:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8100a60:	4b10      	ldr	r3, [pc, #64]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a62:	2204      	movs	r2, #4
 8100a64:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8100a66:	4b0f      	ldr	r3, [pc, #60]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a68:	2200      	movs	r2, #0
 8100a6a:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8100a6c:	4b0d      	ldr	r3, [pc, #52]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a6e:	2204      	movs	r2, #4
 8100a70:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8100a72:	4b0c      	ldr	r3, [pc, #48]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a74:	2200      	movs	r2, #0
 8100a76:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8100a78:	4b0a      	ldr	r3, [pc, #40]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a7a:	2200      	movs	r2, #0
 8100a7c:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8100a7e:	4b09      	ldr	r3, [pc, #36]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a80:	2200      	movs	r2, #0
 8100a82:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8100a84:	4b07      	ldr	r3, [pc, #28]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a86:	2200      	movs	r2, #0
 8100a88:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8100a8a:	4b06      	ldr	r3, [pc, #24]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a8c:	2204      	movs	r2, #4
 8100a8e:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8100a90:	4804      	ldr	r0, [pc, #16]	; (8100aa4 <MX_FDCAN1_Init+0xc0>)
 8100a92:	f004 fa53 	bl	8104f3c <HAL_FDCAN_Init>
 8100a96:	4603      	mov	r3, r0
 8100a98:	2b00      	cmp	r3, #0
 8100a9a:	d001      	beq.n	8100aa0 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8100a9c:	f000 fd6a 	bl	8101574 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8100aa0:	bf00      	nop
 8100aa2:	bd80      	pop	{r7, pc}
 8100aa4:	10000238 	.word	0x10000238
 8100aa8:	4000a000 	.word	0x4000a000

08100aac <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8100aac:	b580      	push	{r7, lr}
 8100aae:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8100ab0:	4b2e      	ldr	r3, [pc, #184]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100ab2:	4a2f      	ldr	r2, [pc, #188]	; (8100b70 <MX_FDCAN2_Init+0xc4>)
 8100ab4:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8100ab6:	4b2d      	ldr	r3, [pc, #180]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100ab8:	2200      	movs	r2, #0
 8100aba:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8100abc:	4b2b      	ldr	r3, [pc, #172]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100abe:	2200      	movs	r2, #0
 8100ac0:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8100ac2:	4b2a      	ldr	r3, [pc, #168]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100ac4:	2200      	movs	r2, #0
 8100ac6:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8100ac8:	4b28      	ldr	r3, [pc, #160]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100aca:	2200      	movs	r2, #0
 8100acc:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8100ace:	4b27      	ldr	r3, [pc, #156]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100ad0:	2200      	movs	r2, #0
 8100ad2:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8100ad4:	4b25      	ldr	r3, [pc, #148]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100ad6:	2210      	movs	r2, #16
 8100ad8:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8100ada:	4b24      	ldr	r3, [pc, #144]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100adc:	2201      	movs	r2, #1
 8100ade:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8100ae0:	4b22      	ldr	r3, [pc, #136]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100ae2:	2202      	movs	r2, #2
 8100ae4:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8100ae6:	4b21      	ldr	r3, [pc, #132]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100ae8:	2202      	movs	r2, #2
 8100aea:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8100aec:	4b1f      	ldr	r3, [pc, #124]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100aee:	2201      	movs	r2, #1
 8100af0:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8100af2:	4b1e      	ldr	r3, [pc, #120]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100af4:	2201      	movs	r2, #1
 8100af6:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8100af8:	4b1c      	ldr	r3, [pc, #112]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100afa:	2201      	movs	r2, #1
 8100afc:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8100afe:	4b1b      	ldr	r3, [pc, #108]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b00:	2201      	movs	r2, #1
 8100b02:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8100b04:	4b19      	ldr	r3, [pc, #100]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b06:	2200      	movs	r2, #0
 8100b08:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8100b0a:	4b18      	ldr	r3, [pc, #96]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b0c:	2200      	movs	r2, #0
 8100b0e:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8100b10:	4b16      	ldr	r3, [pc, #88]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b12:	2200      	movs	r2, #0
 8100b14:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8100b16:	4b15      	ldr	r3, [pc, #84]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b18:	2200      	movs	r2, #0
 8100b1a:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8100b1c:	4b13      	ldr	r3, [pc, #76]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b1e:	2204      	movs	r2, #4
 8100b20:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8100b22:	4b12      	ldr	r3, [pc, #72]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b24:	2200      	movs	r2, #0
 8100b26:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8100b28:	4b10      	ldr	r3, [pc, #64]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b2a:	2204      	movs	r2, #4
 8100b2c:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8100b2e:	4b0f      	ldr	r3, [pc, #60]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b30:	2200      	movs	r2, #0
 8100b32:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8100b34:	4b0d      	ldr	r3, [pc, #52]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b36:	2204      	movs	r2, #4
 8100b38:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8100b3a:	4b0c      	ldr	r3, [pc, #48]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b3c:	2200      	movs	r2, #0
 8100b3e:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8100b40:	4b0a      	ldr	r3, [pc, #40]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b42:	2200      	movs	r2, #0
 8100b44:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8100b46:	4b09      	ldr	r3, [pc, #36]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b48:	2200      	movs	r2, #0
 8100b4a:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8100b4c:	4b07      	ldr	r3, [pc, #28]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b4e:	2200      	movs	r2, #0
 8100b50:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8100b52:	4b06      	ldr	r3, [pc, #24]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b54:	2204      	movs	r2, #4
 8100b56:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8100b58:	4804      	ldr	r0, [pc, #16]	; (8100b6c <MX_FDCAN2_Init+0xc0>)
 8100b5a:	f004 f9ef 	bl	8104f3c <HAL_FDCAN_Init>
 8100b5e:	4603      	mov	r3, r0
 8100b60:	2b00      	cmp	r3, #0
 8100b62:	d001      	beq.n	8100b68 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8100b64:	f000 fd06 	bl	8101574 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8100b68:	bf00      	nop
 8100b6a:	bd80      	pop	{r7, pc}
 8100b6c:	100002d8 	.word	0x100002d8
 8100b70:	4000a400 	.word	0x4000a400

08100b74 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8100b74:	b580      	push	{r7, lr}
 8100b76:	b0bc      	sub	sp, #240	; 0xf0
 8100b78:	af00      	add	r7, sp, #0
 8100b7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100b7c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8100b80:	2200      	movs	r2, #0
 8100b82:	601a      	str	r2, [r3, #0]
 8100b84:	605a      	str	r2, [r3, #4]
 8100b86:	609a      	str	r2, [r3, #8]
 8100b88:	60da      	str	r2, [r3, #12]
 8100b8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100b8c:	f107 0318 	add.w	r3, r7, #24
 8100b90:	22c0      	movs	r2, #192	; 0xc0
 8100b92:	2100      	movs	r1, #0
 8100b94:	4618      	mov	r0, r3
 8100b96:	f00a fd4c 	bl	810b632 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8100b9a:	687b      	ldr	r3, [r7, #4]
 8100b9c:	681b      	ldr	r3, [r3, #0]
 8100b9e:	4a57      	ldr	r2, [pc, #348]	; (8100cfc <HAL_FDCAN_MspInit+0x188>)
 8100ba0:	4293      	cmp	r3, r2
 8100ba2:	d151      	bne.n	8100c48 <HAL_FDCAN_MspInit+0xd4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8100ba4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8100ba8:	f04f 0300 	mov.w	r3, #0
 8100bac:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8100bb0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8100bb4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100bb8:	f107 0318 	add.w	r3, r7, #24
 8100bbc:	4618      	mov	r0, r3
 8100bbe:	f005 fe05 	bl	81067cc <HAL_RCCEx_PeriphCLKConfig>
 8100bc2:	4603      	mov	r3, r0
 8100bc4:	2b00      	cmp	r3, #0
 8100bc6:	d001      	beq.n	8100bcc <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8100bc8:	f000 fcd4 	bl	8101574 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8100bcc:	4b4c      	ldr	r3, [pc, #304]	; (8100d00 <HAL_FDCAN_MspInit+0x18c>)
 8100bce:	681b      	ldr	r3, [r3, #0]
 8100bd0:	3301      	adds	r3, #1
 8100bd2:	4a4b      	ldr	r2, [pc, #300]	; (8100d00 <HAL_FDCAN_MspInit+0x18c>)
 8100bd4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8100bd6:	4b4a      	ldr	r3, [pc, #296]	; (8100d00 <HAL_FDCAN_MspInit+0x18c>)
 8100bd8:	681b      	ldr	r3, [r3, #0]
 8100bda:	2b01      	cmp	r3, #1
 8100bdc:	d10e      	bne.n	8100bfc <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8100bde:	4b49      	ldr	r3, [pc, #292]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100be0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8100be4:	4a47      	ldr	r2, [pc, #284]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8100bea:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8100bee:	4b45      	ldr	r3, [pc, #276]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100bf0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8100bf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8100bf8:	617b      	str	r3, [r7, #20]
 8100bfa:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8100bfc:	4b41      	ldr	r3, [pc, #260]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100bfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c02:	4a40      	ldr	r2, [pc, #256]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100c04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8100c08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100c0c:	4b3d      	ldr	r3, [pc, #244]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100c0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8100c16:	613b      	str	r3, [r7, #16]
 8100c18:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PH14     ------> FDCAN1_RX
    PH13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN2_RXH14_Pin|FDCAN1_TX_Pin;
 8100c1a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8100c1e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100c22:	2302      	movs	r3, #2
 8100c24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100c28:	2300      	movs	r3, #0
 8100c2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100c2e:	2300      	movs	r3, #0
 8100c30:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8100c34:	2309      	movs	r3, #9
 8100c36:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8100c3a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8100c3e:	4619      	mov	r1, r3
 8100c40:	4831      	ldr	r0, [pc, #196]	; (8100d08 <HAL_FDCAN_MspInit+0x194>)
 8100c42:	f004 fce9 	bl	8105618 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8100c46:	e055      	b.n	8100cf4 <HAL_FDCAN_MspInit+0x180>
  else if(fdcanHandle->Instance==FDCAN2)
 8100c48:	687b      	ldr	r3, [r7, #4]
 8100c4a:	681b      	ldr	r3, [r3, #0]
 8100c4c:	4a2f      	ldr	r2, [pc, #188]	; (8100d0c <HAL_FDCAN_MspInit+0x198>)
 8100c4e:	4293      	cmp	r3, r2
 8100c50:	d150      	bne.n	8100cf4 <HAL_FDCAN_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8100c52:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8100c56:	f04f 0300 	mov.w	r3, #0
 8100c5a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8100c5e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8100c62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100c66:	f107 0318 	add.w	r3, r7, #24
 8100c6a:	4618      	mov	r0, r3
 8100c6c:	f005 fdae 	bl	81067cc <HAL_RCCEx_PeriphCLKConfig>
 8100c70:	4603      	mov	r3, r0
 8100c72:	2b00      	cmp	r3, #0
 8100c74:	d001      	beq.n	8100c7a <HAL_FDCAN_MspInit+0x106>
      Error_Handler();
 8100c76:	f000 fc7d 	bl	8101574 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8100c7a:	4b21      	ldr	r3, [pc, #132]	; (8100d00 <HAL_FDCAN_MspInit+0x18c>)
 8100c7c:	681b      	ldr	r3, [r3, #0]
 8100c7e:	3301      	adds	r3, #1
 8100c80:	4a1f      	ldr	r2, [pc, #124]	; (8100d00 <HAL_FDCAN_MspInit+0x18c>)
 8100c82:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8100c84:	4b1e      	ldr	r3, [pc, #120]	; (8100d00 <HAL_FDCAN_MspInit+0x18c>)
 8100c86:	681b      	ldr	r3, [r3, #0]
 8100c88:	2b01      	cmp	r3, #1
 8100c8a:	d10e      	bne.n	8100caa <HAL_FDCAN_MspInit+0x136>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8100c8c:	4b1d      	ldr	r3, [pc, #116]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100c8e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8100c92:	4a1c      	ldr	r2, [pc, #112]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100c94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8100c98:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8100c9c:	4b19      	ldr	r3, [pc, #100]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100c9e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8100ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8100ca6:	60fb      	str	r3, [r7, #12]
 8100ca8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100caa:	4b16      	ldr	r3, [pc, #88]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100cac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cb0:	4a14      	ldr	r2, [pc, #80]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100cb2:	f043 0302 	orr.w	r3, r3, #2
 8100cb6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100cba:	4b12      	ldr	r3, [pc, #72]	; (8100d04 <HAL_FDCAN_MspInit+0x190>)
 8100cbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cc0:	f003 0302 	and.w	r3, r3, #2
 8100cc4:	60bb      	str	r3, [r7, #8]
 8100cc6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FDCAN2_RX_Pin|FDCAN2_TX_Pin;
 8100cc8:	f242 0320 	movw	r3, #8224	; 0x2020
 8100ccc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100cd0:	2302      	movs	r3, #2
 8100cd2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100cd6:	2300      	movs	r3, #0
 8100cd8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100cdc:	2300      	movs	r3, #0
 8100cde:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8100ce2:	2309      	movs	r3, #9
 8100ce4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100ce8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8100cec:	4619      	mov	r1, r3
 8100cee:	4808      	ldr	r0, [pc, #32]	; (8100d10 <HAL_FDCAN_MspInit+0x19c>)
 8100cf0:	f004 fc92 	bl	8105618 <HAL_GPIO_Init>
}
 8100cf4:	bf00      	nop
 8100cf6:	37f0      	adds	r7, #240	; 0xf0
 8100cf8:	46bd      	mov	sp, r7
 8100cfa:	bd80      	pop	{r7, pc}
 8100cfc:	4000a000 	.word	0x4000a000
 8100d00:	10000378 	.word	0x10000378
 8100d04:	58024400 	.word	0x58024400
 8100d08:	58021c00 	.word	0x58021c00
 8100d0c:	4000a400 	.word	0x4000a400
 8100d10:	58020400 	.word	0x58020400

08100d14 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8100d14:	b580      	push	{r7, lr}
 8100d16:	b088      	sub	sp, #32
 8100d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8100d1a:	1d3b      	adds	r3, r7, #4
 8100d1c:	2200      	movs	r2, #0
 8100d1e:	601a      	str	r2, [r3, #0]
 8100d20:	605a      	str	r2, [r3, #4]
 8100d22:	609a      	str	r2, [r3, #8]
 8100d24:	60da      	str	r2, [r3, #12]
 8100d26:	611a      	str	r2, [r3, #16]
 8100d28:	615a      	str	r2, [r3, #20]
 8100d2a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8100d2c:	4b1e      	ldr	r3, [pc, #120]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d2e:	4a1f      	ldr	r2, [pc, #124]	; (8100dac <MX_FMC_Init+0x98>)
 8100d30:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8100d32:	4b1d      	ldr	r3, [pc, #116]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d34:	2201      	movs	r2, #1
 8100d36:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8100d38:	4b1b      	ldr	r3, [pc, #108]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d3a:	2200      	movs	r2, #0
 8100d3c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8100d3e:	4b1a      	ldr	r3, [pc, #104]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d40:	2204      	movs	r2, #4
 8100d42:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8100d44:	4b18      	ldr	r3, [pc, #96]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d46:	2210      	movs	r2, #16
 8100d48:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8100d4a:	4b17      	ldr	r3, [pc, #92]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d4c:	2240      	movs	r2, #64	; 0x40
 8100d4e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8100d50:	4b15      	ldr	r3, [pc, #84]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d52:	2280      	movs	r2, #128	; 0x80
 8100d54:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8100d56:	4b14      	ldr	r3, [pc, #80]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d58:	2200      	movs	r2, #0
 8100d5a:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8100d5c:	4b12      	ldr	r3, [pc, #72]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d5e:	2200      	movs	r2, #0
 8100d60:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8100d62:	4b11      	ldr	r3, [pc, #68]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d64:	2200      	movs	r2, #0
 8100d66:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8100d68:	4b0f      	ldr	r3, [pc, #60]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d6a:	2200      	movs	r2, #0
 8100d6c:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8100d6e:	2310      	movs	r3, #16
 8100d70:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8100d72:	2310      	movs	r3, #16
 8100d74:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8100d76:	2310      	movs	r3, #16
 8100d78:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8100d7a:	2310      	movs	r3, #16
 8100d7c:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8100d7e:	2310      	movs	r3, #16
 8100d80:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8100d82:	2310      	movs	r3, #16
 8100d84:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8100d86:	2310      	movs	r3, #16
 8100d88:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8100d8a:	1d3b      	adds	r3, r7, #4
 8100d8c:	4619      	mov	r1, r3
 8100d8e:	4806      	ldr	r0, [pc, #24]	; (8100da8 <MX_FMC_Init+0x94>)
 8100d90:	f008 fe58 	bl	8109a44 <HAL_SDRAM_Init>
 8100d94:	4603      	mov	r3, r0
 8100d96:	2b00      	cmp	r3, #0
 8100d98:	d001      	beq.n	8100d9e <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8100d9a:	f000 fbeb 	bl	8101574 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8100d9e:	bf00      	nop
 8100da0:	3720      	adds	r7, #32
 8100da2:	46bd      	mov	sp, r7
 8100da4:	bd80      	pop	{r7, pc}
 8100da6:	bf00      	nop
 8100da8:	1000037c 	.word	0x1000037c
 8100dac:	52004140 	.word	0x52004140

08100db0 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8100db0:	b580      	push	{r7, lr}
 8100db2:	b0b8      	sub	sp, #224	; 0xe0
 8100db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100db6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100dba:	2200      	movs	r2, #0
 8100dbc:	601a      	str	r2, [r3, #0]
 8100dbe:	605a      	str	r2, [r3, #4]
 8100dc0:	609a      	str	r2, [r3, #8]
 8100dc2:	60da      	str	r2, [r3, #12]
 8100dc4:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8100dc6:	4b51      	ldr	r3, [pc, #324]	; (8100f0c <HAL_FMC_MspInit+0x15c>)
 8100dc8:	681b      	ldr	r3, [r3, #0]
 8100dca:	2b00      	cmp	r3, #0
 8100dcc:	f040 8099 	bne.w	8100f02 <HAL_FMC_MspInit+0x152>
    return;
  }
  FMC_Initialized = 1;
 8100dd0:	4b4e      	ldr	r3, [pc, #312]	; (8100f0c <HAL_FMC_MspInit+0x15c>)
 8100dd2:	2201      	movs	r2, #1
 8100dd4:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100dd6:	f107 0308 	add.w	r3, r7, #8
 8100dda:	22c0      	movs	r2, #192	; 0xc0
 8100ddc:	2100      	movs	r1, #0
 8100dde:	4618      	mov	r0, r3
 8100de0:	f00a fc27 	bl	810b632 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8100de4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8100de8:	f04f 0300 	mov.w	r3, #0
 8100dec:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 8100df0:	2300      	movs	r3, #0
 8100df2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100df4:	f107 0308 	add.w	r3, r7, #8
 8100df8:	4618      	mov	r0, r3
 8100dfa:	f005 fce7 	bl	81067cc <HAL_RCCEx_PeriphCLKConfig>
 8100dfe:	4603      	mov	r3, r0
 8100e00:	2b00      	cmp	r3, #0
 8100e02:	d001      	beq.n	8100e08 <HAL_FMC_MspInit+0x58>
    {
      Error_Handler();
 8100e04:	f000 fbb6 	bl	8101574 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8100e08:	4b41      	ldr	r3, [pc, #260]	; (8100f10 <HAL_FMC_MspInit+0x160>)
 8100e0a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8100e0e:	4a40      	ldr	r2, [pc, #256]	; (8100f10 <HAL_FMC_MspInit+0x160>)
 8100e10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8100e14:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8100e18:	4b3d      	ldr	r3, [pc, #244]	; (8100f10 <HAL_FMC_MspInit+0x160>)
 8100e1a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8100e1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8100e22:	607b      	str	r3, [r7, #4]
 8100e24:	687b      	ldr	r3, [r7, #4]
  PE14   ------> FMC_D11
  PH7   ------> FMC_SDCKE1
  PD8   ------> FMC_D13
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_9
 8100e26:	f64f 7383 	movw	r3, #65411	; 0xff83
 8100e2a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_8
                          |GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100e2e:	2302      	movs	r3, #2
 8100e30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100e34:	2300      	movs	r3, #0
 8100e36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100e3a:	2303      	movs	r3, #3
 8100e3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100e40:	230c      	movs	r3, #12
 8100e42:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8100e46:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100e4a:	4619      	mov	r1, r3
 8100e4c:	4831      	ldr	r0, [pc, #196]	; (8100f14 <HAL_FMC_MspInit+0x164>)
 8100e4e:	f004 fbe3 	bl	8105618 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4
 8100e52:	f248 1333 	movw	r3, #33075	; 0x8133
 8100e56:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100e5a:	2302      	movs	r3, #2
 8100e5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100e60:	2300      	movs	r3, #0
 8100e62:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100e66:	2303      	movs	r3, #3
 8100e68:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100e6c:	230c      	movs	r3, #12
 8100e6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8100e72:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100e76:	4619      	mov	r1, r3
 8100e78:	4827      	ldr	r0, [pc, #156]	; (8100f18 <HAL_FMC_MspInit+0x168>)
 8100e7a:	f004 fbcd 	bl	8105618 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_14
 8100e7e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8100e82:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100e86:	2302      	movs	r3, #2
 8100e88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100e8c:	2300      	movs	r3, #0
 8100e8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100e92:	2303      	movs	r3, #3
 8100e94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100e98:	230c      	movs	r3, #12
 8100e9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8100e9e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100ea2:	4619      	mov	r1, r3
 8100ea4:	481d      	ldr	r0, [pc, #116]	; (8100f1c <HAL_FMC_MspInit+0x16c>)
 8100ea6:	f004 fbb7 	bl	8105618 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_3
 8100eaa:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8100eae:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100eb2:	2302      	movs	r3, #2
 8100eb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100eb8:	2300      	movs	r3, #0
 8100eba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100ebe:	2303      	movs	r3, #3
 8100ec0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100ec4:	230c      	movs	r3, #12
 8100ec6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8100eca:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100ece:	4619      	mov	r1, r3
 8100ed0:	4813      	ldr	r0, [pc, #76]	; (8100f20 <HAL_FMC_MspInit+0x170>)
 8100ed2:	f004 fba1 	bl	8105618 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8100ed6:	23e0      	movs	r3, #224	; 0xe0
 8100ed8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100edc:	2302      	movs	r3, #2
 8100ede:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100ee2:	2300      	movs	r3, #0
 8100ee4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100ee8:	2303      	movs	r3, #3
 8100eea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100eee:	230c      	movs	r3, #12
 8100ef0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8100ef4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100ef8:	4619      	mov	r1, r3
 8100efa:	480a      	ldr	r0, [pc, #40]	; (8100f24 <HAL_FMC_MspInit+0x174>)
 8100efc:	f004 fb8c 	bl	8105618 <HAL_GPIO_Init>
 8100f00:	e000      	b.n	8100f04 <HAL_FMC_MspInit+0x154>
    return;
 8100f02:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8100f04:	37e0      	adds	r7, #224	; 0xe0
 8100f06:	46bd      	mov	sp, r7
 8100f08:	bd80      	pop	{r7, pc}
 8100f0a:	bf00      	nop
 8100f0c:	100003b0 	.word	0x100003b0
 8100f10:	58024400 	.word	0x58024400
 8100f14:	58021000 	.word	0x58021000
 8100f18:	58021800 	.word	0x58021800
 8100f1c:	58020c00 	.word	0x58020c00
 8100f20:	58021400 	.word	0x58021400
 8100f24:	58021c00 	.word	0x58021c00

08100f28 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8100f28:	b580      	push	{r7, lr}
 8100f2a:	b082      	sub	sp, #8
 8100f2c:	af00      	add	r7, sp, #0
 8100f2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8100f30:	f7ff ff3e 	bl	8100db0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8100f34:	bf00      	nop
 8100f36:	3708      	adds	r7, #8
 8100f38:	46bd      	mov	sp, r7
 8100f3a:	bd80      	pop	{r7, pc}

08100f3c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8100f3c:	b480      	push	{r7}
 8100f3e:	b08d      	sub	sp, #52	; 0x34
 8100f40:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8100f42:	4b55      	ldr	r3, [pc, #340]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f48:	4a53      	ldr	r2, [pc, #332]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100f4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8100f4e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f52:	4b51      	ldr	r3, [pc, #324]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100f54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8100f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8100f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100f60:	4b4d      	ldr	r3, [pc, #308]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f66:	4a4c      	ldr	r2, [pc, #304]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100f68:	f043 0302 	orr.w	r3, r3, #2
 8100f6c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f70:	4b49      	ldr	r3, [pc, #292]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100f72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f76:	f003 0302 	and.w	r3, r3, #2
 8100f7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8100f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8100f7e:	4b46      	ldr	r3, [pc, #280]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f84:	4a44      	ldr	r2, [pc, #272]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100f86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8100f8a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f8e:	4b42      	ldr	r3, [pc, #264]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8100f98:	627b      	str	r3, [r7, #36]	; 0x24
 8100f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8100f9c:	4b3e      	ldr	r3, [pc, #248]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fa2:	4a3d      	ldr	r2, [pc, #244]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100fa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8100fa8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100fac:	4b3a      	ldr	r3, [pc, #232]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100fae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8100fb6:	623b      	str	r3, [r7, #32]
 8100fb8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100fba:	4b37      	ldr	r3, [pc, #220]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100fbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fc0:	4a35      	ldr	r2, [pc, #212]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100fc2:	f043 0310 	orr.w	r3, r3, #16
 8100fc6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100fca:	4b33      	ldr	r3, [pc, #204]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100fcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fd0:	f003 0310 	and.w	r3, r3, #16
 8100fd4:	61fb      	str	r3, [r7, #28]
 8100fd6:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8100fd8:	4b2f      	ldr	r3, [pc, #188]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100fda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fde:	4a2e      	ldr	r2, [pc, #184]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100fe0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8100fe4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100fe8:	4b2b      	ldr	r3, [pc, #172]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100fea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8100ff2:	61bb      	str	r3, [r7, #24]
 8100ff4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100ff6:	4b28      	ldr	r3, [pc, #160]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100ff8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ffc:	4a26      	ldr	r2, [pc, #152]	; (8101098 <MX_GPIO_Init+0x15c>)
 8100ffe:	f043 0308 	orr.w	r3, r3, #8
 8101002:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101006:	4b24      	ldr	r3, [pc, #144]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101008:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810100c:	f003 0308 	and.w	r3, r3, #8
 8101010:	617b      	str	r3, [r7, #20]
 8101012:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8101014:	4b20      	ldr	r3, [pc, #128]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101016:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810101a:	4a1f      	ldr	r2, [pc, #124]	; (8101098 <MX_GPIO_Init+0x15c>)
 810101c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8101020:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101024:	4b1c      	ldr	r3, [pc, #112]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101026:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810102a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810102e:	613b      	str	r3, [r7, #16]
 8101030:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101032:	4b19      	ldr	r3, [pc, #100]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101038:	4a17      	ldr	r2, [pc, #92]	; (8101098 <MX_GPIO_Init+0x15c>)
 810103a:	f043 0301 	orr.w	r3, r3, #1
 810103e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101042:	4b15      	ldr	r3, [pc, #84]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101044:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101048:	f003 0301 	and.w	r3, r3, #1
 810104c:	60fb      	str	r3, [r7, #12]
 810104e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8101050:	4b11      	ldr	r3, [pc, #68]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101056:	4a10      	ldr	r2, [pc, #64]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101058:	f043 0320 	orr.w	r3, r3, #32
 810105c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101060:	4b0d      	ldr	r3, [pc, #52]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101062:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101066:	f003 0320 	and.w	r3, r3, #32
 810106a:	60bb      	str	r3, [r7, #8]
 810106c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 810106e:	4b0a      	ldr	r3, [pc, #40]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101074:	4a08      	ldr	r2, [pc, #32]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101076:	f043 0304 	orr.w	r3, r3, #4
 810107a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810107e:	4b06      	ldr	r3, [pc, #24]	; (8101098 <MX_GPIO_Init+0x15c>)
 8101080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101084:	f003 0304 	and.w	r3, r3, #4
 8101088:	607b      	str	r3, [r7, #4]
 810108a:	687b      	ldr	r3, [r7, #4]

}
 810108c:	bf00      	nop
 810108e:	3734      	adds	r7, #52	; 0x34
 8101090:	46bd      	mov	sp, r7
 8101092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101096:	4770      	bx	lr
 8101098:	58024400 	.word	0x58024400

0810109c <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 810109c:	b580      	push	{r7, lr}
 810109e:	b09a      	sub	sp, #104	; 0x68
 81010a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 81010a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 81010a6:	2234      	movs	r2, #52	; 0x34
 81010a8:	2100      	movs	r1, #0
 81010aa:	4618      	mov	r0, r3
 81010ac:	f00a fac1 	bl	810b632 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 81010b0:	463b      	mov	r3, r7
 81010b2:	2234      	movs	r2, #52	; 0x34
 81010b4:	2100      	movs	r1, #0
 81010b6:	4618      	mov	r0, r3
 81010b8:	f00a fabb 	bl	810b632 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 81010bc:	4b4e      	ldr	r3, [pc, #312]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010be:	4a4f      	ldr	r2, [pc, #316]	; (81011fc <MX_LTDC_Init+0x160>)
 81010c0:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 81010c2:	4b4d      	ldr	r3, [pc, #308]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010c4:	2200      	movs	r2, #0
 81010c6:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 81010c8:	4b4b      	ldr	r3, [pc, #300]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010ca:	2200      	movs	r2, #0
 81010cc:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 81010ce:	4b4a      	ldr	r3, [pc, #296]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010d0:	2200      	movs	r2, #0
 81010d2:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 81010d4:	4b48      	ldr	r3, [pc, #288]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010d6:	2200      	movs	r2, #0
 81010d8:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 81010da:	4b47      	ldr	r3, [pc, #284]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010dc:	2207      	movs	r2, #7
 81010de:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 81010e0:	4b45      	ldr	r3, [pc, #276]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010e2:	2203      	movs	r2, #3
 81010e4:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 81010e6:	4b44      	ldr	r3, [pc, #272]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010e8:	220e      	movs	r2, #14
 81010ea:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 81010ec:	4b42      	ldr	r3, [pc, #264]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010ee:	2205      	movs	r2, #5
 81010f0:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 81010f2:	4b41      	ldr	r3, [pc, #260]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010f4:	f240 228e 	movw	r2, #654	; 0x28e
 81010f8:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 81010fa:	4b3f      	ldr	r3, [pc, #252]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81010fc:	f240 12e5 	movw	r2, #485	; 0x1e5
 8101100:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8101102:	4b3d      	ldr	r3, [pc, #244]	; (81011f8 <MX_LTDC_Init+0x15c>)
 8101104:	f44f 7225 	mov.w	r2, #660	; 0x294
 8101108:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 810110a:	4b3b      	ldr	r3, [pc, #236]	; (81011f8 <MX_LTDC_Init+0x15c>)
 810110c:	f240 12e7 	movw	r2, #487	; 0x1e7
 8101110:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8101112:	4b39      	ldr	r3, [pc, #228]	; (81011f8 <MX_LTDC_Init+0x15c>)
 8101114:	2200      	movs	r2, #0
 8101116:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 810111a:	4b37      	ldr	r3, [pc, #220]	; (81011f8 <MX_LTDC_Init+0x15c>)
 810111c:	2200      	movs	r2, #0
 810111e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8101122:	4b35      	ldr	r3, [pc, #212]	; (81011f8 <MX_LTDC_Init+0x15c>)
 8101124:	2200      	movs	r2, #0
 8101126:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 810112a:	4833      	ldr	r0, [pc, #204]	; (81011f8 <MX_LTDC_Init+0x15c>)
 810112c:	f004 fc36 	bl	810599c <HAL_LTDC_Init>
 8101130:	4603      	mov	r3, r0
 8101132:	2b00      	cmp	r3, #0
 8101134:	d001      	beq.n	810113a <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8101136:	f000 fa1d 	bl	8101574 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 810113a:	2300      	movs	r3, #0
 810113c:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 810113e:	2300      	movs	r3, #0
 8101140:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8101142:	2300      	movs	r3, #0
 8101144:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 8101146:	2300      	movs	r3, #0
 8101148:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 810114a:	2300      	movs	r3, #0
 810114c:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 810114e:	2300      	movs	r3, #0
 8101150:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8101152:	2300      	movs	r3, #0
 8101154:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8101156:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810115a:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 810115c:	2305      	movs	r3, #5
 810115e:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8101160:	2300      	movs	r3, #0
 8101162:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 8101164:	2300      	movs	r3, #0
 8101166:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 8101168:	2300      	movs	r3, #0
 810116a:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 810116c:	2300      	movs	r3, #0
 810116e:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8101172:	2300      	movs	r3, #0
 8101174:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8101178:	2300      	movs	r3, #0
 810117a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 810117e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8101182:	2200      	movs	r2, #0
 8101184:	4619      	mov	r1, r3
 8101186:	481c      	ldr	r0, [pc, #112]	; (81011f8 <MX_LTDC_Init+0x15c>)
 8101188:	f004 fcd8 	bl	8105b3c <HAL_LTDC_ConfigLayer>
 810118c:	4603      	mov	r3, r0
 810118e:	2b00      	cmp	r3, #0
 8101190:	d001      	beq.n	8101196 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8101192:	f000 f9ef 	bl	8101574 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8101196:	2300      	movs	r3, #0
 8101198:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 810119a:	2300      	movs	r3, #0
 810119c:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 810119e:	2300      	movs	r3, #0
 81011a0:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 81011a2:	2300      	movs	r3, #0
 81011a4:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 81011a6:	2300      	movs	r3, #0
 81011a8:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 81011aa:	2300      	movs	r3, #0
 81011ac:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 81011ae:	2300      	movs	r3, #0
 81011b0:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 81011b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 81011b6:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 81011b8:	2305      	movs	r3, #5
 81011ba:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 81011bc:	2300      	movs	r3, #0
 81011be:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 81011c0:	2300      	movs	r3, #0
 81011c2:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 81011c4:	2300      	movs	r3, #0
 81011c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 81011c8:	2300      	movs	r3, #0
 81011ca:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 81011ce:	2300      	movs	r3, #0
 81011d0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 81011d4:	2300      	movs	r3, #0
 81011d6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 81011da:	463b      	mov	r3, r7
 81011dc:	2201      	movs	r2, #1
 81011de:	4619      	mov	r1, r3
 81011e0:	4805      	ldr	r0, [pc, #20]	; (81011f8 <MX_LTDC_Init+0x15c>)
 81011e2:	f004 fcab 	bl	8105b3c <HAL_LTDC_ConfigLayer>
 81011e6:	4603      	mov	r3, r0
 81011e8:	2b00      	cmp	r3, #0
 81011ea:	d001      	beq.n	81011f0 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 81011ec:	f000 f9c2 	bl	8101574 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 81011f0:	bf00      	nop
 81011f2:	3768      	adds	r7, #104	; 0x68
 81011f4:	46bd      	mov	sp, r7
 81011f6:	bd80      	pop	{r7, pc}
 81011f8:	100003b4 	.word	0x100003b4
 81011fc:	50001000 	.word	0x50001000

08101200 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8101200:	b580      	push	{r7, lr}
 8101202:	b0be      	sub	sp, #248	; 0xf8
 8101204:	af00      	add	r7, sp, #0
 8101206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101208:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 810120c:	2200      	movs	r2, #0
 810120e:	601a      	str	r2, [r3, #0]
 8101210:	605a      	str	r2, [r3, #4]
 8101212:	609a      	str	r2, [r3, #8]
 8101214:	60da      	str	r2, [r3, #12]
 8101216:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101218:	f107 0320 	add.w	r3, r7, #32
 810121c:	22c0      	movs	r2, #192	; 0xc0
 810121e:	2100      	movs	r1, #0
 8101220:	4618      	mov	r0, r3
 8101222:	f00a fa06 	bl	810b632 <memset>
  if(ltdcHandle->Instance==LTDC)
 8101226:	687b      	ldr	r3, [r7, #4]
 8101228:	681b      	ldr	r3, [r3, #0]
 810122a:	4a66      	ldr	r2, [pc, #408]	; (81013c4 <HAL_LTDC_MspInit+0x1c4>)
 810122c:	4293      	cmp	r3, r2
 810122e:	f040 80c4 	bne.w	81013ba <HAL_LTDC_MspInit+0x1ba>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8101232:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8101236:	f04f 0300 	mov.w	r3, #0
 810123a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 32;
 810123e:	2320      	movs	r3, #32
 8101240:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 192;
 8101242:	23c0      	movs	r3, #192	; 0xc0
 8101244:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8101246:	2302      	movs	r3, #2
 8101248:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 810124a:	2302      	movs	r3, #2
 810124c:	657b      	str	r3, [r7, #84]	; 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 810124e:	2302      	movs	r3, #2
 8101250:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8101252:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101256:	65fb      	str	r3, [r7, #92]	; 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8101258:	f44f 7300 	mov.w	r3, #512	; 0x200
 810125c:	663b      	str	r3, [r7, #96]	; 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 810125e:	2300      	movs	r3, #0
 8101260:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101262:	f107 0320 	add.w	r3, r7, #32
 8101266:	4618      	mov	r0, r3
 8101268:	f005 fab0 	bl	81067cc <HAL_RCCEx_PeriphCLKConfig>
 810126c:	4603      	mov	r3, r0
 810126e:	2b00      	cmp	r3, #0
 8101270:	d001      	beq.n	8101276 <HAL_LTDC_MspInit+0x76>
    {
      Error_Handler();
 8101272:	f000 f97f 	bl	8101574 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8101276:	4b54      	ldr	r3, [pc, #336]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 8101278:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 810127c:	4a52      	ldr	r2, [pc, #328]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 810127e:	f043 0308 	orr.w	r3, r3, #8
 8101282:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8101286:	4b50      	ldr	r3, [pc, #320]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 8101288:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 810128c:	f003 0308 	and.w	r3, r3, #8
 8101290:	61fb      	str	r3, [r7, #28]
 8101292:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 8101294:	4b4c      	ldr	r3, [pc, #304]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 8101296:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810129a:	4a4b      	ldr	r2, [pc, #300]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 810129c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 81012a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012a4:	4b48      	ldr	r3, [pc, #288]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 81012a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81012ae:	61bb      	str	r3, [r7, #24]
 81012b0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 81012b2:	4b45      	ldr	r3, [pc, #276]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 81012b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012b8:	4a43      	ldr	r2, [pc, #268]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 81012ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81012be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012c2:	4b41      	ldr	r3, [pc, #260]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 81012c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81012cc:	617b      	str	r3, [r7, #20]
 81012ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 81012d0:	4b3d      	ldr	r3, [pc, #244]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 81012d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012d6:	4a3c      	ldr	r2, [pc, #240]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 81012d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 81012dc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012e0:	4b39      	ldr	r3, [pc, #228]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 81012e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 81012ea:	613b      	str	r3, [r7, #16]
 81012ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 81012ee:	4b36      	ldr	r3, [pc, #216]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 81012f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012f4:	4a34      	ldr	r2, [pc, #208]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 81012f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81012fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012fe:	4b32      	ldr	r3, [pc, #200]	; (81013c8 <HAL_LTDC_MspInit+0x1c8>)
 8101300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101304:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8101308:	60fb      	str	r3, [r7, #12]
 810130a:	68fb      	ldr	r3, [r7, #12]
    PJ5     ------> LTDC_R6
    PH9     ------> LTDC_R3
    PJ3     ------> LTDC_R4
    PJ4     ------> LTDC_R5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_3
 810130c:	23fc      	movs	r3, #252	; 0xfc
 810130e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                          |GPIO_PIN_7|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101312:	2302      	movs	r3, #2
 8101314:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101318:	2300      	movs	r3, #0
 810131a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810131e:	2300      	movs	r3, #0
 8101320:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8101324:	230e      	movs	r3, #14
 8101326:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 810132a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 810132e:	4619      	mov	r1, r3
 8101330:	4826      	ldr	r0, [pc, #152]	; (81013cc <HAL_LTDC_MspInit+0x1cc>)
 8101332:	f004 f971 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_9|GPIO_PIN_12
 8101336:	f24d 2303 	movw	r3, #53763	; 0xd203
 810133a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810133e:	2302      	movs	r3, #2
 8101340:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101344:	2300      	movs	r3, #0
 8101346:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810134a:	2300      	movs	r3, #0
 810134c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8101350:	230e      	movs	r3, #14
 8101352:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8101356:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 810135a:	4619      	mov	r1, r3
 810135c:	481c      	ldr	r0, [pc, #112]	; (81013d0 <HAL_LTDC_MspInit+0x1d0>)
 810135e:	f004 f95b 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DISP_Pin|GPIO_PIN_14|GPIO_PIN_12|GPIO_PIN_13
 8101362:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8101366:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                          |GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_0
                          |GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810136a:	2302      	movs	r3, #2
 810136c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101370:	2300      	movs	r3, #0
 8101372:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101376:	2300      	movs	r3, #0
 8101378:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 810137c:	230e      	movs	r3, #14
 810137e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8101382:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101386:	4619      	mov	r1, r3
 8101388:	4812      	ldr	r0, [pc, #72]	; (81013d4 <HAL_LTDC_MspInit+0x1d4>)
 810138a:	f004 f945 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 810138e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101392:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101396:	2302      	movs	r3, #2
 8101398:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810139c:	2300      	movs	r3, #0
 810139e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81013a2:	2300      	movs	r3, #0
 81013a4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 81013a8:	230e      	movs	r3, #14
 81013aa:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 81013ae:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 81013b2:	4619      	mov	r1, r3
 81013b4:	4808      	ldr	r0, [pc, #32]	; (81013d8 <HAL_LTDC_MspInit+0x1d8>)
 81013b6:	f004 f92f 	bl	8105618 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 81013ba:	bf00      	nop
 81013bc:	37f8      	adds	r7, #248	; 0xf8
 81013be:	46bd      	mov	sp, r7
 81013c0:	bd80      	pop	{r7, pc}
 81013c2:	bf00      	nop
 81013c4:	50001000 	.word	0x50001000
 81013c8:	58024400 	.word	0x58024400
 81013cc:	58022800 	.word	0x58022800
 81013d0:	58022000 	.word	0x58022000
 81013d4:	58022400 	.word	0x58022400
 81013d8:	58021c00 	.word	0x58021c00

081013dc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 81013dc:	b480      	push	{r7}
 81013de:	b083      	sub	sp, #12
 81013e0:	af00      	add	r7, sp, #0
 81013e2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 81013e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 81013e8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 81013ec:	f003 0301 	and.w	r3, r3, #1
 81013f0:	2b00      	cmp	r3, #0
 81013f2:	d013      	beq.n	810141c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 81013f4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 81013f8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 81013fc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8101400:	2b00      	cmp	r3, #0
 8101402:	d00b      	beq.n	810141c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8101404:	e000      	b.n	8101408 <ITM_SendChar+0x2c>
    {
      __NOP();
 8101406:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8101408:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 810140c:	681b      	ldr	r3, [r3, #0]
 810140e:	2b00      	cmp	r3, #0
 8101410:	d0f9      	beq.n	8101406 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8101412:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8101416:	687a      	ldr	r2, [r7, #4]
 8101418:	b2d2      	uxtb	r2, r2
 810141a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 810141c:	687b      	ldr	r3, [r7, #4]
}
 810141e:	4618      	mov	r0, r3
 8101420:	370c      	adds	r7, #12
 8101422:	46bd      	mov	sp, r7
 8101424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101428:	4770      	bx	lr
	...

0810142c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 810142c:	b580      	push	{r7, lr}
 810142e:	b082      	sub	sp, #8
 8101430:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101432:	4b33      	ldr	r3, [pc, #204]	; (8101500 <main+0xd4>)
 8101434:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101438:	4a31      	ldr	r2, [pc, #196]	; (8101500 <main+0xd4>)
 810143a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810143e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101442:	4b2f      	ldr	r3, [pc, #188]	; (8101500 <main+0xd4>)
 8101444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810144c:	603b      	str	r3, [r7, #0]
 810144e:	683b      	ldr	r3, [r7, #0]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101450:	2001      	movs	r0, #1
 8101452:	f004 fa91 	bl	8105978 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101456:	f004 ff09 	bl	810626c <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810145a:	2201      	movs	r2, #1
 810145c:	2102      	movs	r1, #2
 810145e:	2000      	movs	r0, #0
 8101460:	f004 fe8a 	bl	8106178 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101464:	4b27      	ldr	r3, [pc, #156]	; (8101504 <main+0xd8>)
 8101466:	681b      	ldr	r3, [r3, #0]
 8101468:	091b      	lsrs	r3, r3, #4
 810146a:	f003 030f 	and.w	r3, r3, #15
 810146e:	2b07      	cmp	r3, #7
 8101470:	d108      	bne.n	8101484 <main+0x58>
 8101472:	4b25      	ldr	r3, [pc, #148]	; (8101508 <main+0xdc>)
 8101474:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101478:	4a23      	ldr	r2, [pc, #140]	; (8101508 <main+0xdc>)
 810147a:	f043 0301 	orr.w	r3, r3, #1
 810147e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8101482:	e007      	b.n	8101494 <main+0x68>
 8101484:	4b20      	ldr	r3, [pc, #128]	; (8101508 <main+0xdc>)
 8101486:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 810148a:	4a1f      	ldr	r2, [pc, #124]	; (8101508 <main+0xdc>)
 810148c:	f043 0301 	orr.w	r3, r3, #1
 8101490:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8101494:	f000 fe30 	bl	81020f8 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8101498:	f7ff fd50 	bl	8100f3c <MX_GPIO_Init>
  MX_BDMA_Init();
 810149c:	f7ff f906 	bl	81006ac <MX_BDMA_Init>
  MX_FDCAN1_Init();
 81014a0:	f7ff faa0 	bl	81009e4 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 81014a4:	f7ff fb02 	bl	8100aac <MX_FDCAN2_Init>
  MX_FMC_Init();
 81014a8:	f7ff fc34 	bl	8100d14 <MX_FMC_Init>
  MX_LTDC_Init();
 81014ac:	f7ff fdf6 	bl	810109c <MX_LTDC_Init>
  MX_QUADSPI_Init();
 81014b0:	f000 f866 	bl	8101580 <MX_QUADSPI_Init>
  MX_SAI2_Init();
 81014b4:	f000 f95c 	bl	8101770 <MX_SAI2_Init>
  MX_ETH_Init();
 81014b8:	f7ff f918 	bl	81006ec <MX_ETH_Init>
  MX_USB_OTG_FS_PCD_Init();
 81014bc:	f000 fd44 	bl	8101f48 <MX_USB_OTG_FS_PCD_Init>
  MX_SAI4_Init();
 81014c0:	f000 fa14 	bl	81018ec <MX_SAI4_Init>
  MX_USART3_UART_Init();
 81014c4:	f000 fc8a 	bl	8101ddc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 81014c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81014cc:	f000 fec8 	bl	8102260 <HAL_Delay>
  HAL_SAI_Receive_DMA(&hsai_BlockA4, (uint8_t*)data_sai, sizeof(data_sai));
 81014d0:	2264      	movs	r2, #100	; 0x64
 81014d2:	490e      	ldr	r1, [pc, #56]	; (810150c <main+0xe0>)
 81014d4:	480e      	ldr	r0, [pc, #56]	; (8101510 <main+0xe4>)
 81014d6:	f008 f921 	bl	810971c <HAL_SAI_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_Delay(1000);
 81014da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81014de:	f000 febf 	bl	8102260 <HAL_Delay>
  while (1)
  {
	  if (HAL_SAI_GetError(&hsai_BlockA4) != HAL_SAI_ERROR_NONE)
 81014e2:	480b      	ldr	r0, [pc, #44]	; (8101510 <main+0xe4>)
 81014e4:	f008 f9c2 	bl	810986c <HAL_SAI_GetError>
 81014e8:	4603      	mov	r3, r0
 81014ea:	2b00      	cmp	r3, #0
 81014ec:	d0f9      	beq.n	81014e2 <main+0xb6>
	  {
		  // Handle SAI errors here
		  unsigned int sair_error = HAL_SAI_GetError(&hsai_BlockA4);
 81014ee:	4808      	ldr	r0, [pc, #32]	; (8101510 <main+0xe4>)
 81014f0:	f008 f9bc 	bl	810986c <HAL_SAI_GetError>
 81014f4:	6078      	str	r0, [r7, #4]
		  // You can use the error code to identify the specific error condition
		  // or print it for debugging purposes.
		  printf("SAI Error: 0x%08X\n", sair_error);
 81014f6:	6879      	ldr	r1, [r7, #4]
 81014f8:	4806      	ldr	r0, [pc, #24]	; (8101514 <main+0xe8>)
 81014fa:	f00a f845 	bl	810b588 <iprintf>
	  if (HAL_SAI_GetError(&hsai_BlockA4) != HAL_SAI_ERROR_NONE)
 81014fe:	e7f0      	b.n	81014e2 <main+0xb6>
 8101500:	58024400 	.word	0x58024400
 8101504:	e000ed00 	.word	0xe000ed00
 8101508:	58026400 	.word	0x58026400
 810150c:	1000045c 	.word	0x1000045c
 8101510:	10000640 	.word	0x10000640
 8101514:	0810c2a8 	.word	0x0810c2a8

08101518 <_write>:
  /* USER CODE END 3 */
}

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8101518:	b580      	push	{r7, lr}
 810151a:	b086      	sub	sp, #24
 810151c:	af00      	add	r7, sp, #0
 810151e:	60f8      	str	r0, [r7, #12]
 8101520:	60b9      	str	r1, [r7, #8]
 8101522:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101524:	2300      	movs	r3, #0
 8101526:	617b      	str	r3, [r7, #20]
 8101528:	e009      	b.n	810153e <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 810152a:	68bb      	ldr	r3, [r7, #8]
 810152c:	1c5a      	adds	r2, r3, #1
 810152e:	60ba      	str	r2, [r7, #8]
 8101530:	781b      	ldrb	r3, [r3, #0]
 8101532:	4618      	mov	r0, r3
 8101534:	f7ff ff52 	bl	81013dc <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101538:	697b      	ldr	r3, [r7, #20]
 810153a:	3301      	adds	r3, #1
 810153c:	617b      	str	r3, [r7, #20]
 810153e:	697a      	ldr	r2, [r7, #20]
 8101540:	687b      	ldr	r3, [r7, #4]
 8101542:	429a      	cmp	r2, r3
 8101544:	dbf1      	blt.n	810152a <_write+0x12>
	}
	return len;
 8101546:	687b      	ldr	r3, [r7, #4]
}
 8101548:	4618      	mov	r0, r3
 810154a:	3718      	adds	r7, #24
 810154c:	46bd      	mov	sp, r7
 810154e:	bd80      	pop	{r7, pc}

08101550 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai_BlockA4)
{
 8101550:	b480      	push	{r7}
 8101552:	b083      	sub	sp, #12
 8101554:	af00      	add	r7, sp, #0
 8101556:	6078      	str	r0, [r7, #4]
	sample_sai = data_sai[0];
 8101558:	4b04      	ldr	r3, [pc, #16]	; (810156c <HAL_SAI_RxCpltCallback+0x1c>)
 810155a:	781a      	ldrb	r2, [r3, #0]
 810155c:	4b04      	ldr	r3, [pc, #16]	; (8101570 <HAL_SAI_RxCpltCallback+0x20>)
 810155e:	701a      	strb	r2, [r3, #0]
}
 8101560:	bf00      	nop
 8101562:	370c      	adds	r7, #12
 8101564:	46bd      	mov	sp, r7
 8101566:	f85d 7b04 	ldr.w	r7, [sp], #4
 810156a:	4770      	bx	lr
 810156c:	1000045c 	.word	0x1000045c
 8101570:	100004c0 	.word	0x100004c0

08101574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101574:	b480      	push	{r7}
 8101576:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8101578:	b672      	cpsid	i
}
 810157a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 810157c:	e7fe      	b.n	810157c <Error_Handler+0x8>
	...

08101580 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8101580:	b580      	push	{r7, lr}
 8101582:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8101584:	4b12      	ldr	r3, [pc, #72]	; (81015d0 <MX_QUADSPI_Init+0x50>)
 8101586:	4a13      	ldr	r2, [pc, #76]	; (81015d4 <MX_QUADSPI_Init+0x54>)
 8101588:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 810158a:	4b11      	ldr	r3, [pc, #68]	; (81015d0 <MX_QUADSPI_Init+0x50>)
 810158c:	22ff      	movs	r2, #255	; 0xff
 810158e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8101590:	4b0f      	ldr	r3, [pc, #60]	; (81015d0 <MX_QUADSPI_Init+0x50>)
 8101592:	2201      	movs	r2, #1
 8101594:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8101596:	4b0e      	ldr	r3, [pc, #56]	; (81015d0 <MX_QUADSPI_Init+0x50>)
 8101598:	2200      	movs	r2, #0
 810159a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 810159c:	4b0c      	ldr	r3, [pc, #48]	; (81015d0 <MX_QUADSPI_Init+0x50>)
 810159e:	2201      	movs	r2, #1
 81015a0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 81015a2:	4b0b      	ldr	r3, [pc, #44]	; (81015d0 <MX_QUADSPI_Init+0x50>)
 81015a4:	2200      	movs	r2, #0
 81015a6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 81015a8:	4b09      	ldr	r3, [pc, #36]	; (81015d0 <MX_QUADSPI_Init+0x50>)
 81015aa:	2200      	movs	r2, #0
 81015ac:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 81015ae:	4b08      	ldr	r3, [pc, #32]	; (81015d0 <MX_QUADSPI_Init+0x50>)
 81015b0:	2200      	movs	r2, #0
 81015b2:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 81015b4:	4b06      	ldr	r3, [pc, #24]	; (81015d0 <MX_QUADSPI_Init+0x50>)
 81015b6:	2200      	movs	r2, #0
 81015b8:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 81015ba:	4805      	ldr	r0, [pc, #20]	; (81015d0 <MX_QUADSPI_Init+0x50>)
 81015bc:	f004 fe74 	bl	81062a8 <HAL_QSPI_Init>
 81015c0:	4603      	mov	r3, r0
 81015c2:	2b00      	cmp	r3, #0
 81015c4:	d001      	beq.n	81015ca <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 81015c6:	f7ff ffd5 	bl	8101574 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 81015ca:	bf00      	nop
 81015cc:	bd80      	pop	{r7, pc}
 81015ce:	bf00      	nop
 81015d0:	100004c4 	.word	0x100004c4
 81015d4:	52005000 	.word	0x52005000

081015d8 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 81015d8:	b580      	push	{r7, lr}
 81015da:	b0bc      	sub	sp, #240	; 0xf0
 81015dc:	af00      	add	r7, sp, #0
 81015de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81015e0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81015e4:	2200      	movs	r2, #0
 81015e6:	601a      	str	r2, [r3, #0]
 81015e8:	605a      	str	r2, [r3, #4]
 81015ea:	609a      	str	r2, [r3, #8]
 81015ec:	60da      	str	r2, [r3, #12]
 81015ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81015f0:	f107 0318 	add.w	r3, r7, #24
 81015f4:	22c0      	movs	r2, #192	; 0xc0
 81015f6:	2100      	movs	r1, #0
 81015f8:	4618      	mov	r0, r3
 81015fa:	f00a f81a 	bl	810b632 <memset>
  if(qspiHandle->Instance==QUADSPI)
 81015fe:	687b      	ldr	r3, [r7, #4]
 8101600:	681b      	ldr	r3, [r3, #0]
 8101602:	4a56      	ldr	r2, [pc, #344]	; (810175c <HAL_QSPI_MspInit+0x184>)
 8101604:	4293      	cmp	r3, r2
 8101606:	f040 80a5 	bne.w	8101754 <HAL_QSPI_MspInit+0x17c>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 810160a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 810160e:	f04f 0300 	mov.w	r3, #0
 8101612:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8101616:	2300      	movs	r3, #0
 8101618:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810161a:	f107 0318 	add.w	r3, r7, #24
 810161e:	4618      	mov	r0, r3
 8101620:	f005 f8d4 	bl	81067cc <HAL_RCCEx_PeriphCLKConfig>
 8101624:	4603      	mov	r3, r0
 8101626:	2b00      	cmp	r3, #0
 8101628:	d001      	beq.n	810162e <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 810162a:	f7ff ffa3 	bl	8101574 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 810162e:	4b4c      	ldr	r3, [pc, #304]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 8101630:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8101634:	4a4a      	ldr	r2, [pc, #296]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 8101636:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 810163a:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 810163e:	4b48      	ldr	r3, [pc, #288]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 8101640:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8101644:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101648:	617b      	str	r3, [r7, #20]
 810164a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 810164c:	4b44      	ldr	r3, [pc, #272]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 810164e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101652:	4a43      	ldr	r2, [pc, #268]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 8101654:	f043 0302 	orr.w	r3, r3, #2
 8101658:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810165c:	4b40      	ldr	r3, [pc, #256]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 810165e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101662:	f003 0302 	and.w	r3, r3, #2
 8101666:	613b      	str	r3, [r7, #16]
 8101668:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 810166a:	4b3d      	ldr	r3, [pc, #244]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 810166c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101670:	4a3b      	ldr	r2, [pc, #236]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 8101672:	f043 0320 	orr.w	r3, r3, #32
 8101676:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810167a:	4b39      	ldr	r3, [pc, #228]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 810167c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101680:	f003 0320 	and.w	r3, r3, #32
 8101684:	60fb      	str	r3, [r7, #12]
 8101686:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101688:	4b35      	ldr	r3, [pc, #212]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 810168a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810168e:	4a34      	ldr	r2, [pc, #208]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 8101690:	f043 0308 	orr.w	r3, r3, #8
 8101694:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101698:	4b31      	ldr	r3, [pc, #196]	; (8101760 <HAL_QSPI_MspInit+0x188>)
 810169a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810169e:	f003 0308 	and.w	r3, r3, #8
 81016a2:	60bb      	str	r3, [r7, #8]
 81016a4:	68bb      	ldr	r3, [r7, #8]
    PF7     ------> QUADSPI_BK1_IO2
    PF10     ------> QUADSPI_CLK
    PF9     ------> QUADSPI_BK1_IO1
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 81016a6:	2340      	movs	r3, #64	; 0x40
 81016a8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81016ac:	2302      	movs	r3, #2
 81016ae:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81016b2:	2300      	movs	r3, #0
 81016b4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81016b8:	2300      	movs	r3, #0
 81016ba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 81016be:	230a      	movs	r3, #10
 81016c0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81016c4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81016c8:	4619      	mov	r1, r3
 81016ca:	4826      	ldr	r0, [pc, #152]	; (8101764 <HAL_QSPI_MspInit+0x18c>)
 81016cc:	f003 ffa4 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 81016d0:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 81016d4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81016d8:	2302      	movs	r3, #2
 81016da:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81016de:	2300      	movs	r3, #0
 81016e0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81016e4:	2300      	movs	r3, #0
 81016e6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 81016ea:	2309      	movs	r3, #9
 81016ec:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81016f0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81016f4:	4619      	mov	r1, r3
 81016f6:	481c      	ldr	r0, [pc, #112]	; (8101768 <HAL_QSPI_MspInit+0x190>)
 81016f8:	f003 ff8e 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 81016fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101700:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101704:	2302      	movs	r3, #2
 8101706:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810170a:	2300      	movs	r3, #0
 810170c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101710:	2300      	movs	r3, #0
 8101712:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8101716:	230a      	movs	r3, #10
 8101718:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 810171c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101720:	4619      	mov	r1, r3
 8101722:	4811      	ldr	r0, [pc, #68]	; (8101768 <HAL_QSPI_MspInit+0x190>)
 8101724:	f003 ff78 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8101728:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810172c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101730:	2302      	movs	r3, #2
 8101732:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101736:	2300      	movs	r3, #0
 8101738:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810173c:	2300      	movs	r3, #0
 810173e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101742:	2309      	movs	r3, #9
 8101744:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101748:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 810174c:	4619      	mov	r1, r3
 810174e:	4807      	ldr	r0, [pc, #28]	; (810176c <HAL_QSPI_MspInit+0x194>)
 8101750:	f003 ff62 	bl	8105618 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8101754:	bf00      	nop
 8101756:	37f0      	adds	r7, #240	; 0xf0
 8101758:	46bd      	mov	sp, r7
 810175a:	bd80      	pop	{r7, pc}
 810175c:	52005000 	.word	0x52005000
 8101760:	58024400 	.word	0x58024400
 8101764:	58020400 	.word	0x58020400
 8101768:	58021400 	.word	0x58021400
 810176c:	58020c00 	.word	0x58020c00

08101770 <MX_SAI2_Init>:
SAI_HandleTypeDef hsai_BlockA4;
DMA_HandleTypeDef hdma_sai4_a;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8101770:	b580      	push	{r7, lr}
 8101772:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8101774:	4b58      	ldr	r3, [pc, #352]	; (81018d8 <MX_SAI2_Init+0x168>)
 8101776:	4a59      	ldr	r2, [pc, #356]	; (81018dc <MX_SAI2_Init+0x16c>)
 8101778:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 810177a:	4b57      	ldr	r3, [pc, #348]	; (81018d8 <MX_SAI2_Init+0x168>)
 810177c:	2200      	movs	r2, #0
 810177e:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8101780:	4b55      	ldr	r3, [pc, #340]	; (81018d8 <MX_SAI2_Init+0x168>)
 8101782:	2200      	movs	r2, #0
 8101784:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8101786:	4b54      	ldr	r3, [pc, #336]	; (81018d8 <MX_SAI2_Init+0x168>)
 8101788:	2240      	movs	r2, #64	; 0x40
 810178a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 810178c:	4b52      	ldr	r3, [pc, #328]	; (81018d8 <MX_SAI2_Init+0x168>)
 810178e:	2200      	movs	r2, #0
 8101790:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8101792:	4b51      	ldr	r3, [pc, #324]	; (81018d8 <MX_SAI2_Init+0x168>)
 8101794:	2200      	movs	r2, #0
 8101796:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8101798:	4b4f      	ldr	r3, [pc, #316]	; (81018d8 <MX_SAI2_Init+0x168>)
 810179a:	2200      	movs	r2, #0
 810179c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 810179e:	4b4e      	ldr	r3, [pc, #312]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017a0:	2200      	movs	r2, #0
 81017a2:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 81017a4:	4b4c      	ldr	r3, [pc, #304]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017a6:	2200      	movs	r2, #0
 81017a8:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 81017aa:	4b4b      	ldr	r3, [pc, #300]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017ac:	2200      	movs	r2, #0
 81017ae:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 81017b0:	4b49      	ldr	r3, [pc, #292]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017b2:	4a4b      	ldr	r2, [pc, #300]	; (81018e0 <MX_SAI2_Init+0x170>)
 81017b4:	621a      	str	r2, [r3, #32]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 81017b6:	4b48      	ldr	r3, [pc, #288]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017b8:	2200      	movs	r2, #0
 81017ba:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 81017bc:	4b46      	ldr	r3, [pc, #280]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017be:	2200      	movs	r2, #0
 81017c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 81017c2:	4b45      	ldr	r3, [pc, #276]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017c4:	2200      	movs	r2, #0
 81017c6:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 81017c8:	4b43      	ldr	r3, [pc, #268]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017ca:	2200      	movs	r2, #0
 81017cc:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 81017ce:	4b42      	ldr	r3, [pc, #264]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017d0:	2200      	movs	r2, #0
 81017d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 1;
 81017d6:	4b40      	ldr	r3, [pc, #256]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017d8:	2201      	movs	r2, #1
 81017da:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 81017dc:	4b3e      	ldr	r3, [pc, #248]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017de:	f44f 7280 	mov.w	r2, #256	; 0x100
 81017e2:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA2.FrameInit.FrameLength = 8;
 81017e4:	4b3c      	ldr	r3, [pc, #240]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017e6:	2208      	movs	r2, #8
 81017e8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 81017ea:	4b3b      	ldr	r3, [pc, #236]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017ec:	2201      	movs	r2, #1
 81017ee:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 81017f0:	4b39      	ldr	r3, [pc, #228]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017f2:	2200      	movs	r2, #0
 81017f4:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 81017f6:	4b38      	ldr	r3, [pc, #224]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017f8:	2200      	movs	r2, #0
 81017fa:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 81017fc:	4b36      	ldr	r3, [pc, #216]	; (81018d8 <MX_SAI2_Init+0x168>)
 81017fe:	2200      	movs	r2, #0
 8101800:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8101802:	4b35      	ldr	r3, [pc, #212]	; (81018d8 <MX_SAI2_Init+0x168>)
 8101804:	2200      	movs	r2, #0
 8101806:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8101808:	4b33      	ldr	r3, [pc, #204]	; (81018d8 <MX_SAI2_Init+0x168>)
 810180a:	2200      	movs	r2, #0
 810180c:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 810180e:	4b32      	ldr	r3, [pc, #200]	; (81018d8 <MX_SAI2_Init+0x168>)
 8101810:	2201      	movs	r2, #1
 8101812:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8101814:	4b30      	ldr	r3, [pc, #192]	; (81018d8 <MX_SAI2_Init+0x168>)
 8101816:	2200      	movs	r2, #0
 8101818:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 810181a:	482f      	ldr	r0, [pc, #188]	; (81018d8 <MX_SAI2_Init+0x168>)
 810181c:	f007 fcd4 	bl	81091c8 <HAL_SAI_Init>
 8101820:	4603      	mov	r3, r0
 8101822:	2b00      	cmp	r3, #0
 8101824:	d001      	beq.n	810182a <MX_SAI2_Init+0xba>
  {
    Error_Handler();
 8101826:	f7ff fea5 	bl	8101574 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 810182a:	4b2e      	ldr	r3, [pc, #184]	; (81018e4 <MX_SAI2_Init+0x174>)
 810182c:	4a2e      	ldr	r2, [pc, #184]	; (81018e8 <MX_SAI2_Init+0x178>)
 810182e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8101830:	4b2c      	ldr	r3, [pc, #176]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101832:	2200      	movs	r2, #0
 8101834:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8101836:	4b2b      	ldr	r3, [pc, #172]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101838:	2203      	movs	r2, #3
 810183a:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 810183c:	4b29      	ldr	r3, [pc, #164]	; (81018e4 <MX_SAI2_Init+0x174>)
 810183e:	2240      	movs	r2, #64	; 0x40
 8101840:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8101842:	4b28      	ldr	r3, [pc, #160]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101844:	2200      	movs	r2, #0
 8101846:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8101848:	4b26      	ldr	r3, [pc, #152]	; (81018e4 <MX_SAI2_Init+0x174>)
 810184a:	2200      	movs	r2, #0
 810184c:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 810184e:	4b25      	ldr	r3, [pc, #148]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101850:	2201      	movs	r2, #1
 8101852:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8101854:	4b23      	ldr	r3, [pc, #140]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101856:	2200      	movs	r2, #0
 8101858:	615a      	str	r2, [r3, #20]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 810185a:	4b22      	ldr	r3, [pc, #136]	; (81018e4 <MX_SAI2_Init+0x174>)
 810185c:	2200      	movs	r2, #0
 810185e:	61da      	str	r2, [r3, #28]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8101860:	4b20      	ldr	r3, [pc, #128]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101862:	2200      	movs	r2, #0
 8101864:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8101866:	4b1f      	ldr	r3, [pc, #124]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101868:	2200      	movs	r2, #0
 810186a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 810186c:	4b1d      	ldr	r3, [pc, #116]	; (81018e4 <MX_SAI2_Init+0x174>)
 810186e:	2200      	movs	r2, #0
 8101870:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8101872:	4b1c      	ldr	r3, [pc, #112]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101874:	2200      	movs	r2, #0
 8101876:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB2.Init.PdmInit.Activation = DISABLE;
 8101878:	4b1a      	ldr	r3, [pc, #104]	; (81018e4 <MX_SAI2_Init+0x174>)
 810187a:	2200      	movs	r2, #0
 810187c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockB2.Init.PdmInit.MicPairsNbr = 1;
 8101880:	4b18      	ldr	r3, [pc, #96]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101882:	2201      	movs	r2, #1
 8101884:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8101886:	4b17      	ldr	r3, [pc, #92]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101888:	f44f 7280 	mov.w	r2, #256	; 0x100
 810188c:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB2.FrameInit.FrameLength = 8;
 810188e:	4b15      	ldr	r3, [pc, #84]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101890:	2208      	movs	r2, #8
 8101892:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8101894:	4b13      	ldr	r3, [pc, #76]	; (81018e4 <MX_SAI2_Init+0x174>)
 8101896:	2201      	movs	r2, #1
 8101898:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 810189a:	4b12      	ldr	r3, [pc, #72]	; (81018e4 <MX_SAI2_Init+0x174>)
 810189c:	2200      	movs	r2, #0
 810189e:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 81018a0:	4b10      	ldr	r3, [pc, #64]	; (81018e4 <MX_SAI2_Init+0x174>)
 81018a2:	2200      	movs	r2, #0
 81018a4:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 81018a6:	4b0f      	ldr	r3, [pc, #60]	; (81018e4 <MX_SAI2_Init+0x174>)
 81018a8:	2200      	movs	r2, #0
 81018aa:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 81018ac:	4b0d      	ldr	r3, [pc, #52]	; (81018e4 <MX_SAI2_Init+0x174>)
 81018ae:	2200      	movs	r2, #0
 81018b0:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 81018b2:	4b0c      	ldr	r3, [pc, #48]	; (81018e4 <MX_SAI2_Init+0x174>)
 81018b4:	2200      	movs	r2, #0
 81018b6:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 81018b8:	4b0a      	ldr	r3, [pc, #40]	; (81018e4 <MX_SAI2_Init+0x174>)
 81018ba:	2201      	movs	r2, #1
 81018bc:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 81018be:	4b09      	ldr	r3, [pc, #36]	; (81018e4 <MX_SAI2_Init+0x174>)
 81018c0:	2200      	movs	r2, #0
 81018c2:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 81018c4:	4807      	ldr	r0, [pc, #28]	; (81018e4 <MX_SAI2_Init+0x174>)
 81018c6:	f007 fc7f 	bl	81091c8 <HAL_SAI_Init>
 81018ca:	4603      	mov	r3, r0
 81018cc:	2b00      	cmp	r3, #0
 81018ce:	d001      	beq.n	81018d4 <MX_SAI2_Init+0x164>
  {
    Error_Handler();
 81018d0:	f7ff fe50 	bl	8101574 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 81018d4:	bf00      	nop
 81018d6:	bd80      	pop	{r7, pc}
 81018d8:	10000510 	.word	0x10000510
 81018dc:	40015c04 	.word	0x40015c04
 81018e0:	0002ee00 	.word	0x0002ee00
 81018e4:	100005a8 	.word	0x100005a8
 81018e8:	40015c24 	.word	0x40015c24

081018ec <MX_SAI4_Init>:
/* SAI4 init function */
void MX_SAI4_Init(void)
{
 81018ec:	b580      	push	{r7, lr}
 81018ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI4_Init 1 */

  /* USER CODE END SAI4_Init 1 */

  hsai_BlockA4.Instance = SAI4_Block_A;
 81018f0:	4b2c      	ldr	r3, [pc, #176]	; (81019a4 <MX_SAI4_Init+0xb8>)
 81018f2:	4a2d      	ldr	r2, [pc, #180]	; (81019a8 <MX_SAI4_Init+0xbc>)
 81018f4:	601a      	str	r2, [r3, #0]
  hsai_BlockA4.Init.Protocol = SAI_FREE_PROTOCOL;
 81018f6:	4b2b      	ldr	r3, [pc, #172]	; (81019a4 <MX_SAI4_Init+0xb8>)
 81018f8:	2200      	movs	r2, #0
 81018fa:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA4.Init.AudioMode = SAI_MODEMASTER_RX;
 81018fc:	4b29      	ldr	r3, [pc, #164]	; (81019a4 <MX_SAI4_Init+0xb8>)
 81018fe:	2201      	movs	r2, #1
 8101900:	605a      	str	r2, [r3, #4]
  hsai_BlockA4.Init.DataSize = SAI_DATASIZE_8;
 8101902:	4b28      	ldr	r3, [pc, #160]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101904:	2240      	movs	r2, #64	; 0x40
 8101906:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA4.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8101908:	4b26      	ldr	r3, [pc, #152]	; (81019a4 <MX_SAI4_Init+0xb8>)
 810190a:	2200      	movs	r2, #0
 810190c:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA4.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 810190e:	4b25      	ldr	r3, [pc, #148]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101910:	2200      	movs	r2, #0
 8101912:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA4.Init.Synchro = SAI_ASYNCHRONOUS;
 8101914:	4b23      	ldr	r3, [pc, #140]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101916:	2200      	movs	r2, #0
 8101918:	609a      	str	r2, [r3, #8]
  hsai_BlockA4.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 810191a:	4b22      	ldr	r3, [pc, #136]	; (81019a4 <MX_SAI4_Init+0xb8>)
 810191c:	2200      	movs	r2, #0
 810191e:	615a      	str	r2, [r3, #20]
  hsai_BlockA4.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8101920:	4b20      	ldr	r3, [pc, #128]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101922:	2200      	movs	r2, #0
 8101924:	619a      	str	r2, [r3, #24]
  hsai_BlockA4.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8101926:	4b1f      	ldr	r3, [pc, #124]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101928:	2200      	movs	r2, #0
 810192a:	61da      	str	r2, [r3, #28]
  hsai_BlockA4.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_22K;
 810192c:	4b1d      	ldr	r3, [pc, #116]	; (81019a4 <MX_SAI4_Init+0xb8>)
 810192e:	f245 6222 	movw	r2, #22050	; 0x5622
 8101932:	621a      	str	r2, [r3, #32]
  hsai_BlockA4.Init.MonoStereoMode = SAI_MONOMODE;
 8101934:	4b1b      	ldr	r3, [pc, #108]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101936:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 810193a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA4.Init.CompandingMode = SAI_NOCOMPANDING;
 810193c:	4b19      	ldr	r3, [pc, #100]	; (81019a4 <MX_SAI4_Init+0xb8>)
 810193e:	2200      	movs	r2, #0
 8101940:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA4.Init.PdmInit.Activation = ENABLE;
 8101942:	4b18      	ldr	r3, [pc, #96]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101944:	2201      	movs	r2, #1
 8101946:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA4.Init.PdmInit.MicPairsNbr = 1;
 810194a:	4b16      	ldr	r3, [pc, #88]	; (81019a4 <MX_SAI4_Init+0xb8>)
 810194c:	2201      	movs	r2, #1
 810194e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA4.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK2_ENABLE;
 8101950:	4b14      	ldr	r3, [pc, #80]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101952:	f44f 7200 	mov.w	r2, #512	; 0x200
 8101956:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA4.FrameInit.FrameLength = 8;
 8101958:	4b12      	ldr	r3, [pc, #72]	; (81019a4 <MX_SAI4_Init+0xb8>)
 810195a:	2208      	movs	r2, #8
 810195c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA4.FrameInit.ActiveFrameLength = 1;
 810195e:	4b11      	ldr	r3, [pc, #68]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101960:	2201      	movs	r2, #1
 8101962:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA4.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8101964:	4b0f      	ldr	r3, [pc, #60]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101966:	2200      	movs	r2, #0
 8101968:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA4.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 810196a:	4b0e      	ldr	r3, [pc, #56]	; (81019a4 <MX_SAI4_Init+0xb8>)
 810196c:	2200      	movs	r2, #0
 810196e:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA4.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8101970:	4b0c      	ldr	r3, [pc, #48]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101972:	2200      	movs	r2, #0
 8101974:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA4.SlotInit.FirstBitOffset = 0;
 8101976:	4b0b      	ldr	r3, [pc, #44]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101978:	2200      	movs	r2, #0
 810197a:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA4.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 810197c:	4b09      	ldr	r3, [pc, #36]	; (81019a4 <MX_SAI4_Init+0xb8>)
 810197e:	2200      	movs	r2, #0
 8101980:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA4.SlotInit.SlotNumber = 2;
 8101982:	4b08      	ldr	r3, [pc, #32]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101984:	2202      	movs	r2, #2
 8101986:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA4.SlotInit.SlotActive = 0x00000003;
 8101988:	4b06      	ldr	r3, [pc, #24]	; (81019a4 <MX_SAI4_Init+0xb8>)
 810198a:	2203      	movs	r2, #3
 810198c:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA4) != HAL_OK)
 810198e:	4805      	ldr	r0, [pc, #20]	; (81019a4 <MX_SAI4_Init+0xb8>)
 8101990:	f007 fc1a 	bl	81091c8 <HAL_SAI_Init>
 8101994:	4603      	mov	r3, r0
 8101996:	2b00      	cmp	r3, #0
 8101998:	d001      	beq.n	810199e <MX_SAI4_Init+0xb2>
  {
    Error_Handler();
 810199a:	f7ff fdeb 	bl	8101574 <Error_Handler>
  }
  /* USER CODE BEGIN SAI4_Init 2 */

  /* USER CODE END SAI4_Init 2 */

}
 810199e:	bf00      	nop
 81019a0:	bd80      	pop	{r7, pc}
 81019a2:	bf00      	nop
 81019a4:	10000640 	.word	0x10000640
 81019a8:	58005404 	.word	0x58005404

081019ac <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;
static uint32_t SAI4_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 81019ac:	b580      	push	{r7, lr}
 81019ae:	b0bc      	sub	sp, #240	; 0xf0
 81019b0:	af00      	add	r7, sp, #0
 81019b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81019b4:	f107 0318 	add.w	r3, r7, #24
 81019b8:	22c0      	movs	r2, #192	; 0xc0
 81019ba:	2100      	movs	r1, #0
 81019bc:	4618      	mov	r0, r3
 81019be:	f009 fe38 	bl	810b632 <memset>
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 81019c2:	687b      	ldr	r3, [r7, #4]
 81019c4:	681b      	ldr	r3, [r3, #0]
 81019c6:	4a8e      	ldr	r2, [pc, #568]	; (8101c00 <HAL_SAI_MspInit+0x254>)
 81019c8:	4293      	cmp	r3, r2
 81019ca:	d13e      	bne.n	8101a4a <HAL_SAI_MspInit+0x9e>
    {
    /* SAI2 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 81019cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 81019d0:	f04f 0300 	mov.w	r3, #0
 81019d4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 81019d8:	2300      	movs	r3, #0
 81019da:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81019dc:	f107 0318 	add.w	r3, r7, #24
 81019e0:	4618      	mov	r0, r3
 81019e2:	f004 fef3 	bl	81067cc <HAL_RCCEx_PeriphCLKConfig>
 81019e6:	4603      	mov	r3, r0
 81019e8:	2b00      	cmp	r3, #0
 81019ea:	d001      	beq.n	81019f0 <HAL_SAI_MspInit+0x44>
    {
      Error_Handler();
 81019ec:	f7ff fdc2 	bl	8101574 <Error_Handler>
    }

    if (SAI2_client == 0)
 81019f0:	4b84      	ldr	r3, [pc, #528]	; (8101c04 <HAL_SAI_MspInit+0x258>)
 81019f2:	681b      	ldr	r3, [r3, #0]
 81019f4:	2b00      	cmp	r3, #0
 81019f6:	d10e      	bne.n	8101a16 <HAL_SAI_MspInit+0x6a>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 81019f8:	4b83      	ldr	r3, [pc, #524]	; (8101c08 <HAL_SAI_MspInit+0x25c>)
 81019fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81019fe:	4a82      	ldr	r2, [pc, #520]	; (8101c08 <HAL_SAI_MspInit+0x25c>)
 8101a00:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8101a04:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101a08:	4b7f      	ldr	r3, [pc, #508]	; (8101c08 <HAL_SAI_MspInit+0x25c>)
 8101a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101a0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8101a12:	617b      	str	r3, [r7, #20]
 8101a14:	697b      	ldr	r3, [r7, #20]
    }
    SAI2_client ++;
 8101a16:	4b7b      	ldr	r3, [pc, #492]	; (8101c04 <HAL_SAI_MspInit+0x258>)
 8101a18:	681b      	ldr	r3, [r3, #0]
 8101a1a:	3301      	adds	r3, #1
 8101a1c:	4a79      	ldr	r2, [pc, #484]	; (8101c04 <HAL_SAI_MspInit+0x258>)
 8101a1e:	6013      	str	r3, [r2, #0]
    PI6     ------> SAI2_SD_A
    PI5     ------> SAI2_SCK_A
    PI4     ------> SAI2_MCLK_A
    PI7     ------> SAI2_FS_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_7;
 8101a20:	23f0      	movs	r3, #240	; 0xf0
 8101a22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a26:	2302      	movs	r3, #2
 8101a28:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a2c:	2300      	movs	r3, #0
 8101a2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a32:	2300      	movs	r3, #0
 8101a34:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8101a38:	230a      	movs	r3, #10
 8101a3a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8101a3e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101a42:	4619      	mov	r1, r3
 8101a44:	4871      	ldr	r0, [pc, #452]	; (8101c0c <HAL_SAI_MspInit+0x260>)
 8101a46:	f003 fde7 	bl	8105618 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI2_Block_B)
 8101a4a:	687b      	ldr	r3, [r7, #4]
 8101a4c:	681b      	ldr	r3, [r3, #0]
 8101a4e:	4a70      	ldr	r2, [pc, #448]	; (8101c10 <HAL_SAI_MspInit+0x264>)
 8101a50:	4293      	cmp	r3, r2
 8101a52:	d13f      	bne.n	8101ad4 <HAL_SAI_MspInit+0x128>
    {
      /* SAI2 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8101a54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8101a58:	f04f 0300 	mov.w	r3, #0
 8101a5c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 8101a60:	2300      	movs	r3, #0
 8101a62:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101a64:	f107 0318 	add.w	r3, r7, #24
 8101a68:	4618      	mov	r0, r3
 8101a6a:	f004 feaf 	bl	81067cc <HAL_RCCEx_PeriphCLKConfig>
 8101a6e:	4603      	mov	r3, r0
 8101a70:	2b00      	cmp	r3, #0
 8101a72:	d001      	beq.n	8101a78 <HAL_SAI_MspInit+0xcc>
    {
      Error_Handler();
 8101a74:	f7ff fd7e 	bl	8101574 <Error_Handler>
    }

      if (SAI2_client == 0)
 8101a78:	4b62      	ldr	r3, [pc, #392]	; (8101c04 <HAL_SAI_MspInit+0x258>)
 8101a7a:	681b      	ldr	r3, [r3, #0]
 8101a7c:	2b00      	cmp	r3, #0
 8101a7e:	d10e      	bne.n	8101a9e <HAL_SAI_MspInit+0xf2>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8101a80:	4b61      	ldr	r3, [pc, #388]	; (8101c08 <HAL_SAI_MspInit+0x25c>)
 8101a82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101a86:	4a60      	ldr	r2, [pc, #384]	; (8101c08 <HAL_SAI_MspInit+0x25c>)
 8101a88:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8101a8c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101a90:	4b5d      	ldr	r3, [pc, #372]	; (8101c08 <HAL_SAI_MspInit+0x25c>)
 8101a92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101a96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8101a9a:	613b      	str	r3, [r7, #16]
 8101a9c:	693b      	ldr	r3, [r7, #16]
      }
    SAI2_client ++;
 8101a9e:	4b59      	ldr	r3, [pc, #356]	; (8101c04 <HAL_SAI_MspInit+0x258>)
 8101aa0:	681b      	ldr	r3, [r3, #0]
 8101aa2:	3301      	adds	r3, #1
 8101aa4:	4a57      	ldr	r2, [pc, #348]	; (8101c04 <HAL_SAI_MspInit+0x258>)
 8101aa6:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8101aa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8101aac:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101ab0:	2302      	movs	r3, #2
 8101ab2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ab6:	2300      	movs	r3, #0
 8101ab8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101abc:	2300      	movs	r3, #0
 8101abe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8101ac2:	230a      	movs	r3, #10
 8101ac4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8101ac8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101acc:	4619      	mov	r1, r3
 8101ace:	4851      	ldr	r0, [pc, #324]	; (8101c14 <HAL_SAI_MspInit+0x268>)
 8101ad0:	f003 fda2 	bl	8105618 <HAL_GPIO_Init>

    }
/* SAI4 */
    if(saiHandle->Instance==SAI4_Block_A)
 8101ad4:	687b      	ldr	r3, [r7, #4]
 8101ad6:	681b      	ldr	r3, [r3, #0]
 8101ad8:	4a4f      	ldr	r2, [pc, #316]	; (8101c18 <HAL_SAI_MspInit+0x26c>)
 8101ada:	4293      	cmp	r3, r2
 8101adc:	f040 808b 	bne.w	8101bf6 <HAL_SAI_MspInit+0x24a>
    {
    /* SAI4 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI4A;
 8101ae0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101ae4:	f04f 0300 	mov.w	r3, #0
 8101ae8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Sai4AClockSelection = RCC_SAI4ACLKSOURCE_PLL;
 8101aec:	2300      	movs	r3, #0
 8101aee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101af2:	f107 0318 	add.w	r3, r7, #24
 8101af6:	4618      	mov	r0, r3
 8101af8:	f004 fe68 	bl	81067cc <HAL_RCCEx_PeriphCLKConfig>
 8101afc:	4603      	mov	r3, r0
 8101afe:	2b00      	cmp	r3, #0
 8101b00:	d001      	beq.n	8101b06 <HAL_SAI_MspInit+0x15a>
    {
      Error_Handler();
 8101b02:	f7ff fd37 	bl	8101574 <Error_Handler>
    }

    if (SAI4_client == 0)
 8101b06:	4b45      	ldr	r3, [pc, #276]	; (8101c1c <HAL_SAI_MspInit+0x270>)
 8101b08:	681b      	ldr	r3, [r3, #0]
 8101b0a:	2b00      	cmp	r3, #0
 8101b0c:	d10e      	bne.n	8101b2c <HAL_SAI_MspInit+0x180>
    {
       __HAL_RCC_SAI4_CLK_ENABLE();
 8101b0e:	4b3e      	ldr	r3, [pc, #248]	; (8101c08 <HAL_SAI_MspInit+0x25c>)
 8101b10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101b14:	4a3c      	ldr	r2, [pc, #240]	; (8101c08 <HAL_SAI_MspInit+0x25c>)
 8101b16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8101b1a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101b1e:	4b3a      	ldr	r3, [pc, #232]	; (8101c08 <HAL_SAI_MspInit+0x25c>)
 8101b20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101b24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8101b28:	60fb      	str	r3, [r7, #12]
 8101b2a:	68fb      	ldr	r3, [r7, #12]
    }
    SAI4_client ++;
 8101b2c:	4b3b      	ldr	r3, [pc, #236]	; (8101c1c <HAL_SAI_MspInit+0x270>)
 8101b2e:	681b      	ldr	r3, [r3, #0]
 8101b30:	3301      	adds	r3, #1
 8101b32:	4a3a      	ldr	r2, [pc, #232]	; (8101c1c <HAL_SAI_MspInit+0x270>)
 8101b34:	6013      	str	r3, [r2, #0]
    /**SAI4_A_Block_A GPIO Configuration
    PD6     ------> SAI4_D1
    PE5     ------> SAI4_CK2
    PE4     ------> SAI4_D2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8101b36:	2340      	movs	r3, #64	; 0x40
 8101b38:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101b3c:	2302      	movs	r3, #2
 8101b3e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b42:	2300      	movs	r3, #0
 8101b44:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b48:	2300      	movs	r3, #0
 8101b4a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 8101b4e:	230a      	movs	r3, #10
 8101b50:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101b54:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101b58:	4619      	mov	r1, r3
 8101b5a:	4831      	ldr	r0, [pc, #196]	; (8101c20 <HAL_SAI_MspInit+0x274>)
 8101b5c:	f003 fd5c 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8101b60:	2330      	movs	r3, #48	; 0x30
 8101b62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101b66:	2302      	movs	r3, #2
 8101b68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b6c:	2300      	movs	r3, #0
 8101b6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b72:	2300      	movs	r3, #0
 8101b74:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 8101b78:	230a      	movs	r3, #10
 8101b7a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101b7e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101b82:	4619      	mov	r1, r3
 8101b84:	4827      	ldr	r0, [pc, #156]	; (8101c24 <HAL_SAI_MspInit+0x278>)
 8101b86:	f003 fd47 	bl	8105618 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai4_a.Instance = BDMA_Channel0;
 8101b8a:	4b27      	ldr	r3, [pc, #156]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101b8c:	4a27      	ldr	r2, [pc, #156]	; (8101c2c <HAL_SAI_MspInit+0x280>)
 8101b8e:	601a      	str	r2, [r3, #0]
    hdma_sai4_a.Init.Request = BDMA_REQUEST_SAI4_A;
 8101b90:	4b25      	ldr	r3, [pc, #148]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101b92:	220f      	movs	r2, #15
 8101b94:	605a      	str	r2, [r3, #4]
    hdma_sai4_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8101b96:	4b24      	ldr	r3, [pc, #144]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101b98:	2200      	movs	r2, #0
 8101b9a:	609a      	str	r2, [r3, #8]
    hdma_sai4_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8101b9c:	4b22      	ldr	r3, [pc, #136]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101b9e:	2200      	movs	r2, #0
 8101ba0:	60da      	str	r2, [r3, #12]
    hdma_sai4_a.Init.MemInc = DMA_MINC_ENABLE;
 8101ba2:	4b21      	ldr	r3, [pc, #132]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101ba4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101ba8:	611a      	str	r2, [r3, #16]
    hdma_sai4_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8101baa:	4b1f      	ldr	r3, [pc, #124]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101bac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8101bb0:	615a      	str	r2, [r3, #20]
    hdma_sai4_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8101bb2:	4b1d      	ldr	r3, [pc, #116]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101bb4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8101bb8:	619a      	str	r2, [r3, #24]
    hdma_sai4_a.Init.Mode = DMA_CIRCULAR;
 8101bba:	4b1b      	ldr	r3, [pc, #108]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101bbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8101bc0:	61da      	str	r2, [r3, #28]
    hdma_sai4_a.Init.Priority = DMA_PRIORITY_HIGH;
 8101bc2:	4b19      	ldr	r3, [pc, #100]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101bc4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8101bc8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai4_a) != HAL_OK)
 8101bca:	4817      	ldr	r0, [pc, #92]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101bcc:	f000 fcb0 	bl	8102530 <HAL_DMA_Init>
 8101bd0:	4603      	mov	r3, r0
 8101bd2:	2b00      	cmp	r3, #0
 8101bd4:	d001      	beq.n	8101bda <HAL_SAI_MspInit+0x22e>
    {
      Error_Handler();
 8101bd6:	f7ff fccd 	bl	8101574 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai4_a);
 8101bda:	687b      	ldr	r3, [r7, #4]
 8101bdc:	4a12      	ldr	r2, [pc, #72]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101bde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8101be2:	4a11      	ldr	r2, [pc, #68]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101be4:	687b      	ldr	r3, [r7, #4]
 8101be6:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai4_a);
 8101be8:	687b      	ldr	r3, [r7, #4]
 8101bea:	4a0f      	ldr	r2, [pc, #60]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101bec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8101bf0:	4a0d      	ldr	r2, [pc, #52]	; (8101c28 <HAL_SAI_MspInit+0x27c>)
 8101bf2:	687b      	ldr	r3, [r7, #4]
 8101bf4:	6393      	str	r3, [r2, #56]	; 0x38
    }
}
 8101bf6:	bf00      	nop
 8101bf8:	37f0      	adds	r7, #240	; 0xf0
 8101bfa:	46bd      	mov	sp, r7
 8101bfc:	bd80      	pop	{r7, pc}
 8101bfe:	bf00      	nop
 8101c00:	40015c04 	.word	0x40015c04
 8101c04:	10000750 	.word	0x10000750
 8101c08:	58024400 	.word	0x58024400
 8101c0c:	58022000 	.word	0x58022000
 8101c10:	40015c24 	.word	0x40015c24
 8101c14:	58021800 	.word	0x58021800
 8101c18:	58005404 	.word	0x58005404
 8101c1c:	10000754 	.word	0x10000754
 8101c20:	58020c00 	.word	0x58020c00
 8101c24:	58021000 	.word	0x58021000
 8101c28:	100006d8 	.word	0x100006d8
 8101c2c:	58025408 	.word	0x58025408

08101c30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101c30:	b480      	push	{r7}
 8101c32:	b083      	sub	sp, #12
 8101c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101c36:	4b0a      	ldr	r3, [pc, #40]	; (8101c60 <HAL_MspInit+0x30>)
 8101c38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101c3c:	4a08      	ldr	r2, [pc, #32]	; (8101c60 <HAL_MspInit+0x30>)
 8101c3e:	f043 0302 	orr.w	r3, r3, #2
 8101c42:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101c46:	4b06      	ldr	r3, [pc, #24]	; (8101c60 <HAL_MspInit+0x30>)
 8101c48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101c4c:	f003 0302 	and.w	r3, r3, #2
 8101c50:	607b      	str	r3, [r7, #4]
 8101c52:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101c54:	bf00      	nop
 8101c56:	370c      	adds	r7, #12
 8101c58:	46bd      	mov	sp, r7
 8101c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c5e:	4770      	bx	lr
 8101c60:	58024400 	.word	0x58024400

08101c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101c64:	b480      	push	{r7}
 8101c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8101c68:	e7fe      	b.n	8101c68 <NMI_Handler+0x4>

08101c6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101c6a:	b480      	push	{r7}
 8101c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101c6e:	e7fe      	b.n	8101c6e <HardFault_Handler+0x4>

08101c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101c70:	b480      	push	{r7}
 8101c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101c74:	e7fe      	b.n	8101c74 <MemManage_Handler+0x4>

08101c76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101c76:	b480      	push	{r7}
 8101c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101c7a:	e7fe      	b.n	8101c7a <BusFault_Handler+0x4>

08101c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101c7c:	b480      	push	{r7}
 8101c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101c80:	e7fe      	b.n	8101c80 <UsageFault_Handler+0x4>

08101c82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101c82:	b480      	push	{r7}
 8101c84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101c86:	bf00      	nop
 8101c88:	46bd      	mov	sp, r7
 8101c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c8e:	4770      	bx	lr

08101c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101c90:	b480      	push	{r7}
 8101c92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101c94:	bf00      	nop
 8101c96:	46bd      	mov	sp, r7
 8101c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c9c:	4770      	bx	lr

08101c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101c9e:	b480      	push	{r7}
 8101ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101ca2:	bf00      	nop
 8101ca4:	46bd      	mov	sp, r7
 8101ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101caa:	4770      	bx	lr

08101cac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101cac:	b580      	push	{r7, lr}
 8101cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101cb0:	f000 fab6 	bl	8102220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101cb4:	bf00      	nop
 8101cb6:	bd80      	pop	{r7, pc}

08101cb8 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 8101cb8:	b580      	push	{r7, lr}
 8101cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai4_a);
 8101cbc:	4802      	ldr	r0, [pc, #8]	; (8101cc8 <BDMA_Channel0_IRQHandler+0x10>)
 8101cbe:	f001 f9fb 	bl	81030b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 8101cc2:	bf00      	nop
 8101cc4:	bd80      	pop	{r7, pc}
 8101cc6:	bf00      	nop
 8101cc8:	100006d8 	.word	0x100006d8

08101ccc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8101ccc:	b580      	push	{r7, lr}
 8101cce:	b086      	sub	sp, #24
 8101cd0:	af00      	add	r7, sp, #0
 8101cd2:	60f8      	str	r0, [r7, #12]
 8101cd4:	60b9      	str	r1, [r7, #8]
 8101cd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101cd8:	2300      	movs	r3, #0
 8101cda:	617b      	str	r3, [r7, #20]
 8101cdc:	e00a      	b.n	8101cf4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8101cde:	f3af 8000 	nop.w
 8101ce2:	4601      	mov	r1, r0
 8101ce4:	68bb      	ldr	r3, [r7, #8]
 8101ce6:	1c5a      	adds	r2, r3, #1
 8101ce8:	60ba      	str	r2, [r7, #8]
 8101cea:	b2ca      	uxtb	r2, r1
 8101cec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101cee:	697b      	ldr	r3, [r7, #20]
 8101cf0:	3301      	adds	r3, #1
 8101cf2:	617b      	str	r3, [r7, #20]
 8101cf4:	697a      	ldr	r2, [r7, #20]
 8101cf6:	687b      	ldr	r3, [r7, #4]
 8101cf8:	429a      	cmp	r2, r3
 8101cfa:	dbf0      	blt.n	8101cde <_read+0x12>
  }

  return len;
 8101cfc:	687b      	ldr	r3, [r7, #4]
}
 8101cfe:	4618      	mov	r0, r3
 8101d00:	3718      	adds	r7, #24
 8101d02:	46bd      	mov	sp, r7
 8101d04:	bd80      	pop	{r7, pc}

08101d06 <_close>:
  }
  return len;
}

int _close(int file)
{
 8101d06:	b480      	push	{r7}
 8101d08:	b083      	sub	sp, #12
 8101d0a:	af00      	add	r7, sp, #0
 8101d0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8101d0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101d12:	4618      	mov	r0, r3
 8101d14:	370c      	adds	r7, #12
 8101d16:	46bd      	mov	sp, r7
 8101d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d1c:	4770      	bx	lr

08101d1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8101d1e:	b480      	push	{r7}
 8101d20:	b083      	sub	sp, #12
 8101d22:	af00      	add	r7, sp, #0
 8101d24:	6078      	str	r0, [r7, #4]
 8101d26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8101d28:	683b      	ldr	r3, [r7, #0]
 8101d2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8101d2e:	605a      	str	r2, [r3, #4]
  return 0;
 8101d30:	2300      	movs	r3, #0
}
 8101d32:	4618      	mov	r0, r3
 8101d34:	370c      	adds	r7, #12
 8101d36:	46bd      	mov	sp, r7
 8101d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d3c:	4770      	bx	lr

08101d3e <_isatty>:

int _isatty(int file)
{
 8101d3e:	b480      	push	{r7}
 8101d40:	b083      	sub	sp, #12
 8101d42:	af00      	add	r7, sp, #0
 8101d44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8101d46:	2301      	movs	r3, #1
}
 8101d48:	4618      	mov	r0, r3
 8101d4a:	370c      	adds	r7, #12
 8101d4c:	46bd      	mov	sp, r7
 8101d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d52:	4770      	bx	lr

08101d54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101d54:	b480      	push	{r7}
 8101d56:	b085      	sub	sp, #20
 8101d58:	af00      	add	r7, sp, #0
 8101d5a:	60f8      	str	r0, [r7, #12]
 8101d5c:	60b9      	str	r1, [r7, #8]
 8101d5e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8101d60:	2300      	movs	r3, #0
}
 8101d62:	4618      	mov	r0, r3
 8101d64:	3714      	adds	r7, #20
 8101d66:	46bd      	mov	sp, r7
 8101d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d6c:	4770      	bx	lr
	...

08101d70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8101d70:	b580      	push	{r7, lr}
 8101d72:	b086      	sub	sp, #24
 8101d74:	af00      	add	r7, sp, #0
 8101d76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101d78:	4a14      	ldr	r2, [pc, #80]	; (8101dcc <_sbrk+0x5c>)
 8101d7a:	4b15      	ldr	r3, [pc, #84]	; (8101dd0 <_sbrk+0x60>)
 8101d7c:	1ad3      	subs	r3, r2, r3
 8101d7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8101d80:	697b      	ldr	r3, [r7, #20]
 8101d82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8101d84:	4b13      	ldr	r3, [pc, #76]	; (8101dd4 <_sbrk+0x64>)
 8101d86:	681b      	ldr	r3, [r3, #0]
 8101d88:	2b00      	cmp	r3, #0
 8101d8a:	d102      	bne.n	8101d92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101d8c:	4b11      	ldr	r3, [pc, #68]	; (8101dd4 <_sbrk+0x64>)
 8101d8e:	4a12      	ldr	r2, [pc, #72]	; (8101dd8 <_sbrk+0x68>)
 8101d90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8101d92:	4b10      	ldr	r3, [pc, #64]	; (8101dd4 <_sbrk+0x64>)
 8101d94:	681a      	ldr	r2, [r3, #0]
 8101d96:	687b      	ldr	r3, [r7, #4]
 8101d98:	4413      	add	r3, r2
 8101d9a:	693a      	ldr	r2, [r7, #16]
 8101d9c:	429a      	cmp	r2, r3
 8101d9e:	d207      	bcs.n	8101db0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8101da0:	f009 fc96 	bl	810b6d0 <__errno>
 8101da4:	4603      	mov	r3, r0
 8101da6:	220c      	movs	r2, #12
 8101da8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8101daa:	f04f 33ff 	mov.w	r3, #4294967295
 8101dae:	e009      	b.n	8101dc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8101db0:	4b08      	ldr	r3, [pc, #32]	; (8101dd4 <_sbrk+0x64>)
 8101db2:	681b      	ldr	r3, [r3, #0]
 8101db4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8101db6:	4b07      	ldr	r3, [pc, #28]	; (8101dd4 <_sbrk+0x64>)
 8101db8:	681a      	ldr	r2, [r3, #0]
 8101dba:	687b      	ldr	r3, [r7, #4]
 8101dbc:	4413      	add	r3, r2
 8101dbe:	4a05      	ldr	r2, [pc, #20]	; (8101dd4 <_sbrk+0x64>)
 8101dc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8101dc2:	68fb      	ldr	r3, [r7, #12]
}
 8101dc4:	4618      	mov	r0, r3
 8101dc6:	3718      	adds	r7, #24
 8101dc8:	46bd      	mov	sp, r7
 8101dca:	bd80      	pop	{r7, pc}
 8101dcc:	10048000 	.word	0x10048000
 8101dd0:	00000400 	.word	0x00000400
 8101dd4:	10000758 	.word	0x10000758
 8101dd8:	10000e50 	.word	0x10000e50

08101ddc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8101ddc:	b580      	push	{r7, lr}
 8101dde:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8101de0:	4b22      	ldr	r3, [pc, #136]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101de2:	4a23      	ldr	r2, [pc, #140]	; (8101e70 <MX_USART3_UART_Init+0x94>)
 8101de4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101de6:	4b21      	ldr	r3, [pc, #132]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101de8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101dec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101dee:	4b1f      	ldr	r3, [pc, #124]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101df0:	2200      	movs	r2, #0
 8101df2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101df4:	4b1d      	ldr	r3, [pc, #116]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101df6:	2200      	movs	r2, #0
 8101df8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101dfa:	4b1c      	ldr	r3, [pc, #112]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101dfc:	2200      	movs	r2, #0
 8101dfe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8101e00:	4b1a      	ldr	r3, [pc, #104]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101e02:	220c      	movs	r2, #12
 8101e04:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101e06:	4b19      	ldr	r3, [pc, #100]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101e08:	2200      	movs	r2, #0
 8101e0a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101e0c:	4b17      	ldr	r3, [pc, #92]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101e0e:	2200      	movs	r2, #0
 8101e10:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101e12:	4b16      	ldr	r3, [pc, #88]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101e14:	2200      	movs	r2, #0
 8101e16:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101e18:	4b14      	ldr	r3, [pc, #80]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101e1a:	2200      	movs	r2, #0
 8101e1c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101e1e:	4b13      	ldr	r3, [pc, #76]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101e20:	2200      	movs	r2, #0
 8101e22:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101e24:	4811      	ldr	r0, [pc, #68]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101e26:	f007 fe49 	bl	8109abc <HAL_UART_Init>
 8101e2a:	4603      	mov	r3, r0
 8101e2c:	2b00      	cmp	r3, #0
 8101e2e:	d001      	beq.n	8101e34 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8101e30:	f7ff fba0 	bl	8101574 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101e34:	2100      	movs	r1, #0
 8101e36:	480d      	ldr	r0, [pc, #52]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101e38:	f008 fe4a 	bl	810aad0 <HAL_UARTEx_SetTxFifoThreshold>
 8101e3c:	4603      	mov	r3, r0
 8101e3e:	2b00      	cmp	r3, #0
 8101e40:	d001      	beq.n	8101e46 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8101e42:	f7ff fb97 	bl	8101574 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101e46:	2100      	movs	r1, #0
 8101e48:	4808      	ldr	r0, [pc, #32]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101e4a:	f008 fe7f 	bl	810ab4c <HAL_UARTEx_SetRxFifoThreshold>
 8101e4e:	4603      	mov	r3, r0
 8101e50:	2b00      	cmp	r3, #0
 8101e52:	d001      	beq.n	8101e58 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8101e54:	f7ff fb8e 	bl	8101574 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8101e58:	4804      	ldr	r0, [pc, #16]	; (8101e6c <MX_USART3_UART_Init+0x90>)
 8101e5a:	f008 fe00 	bl	810aa5e <HAL_UARTEx_DisableFifoMode>
 8101e5e:	4603      	mov	r3, r0
 8101e60:	2b00      	cmp	r3, #0
 8101e62:	d001      	beq.n	8101e68 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8101e64:	f7ff fb86 	bl	8101574 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8101e68:	bf00      	nop
 8101e6a:	bd80      	pop	{r7, pc}
 8101e6c:	1000075c 	.word	0x1000075c
 8101e70:	40004800 	.word	0x40004800

08101e74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8101e74:	b580      	push	{r7, lr}
 8101e76:	b0ba      	sub	sp, #232	; 0xe8
 8101e78:	af00      	add	r7, sp, #0
 8101e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101e7c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101e80:	2200      	movs	r2, #0
 8101e82:	601a      	str	r2, [r3, #0]
 8101e84:	605a      	str	r2, [r3, #4]
 8101e86:	609a      	str	r2, [r3, #8]
 8101e88:	60da      	str	r2, [r3, #12]
 8101e8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101e8c:	f107 0310 	add.w	r3, r7, #16
 8101e90:	22c0      	movs	r2, #192	; 0xc0
 8101e92:	2100      	movs	r1, #0
 8101e94:	4618      	mov	r0, r3
 8101e96:	f009 fbcc 	bl	810b632 <memset>
  if(uartHandle->Instance==USART3)
 8101e9a:	687b      	ldr	r3, [r7, #4]
 8101e9c:	681b      	ldr	r3, [r3, #0]
 8101e9e:	4a27      	ldr	r2, [pc, #156]	; (8101f3c <HAL_UART_MspInit+0xc8>)
 8101ea0:	4293      	cmp	r3, r2
 8101ea2:	d146      	bne.n	8101f32 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8101ea4:	f04f 0202 	mov.w	r2, #2
 8101ea8:	f04f 0300 	mov.w	r3, #0
 8101eac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101eb0:	2300      	movs	r3, #0
 8101eb2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101eb6:	f107 0310 	add.w	r3, r7, #16
 8101eba:	4618      	mov	r0, r3
 8101ebc:	f004 fc86 	bl	81067cc <HAL_RCCEx_PeriphCLKConfig>
 8101ec0:	4603      	mov	r3, r0
 8101ec2:	2b00      	cmp	r3, #0
 8101ec4:	d001      	beq.n	8101eca <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8101ec6:	f7ff fb55 	bl	8101574 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8101eca:	4b1d      	ldr	r3, [pc, #116]	; (8101f40 <HAL_UART_MspInit+0xcc>)
 8101ecc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ed0:	4a1b      	ldr	r2, [pc, #108]	; (8101f40 <HAL_UART_MspInit+0xcc>)
 8101ed2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8101ed6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101eda:	4b19      	ldr	r3, [pc, #100]	; (8101f40 <HAL_UART_MspInit+0xcc>)
 8101edc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ee0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8101ee4:	60fb      	str	r3, [r7, #12]
 8101ee6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101ee8:	4b15      	ldr	r3, [pc, #84]	; (8101f40 <HAL_UART_MspInit+0xcc>)
 8101eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101eee:	4a14      	ldr	r2, [pc, #80]	; (8101f40 <HAL_UART_MspInit+0xcc>)
 8101ef0:	f043 0302 	orr.w	r3, r3, #2
 8101ef4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101ef8:	4b11      	ldr	r3, [pc, #68]	; (8101f40 <HAL_UART_MspInit+0xcc>)
 8101efa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101efe:	f003 0302 	and.w	r3, r3, #2
 8101f02:	60bb      	str	r3, [r7, #8]
 8101f04:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8101f06:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101f0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101f0e:	2302      	movs	r3, #2
 8101f10:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101f14:	2300      	movs	r3, #0
 8101f16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101f1a:	2300      	movs	r3, #0
 8101f1c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8101f20:	2307      	movs	r3, #7
 8101f22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101f26:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101f2a:	4619      	mov	r1, r3
 8101f2c:	4805      	ldr	r0, [pc, #20]	; (8101f44 <HAL_UART_MspInit+0xd0>)
 8101f2e:	f003 fb73 	bl	8105618 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8101f32:	bf00      	nop
 8101f34:	37e8      	adds	r7, #232	; 0xe8
 8101f36:	46bd      	mov	sp, r7
 8101f38:	bd80      	pop	{r7, pc}
 8101f3a:	bf00      	nop
 8101f3c:	40004800 	.word	0x40004800
 8101f40:	58024400 	.word	0x58024400
 8101f44:	58020400 	.word	0x58020400

08101f48 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8101f48:	b580      	push	{r7, lr}
 8101f4a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8101f4c:	4b15      	ldr	r3, [pc, #84]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f4e:	4a16      	ldr	r2, [pc, #88]	; (8101fa8 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8101f50:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8101f52:	4b14      	ldr	r3, [pc, #80]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f54:	2209      	movs	r2, #9
 8101f56:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8101f58:	4b12      	ldr	r3, [pc, #72]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f5a:	2202      	movs	r2, #2
 8101f5c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8101f5e:	4b11      	ldr	r3, [pc, #68]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f60:	2200      	movs	r2, #0
 8101f62:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8101f64:	4b0f      	ldr	r3, [pc, #60]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f66:	2202      	movs	r2, #2
 8101f68:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8101f6a:	4b0e      	ldr	r3, [pc, #56]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f6c:	2200      	movs	r2, #0
 8101f6e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8101f70:	4b0c      	ldr	r3, [pc, #48]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f72:	2200      	movs	r2, #0
 8101f74:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8101f76:	4b0b      	ldr	r3, [pc, #44]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f78:	2200      	movs	r2, #0
 8101f7a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8101f7c:	4b09      	ldr	r3, [pc, #36]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f7e:	2201      	movs	r2, #1
 8101f80:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8101f82:	4b08      	ldr	r3, [pc, #32]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f84:	2201      	movs	r2, #1
 8101f86:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8101f88:	4b06      	ldr	r3, [pc, #24]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f8a:	2200      	movs	r2, #0
 8101f8c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8101f8e:	4805      	ldr	r0, [pc, #20]	; (8101fa4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101f90:	f003 ffa9 	bl	8105ee6 <HAL_PCD_Init>
 8101f94:	4603      	mov	r3, r0
 8101f96:	2b00      	cmp	r3, #0
 8101f98:	d001      	beq.n	8101f9e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8101f9a:	f7ff faeb 	bl	8101574 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8101f9e:	bf00      	nop
 8101fa0:	bd80      	pop	{r7, pc}
 8101fa2:	bf00      	nop
 8101fa4:	100007f0 	.word	0x100007f0
 8101fa8:	40080000 	.word	0x40080000

08101fac <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8101fac:	b580      	push	{r7, lr}
 8101fae:	b0ba      	sub	sp, #232	; 0xe8
 8101fb0:	af00      	add	r7, sp, #0
 8101fb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101fb4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101fb8:	2200      	movs	r2, #0
 8101fba:	601a      	str	r2, [r3, #0]
 8101fbc:	605a      	str	r2, [r3, #4]
 8101fbe:	609a      	str	r2, [r3, #8]
 8101fc0:	60da      	str	r2, [r3, #12]
 8101fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101fc4:	f107 0310 	add.w	r3, r7, #16
 8101fc8:	22c0      	movs	r2, #192	; 0xc0
 8101fca:	2100      	movs	r1, #0
 8101fcc:	4618      	mov	r0, r3
 8101fce:	f009 fb30 	bl	810b632 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8101fd2:	687b      	ldr	r3, [r7, #4]
 8101fd4:	681b      	ldr	r3, [r3, #0]
 8101fd6:	4a30      	ldr	r2, [pc, #192]	; (8102098 <HAL_PCD_MspInit+0xec>)
 8101fd8:	4293      	cmp	r3, r2
 8101fda:	d159      	bne.n	8102090 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8101fdc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8101fe0:	f04f 0300 	mov.w	r3, #0
 8101fe4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8101fe8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8101fec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101ff0:	f107 0310 	add.w	r3, r7, #16
 8101ff4:	4618      	mov	r0, r3
 8101ff6:	f004 fbe9 	bl	81067cc <HAL_RCCEx_PeriphCLKConfig>
 8101ffa:	4603      	mov	r3, r0
 8101ffc:	2b00      	cmp	r3, #0
 8101ffe:	d001      	beq.n	8102004 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8102000:	f7ff fab8 	bl	8101574 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8102004:	f004 f940 	bl	8106288 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8102008:	4b24      	ldr	r3, [pc, #144]	; (810209c <HAL_PCD_MspInit+0xf0>)
 810200a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810200e:	4a23      	ldr	r2, [pc, #140]	; (810209c <HAL_PCD_MspInit+0xf0>)
 8102010:	f043 0301 	orr.w	r3, r3, #1
 8102014:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102018:	4b20      	ldr	r3, [pc, #128]	; (810209c <HAL_PCD_MspInit+0xf0>)
 810201a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810201e:	f003 0301 	and.w	r3, r3, #1
 8102022:	60fb      	str	r3, [r7, #12]
 8102024:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = VBUS_FS2_Pin;
 8102026:	f44f 7300 	mov.w	r3, #512	; 0x200
 810202a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 810202e:	2300      	movs	r3, #0
 8102030:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102034:	2300      	movs	r3, #0
 8102036:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(VBUS_FS2_GPIO_Port, &GPIO_InitStruct);
 810203a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 810203e:	4619      	mov	r1, r3
 8102040:	4817      	ldr	r0, [pc, #92]	; (81020a0 <HAL_PCD_MspInit+0xf4>)
 8102042:	f003 fae9 	bl	8105618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS2_P_Pin|USB_OTG_FS2_N_Pin;
 8102046:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 810204a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810204e:	2302      	movs	r3, #2
 8102050:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102054:	2300      	movs	r3, #0
 8102056:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810205a:	2300      	movs	r3, #0
 810205c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8102060:	230a      	movs	r3, #10
 8102062:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8102066:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 810206a:	4619      	mov	r1, r3
 810206c:	480c      	ldr	r0, [pc, #48]	; (81020a0 <HAL_PCD_MspInit+0xf4>)
 810206e:	f003 fad3 	bl	8105618 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8102072:	4b0a      	ldr	r3, [pc, #40]	; (810209c <HAL_PCD_MspInit+0xf0>)
 8102074:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102078:	4a08      	ldr	r2, [pc, #32]	; (810209c <HAL_PCD_MspInit+0xf0>)
 810207a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 810207e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8102082:	4b06      	ldr	r3, [pc, #24]	; (810209c <HAL_PCD_MspInit+0xf0>)
 8102084:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102088:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810208c:	60bb      	str	r3, [r7, #8]
 810208e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8102090:	bf00      	nop
 8102092:	37e8      	adds	r7, #232	; 0xe8
 8102094:	46bd      	mov	sp, r7
 8102096:	bd80      	pop	{r7, pc}
 8102098:	40080000 	.word	0x40080000
 810209c:	58024400 	.word	0x58024400
 81020a0:	58020000 	.word	0x58020000

081020a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81020a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 81020dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81020a8:	f7fe fae8 	bl	810067c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81020ac:	480c      	ldr	r0, [pc, #48]	; (81020e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81020ae:	490d      	ldr	r1, [pc, #52]	; (81020e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81020b0:	4a0d      	ldr	r2, [pc, #52]	; (81020e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81020b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81020b4:	e002      	b.n	81020bc <LoopCopyDataInit>

081020b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81020b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81020b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81020ba:	3304      	adds	r3, #4

081020bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81020bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81020be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81020c0:	d3f9      	bcc.n	81020b6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81020c2:	4a0a      	ldr	r2, [pc, #40]	; (81020ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81020c4:	4c0a      	ldr	r4, [pc, #40]	; (81020f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 81020c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 81020c8:	e001      	b.n	81020ce <LoopFillZerobss>

081020ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81020ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81020cc:	3204      	adds	r2, #4

081020ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81020ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81020d0:	d3fb      	bcc.n	81020ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81020d2:	f009 fb03 	bl	810b6dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81020d6:	f7ff f9a9 	bl	810142c <main>
  bx  lr
 81020da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81020dc:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81020e0:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81020e4:	1000006c 	.word	0x1000006c
  ldr r2, =_sidata
 81020e8:	0810c38c 	.word	0x0810c38c
  ldr r2, =_sbss
 81020ec:	1000012c 	.word	0x1000012c
  ldr r4, =_ebss
 81020f0:	10000e4c 	.word	0x10000e4c

081020f4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81020f4:	e7fe      	b.n	81020f4 <ADC3_IRQHandler>
	...

081020f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81020f8:	b580      	push	{r7, lr}
 81020fa:	b082      	sub	sp, #8
 81020fc:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81020fe:	4b28      	ldr	r3, [pc, #160]	; (81021a0 <HAL_Init+0xa8>)
 8102100:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102104:	4a26      	ldr	r2, [pc, #152]	; (81021a0 <HAL_Init+0xa8>)
 8102106:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 810210a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810210e:	4b24      	ldr	r3, [pc, #144]	; (81021a0 <HAL_Init+0xa8>)
 8102110:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102114:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102118:	603b      	str	r3, [r7, #0]
 810211a:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 810211c:	4b21      	ldr	r3, [pc, #132]	; (81021a4 <HAL_Init+0xac>)
 810211e:	681b      	ldr	r3, [r3, #0]
 8102120:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8102124:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102128:	4a1e      	ldr	r2, [pc, #120]	; (81021a4 <HAL_Init+0xac>)
 810212a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 810212e:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8102130:	4b1c      	ldr	r3, [pc, #112]	; (81021a4 <HAL_Init+0xac>)
 8102132:	681b      	ldr	r3, [r3, #0]
 8102134:	4a1b      	ldr	r2, [pc, #108]	; (81021a4 <HAL_Init+0xac>)
 8102136:	f043 0301 	orr.w	r3, r3, #1
 810213a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 810213c:	2003      	movs	r0, #3
 810213e:	f000 f9a3 	bl	8102488 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102142:	f004 f96b 	bl	810641c <HAL_RCC_GetSysClockFreq>
 8102146:	4602      	mov	r2, r0
 8102148:	4b15      	ldr	r3, [pc, #84]	; (81021a0 <HAL_Init+0xa8>)
 810214a:	699b      	ldr	r3, [r3, #24]
 810214c:	0a1b      	lsrs	r3, r3, #8
 810214e:	f003 030f 	and.w	r3, r3, #15
 8102152:	4915      	ldr	r1, [pc, #84]	; (81021a8 <HAL_Init+0xb0>)
 8102154:	5ccb      	ldrb	r3, [r1, r3]
 8102156:	f003 031f 	and.w	r3, r3, #31
 810215a:	fa22 f303 	lsr.w	r3, r2, r3
 810215e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102160:	4b0f      	ldr	r3, [pc, #60]	; (81021a0 <HAL_Init+0xa8>)
 8102162:	699b      	ldr	r3, [r3, #24]
 8102164:	f003 030f 	and.w	r3, r3, #15
 8102168:	4a0f      	ldr	r2, [pc, #60]	; (81021a8 <HAL_Init+0xb0>)
 810216a:	5cd3      	ldrb	r3, [r2, r3]
 810216c:	f003 031f 	and.w	r3, r3, #31
 8102170:	687a      	ldr	r2, [r7, #4]
 8102172:	fa22 f303 	lsr.w	r3, r2, r3
 8102176:	4a0d      	ldr	r2, [pc, #52]	; (81021ac <HAL_Init+0xb4>)
 8102178:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810217a:	4b0c      	ldr	r3, [pc, #48]	; (81021ac <HAL_Init+0xb4>)
 810217c:	681b      	ldr	r3, [r3, #0]
 810217e:	4a0c      	ldr	r2, [pc, #48]	; (81021b0 <HAL_Init+0xb8>)
 8102180:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8102182:	2000      	movs	r0, #0
 8102184:	f000 f816 	bl	81021b4 <HAL_InitTick>
 8102188:	4603      	mov	r3, r0
 810218a:	2b00      	cmp	r3, #0
 810218c:	d001      	beq.n	8102192 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810218e:	2301      	movs	r3, #1
 8102190:	e002      	b.n	8102198 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8102192:	f7ff fd4d 	bl	8101c30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8102196:	2300      	movs	r3, #0
}
 8102198:	4618      	mov	r0, r3
 810219a:	3708      	adds	r7, #8
 810219c:	46bd      	mov	sp, r7
 810219e:	bd80      	pop	{r7, pc}
 81021a0:	58024400 	.word	0x58024400
 81021a4:	40024400 	.word	0x40024400
 81021a8:	0810c308 	.word	0x0810c308
 81021ac:	10000004 	.word	0x10000004
 81021b0:	10000000 	.word	0x10000000

081021b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81021b4:	b580      	push	{r7, lr}
 81021b6:	b082      	sub	sp, #8
 81021b8:	af00      	add	r7, sp, #0
 81021ba:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81021bc:	4b15      	ldr	r3, [pc, #84]	; (8102214 <HAL_InitTick+0x60>)
 81021be:	781b      	ldrb	r3, [r3, #0]
 81021c0:	2b00      	cmp	r3, #0
 81021c2:	d101      	bne.n	81021c8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81021c4:	2301      	movs	r3, #1
 81021c6:	e021      	b.n	810220c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81021c8:	4b13      	ldr	r3, [pc, #76]	; (8102218 <HAL_InitTick+0x64>)
 81021ca:	681a      	ldr	r2, [r3, #0]
 81021cc:	4b11      	ldr	r3, [pc, #68]	; (8102214 <HAL_InitTick+0x60>)
 81021ce:	781b      	ldrb	r3, [r3, #0]
 81021d0:	4619      	mov	r1, r3
 81021d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81021d6:	fbb3 f3f1 	udiv	r3, r3, r1
 81021da:	fbb2 f3f3 	udiv	r3, r2, r3
 81021de:	4618      	mov	r0, r3
 81021e0:	f000 f985 	bl	81024ee <HAL_SYSTICK_Config>
 81021e4:	4603      	mov	r3, r0
 81021e6:	2b00      	cmp	r3, #0
 81021e8:	d001      	beq.n	81021ee <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81021ea:	2301      	movs	r3, #1
 81021ec:	e00e      	b.n	810220c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81021ee:	687b      	ldr	r3, [r7, #4]
 81021f0:	2b0f      	cmp	r3, #15
 81021f2:	d80a      	bhi.n	810220a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81021f4:	2200      	movs	r2, #0
 81021f6:	6879      	ldr	r1, [r7, #4]
 81021f8:	f04f 30ff 	mov.w	r0, #4294967295
 81021fc:	f000 f94f 	bl	810249e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8102200:	4a06      	ldr	r2, [pc, #24]	; (810221c <HAL_InitTick+0x68>)
 8102202:	687b      	ldr	r3, [r7, #4]
 8102204:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8102206:	2300      	movs	r3, #0
 8102208:	e000      	b.n	810220c <HAL_InitTick+0x58>
    return HAL_ERROR;
 810220a:	2301      	movs	r3, #1
}
 810220c:	4618      	mov	r0, r3
 810220e:	3708      	adds	r7, #8
 8102210:	46bd      	mov	sp, r7
 8102212:	bd80      	pop	{r7, pc}
 8102214:	1000000c 	.word	0x1000000c
 8102218:	10000000 	.word	0x10000000
 810221c:	10000008 	.word	0x10000008

08102220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8102220:	b480      	push	{r7}
 8102222:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8102224:	4b06      	ldr	r3, [pc, #24]	; (8102240 <HAL_IncTick+0x20>)
 8102226:	781b      	ldrb	r3, [r3, #0]
 8102228:	461a      	mov	r2, r3
 810222a:	4b06      	ldr	r3, [pc, #24]	; (8102244 <HAL_IncTick+0x24>)
 810222c:	681b      	ldr	r3, [r3, #0]
 810222e:	4413      	add	r3, r2
 8102230:	4a04      	ldr	r2, [pc, #16]	; (8102244 <HAL_IncTick+0x24>)
 8102232:	6013      	str	r3, [r2, #0]
}
 8102234:	bf00      	nop
 8102236:	46bd      	mov	sp, r7
 8102238:	f85d 7b04 	ldr.w	r7, [sp], #4
 810223c:	4770      	bx	lr
 810223e:	bf00      	nop
 8102240:	1000000c 	.word	0x1000000c
 8102244:	10000cfc 	.word	0x10000cfc

08102248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102248:	b480      	push	{r7}
 810224a:	af00      	add	r7, sp, #0
  return uwTick;
 810224c:	4b03      	ldr	r3, [pc, #12]	; (810225c <HAL_GetTick+0x14>)
 810224e:	681b      	ldr	r3, [r3, #0]
}
 8102250:	4618      	mov	r0, r3
 8102252:	46bd      	mov	sp, r7
 8102254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102258:	4770      	bx	lr
 810225a:	bf00      	nop
 810225c:	10000cfc 	.word	0x10000cfc

08102260 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102260:	b580      	push	{r7, lr}
 8102262:	b084      	sub	sp, #16
 8102264:	af00      	add	r7, sp, #0
 8102266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8102268:	f7ff ffee 	bl	8102248 <HAL_GetTick>
 810226c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 810226e:	687b      	ldr	r3, [r7, #4]
 8102270:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8102272:	68fb      	ldr	r3, [r7, #12]
 8102274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102278:	d005      	beq.n	8102286 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810227a:	4b0a      	ldr	r3, [pc, #40]	; (81022a4 <HAL_Delay+0x44>)
 810227c:	781b      	ldrb	r3, [r3, #0]
 810227e:	461a      	mov	r2, r3
 8102280:	68fb      	ldr	r3, [r7, #12]
 8102282:	4413      	add	r3, r2
 8102284:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8102286:	bf00      	nop
 8102288:	f7ff ffde 	bl	8102248 <HAL_GetTick>
 810228c:	4602      	mov	r2, r0
 810228e:	68bb      	ldr	r3, [r7, #8]
 8102290:	1ad3      	subs	r3, r2, r3
 8102292:	68fa      	ldr	r2, [r7, #12]
 8102294:	429a      	cmp	r2, r3
 8102296:	d8f7      	bhi.n	8102288 <HAL_Delay+0x28>
  {
  }
}
 8102298:	bf00      	nop
 810229a:	bf00      	nop
 810229c:	3710      	adds	r7, #16
 810229e:	46bd      	mov	sp, r7
 81022a0:	bd80      	pop	{r7, pc}
 81022a2:	bf00      	nop
 81022a4:	1000000c 	.word	0x1000000c

081022a8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 81022a8:	b480      	push	{r7}
 81022aa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 81022ac:	4b03      	ldr	r3, [pc, #12]	; (81022bc <HAL_GetREVID+0x14>)
 81022ae:	681b      	ldr	r3, [r3, #0]
 81022b0:	0c1b      	lsrs	r3, r3, #16
}
 81022b2:	4618      	mov	r0, r3
 81022b4:	46bd      	mov	sp, r7
 81022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022ba:	4770      	bx	lr
 81022bc:	5c001000 	.word	0x5c001000

081022c0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 81022c0:	b480      	push	{r7}
 81022c2:	b083      	sub	sp, #12
 81022c4:	af00      	add	r7, sp, #0
 81022c6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 81022c8:	4b06      	ldr	r3, [pc, #24]	; (81022e4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 81022ca:	685b      	ldr	r3, [r3, #4]
 81022cc:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 81022d0:	4904      	ldr	r1, [pc, #16]	; (81022e4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 81022d2:	687b      	ldr	r3, [r7, #4]
 81022d4:	4313      	orrs	r3, r2
 81022d6:	604b      	str	r3, [r1, #4]
}
 81022d8:	bf00      	nop
 81022da:	370c      	adds	r7, #12
 81022dc:	46bd      	mov	sp, r7
 81022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022e2:	4770      	bx	lr
 81022e4:	58000400 	.word	0x58000400

081022e8 <__NVIC_SetPriorityGrouping>:
{
 81022e8:	b480      	push	{r7}
 81022ea:	b085      	sub	sp, #20
 81022ec:	af00      	add	r7, sp, #0
 81022ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81022f0:	687b      	ldr	r3, [r7, #4]
 81022f2:	f003 0307 	and.w	r3, r3, #7
 81022f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81022f8:	4b0c      	ldr	r3, [pc, #48]	; (810232c <__NVIC_SetPriorityGrouping+0x44>)
 81022fa:	68db      	ldr	r3, [r3, #12]
 81022fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81022fe:	68ba      	ldr	r2, [r7, #8]
 8102300:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8102304:	4013      	ands	r3, r2
 8102306:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102308:	68fb      	ldr	r3, [r7, #12]
 810230a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 810230c:	68bb      	ldr	r3, [r7, #8]
 810230e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102310:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8102314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810231a:	4a04      	ldr	r2, [pc, #16]	; (810232c <__NVIC_SetPriorityGrouping+0x44>)
 810231c:	68bb      	ldr	r3, [r7, #8]
 810231e:	60d3      	str	r3, [r2, #12]
}
 8102320:	bf00      	nop
 8102322:	3714      	adds	r7, #20
 8102324:	46bd      	mov	sp, r7
 8102326:	f85d 7b04 	ldr.w	r7, [sp], #4
 810232a:	4770      	bx	lr
 810232c:	e000ed00 	.word	0xe000ed00

08102330 <__NVIC_GetPriorityGrouping>:
{
 8102330:	b480      	push	{r7}
 8102332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8102334:	4b04      	ldr	r3, [pc, #16]	; (8102348 <__NVIC_GetPriorityGrouping+0x18>)
 8102336:	68db      	ldr	r3, [r3, #12]
 8102338:	0a1b      	lsrs	r3, r3, #8
 810233a:	f003 0307 	and.w	r3, r3, #7
}
 810233e:	4618      	mov	r0, r3
 8102340:	46bd      	mov	sp, r7
 8102342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102346:	4770      	bx	lr
 8102348:	e000ed00 	.word	0xe000ed00

0810234c <__NVIC_EnableIRQ>:
{
 810234c:	b480      	push	{r7}
 810234e:	b083      	sub	sp, #12
 8102350:	af00      	add	r7, sp, #0
 8102352:	4603      	mov	r3, r0
 8102354:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102356:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810235a:	2b00      	cmp	r3, #0
 810235c:	db0b      	blt.n	8102376 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 810235e:	88fb      	ldrh	r3, [r7, #6]
 8102360:	f003 021f 	and.w	r2, r3, #31
 8102364:	4907      	ldr	r1, [pc, #28]	; (8102384 <__NVIC_EnableIRQ+0x38>)
 8102366:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810236a:	095b      	lsrs	r3, r3, #5
 810236c:	2001      	movs	r0, #1
 810236e:	fa00 f202 	lsl.w	r2, r0, r2
 8102372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8102376:	bf00      	nop
 8102378:	370c      	adds	r7, #12
 810237a:	46bd      	mov	sp, r7
 810237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102380:	4770      	bx	lr
 8102382:	bf00      	nop
 8102384:	e000e100 	.word	0xe000e100

08102388 <__NVIC_SetPriority>:
{
 8102388:	b480      	push	{r7}
 810238a:	b083      	sub	sp, #12
 810238c:	af00      	add	r7, sp, #0
 810238e:	4603      	mov	r3, r0
 8102390:	6039      	str	r1, [r7, #0]
 8102392:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102394:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102398:	2b00      	cmp	r3, #0
 810239a:	db0a      	blt.n	81023b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810239c:	683b      	ldr	r3, [r7, #0]
 810239e:	b2da      	uxtb	r2, r3
 81023a0:	490c      	ldr	r1, [pc, #48]	; (81023d4 <__NVIC_SetPriority+0x4c>)
 81023a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81023a6:	0112      	lsls	r2, r2, #4
 81023a8:	b2d2      	uxtb	r2, r2
 81023aa:	440b      	add	r3, r1
 81023ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 81023b0:	e00a      	b.n	81023c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81023b2:	683b      	ldr	r3, [r7, #0]
 81023b4:	b2da      	uxtb	r2, r3
 81023b6:	4908      	ldr	r1, [pc, #32]	; (81023d8 <__NVIC_SetPriority+0x50>)
 81023b8:	88fb      	ldrh	r3, [r7, #6]
 81023ba:	f003 030f 	and.w	r3, r3, #15
 81023be:	3b04      	subs	r3, #4
 81023c0:	0112      	lsls	r2, r2, #4
 81023c2:	b2d2      	uxtb	r2, r2
 81023c4:	440b      	add	r3, r1
 81023c6:	761a      	strb	r2, [r3, #24]
}
 81023c8:	bf00      	nop
 81023ca:	370c      	adds	r7, #12
 81023cc:	46bd      	mov	sp, r7
 81023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023d2:	4770      	bx	lr
 81023d4:	e000e100 	.word	0xe000e100
 81023d8:	e000ed00 	.word	0xe000ed00

081023dc <NVIC_EncodePriority>:
{
 81023dc:	b480      	push	{r7}
 81023de:	b089      	sub	sp, #36	; 0x24
 81023e0:	af00      	add	r7, sp, #0
 81023e2:	60f8      	str	r0, [r7, #12]
 81023e4:	60b9      	str	r1, [r7, #8]
 81023e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81023e8:	68fb      	ldr	r3, [r7, #12]
 81023ea:	f003 0307 	and.w	r3, r3, #7
 81023ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81023f0:	69fb      	ldr	r3, [r7, #28]
 81023f2:	f1c3 0307 	rsb	r3, r3, #7
 81023f6:	2b04      	cmp	r3, #4
 81023f8:	bf28      	it	cs
 81023fa:	2304      	movcs	r3, #4
 81023fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81023fe:	69fb      	ldr	r3, [r7, #28]
 8102400:	3304      	adds	r3, #4
 8102402:	2b06      	cmp	r3, #6
 8102404:	d902      	bls.n	810240c <NVIC_EncodePriority+0x30>
 8102406:	69fb      	ldr	r3, [r7, #28]
 8102408:	3b03      	subs	r3, #3
 810240a:	e000      	b.n	810240e <NVIC_EncodePriority+0x32>
 810240c:	2300      	movs	r3, #0
 810240e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102410:	f04f 32ff 	mov.w	r2, #4294967295
 8102414:	69bb      	ldr	r3, [r7, #24]
 8102416:	fa02 f303 	lsl.w	r3, r2, r3
 810241a:	43da      	mvns	r2, r3
 810241c:	68bb      	ldr	r3, [r7, #8]
 810241e:	401a      	ands	r2, r3
 8102420:	697b      	ldr	r3, [r7, #20]
 8102422:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102424:	f04f 31ff 	mov.w	r1, #4294967295
 8102428:	697b      	ldr	r3, [r7, #20]
 810242a:	fa01 f303 	lsl.w	r3, r1, r3
 810242e:	43d9      	mvns	r1, r3
 8102430:	687b      	ldr	r3, [r7, #4]
 8102432:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102434:	4313      	orrs	r3, r2
}
 8102436:	4618      	mov	r0, r3
 8102438:	3724      	adds	r7, #36	; 0x24
 810243a:	46bd      	mov	sp, r7
 810243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102440:	4770      	bx	lr
	...

08102444 <SysTick_Config>:
{
 8102444:	b580      	push	{r7, lr}
 8102446:	b082      	sub	sp, #8
 8102448:	af00      	add	r7, sp, #0
 810244a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 810244c:	687b      	ldr	r3, [r7, #4]
 810244e:	3b01      	subs	r3, #1
 8102450:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8102454:	d301      	bcc.n	810245a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8102456:	2301      	movs	r3, #1
 8102458:	e00f      	b.n	810247a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 810245a:	4a0a      	ldr	r2, [pc, #40]	; (8102484 <SysTick_Config+0x40>)
 810245c:	687b      	ldr	r3, [r7, #4]
 810245e:	3b01      	subs	r3, #1
 8102460:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8102462:	210f      	movs	r1, #15
 8102464:	f04f 30ff 	mov.w	r0, #4294967295
 8102468:	f7ff ff8e 	bl	8102388 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 810246c:	4b05      	ldr	r3, [pc, #20]	; (8102484 <SysTick_Config+0x40>)
 810246e:	2200      	movs	r2, #0
 8102470:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8102472:	4b04      	ldr	r3, [pc, #16]	; (8102484 <SysTick_Config+0x40>)
 8102474:	2207      	movs	r2, #7
 8102476:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8102478:	2300      	movs	r3, #0
}
 810247a:	4618      	mov	r0, r3
 810247c:	3708      	adds	r7, #8
 810247e:	46bd      	mov	sp, r7
 8102480:	bd80      	pop	{r7, pc}
 8102482:	bf00      	nop
 8102484:	e000e010 	.word	0xe000e010

08102488 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102488:	b580      	push	{r7, lr}
 810248a:	b082      	sub	sp, #8
 810248c:	af00      	add	r7, sp, #0
 810248e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8102490:	6878      	ldr	r0, [r7, #4]
 8102492:	f7ff ff29 	bl	81022e8 <__NVIC_SetPriorityGrouping>
}
 8102496:	bf00      	nop
 8102498:	3708      	adds	r7, #8
 810249a:	46bd      	mov	sp, r7
 810249c:	bd80      	pop	{r7, pc}

0810249e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810249e:	b580      	push	{r7, lr}
 81024a0:	b086      	sub	sp, #24
 81024a2:	af00      	add	r7, sp, #0
 81024a4:	4603      	mov	r3, r0
 81024a6:	60b9      	str	r1, [r7, #8]
 81024a8:	607a      	str	r2, [r7, #4]
 81024aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 81024ac:	f7ff ff40 	bl	8102330 <__NVIC_GetPriorityGrouping>
 81024b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81024b2:	687a      	ldr	r2, [r7, #4]
 81024b4:	68b9      	ldr	r1, [r7, #8]
 81024b6:	6978      	ldr	r0, [r7, #20]
 81024b8:	f7ff ff90 	bl	81023dc <NVIC_EncodePriority>
 81024bc:	4602      	mov	r2, r0
 81024be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81024c2:	4611      	mov	r1, r2
 81024c4:	4618      	mov	r0, r3
 81024c6:	f7ff ff5f 	bl	8102388 <__NVIC_SetPriority>
}
 81024ca:	bf00      	nop
 81024cc:	3718      	adds	r7, #24
 81024ce:	46bd      	mov	sp, r7
 81024d0:	bd80      	pop	{r7, pc}

081024d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81024d2:	b580      	push	{r7, lr}
 81024d4:	b082      	sub	sp, #8
 81024d6:	af00      	add	r7, sp, #0
 81024d8:	4603      	mov	r3, r0
 81024da:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 81024dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81024e0:	4618      	mov	r0, r3
 81024e2:	f7ff ff33 	bl	810234c <__NVIC_EnableIRQ>
}
 81024e6:	bf00      	nop
 81024e8:	3708      	adds	r7, #8
 81024ea:	46bd      	mov	sp, r7
 81024ec:	bd80      	pop	{r7, pc}

081024ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81024ee:	b580      	push	{r7, lr}
 81024f0:	b082      	sub	sp, #8
 81024f2:	af00      	add	r7, sp, #0
 81024f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81024f6:	6878      	ldr	r0, [r7, #4]
 81024f8:	f7ff ffa4 	bl	8102444 <SysTick_Config>
 81024fc:	4603      	mov	r3, r0
}
 81024fe:	4618      	mov	r0, r3
 8102500:	3708      	adds	r7, #8
 8102502:	46bd      	mov	sp, r7
 8102504:	bd80      	pop	{r7, pc}
	...

08102508 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8102508:	b480      	push	{r7}
 810250a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 810250c:	4b07      	ldr	r3, [pc, #28]	; (810252c <HAL_GetCurrentCPUID+0x24>)
 810250e:	681b      	ldr	r3, [r3, #0]
 8102510:	091b      	lsrs	r3, r3, #4
 8102512:	f003 030f 	and.w	r3, r3, #15
 8102516:	2b07      	cmp	r3, #7
 8102518:	d101      	bne.n	810251e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 810251a:	2303      	movs	r3, #3
 810251c:	e000      	b.n	8102520 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 810251e:	2301      	movs	r3, #1
  }
}
 8102520:	4618      	mov	r0, r3
 8102522:	46bd      	mov	sp, r7
 8102524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102528:	4770      	bx	lr
 810252a:	bf00      	nop
 810252c:	e000ed00 	.word	0xe000ed00

08102530 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8102530:	b580      	push	{r7, lr}
 8102532:	b086      	sub	sp, #24
 8102534:	af00      	add	r7, sp, #0
 8102536:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8102538:	f7ff fe86 	bl	8102248 <HAL_GetTick>
 810253c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 810253e:	687b      	ldr	r3, [r7, #4]
 8102540:	2b00      	cmp	r3, #0
 8102542:	d101      	bne.n	8102548 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8102544:	2301      	movs	r3, #1
 8102546:	e314      	b.n	8102b72 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102548:	687b      	ldr	r3, [r7, #4]
 810254a:	681b      	ldr	r3, [r3, #0]
 810254c:	4a66      	ldr	r2, [pc, #408]	; (81026e8 <HAL_DMA_Init+0x1b8>)
 810254e:	4293      	cmp	r3, r2
 8102550:	d04a      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 8102552:	687b      	ldr	r3, [r7, #4]
 8102554:	681b      	ldr	r3, [r3, #0]
 8102556:	4a65      	ldr	r2, [pc, #404]	; (81026ec <HAL_DMA_Init+0x1bc>)
 8102558:	4293      	cmp	r3, r2
 810255a:	d045      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 810255c:	687b      	ldr	r3, [r7, #4]
 810255e:	681b      	ldr	r3, [r3, #0]
 8102560:	4a63      	ldr	r2, [pc, #396]	; (81026f0 <HAL_DMA_Init+0x1c0>)
 8102562:	4293      	cmp	r3, r2
 8102564:	d040      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 8102566:	687b      	ldr	r3, [r7, #4]
 8102568:	681b      	ldr	r3, [r3, #0]
 810256a:	4a62      	ldr	r2, [pc, #392]	; (81026f4 <HAL_DMA_Init+0x1c4>)
 810256c:	4293      	cmp	r3, r2
 810256e:	d03b      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 8102570:	687b      	ldr	r3, [r7, #4]
 8102572:	681b      	ldr	r3, [r3, #0]
 8102574:	4a60      	ldr	r2, [pc, #384]	; (81026f8 <HAL_DMA_Init+0x1c8>)
 8102576:	4293      	cmp	r3, r2
 8102578:	d036      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 810257a:	687b      	ldr	r3, [r7, #4]
 810257c:	681b      	ldr	r3, [r3, #0]
 810257e:	4a5f      	ldr	r2, [pc, #380]	; (81026fc <HAL_DMA_Init+0x1cc>)
 8102580:	4293      	cmp	r3, r2
 8102582:	d031      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 8102584:	687b      	ldr	r3, [r7, #4]
 8102586:	681b      	ldr	r3, [r3, #0]
 8102588:	4a5d      	ldr	r2, [pc, #372]	; (8102700 <HAL_DMA_Init+0x1d0>)
 810258a:	4293      	cmp	r3, r2
 810258c:	d02c      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 810258e:	687b      	ldr	r3, [r7, #4]
 8102590:	681b      	ldr	r3, [r3, #0]
 8102592:	4a5c      	ldr	r2, [pc, #368]	; (8102704 <HAL_DMA_Init+0x1d4>)
 8102594:	4293      	cmp	r3, r2
 8102596:	d027      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 8102598:	687b      	ldr	r3, [r7, #4]
 810259a:	681b      	ldr	r3, [r3, #0]
 810259c:	4a5a      	ldr	r2, [pc, #360]	; (8102708 <HAL_DMA_Init+0x1d8>)
 810259e:	4293      	cmp	r3, r2
 81025a0:	d022      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 81025a2:	687b      	ldr	r3, [r7, #4]
 81025a4:	681b      	ldr	r3, [r3, #0]
 81025a6:	4a59      	ldr	r2, [pc, #356]	; (810270c <HAL_DMA_Init+0x1dc>)
 81025a8:	4293      	cmp	r3, r2
 81025aa:	d01d      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 81025ac:	687b      	ldr	r3, [r7, #4]
 81025ae:	681b      	ldr	r3, [r3, #0]
 81025b0:	4a57      	ldr	r2, [pc, #348]	; (8102710 <HAL_DMA_Init+0x1e0>)
 81025b2:	4293      	cmp	r3, r2
 81025b4:	d018      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 81025b6:	687b      	ldr	r3, [r7, #4]
 81025b8:	681b      	ldr	r3, [r3, #0]
 81025ba:	4a56      	ldr	r2, [pc, #344]	; (8102714 <HAL_DMA_Init+0x1e4>)
 81025bc:	4293      	cmp	r3, r2
 81025be:	d013      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 81025c0:	687b      	ldr	r3, [r7, #4]
 81025c2:	681b      	ldr	r3, [r3, #0]
 81025c4:	4a54      	ldr	r2, [pc, #336]	; (8102718 <HAL_DMA_Init+0x1e8>)
 81025c6:	4293      	cmp	r3, r2
 81025c8:	d00e      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 81025ca:	687b      	ldr	r3, [r7, #4]
 81025cc:	681b      	ldr	r3, [r3, #0]
 81025ce:	4a53      	ldr	r2, [pc, #332]	; (810271c <HAL_DMA_Init+0x1ec>)
 81025d0:	4293      	cmp	r3, r2
 81025d2:	d009      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 81025d4:	687b      	ldr	r3, [r7, #4]
 81025d6:	681b      	ldr	r3, [r3, #0]
 81025d8:	4a51      	ldr	r2, [pc, #324]	; (8102720 <HAL_DMA_Init+0x1f0>)
 81025da:	4293      	cmp	r3, r2
 81025dc:	d004      	beq.n	81025e8 <HAL_DMA_Init+0xb8>
 81025de:	687b      	ldr	r3, [r7, #4]
 81025e0:	681b      	ldr	r3, [r3, #0]
 81025e2:	4a50      	ldr	r2, [pc, #320]	; (8102724 <HAL_DMA_Init+0x1f4>)
 81025e4:	4293      	cmp	r3, r2
 81025e6:	d101      	bne.n	81025ec <HAL_DMA_Init+0xbc>
 81025e8:	2301      	movs	r3, #1
 81025ea:	e000      	b.n	81025ee <HAL_DMA_Init+0xbe>
 81025ec:	2300      	movs	r3, #0
 81025ee:	2b00      	cmp	r3, #0
 81025f0:	f000 813b 	beq.w	810286a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81025f4:	687b      	ldr	r3, [r7, #4]
 81025f6:	2202      	movs	r2, #2
 81025f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 81025fc:	687b      	ldr	r3, [r7, #4]
 81025fe:	2200      	movs	r2, #0
 8102600:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8102604:	687b      	ldr	r3, [r7, #4]
 8102606:	681b      	ldr	r3, [r3, #0]
 8102608:	4a37      	ldr	r2, [pc, #220]	; (81026e8 <HAL_DMA_Init+0x1b8>)
 810260a:	4293      	cmp	r3, r2
 810260c:	d04a      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 810260e:	687b      	ldr	r3, [r7, #4]
 8102610:	681b      	ldr	r3, [r3, #0]
 8102612:	4a36      	ldr	r2, [pc, #216]	; (81026ec <HAL_DMA_Init+0x1bc>)
 8102614:	4293      	cmp	r3, r2
 8102616:	d045      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 8102618:	687b      	ldr	r3, [r7, #4]
 810261a:	681b      	ldr	r3, [r3, #0]
 810261c:	4a34      	ldr	r2, [pc, #208]	; (81026f0 <HAL_DMA_Init+0x1c0>)
 810261e:	4293      	cmp	r3, r2
 8102620:	d040      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 8102622:	687b      	ldr	r3, [r7, #4]
 8102624:	681b      	ldr	r3, [r3, #0]
 8102626:	4a33      	ldr	r2, [pc, #204]	; (81026f4 <HAL_DMA_Init+0x1c4>)
 8102628:	4293      	cmp	r3, r2
 810262a:	d03b      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 810262c:	687b      	ldr	r3, [r7, #4]
 810262e:	681b      	ldr	r3, [r3, #0]
 8102630:	4a31      	ldr	r2, [pc, #196]	; (81026f8 <HAL_DMA_Init+0x1c8>)
 8102632:	4293      	cmp	r3, r2
 8102634:	d036      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 8102636:	687b      	ldr	r3, [r7, #4]
 8102638:	681b      	ldr	r3, [r3, #0]
 810263a:	4a30      	ldr	r2, [pc, #192]	; (81026fc <HAL_DMA_Init+0x1cc>)
 810263c:	4293      	cmp	r3, r2
 810263e:	d031      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 8102640:	687b      	ldr	r3, [r7, #4]
 8102642:	681b      	ldr	r3, [r3, #0]
 8102644:	4a2e      	ldr	r2, [pc, #184]	; (8102700 <HAL_DMA_Init+0x1d0>)
 8102646:	4293      	cmp	r3, r2
 8102648:	d02c      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 810264a:	687b      	ldr	r3, [r7, #4]
 810264c:	681b      	ldr	r3, [r3, #0]
 810264e:	4a2d      	ldr	r2, [pc, #180]	; (8102704 <HAL_DMA_Init+0x1d4>)
 8102650:	4293      	cmp	r3, r2
 8102652:	d027      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 8102654:	687b      	ldr	r3, [r7, #4]
 8102656:	681b      	ldr	r3, [r3, #0]
 8102658:	4a2b      	ldr	r2, [pc, #172]	; (8102708 <HAL_DMA_Init+0x1d8>)
 810265a:	4293      	cmp	r3, r2
 810265c:	d022      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 810265e:	687b      	ldr	r3, [r7, #4]
 8102660:	681b      	ldr	r3, [r3, #0]
 8102662:	4a2a      	ldr	r2, [pc, #168]	; (810270c <HAL_DMA_Init+0x1dc>)
 8102664:	4293      	cmp	r3, r2
 8102666:	d01d      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 8102668:	687b      	ldr	r3, [r7, #4]
 810266a:	681b      	ldr	r3, [r3, #0]
 810266c:	4a28      	ldr	r2, [pc, #160]	; (8102710 <HAL_DMA_Init+0x1e0>)
 810266e:	4293      	cmp	r3, r2
 8102670:	d018      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 8102672:	687b      	ldr	r3, [r7, #4]
 8102674:	681b      	ldr	r3, [r3, #0]
 8102676:	4a27      	ldr	r2, [pc, #156]	; (8102714 <HAL_DMA_Init+0x1e4>)
 8102678:	4293      	cmp	r3, r2
 810267a:	d013      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 810267c:	687b      	ldr	r3, [r7, #4]
 810267e:	681b      	ldr	r3, [r3, #0]
 8102680:	4a25      	ldr	r2, [pc, #148]	; (8102718 <HAL_DMA_Init+0x1e8>)
 8102682:	4293      	cmp	r3, r2
 8102684:	d00e      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 8102686:	687b      	ldr	r3, [r7, #4]
 8102688:	681b      	ldr	r3, [r3, #0]
 810268a:	4a24      	ldr	r2, [pc, #144]	; (810271c <HAL_DMA_Init+0x1ec>)
 810268c:	4293      	cmp	r3, r2
 810268e:	d009      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 8102690:	687b      	ldr	r3, [r7, #4]
 8102692:	681b      	ldr	r3, [r3, #0]
 8102694:	4a22      	ldr	r2, [pc, #136]	; (8102720 <HAL_DMA_Init+0x1f0>)
 8102696:	4293      	cmp	r3, r2
 8102698:	d004      	beq.n	81026a4 <HAL_DMA_Init+0x174>
 810269a:	687b      	ldr	r3, [r7, #4]
 810269c:	681b      	ldr	r3, [r3, #0]
 810269e:	4a21      	ldr	r2, [pc, #132]	; (8102724 <HAL_DMA_Init+0x1f4>)
 81026a0:	4293      	cmp	r3, r2
 81026a2:	d108      	bne.n	81026b6 <HAL_DMA_Init+0x186>
 81026a4:	687b      	ldr	r3, [r7, #4]
 81026a6:	681b      	ldr	r3, [r3, #0]
 81026a8:	681a      	ldr	r2, [r3, #0]
 81026aa:	687b      	ldr	r3, [r7, #4]
 81026ac:	681b      	ldr	r3, [r3, #0]
 81026ae:	f022 0201 	bic.w	r2, r2, #1
 81026b2:	601a      	str	r2, [r3, #0]
 81026b4:	e007      	b.n	81026c6 <HAL_DMA_Init+0x196>
 81026b6:	687b      	ldr	r3, [r7, #4]
 81026b8:	681b      	ldr	r3, [r3, #0]
 81026ba:	681a      	ldr	r2, [r3, #0]
 81026bc:	687b      	ldr	r3, [r7, #4]
 81026be:	681b      	ldr	r3, [r3, #0]
 81026c0:	f022 0201 	bic.w	r2, r2, #1
 81026c4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81026c6:	e02f      	b.n	8102728 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 81026c8:	f7ff fdbe 	bl	8102248 <HAL_GetTick>
 81026cc:	4602      	mov	r2, r0
 81026ce:	693b      	ldr	r3, [r7, #16]
 81026d0:	1ad3      	subs	r3, r2, r3
 81026d2:	2b05      	cmp	r3, #5
 81026d4:	d928      	bls.n	8102728 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 81026d6:	687b      	ldr	r3, [r7, #4]
 81026d8:	2220      	movs	r2, #32
 81026da:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 81026dc:	687b      	ldr	r3, [r7, #4]
 81026de:	2203      	movs	r2, #3
 81026e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 81026e4:	2301      	movs	r3, #1
 81026e6:	e244      	b.n	8102b72 <HAL_DMA_Init+0x642>
 81026e8:	40020010 	.word	0x40020010
 81026ec:	40020028 	.word	0x40020028
 81026f0:	40020040 	.word	0x40020040
 81026f4:	40020058 	.word	0x40020058
 81026f8:	40020070 	.word	0x40020070
 81026fc:	40020088 	.word	0x40020088
 8102700:	400200a0 	.word	0x400200a0
 8102704:	400200b8 	.word	0x400200b8
 8102708:	40020410 	.word	0x40020410
 810270c:	40020428 	.word	0x40020428
 8102710:	40020440 	.word	0x40020440
 8102714:	40020458 	.word	0x40020458
 8102718:	40020470 	.word	0x40020470
 810271c:	40020488 	.word	0x40020488
 8102720:	400204a0 	.word	0x400204a0
 8102724:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102728:	687b      	ldr	r3, [r7, #4]
 810272a:	681b      	ldr	r3, [r3, #0]
 810272c:	681b      	ldr	r3, [r3, #0]
 810272e:	f003 0301 	and.w	r3, r3, #1
 8102732:	2b00      	cmp	r3, #0
 8102734:	d1c8      	bne.n	81026c8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8102736:	687b      	ldr	r3, [r7, #4]
 8102738:	681b      	ldr	r3, [r3, #0]
 810273a:	681b      	ldr	r3, [r3, #0]
 810273c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 810273e:	697a      	ldr	r2, [r7, #20]
 8102740:	4b84      	ldr	r3, [pc, #528]	; (8102954 <HAL_DMA_Init+0x424>)
 8102742:	4013      	ands	r3, r2
 8102744:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8102746:	687b      	ldr	r3, [r7, #4]
 8102748:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 810274a:	687b      	ldr	r3, [r7, #4]
 810274c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 810274e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8102750:	687b      	ldr	r3, [r7, #4]
 8102752:	691b      	ldr	r3, [r3, #16]
 8102754:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102756:	687b      	ldr	r3, [r7, #4]
 8102758:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 810275a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 810275c:	687b      	ldr	r3, [r7, #4]
 810275e:	699b      	ldr	r3, [r3, #24]
 8102760:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8102762:	687b      	ldr	r3, [r7, #4]
 8102764:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102766:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8102768:	687b      	ldr	r3, [r7, #4]
 810276a:	6a1b      	ldr	r3, [r3, #32]
 810276c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 810276e:	697a      	ldr	r2, [r7, #20]
 8102770:	4313      	orrs	r3, r2
 8102772:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8102774:	687b      	ldr	r3, [r7, #4]
 8102776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102778:	2b04      	cmp	r3, #4
 810277a:	d107      	bne.n	810278c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 810277c:	687b      	ldr	r3, [r7, #4]
 810277e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8102780:	687b      	ldr	r3, [r7, #4]
 8102782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102784:	4313      	orrs	r3, r2
 8102786:	697a      	ldr	r2, [r7, #20]
 8102788:	4313      	orrs	r3, r2
 810278a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 810278c:	4b72      	ldr	r3, [pc, #456]	; (8102958 <HAL_DMA_Init+0x428>)
 810278e:	681b      	ldr	r3, [r3, #0]
 8102790:	0c1b      	lsrs	r3, r3, #16
 8102792:	041b      	lsls	r3, r3, #16
 8102794:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102798:	d328      	bcc.n	81027ec <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 810279a:	687b      	ldr	r3, [r7, #4]
 810279c:	685b      	ldr	r3, [r3, #4]
 810279e:	2b28      	cmp	r3, #40	; 0x28
 81027a0:	d903      	bls.n	81027aa <HAL_DMA_Init+0x27a>
 81027a2:	687b      	ldr	r3, [r7, #4]
 81027a4:	685b      	ldr	r3, [r3, #4]
 81027a6:	2b2e      	cmp	r3, #46	; 0x2e
 81027a8:	d917      	bls.n	81027da <HAL_DMA_Init+0x2aa>
 81027aa:	687b      	ldr	r3, [r7, #4]
 81027ac:	685b      	ldr	r3, [r3, #4]
 81027ae:	2b3e      	cmp	r3, #62	; 0x3e
 81027b0:	d903      	bls.n	81027ba <HAL_DMA_Init+0x28a>
 81027b2:	687b      	ldr	r3, [r7, #4]
 81027b4:	685b      	ldr	r3, [r3, #4]
 81027b6:	2b42      	cmp	r3, #66	; 0x42
 81027b8:	d90f      	bls.n	81027da <HAL_DMA_Init+0x2aa>
 81027ba:	687b      	ldr	r3, [r7, #4]
 81027bc:	685b      	ldr	r3, [r3, #4]
 81027be:	2b46      	cmp	r3, #70	; 0x46
 81027c0:	d903      	bls.n	81027ca <HAL_DMA_Init+0x29a>
 81027c2:	687b      	ldr	r3, [r7, #4]
 81027c4:	685b      	ldr	r3, [r3, #4]
 81027c6:	2b48      	cmp	r3, #72	; 0x48
 81027c8:	d907      	bls.n	81027da <HAL_DMA_Init+0x2aa>
 81027ca:	687b      	ldr	r3, [r7, #4]
 81027cc:	685b      	ldr	r3, [r3, #4]
 81027ce:	2b4e      	cmp	r3, #78	; 0x4e
 81027d0:	d905      	bls.n	81027de <HAL_DMA_Init+0x2ae>
 81027d2:	687b      	ldr	r3, [r7, #4]
 81027d4:	685b      	ldr	r3, [r3, #4]
 81027d6:	2b52      	cmp	r3, #82	; 0x52
 81027d8:	d801      	bhi.n	81027de <HAL_DMA_Init+0x2ae>
 81027da:	2301      	movs	r3, #1
 81027dc:	e000      	b.n	81027e0 <HAL_DMA_Init+0x2b0>
 81027de:	2300      	movs	r3, #0
 81027e0:	2b00      	cmp	r3, #0
 81027e2:	d003      	beq.n	81027ec <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 81027e4:	697b      	ldr	r3, [r7, #20]
 81027e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 81027ea:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 81027ec:	687b      	ldr	r3, [r7, #4]
 81027ee:	681b      	ldr	r3, [r3, #0]
 81027f0:	697a      	ldr	r2, [r7, #20]
 81027f2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 81027f4:	687b      	ldr	r3, [r7, #4]
 81027f6:	681b      	ldr	r3, [r3, #0]
 81027f8:	695b      	ldr	r3, [r3, #20]
 81027fa:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 81027fc:	697b      	ldr	r3, [r7, #20]
 81027fe:	f023 0307 	bic.w	r3, r3, #7
 8102802:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8102804:	687b      	ldr	r3, [r7, #4]
 8102806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102808:	697a      	ldr	r2, [r7, #20]
 810280a:	4313      	orrs	r3, r2
 810280c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 810280e:	687b      	ldr	r3, [r7, #4]
 8102810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102812:	2b04      	cmp	r3, #4
 8102814:	d117      	bne.n	8102846 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8102816:	687b      	ldr	r3, [r7, #4]
 8102818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810281a:	697a      	ldr	r2, [r7, #20]
 810281c:	4313      	orrs	r3, r2
 810281e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8102820:	687b      	ldr	r3, [r7, #4]
 8102822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102824:	2b00      	cmp	r3, #0
 8102826:	d00e      	beq.n	8102846 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8102828:	6878      	ldr	r0, [r7, #4]
 810282a:	f001 fdd9 	bl	81043e0 <DMA_CheckFifoParam>
 810282e:	4603      	mov	r3, r0
 8102830:	2b00      	cmp	r3, #0
 8102832:	d008      	beq.n	8102846 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8102834:	687b      	ldr	r3, [r7, #4]
 8102836:	2240      	movs	r2, #64	; 0x40
 8102838:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 810283a:	687b      	ldr	r3, [r7, #4]
 810283c:	2201      	movs	r2, #1
 810283e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8102842:	2301      	movs	r3, #1
 8102844:	e195      	b.n	8102b72 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8102846:	687b      	ldr	r3, [r7, #4]
 8102848:	681b      	ldr	r3, [r3, #0]
 810284a:	697a      	ldr	r2, [r7, #20]
 810284c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 810284e:	6878      	ldr	r0, [r7, #4]
 8102850:	f001 fd14 	bl	810427c <DMA_CalcBaseAndBitshift>
 8102854:	4603      	mov	r3, r0
 8102856:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8102858:	687b      	ldr	r3, [r7, #4]
 810285a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810285c:	f003 031f 	and.w	r3, r3, #31
 8102860:	223f      	movs	r2, #63	; 0x3f
 8102862:	409a      	lsls	r2, r3
 8102864:	68bb      	ldr	r3, [r7, #8]
 8102866:	609a      	str	r2, [r3, #8]
 8102868:	e0cb      	b.n	8102a02 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 810286a:	687b      	ldr	r3, [r7, #4]
 810286c:	681b      	ldr	r3, [r3, #0]
 810286e:	4a3b      	ldr	r2, [pc, #236]	; (810295c <HAL_DMA_Init+0x42c>)
 8102870:	4293      	cmp	r3, r2
 8102872:	d022      	beq.n	81028ba <HAL_DMA_Init+0x38a>
 8102874:	687b      	ldr	r3, [r7, #4]
 8102876:	681b      	ldr	r3, [r3, #0]
 8102878:	4a39      	ldr	r2, [pc, #228]	; (8102960 <HAL_DMA_Init+0x430>)
 810287a:	4293      	cmp	r3, r2
 810287c:	d01d      	beq.n	81028ba <HAL_DMA_Init+0x38a>
 810287e:	687b      	ldr	r3, [r7, #4]
 8102880:	681b      	ldr	r3, [r3, #0]
 8102882:	4a38      	ldr	r2, [pc, #224]	; (8102964 <HAL_DMA_Init+0x434>)
 8102884:	4293      	cmp	r3, r2
 8102886:	d018      	beq.n	81028ba <HAL_DMA_Init+0x38a>
 8102888:	687b      	ldr	r3, [r7, #4]
 810288a:	681b      	ldr	r3, [r3, #0]
 810288c:	4a36      	ldr	r2, [pc, #216]	; (8102968 <HAL_DMA_Init+0x438>)
 810288e:	4293      	cmp	r3, r2
 8102890:	d013      	beq.n	81028ba <HAL_DMA_Init+0x38a>
 8102892:	687b      	ldr	r3, [r7, #4]
 8102894:	681b      	ldr	r3, [r3, #0]
 8102896:	4a35      	ldr	r2, [pc, #212]	; (810296c <HAL_DMA_Init+0x43c>)
 8102898:	4293      	cmp	r3, r2
 810289a:	d00e      	beq.n	81028ba <HAL_DMA_Init+0x38a>
 810289c:	687b      	ldr	r3, [r7, #4]
 810289e:	681b      	ldr	r3, [r3, #0]
 81028a0:	4a33      	ldr	r2, [pc, #204]	; (8102970 <HAL_DMA_Init+0x440>)
 81028a2:	4293      	cmp	r3, r2
 81028a4:	d009      	beq.n	81028ba <HAL_DMA_Init+0x38a>
 81028a6:	687b      	ldr	r3, [r7, #4]
 81028a8:	681b      	ldr	r3, [r3, #0]
 81028aa:	4a32      	ldr	r2, [pc, #200]	; (8102974 <HAL_DMA_Init+0x444>)
 81028ac:	4293      	cmp	r3, r2
 81028ae:	d004      	beq.n	81028ba <HAL_DMA_Init+0x38a>
 81028b0:	687b      	ldr	r3, [r7, #4]
 81028b2:	681b      	ldr	r3, [r3, #0]
 81028b4:	4a30      	ldr	r2, [pc, #192]	; (8102978 <HAL_DMA_Init+0x448>)
 81028b6:	4293      	cmp	r3, r2
 81028b8:	d101      	bne.n	81028be <HAL_DMA_Init+0x38e>
 81028ba:	2301      	movs	r3, #1
 81028bc:	e000      	b.n	81028c0 <HAL_DMA_Init+0x390>
 81028be:	2300      	movs	r3, #0
 81028c0:	2b00      	cmp	r3, #0
 81028c2:	f000 8095 	beq.w	81029f0 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81028c6:	687b      	ldr	r3, [r7, #4]
 81028c8:	681b      	ldr	r3, [r3, #0]
 81028ca:	4a24      	ldr	r2, [pc, #144]	; (810295c <HAL_DMA_Init+0x42c>)
 81028cc:	4293      	cmp	r3, r2
 81028ce:	d021      	beq.n	8102914 <HAL_DMA_Init+0x3e4>
 81028d0:	687b      	ldr	r3, [r7, #4]
 81028d2:	681b      	ldr	r3, [r3, #0]
 81028d4:	4a22      	ldr	r2, [pc, #136]	; (8102960 <HAL_DMA_Init+0x430>)
 81028d6:	4293      	cmp	r3, r2
 81028d8:	d01c      	beq.n	8102914 <HAL_DMA_Init+0x3e4>
 81028da:	687b      	ldr	r3, [r7, #4]
 81028dc:	681b      	ldr	r3, [r3, #0]
 81028de:	4a21      	ldr	r2, [pc, #132]	; (8102964 <HAL_DMA_Init+0x434>)
 81028e0:	4293      	cmp	r3, r2
 81028e2:	d017      	beq.n	8102914 <HAL_DMA_Init+0x3e4>
 81028e4:	687b      	ldr	r3, [r7, #4]
 81028e6:	681b      	ldr	r3, [r3, #0]
 81028e8:	4a1f      	ldr	r2, [pc, #124]	; (8102968 <HAL_DMA_Init+0x438>)
 81028ea:	4293      	cmp	r3, r2
 81028ec:	d012      	beq.n	8102914 <HAL_DMA_Init+0x3e4>
 81028ee:	687b      	ldr	r3, [r7, #4]
 81028f0:	681b      	ldr	r3, [r3, #0]
 81028f2:	4a1e      	ldr	r2, [pc, #120]	; (810296c <HAL_DMA_Init+0x43c>)
 81028f4:	4293      	cmp	r3, r2
 81028f6:	d00d      	beq.n	8102914 <HAL_DMA_Init+0x3e4>
 81028f8:	687b      	ldr	r3, [r7, #4]
 81028fa:	681b      	ldr	r3, [r3, #0]
 81028fc:	4a1c      	ldr	r2, [pc, #112]	; (8102970 <HAL_DMA_Init+0x440>)
 81028fe:	4293      	cmp	r3, r2
 8102900:	d008      	beq.n	8102914 <HAL_DMA_Init+0x3e4>
 8102902:	687b      	ldr	r3, [r7, #4]
 8102904:	681b      	ldr	r3, [r3, #0]
 8102906:	4a1b      	ldr	r2, [pc, #108]	; (8102974 <HAL_DMA_Init+0x444>)
 8102908:	4293      	cmp	r3, r2
 810290a:	d003      	beq.n	8102914 <HAL_DMA_Init+0x3e4>
 810290c:	687b      	ldr	r3, [r7, #4]
 810290e:	681b      	ldr	r3, [r3, #0]
 8102910:	4a19      	ldr	r2, [pc, #100]	; (8102978 <HAL_DMA_Init+0x448>)
 8102912:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8102914:	687b      	ldr	r3, [r7, #4]
 8102916:	2202      	movs	r2, #2
 8102918:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 810291c:	687b      	ldr	r3, [r7, #4]
 810291e:	2200      	movs	r2, #0
 8102920:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8102924:	687b      	ldr	r3, [r7, #4]
 8102926:	681b      	ldr	r3, [r3, #0]
 8102928:	681b      	ldr	r3, [r3, #0]
 810292a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 810292c:	697b      	ldr	r3, [r7, #20]
 810292e:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 8102932:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8102936:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102938:	687b      	ldr	r3, [r7, #4]
 810293a:	689b      	ldr	r3, [r3, #8]
 810293c:	2b40      	cmp	r3, #64	; 0x40
 810293e:	d01d      	beq.n	810297c <HAL_DMA_Init+0x44c>
 8102940:	687b      	ldr	r3, [r7, #4]
 8102942:	689b      	ldr	r3, [r3, #8]
 8102944:	2b80      	cmp	r3, #128	; 0x80
 8102946:	d102      	bne.n	810294e <HAL_DMA_Init+0x41e>
 8102948:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 810294c:	e017      	b.n	810297e <HAL_DMA_Init+0x44e>
 810294e:	2300      	movs	r3, #0
 8102950:	e015      	b.n	810297e <HAL_DMA_Init+0x44e>
 8102952:	bf00      	nop
 8102954:	fe10803f 	.word	0xfe10803f
 8102958:	5c001000 	.word	0x5c001000
 810295c:	58025408 	.word	0x58025408
 8102960:	5802541c 	.word	0x5802541c
 8102964:	58025430 	.word	0x58025430
 8102968:	58025444 	.word	0x58025444
 810296c:	58025458 	.word	0x58025458
 8102970:	5802546c 	.word	0x5802546c
 8102974:	58025480 	.word	0x58025480
 8102978:	58025494 	.word	0x58025494
 810297c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 810297e:	687a      	ldr	r2, [r7, #4]
 8102980:	68d2      	ldr	r2, [r2, #12]
 8102982:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102984:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102986:	687b      	ldr	r3, [r7, #4]
 8102988:	691b      	ldr	r3, [r3, #16]
 810298a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 810298c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 810298e:	687b      	ldr	r3, [r7, #4]
 8102990:	695b      	ldr	r3, [r3, #20]
 8102992:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102994:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102996:	687b      	ldr	r3, [r7, #4]
 8102998:	699b      	ldr	r3, [r3, #24]
 810299a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 810299c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 810299e:	687b      	ldr	r3, [r7, #4]
 81029a0:	69db      	ldr	r3, [r3, #28]
 81029a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 81029a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 81029a6:	687b      	ldr	r3, [r7, #4]
 81029a8:	6a1b      	ldr	r3, [r3, #32]
 81029aa:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 81029ac:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81029ae:	697a      	ldr	r2, [r7, #20]
 81029b0:	4313      	orrs	r3, r2
 81029b2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 81029b4:	687b      	ldr	r3, [r7, #4]
 81029b6:	681b      	ldr	r3, [r3, #0]
 81029b8:	697a      	ldr	r2, [r7, #20]
 81029ba:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 81029bc:	687b      	ldr	r3, [r7, #4]
 81029be:	681b      	ldr	r3, [r3, #0]
 81029c0:	461a      	mov	r2, r3
 81029c2:	4b6e      	ldr	r3, [pc, #440]	; (8102b7c <HAL_DMA_Init+0x64c>)
 81029c4:	4413      	add	r3, r2
 81029c6:	4a6e      	ldr	r2, [pc, #440]	; (8102b80 <HAL_DMA_Init+0x650>)
 81029c8:	fba2 2303 	umull	r2, r3, r2, r3
 81029cc:	091b      	lsrs	r3, r3, #4
 81029ce:	009a      	lsls	r2, r3, #2
 81029d0:	687b      	ldr	r3, [r7, #4]
 81029d2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 81029d4:	6878      	ldr	r0, [r7, #4]
 81029d6:	f001 fc51 	bl	810427c <DMA_CalcBaseAndBitshift>
 81029da:	4603      	mov	r3, r0
 81029dc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 81029de:	687b      	ldr	r3, [r7, #4]
 81029e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81029e2:	f003 031f 	and.w	r3, r3, #31
 81029e6:	2201      	movs	r2, #1
 81029e8:	409a      	lsls	r2, r3
 81029ea:	68fb      	ldr	r3, [r7, #12]
 81029ec:	605a      	str	r2, [r3, #4]
 81029ee:	e008      	b.n	8102a02 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 81029f0:	687b      	ldr	r3, [r7, #4]
 81029f2:	2240      	movs	r2, #64	; 0x40
 81029f4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 81029f6:	687b      	ldr	r3, [r7, #4]
 81029f8:	2203      	movs	r2, #3
 81029fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 81029fe:	2301      	movs	r3, #1
 8102a00:	e0b7      	b.n	8102b72 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102a02:	687b      	ldr	r3, [r7, #4]
 8102a04:	681b      	ldr	r3, [r3, #0]
 8102a06:	4a5f      	ldr	r2, [pc, #380]	; (8102b84 <HAL_DMA_Init+0x654>)
 8102a08:	4293      	cmp	r3, r2
 8102a0a:	d072      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a0c:	687b      	ldr	r3, [r7, #4]
 8102a0e:	681b      	ldr	r3, [r3, #0]
 8102a10:	4a5d      	ldr	r2, [pc, #372]	; (8102b88 <HAL_DMA_Init+0x658>)
 8102a12:	4293      	cmp	r3, r2
 8102a14:	d06d      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a16:	687b      	ldr	r3, [r7, #4]
 8102a18:	681b      	ldr	r3, [r3, #0]
 8102a1a:	4a5c      	ldr	r2, [pc, #368]	; (8102b8c <HAL_DMA_Init+0x65c>)
 8102a1c:	4293      	cmp	r3, r2
 8102a1e:	d068      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	681b      	ldr	r3, [r3, #0]
 8102a24:	4a5a      	ldr	r2, [pc, #360]	; (8102b90 <HAL_DMA_Init+0x660>)
 8102a26:	4293      	cmp	r3, r2
 8102a28:	d063      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a2a:	687b      	ldr	r3, [r7, #4]
 8102a2c:	681b      	ldr	r3, [r3, #0]
 8102a2e:	4a59      	ldr	r2, [pc, #356]	; (8102b94 <HAL_DMA_Init+0x664>)
 8102a30:	4293      	cmp	r3, r2
 8102a32:	d05e      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a34:	687b      	ldr	r3, [r7, #4]
 8102a36:	681b      	ldr	r3, [r3, #0]
 8102a38:	4a57      	ldr	r2, [pc, #348]	; (8102b98 <HAL_DMA_Init+0x668>)
 8102a3a:	4293      	cmp	r3, r2
 8102a3c:	d059      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a3e:	687b      	ldr	r3, [r7, #4]
 8102a40:	681b      	ldr	r3, [r3, #0]
 8102a42:	4a56      	ldr	r2, [pc, #344]	; (8102b9c <HAL_DMA_Init+0x66c>)
 8102a44:	4293      	cmp	r3, r2
 8102a46:	d054      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a48:	687b      	ldr	r3, [r7, #4]
 8102a4a:	681b      	ldr	r3, [r3, #0]
 8102a4c:	4a54      	ldr	r2, [pc, #336]	; (8102ba0 <HAL_DMA_Init+0x670>)
 8102a4e:	4293      	cmp	r3, r2
 8102a50:	d04f      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a52:	687b      	ldr	r3, [r7, #4]
 8102a54:	681b      	ldr	r3, [r3, #0]
 8102a56:	4a53      	ldr	r2, [pc, #332]	; (8102ba4 <HAL_DMA_Init+0x674>)
 8102a58:	4293      	cmp	r3, r2
 8102a5a:	d04a      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a5c:	687b      	ldr	r3, [r7, #4]
 8102a5e:	681b      	ldr	r3, [r3, #0]
 8102a60:	4a51      	ldr	r2, [pc, #324]	; (8102ba8 <HAL_DMA_Init+0x678>)
 8102a62:	4293      	cmp	r3, r2
 8102a64:	d045      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a66:	687b      	ldr	r3, [r7, #4]
 8102a68:	681b      	ldr	r3, [r3, #0]
 8102a6a:	4a50      	ldr	r2, [pc, #320]	; (8102bac <HAL_DMA_Init+0x67c>)
 8102a6c:	4293      	cmp	r3, r2
 8102a6e:	d040      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a70:	687b      	ldr	r3, [r7, #4]
 8102a72:	681b      	ldr	r3, [r3, #0]
 8102a74:	4a4e      	ldr	r2, [pc, #312]	; (8102bb0 <HAL_DMA_Init+0x680>)
 8102a76:	4293      	cmp	r3, r2
 8102a78:	d03b      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a7a:	687b      	ldr	r3, [r7, #4]
 8102a7c:	681b      	ldr	r3, [r3, #0]
 8102a7e:	4a4d      	ldr	r2, [pc, #308]	; (8102bb4 <HAL_DMA_Init+0x684>)
 8102a80:	4293      	cmp	r3, r2
 8102a82:	d036      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a84:	687b      	ldr	r3, [r7, #4]
 8102a86:	681b      	ldr	r3, [r3, #0]
 8102a88:	4a4b      	ldr	r2, [pc, #300]	; (8102bb8 <HAL_DMA_Init+0x688>)
 8102a8a:	4293      	cmp	r3, r2
 8102a8c:	d031      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a8e:	687b      	ldr	r3, [r7, #4]
 8102a90:	681b      	ldr	r3, [r3, #0]
 8102a92:	4a4a      	ldr	r2, [pc, #296]	; (8102bbc <HAL_DMA_Init+0x68c>)
 8102a94:	4293      	cmp	r3, r2
 8102a96:	d02c      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102a98:	687b      	ldr	r3, [r7, #4]
 8102a9a:	681b      	ldr	r3, [r3, #0]
 8102a9c:	4a48      	ldr	r2, [pc, #288]	; (8102bc0 <HAL_DMA_Init+0x690>)
 8102a9e:	4293      	cmp	r3, r2
 8102aa0:	d027      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102aa2:	687b      	ldr	r3, [r7, #4]
 8102aa4:	681b      	ldr	r3, [r3, #0]
 8102aa6:	4a47      	ldr	r2, [pc, #284]	; (8102bc4 <HAL_DMA_Init+0x694>)
 8102aa8:	4293      	cmp	r3, r2
 8102aaa:	d022      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102aac:	687b      	ldr	r3, [r7, #4]
 8102aae:	681b      	ldr	r3, [r3, #0]
 8102ab0:	4a45      	ldr	r2, [pc, #276]	; (8102bc8 <HAL_DMA_Init+0x698>)
 8102ab2:	4293      	cmp	r3, r2
 8102ab4:	d01d      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102ab6:	687b      	ldr	r3, [r7, #4]
 8102ab8:	681b      	ldr	r3, [r3, #0]
 8102aba:	4a44      	ldr	r2, [pc, #272]	; (8102bcc <HAL_DMA_Init+0x69c>)
 8102abc:	4293      	cmp	r3, r2
 8102abe:	d018      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102ac0:	687b      	ldr	r3, [r7, #4]
 8102ac2:	681b      	ldr	r3, [r3, #0]
 8102ac4:	4a42      	ldr	r2, [pc, #264]	; (8102bd0 <HAL_DMA_Init+0x6a0>)
 8102ac6:	4293      	cmp	r3, r2
 8102ac8:	d013      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102aca:	687b      	ldr	r3, [r7, #4]
 8102acc:	681b      	ldr	r3, [r3, #0]
 8102ace:	4a41      	ldr	r2, [pc, #260]	; (8102bd4 <HAL_DMA_Init+0x6a4>)
 8102ad0:	4293      	cmp	r3, r2
 8102ad2:	d00e      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102ad4:	687b      	ldr	r3, [r7, #4]
 8102ad6:	681b      	ldr	r3, [r3, #0]
 8102ad8:	4a3f      	ldr	r2, [pc, #252]	; (8102bd8 <HAL_DMA_Init+0x6a8>)
 8102ada:	4293      	cmp	r3, r2
 8102adc:	d009      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102ade:	687b      	ldr	r3, [r7, #4]
 8102ae0:	681b      	ldr	r3, [r3, #0]
 8102ae2:	4a3e      	ldr	r2, [pc, #248]	; (8102bdc <HAL_DMA_Init+0x6ac>)
 8102ae4:	4293      	cmp	r3, r2
 8102ae6:	d004      	beq.n	8102af2 <HAL_DMA_Init+0x5c2>
 8102ae8:	687b      	ldr	r3, [r7, #4]
 8102aea:	681b      	ldr	r3, [r3, #0]
 8102aec:	4a3c      	ldr	r2, [pc, #240]	; (8102be0 <HAL_DMA_Init+0x6b0>)
 8102aee:	4293      	cmp	r3, r2
 8102af0:	d101      	bne.n	8102af6 <HAL_DMA_Init+0x5c6>
 8102af2:	2301      	movs	r3, #1
 8102af4:	e000      	b.n	8102af8 <HAL_DMA_Init+0x5c8>
 8102af6:	2300      	movs	r3, #0
 8102af8:	2b00      	cmp	r3, #0
 8102afa:	d032      	beq.n	8102b62 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8102afc:	6878      	ldr	r0, [r7, #4]
 8102afe:	f001 fceb 	bl	81044d8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8102b02:	687b      	ldr	r3, [r7, #4]
 8102b04:	689b      	ldr	r3, [r3, #8]
 8102b06:	2b80      	cmp	r3, #128	; 0x80
 8102b08:	d102      	bne.n	8102b10 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8102b0a:	687b      	ldr	r3, [r7, #4]
 8102b0c:	2200      	movs	r2, #0
 8102b0e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	685a      	ldr	r2, [r3, #4]
 8102b14:	687b      	ldr	r3, [r7, #4]
 8102b16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102b18:	b2d2      	uxtb	r2, r2
 8102b1a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8102b1c:	687b      	ldr	r3, [r7, #4]
 8102b1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102b20:	687a      	ldr	r2, [r7, #4]
 8102b22:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8102b24:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8102b26:	687b      	ldr	r3, [r7, #4]
 8102b28:	685b      	ldr	r3, [r3, #4]
 8102b2a:	2b00      	cmp	r3, #0
 8102b2c:	d010      	beq.n	8102b50 <HAL_DMA_Init+0x620>
 8102b2e:	687b      	ldr	r3, [r7, #4]
 8102b30:	685b      	ldr	r3, [r3, #4]
 8102b32:	2b08      	cmp	r3, #8
 8102b34:	d80c      	bhi.n	8102b50 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8102b36:	6878      	ldr	r0, [r7, #4]
 8102b38:	f001 fd68 	bl	810460c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8102b3c:	687b      	ldr	r3, [r7, #4]
 8102b3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102b40:	2200      	movs	r2, #0
 8102b42:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8102b44:	687b      	ldr	r3, [r7, #4]
 8102b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102b48:	687a      	ldr	r2, [r7, #4]
 8102b4a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8102b4c:	605a      	str	r2, [r3, #4]
 8102b4e:	e008      	b.n	8102b62 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8102b50:	687b      	ldr	r3, [r7, #4]
 8102b52:	2200      	movs	r2, #0
 8102b54:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8102b56:	687b      	ldr	r3, [r7, #4]
 8102b58:	2200      	movs	r2, #0
 8102b5a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8102b5c:	687b      	ldr	r3, [r7, #4]
 8102b5e:	2200      	movs	r2, #0
 8102b60:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8102b62:	687b      	ldr	r3, [r7, #4]
 8102b64:	2200      	movs	r2, #0
 8102b66:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8102b68:	687b      	ldr	r3, [r7, #4]
 8102b6a:	2201      	movs	r2, #1
 8102b6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8102b70:	2300      	movs	r3, #0
}
 8102b72:	4618      	mov	r0, r3
 8102b74:	3718      	adds	r7, #24
 8102b76:	46bd      	mov	sp, r7
 8102b78:	bd80      	pop	{r7, pc}
 8102b7a:	bf00      	nop
 8102b7c:	a7fdabf8 	.word	0xa7fdabf8
 8102b80:	cccccccd 	.word	0xcccccccd
 8102b84:	40020010 	.word	0x40020010
 8102b88:	40020028 	.word	0x40020028
 8102b8c:	40020040 	.word	0x40020040
 8102b90:	40020058 	.word	0x40020058
 8102b94:	40020070 	.word	0x40020070
 8102b98:	40020088 	.word	0x40020088
 8102b9c:	400200a0 	.word	0x400200a0
 8102ba0:	400200b8 	.word	0x400200b8
 8102ba4:	40020410 	.word	0x40020410
 8102ba8:	40020428 	.word	0x40020428
 8102bac:	40020440 	.word	0x40020440
 8102bb0:	40020458 	.word	0x40020458
 8102bb4:	40020470 	.word	0x40020470
 8102bb8:	40020488 	.word	0x40020488
 8102bbc:	400204a0 	.word	0x400204a0
 8102bc0:	400204b8 	.word	0x400204b8
 8102bc4:	58025408 	.word	0x58025408
 8102bc8:	5802541c 	.word	0x5802541c
 8102bcc:	58025430 	.word	0x58025430
 8102bd0:	58025444 	.word	0x58025444
 8102bd4:	58025458 	.word	0x58025458
 8102bd8:	5802546c 	.word	0x5802546c
 8102bdc:	58025480 	.word	0x58025480
 8102be0:	58025494 	.word	0x58025494

08102be4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8102be4:	b580      	push	{r7, lr}
 8102be6:	b086      	sub	sp, #24
 8102be8:	af00      	add	r7, sp, #0
 8102bea:	60f8      	str	r0, [r7, #12]
 8102bec:	60b9      	str	r1, [r7, #8]
 8102bee:	607a      	str	r2, [r7, #4]
 8102bf0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8102bf2:	2300      	movs	r3, #0
 8102bf4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8102bf6:	68fb      	ldr	r3, [r7, #12]
 8102bf8:	2b00      	cmp	r3, #0
 8102bfa:	d101      	bne.n	8102c00 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8102bfc:	2301      	movs	r3, #1
 8102bfe:	e226      	b.n	810304e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8102c00:	68fb      	ldr	r3, [r7, #12]
 8102c02:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8102c06:	2b01      	cmp	r3, #1
 8102c08:	d101      	bne.n	8102c0e <HAL_DMA_Start_IT+0x2a>
 8102c0a:	2302      	movs	r3, #2
 8102c0c:	e21f      	b.n	810304e <HAL_DMA_Start_IT+0x46a>
 8102c0e:	68fb      	ldr	r3, [r7, #12]
 8102c10:	2201      	movs	r2, #1
 8102c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8102c16:	68fb      	ldr	r3, [r7, #12]
 8102c18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8102c1c:	b2db      	uxtb	r3, r3
 8102c1e:	2b01      	cmp	r3, #1
 8102c20:	f040 820a 	bne.w	8103038 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8102c24:	68fb      	ldr	r3, [r7, #12]
 8102c26:	2202      	movs	r2, #2
 8102c28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8102c2c:	68fb      	ldr	r3, [r7, #12]
 8102c2e:	2200      	movs	r2, #0
 8102c30:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8102c32:	68fb      	ldr	r3, [r7, #12]
 8102c34:	681b      	ldr	r3, [r3, #0]
 8102c36:	4a68      	ldr	r2, [pc, #416]	; (8102dd8 <HAL_DMA_Start_IT+0x1f4>)
 8102c38:	4293      	cmp	r3, r2
 8102c3a:	d04a      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102c3c:	68fb      	ldr	r3, [r7, #12]
 8102c3e:	681b      	ldr	r3, [r3, #0]
 8102c40:	4a66      	ldr	r2, [pc, #408]	; (8102ddc <HAL_DMA_Start_IT+0x1f8>)
 8102c42:	4293      	cmp	r3, r2
 8102c44:	d045      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102c46:	68fb      	ldr	r3, [r7, #12]
 8102c48:	681b      	ldr	r3, [r3, #0]
 8102c4a:	4a65      	ldr	r2, [pc, #404]	; (8102de0 <HAL_DMA_Start_IT+0x1fc>)
 8102c4c:	4293      	cmp	r3, r2
 8102c4e:	d040      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102c50:	68fb      	ldr	r3, [r7, #12]
 8102c52:	681b      	ldr	r3, [r3, #0]
 8102c54:	4a63      	ldr	r2, [pc, #396]	; (8102de4 <HAL_DMA_Start_IT+0x200>)
 8102c56:	4293      	cmp	r3, r2
 8102c58:	d03b      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102c5a:	68fb      	ldr	r3, [r7, #12]
 8102c5c:	681b      	ldr	r3, [r3, #0]
 8102c5e:	4a62      	ldr	r2, [pc, #392]	; (8102de8 <HAL_DMA_Start_IT+0x204>)
 8102c60:	4293      	cmp	r3, r2
 8102c62:	d036      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102c64:	68fb      	ldr	r3, [r7, #12]
 8102c66:	681b      	ldr	r3, [r3, #0]
 8102c68:	4a60      	ldr	r2, [pc, #384]	; (8102dec <HAL_DMA_Start_IT+0x208>)
 8102c6a:	4293      	cmp	r3, r2
 8102c6c:	d031      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102c6e:	68fb      	ldr	r3, [r7, #12]
 8102c70:	681b      	ldr	r3, [r3, #0]
 8102c72:	4a5f      	ldr	r2, [pc, #380]	; (8102df0 <HAL_DMA_Start_IT+0x20c>)
 8102c74:	4293      	cmp	r3, r2
 8102c76:	d02c      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102c78:	68fb      	ldr	r3, [r7, #12]
 8102c7a:	681b      	ldr	r3, [r3, #0]
 8102c7c:	4a5d      	ldr	r2, [pc, #372]	; (8102df4 <HAL_DMA_Start_IT+0x210>)
 8102c7e:	4293      	cmp	r3, r2
 8102c80:	d027      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102c82:	68fb      	ldr	r3, [r7, #12]
 8102c84:	681b      	ldr	r3, [r3, #0]
 8102c86:	4a5c      	ldr	r2, [pc, #368]	; (8102df8 <HAL_DMA_Start_IT+0x214>)
 8102c88:	4293      	cmp	r3, r2
 8102c8a:	d022      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102c8c:	68fb      	ldr	r3, [r7, #12]
 8102c8e:	681b      	ldr	r3, [r3, #0]
 8102c90:	4a5a      	ldr	r2, [pc, #360]	; (8102dfc <HAL_DMA_Start_IT+0x218>)
 8102c92:	4293      	cmp	r3, r2
 8102c94:	d01d      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102c96:	68fb      	ldr	r3, [r7, #12]
 8102c98:	681b      	ldr	r3, [r3, #0]
 8102c9a:	4a59      	ldr	r2, [pc, #356]	; (8102e00 <HAL_DMA_Start_IT+0x21c>)
 8102c9c:	4293      	cmp	r3, r2
 8102c9e:	d018      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102ca0:	68fb      	ldr	r3, [r7, #12]
 8102ca2:	681b      	ldr	r3, [r3, #0]
 8102ca4:	4a57      	ldr	r2, [pc, #348]	; (8102e04 <HAL_DMA_Start_IT+0x220>)
 8102ca6:	4293      	cmp	r3, r2
 8102ca8:	d013      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102caa:	68fb      	ldr	r3, [r7, #12]
 8102cac:	681b      	ldr	r3, [r3, #0]
 8102cae:	4a56      	ldr	r2, [pc, #344]	; (8102e08 <HAL_DMA_Start_IT+0x224>)
 8102cb0:	4293      	cmp	r3, r2
 8102cb2:	d00e      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102cb4:	68fb      	ldr	r3, [r7, #12]
 8102cb6:	681b      	ldr	r3, [r3, #0]
 8102cb8:	4a54      	ldr	r2, [pc, #336]	; (8102e0c <HAL_DMA_Start_IT+0x228>)
 8102cba:	4293      	cmp	r3, r2
 8102cbc:	d009      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102cbe:	68fb      	ldr	r3, [r7, #12]
 8102cc0:	681b      	ldr	r3, [r3, #0]
 8102cc2:	4a53      	ldr	r2, [pc, #332]	; (8102e10 <HAL_DMA_Start_IT+0x22c>)
 8102cc4:	4293      	cmp	r3, r2
 8102cc6:	d004      	beq.n	8102cd2 <HAL_DMA_Start_IT+0xee>
 8102cc8:	68fb      	ldr	r3, [r7, #12]
 8102cca:	681b      	ldr	r3, [r3, #0]
 8102ccc:	4a51      	ldr	r2, [pc, #324]	; (8102e14 <HAL_DMA_Start_IT+0x230>)
 8102cce:	4293      	cmp	r3, r2
 8102cd0:	d108      	bne.n	8102ce4 <HAL_DMA_Start_IT+0x100>
 8102cd2:	68fb      	ldr	r3, [r7, #12]
 8102cd4:	681b      	ldr	r3, [r3, #0]
 8102cd6:	681a      	ldr	r2, [r3, #0]
 8102cd8:	68fb      	ldr	r3, [r7, #12]
 8102cda:	681b      	ldr	r3, [r3, #0]
 8102cdc:	f022 0201 	bic.w	r2, r2, #1
 8102ce0:	601a      	str	r2, [r3, #0]
 8102ce2:	e007      	b.n	8102cf4 <HAL_DMA_Start_IT+0x110>
 8102ce4:	68fb      	ldr	r3, [r7, #12]
 8102ce6:	681b      	ldr	r3, [r3, #0]
 8102ce8:	681a      	ldr	r2, [r3, #0]
 8102cea:	68fb      	ldr	r3, [r7, #12]
 8102cec:	681b      	ldr	r3, [r3, #0]
 8102cee:	f022 0201 	bic.w	r2, r2, #1
 8102cf2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8102cf4:	683b      	ldr	r3, [r7, #0]
 8102cf6:	687a      	ldr	r2, [r7, #4]
 8102cf8:	68b9      	ldr	r1, [r7, #8]
 8102cfa:	68f8      	ldr	r0, [r7, #12]
 8102cfc:	f001 f912 	bl	8103f24 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102d00:	68fb      	ldr	r3, [r7, #12]
 8102d02:	681b      	ldr	r3, [r3, #0]
 8102d04:	4a34      	ldr	r2, [pc, #208]	; (8102dd8 <HAL_DMA_Start_IT+0x1f4>)
 8102d06:	4293      	cmp	r3, r2
 8102d08:	d04a      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d0a:	68fb      	ldr	r3, [r7, #12]
 8102d0c:	681b      	ldr	r3, [r3, #0]
 8102d0e:	4a33      	ldr	r2, [pc, #204]	; (8102ddc <HAL_DMA_Start_IT+0x1f8>)
 8102d10:	4293      	cmp	r3, r2
 8102d12:	d045      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d14:	68fb      	ldr	r3, [r7, #12]
 8102d16:	681b      	ldr	r3, [r3, #0]
 8102d18:	4a31      	ldr	r2, [pc, #196]	; (8102de0 <HAL_DMA_Start_IT+0x1fc>)
 8102d1a:	4293      	cmp	r3, r2
 8102d1c:	d040      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d1e:	68fb      	ldr	r3, [r7, #12]
 8102d20:	681b      	ldr	r3, [r3, #0]
 8102d22:	4a30      	ldr	r2, [pc, #192]	; (8102de4 <HAL_DMA_Start_IT+0x200>)
 8102d24:	4293      	cmp	r3, r2
 8102d26:	d03b      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d28:	68fb      	ldr	r3, [r7, #12]
 8102d2a:	681b      	ldr	r3, [r3, #0]
 8102d2c:	4a2e      	ldr	r2, [pc, #184]	; (8102de8 <HAL_DMA_Start_IT+0x204>)
 8102d2e:	4293      	cmp	r3, r2
 8102d30:	d036      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d32:	68fb      	ldr	r3, [r7, #12]
 8102d34:	681b      	ldr	r3, [r3, #0]
 8102d36:	4a2d      	ldr	r2, [pc, #180]	; (8102dec <HAL_DMA_Start_IT+0x208>)
 8102d38:	4293      	cmp	r3, r2
 8102d3a:	d031      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d3c:	68fb      	ldr	r3, [r7, #12]
 8102d3e:	681b      	ldr	r3, [r3, #0]
 8102d40:	4a2b      	ldr	r2, [pc, #172]	; (8102df0 <HAL_DMA_Start_IT+0x20c>)
 8102d42:	4293      	cmp	r3, r2
 8102d44:	d02c      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d46:	68fb      	ldr	r3, [r7, #12]
 8102d48:	681b      	ldr	r3, [r3, #0]
 8102d4a:	4a2a      	ldr	r2, [pc, #168]	; (8102df4 <HAL_DMA_Start_IT+0x210>)
 8102d4c:	4293      	cmp	r3, r2
 8102d4e:	d027      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d50:	68fb      	ldr	r3, [r7, #12]
 8102d52:	681b      	ldr	r3, [r3, #0]
 8102d54:	4a28      	ldr	r2, [pc, #160]	; (8102df8 <HAL_DMA_Start_IT+0x214>)
 8102d56:	4293      	cmp	r3, r2
 8102d58:	d022      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d5a:	68fb      	ldr	r3, [r7, #12]
 8102d5c:	681b      	ldr	r3, [r3, #0]
 8102d5e:	4a27      	ldr	r2, [pc, #156]	; (8102dfc <HAL_DMA_Start_IT+0x218>)
 8102d60:	4293      	cmp	r3, r2
 8102d62:	d01d      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d64:	68fb      	ldr	r3, [r7, #12]
 8102d66:	681b      	ldr	r3, [r3, #0]
 8102d68:	4a25      	ldr	r2, [pc, #148]	; (8102e00 <HAL_DMA_Start_IT+0x21c>)
 8102d6a:	4293      	cmp	r3, r2
 8102d6c:	d018      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d6e:	68fb      	ldr	r3, [r7, #12]
 8102d70:	681b      	ldr	r3, [r3, #0]
 8102d72:	4a24      	ldr	r2, [pc, #144]	; (8102e04 <HAL_DMA_Start_IT+0x220>)
 8102d74:	4293      	cmp	r3, r2
 8102d76:	d013      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d78:	68fb      	ldr	r3, [r7, #12]
 8102d7a:	681b      	ldr	r3, [r3, #0]
 8102d7c:	4a22      	ldr	r2, [pc, #136]	; (8102e08 <HAL_DMA_Start_IT+0x224>)
 8102d7e:	4293      	cmp	r3, r2
 8102d80:	d00e      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d82:	68fb      	ldr	r3, [r7, #12]
 8102d84:	681b      	ldr	r3, [r3, #0]
 8102d86:	4a21      	ldr	r2, [pc, #132]	; (8102e0c <HAL_DMA_Start_IT+0x228>)
 8102d88:	4293      	cmp	r3, r2
 8102d8a:	d009      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d8c:	68fb      	ldr	r3, [r7, #12]
 8102d8e:	681b      	ldr	r3, [r3, #0]
 8102d90:	4a1f      	ldr	r2, [pc, #124]	; (8102e10 <HAL_DMA_Start_IT+0x22c>)
 8102d92:	4293      	cmp	r3, r2
 8102d94:	d004      	beq.n	8102da0 <HAL_DMA_Start_IT+0x1bc>
 8102d96:	68fb      	ldr	r3, [r7, #12]
 8102d98:	681b      	ldr	r3, [r3, #0]
 8102d9a:	4a1e      	ldr	r2, [pc, #120]	; (8102e14 <HAL_DMA_Start_IT+0x230>)
 8102d9c:	4293      	cmp	r3, r2
 8102d9e:	d101      	bne.n	8102da4 <HAL_DMA_Start_IT+0x1c0>
 8102da0:	2301      	movs	r3, #1
 8102da2:	e000      	b.n	8102da6 <HAL_DMA_Start_IT+0x1c2>
 8102da4:	2300      	movs	r3, #0
 8102da6:	2b00      	cmp	r3, #0
 8102da8:	d036      	beq.n	8102e18 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8102daa:	68fb      	ldr	r3, [r7, #12]
 8102dac:	681b      	ldr	r3, [r3, #0]
 8102dae:	681b      	ldr	r3, [r3, #0]
 8102db0:	f023 021e 	bic.w	r2, r3, #30
 8102db4:	68fb      	ldr	r3, [r7, #12]
 8102db6:	681b      	ldr	r3, [r3, #0]
 8102db8:	f042 0216 	orr.w	r2, r2, #22
 8102dbc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8102dbe:	68fb      	ldr	r3, [r7, #12]
 8102dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102dc2:	2b00      	cmp	r3, #0
 8102dc4:	d03e      	beq.n	8102e44 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8102dc6:	68fb      	ldr	r3, [r7, #12]
 8102dc8:	681b      	ldr	r3, [r3, #0]
 8102dca:	681a      	ldr	r2, [r3, #0]
 8102dcc:	68fb      	ldr	r3, [r7, #12]
 8102dce:	681b      	ldr	r3, [r3, #0]
 8102dd0:	f042 0208 	orr.w	r2, r2, #8
 8102dd4:	601a      	str	r2, [r3, #0]
 8102dd6:	e035      	b.n	8102e44 <HAL_DMA_Start_IT+0x260>
 8102dd8:	40020010 	.word	0x40020010
 8102ddc:	40020028 	.word	0x40020028
 8102de0:	40020040 	.word	0x40020040
 8102de4:	40020058 	.word	0x40020058
 8102de8:	40020070 	.word	0x40020070
 8102dec:	40020088 	.word	0x40020088
 8102df0:	400200a0 	.word	0x400200a0
 8102df4:	400200b8 	.word	0x400200b8
 8102df8:	40020410 	.word	0x40020410
 8102dfc:	40020428 	.word	0x40020428
 8102e00:	40020440 	.word	0x40020440
 8102e04:	40020458 	.word	0x40020458
 8102e08:	40020470 	.word	0x40020470
 8102e0c:	40020488 	.word	0x40020488
 8102e10:	400204a0 	.word	0x400204a0
 8102e14:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8102e18:	68fb      	ldr	r3, [r7, #12]
 8102e1a:	681b      	ldr	r3, [r3, #0]
 8102e1c:	681b      	ldr	r3, [r3, #0]
 8102e1e:	f023 020e 	bic.w	r2, r3, #14
 8102e22:	68fb      	ldr	r3, [r7, #12]
 8102e24:	681b      	ldr	r3, [r3, #0]
 8102e26:	f042 020a 	orr.w	r2, r2, #10
 8102e2a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8102e2c:	68fb      	ldr	r3, [r7, #12]
 8102e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102e30:	2b00      	cmp	r3, #0
 8102e32:	d007      	beq.n	8102e44 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8102e34:	68fb      	ldr	r3, [r7, #12]
 8102e36:	681b      	ldr	r3, [r3, #0]
 8102e38:	681a      	ldr	r2, [r3, #0]
 8102e3a:	68fb      	ldr	r3, [r7, #12]
 8102e3c:	681b      	ldr	r3, [r3, #0]
 8102e3e:	f042 0204 	orr.w	r2, r2, #4
 8102e42:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102e44:	68fb      	ldr	r3, [r7, #12]
 8102e46:	681b      	ldr	r3, [r3, #0]
 8102e48:	4a83      	ldr	r2, [pc, #524]	; (8103058 <HAL_DMA_Start_IT+0x474>)
 8102e4a:	4293      	cmp	r3, r2
 8102e4c:	d072      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102e4e:	68fb      	ldr	r3, [r7, #12]
 8102e50:	681b      	ldr	r3, [r3, #0]
 8102e52:	4a82      	ldr	r2, [pc, #520]	; (810305c <HAL_DMA_Start_IT+0x478>)
 8102e54:	4293      	cmp	r3, r2
 8102e56:	d06d      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102e58:	68fb      	ldr	r3, [r7, #12]
 8102e5a:	681b      	ldr	r3, [r3, #0]
 8102e5c:	4a80      	ldr	r2, [pc, #512]	; (8103060 <HAL_DMA_Start_IT+0x47c>)
 8102e5e:	4293      	cmp	r3, r2
 8102e60:	d068      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102e62:	68fb      	ldr	r3, [r7, #12]
 8102e64:	681b      	ldr	r3, [r3, #0]
 8102e66:	4a7f      	ldr	r2, [pc, #508]	; (8103064 <HAL_DMA_Start_IT+0x480>)
 8102e68:	4293      	cmp	r3, r2
 8102e6a:	d063      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102e6c:	68fb      	ldr	r3, [r7, #12]
 8102e6e:	681b      	ldr	r3, [r3, #0]
 8102e70:	4a7d      	ldr	r2, [pc, #500]	; (8103068 <HAL_DMA_Start_IT+0x484>)
 8102e72:	4293      	cmp	r3, r2
 8102e74:	d05e      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102e76:	68fb      	ldr	r3, [r7, #12]
 8102e78:	681b      	ldr	r3, [r3, #0]
 8102e7a:	4a7c      	ldr	r2, [pc, #496]	; (810306c <HAL_DMA_Start_IT+0x488>)
 8102e7c:	4293      	cmp	r3, r2
 8102e7e:	d059      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102e80:	68fb      	ldr	r3, [r7, #12]
 8102e82:	681b      	ldr	r3, [r3, #0]
 8102e84:	4a7a      	ldr	r2, [pc, #488]	; (8103070 <HAL_DMA_Start_IT+0x48c>)
 8102e86:	4293      	cmp	r3, r2
 8102e88:	d054      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102e8a:	68fb      	ldr	r3, [r7, #12]
 8102e8c:	681b      	ldr	r3, [r3, #0]
 8102e8e:	4a79      	ldr	r2, [pc, #484]	; (8103074 <HAL_DMA_Start_IT+0x490>)
 8102e90:	4293      	cmp	r3, r2
 8102e92:	d04f      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102e94:	68fb      	ldr	r3, [r7, #12]
 8102e96:	681b      	ldr	r3, [r3, #0]
 8102e98:	4a77      	ldr	r2, [pc, #476]	; (8103078 <HAL_DMA_Start_IT+0x494>)
 8102e9a:	4293      	cmp	r3, r2
 8102e9c:	d04a      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102e9e:	68fb      	ldr	r3, [r7, #12]
 8102ea0:	681b      	ldr	r3, [r3, #0]
 8102ea2:	4a76      	ldr	r2, [pc, #472]	; (810307c <HAL_DMA_Start_IT+0x498>)
 8102ea4:	4293      	cmp	r3, r2
 8102ea6:	d045      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102ea8:	68fb      	ldr	r3, [r7, #12]
 8102eaa:	681b      	ldr	r3, [r3, #0]
 8102eac:	4a74      	ldr	r2, [pc, #464]	; (8103080 <HAL_DMA_Start_IT+0x49c>)
 8102eae:	4293      	cmp	r3, r2
 8102eb0:	d040      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102eb2:	68fb      	ldr	r3, [r7, #12]
 8102eb4:	681b      	ldr	r3, [r3, #0]
 8102eb6:	4a73      	ldr	r2, [pc, #460]	; (8103084 <HAL_DMA_Start_IT+0x4a0>)
 8102eb8:	4293      	cmp	r3, r2
 8102eba:	d03b      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102ebc:	68fb      	ldr	r3, [r7, #12]
 8102ebe:	681b      	ldr	r3, [r3, #0]
 8102ec0:	4a71      	ldr	r2, [pc, #452]	; (8103088 <HAL_DMA_Start_IT+0x4a4>)
 8102ec2:	4293      	cmp	r3, r2
 8102ec4:	d036      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102ec6:	68fb      	ldr	r3, [r7, #12]
 8102ec8:	681b      	ldr	r3, [r3, #0]
 8102eca:	4a70      	ldr	r2, [pc, #448]	; (810308c <HAL_DMA_Start_IT+0x4a8>)
 8102ecc:	4293      	cmp	r3, r2
 8102ece:	d031      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102ed0:	68fb      	ldr	r3, [r7, #12]
 8102ed2:	681b      	ldr	r3, [r3, #0]
 8102ed4:	4a6e      	ldr	r2, [pc, #440]	; (8103090 <HAL_DMA_Start_IT+0x4ac>)
 8102ed6:	4293      	cmp	r3, r2
 8102ed8:	d02c      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102eda:	68fb      	ldr	r3, [r7, #12]
 8102edc:	681b      	ldr	r3, [r3, #0]
 8102ede:	4a6d      	ldr	r2, [pc, #436]	; (8103094 <HAL_DMA_Start_IT+0x4b0>)
 8102ee0:	4293      	cmp	r3, r2
 8102ee2:	d027      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102ee4:	68fb      	ldr	r3, [r7, #12]
 8102ee6:	681b      	ldr	r3, [r3, #0]
 8102ee8:	4a6b      	ldr	r2, [pc, #428]	; (8103098 <HAL_DMA_Start_IT+0x4b4>)
 8102eea:	4293      	cmp	r3, r2
 8102eec:	d022      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102eee:	68fb      	ldr	r3, [r7, #12]
 8102ef0:	681b      	ldr	r3, [r3, #0]
 8102ef2:	4a6a      	ldr	r2, [pc, #424]	; (810309c <HAL_DMA_Start_IT+0x4b8>)
 8102ef4:	4293      	cmp	r3, r2
 8102ef6:	d01d      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102ef8:	68fb      	ldr	r3, [r7, #12]
 8102efa:	681b      	ldr	r3, [r3, #0]
 8102efc:	4a68      	ldr	r2, [pc, #416]	; (81030a0 <HAL_DMA_Start_IT+0x4bc>)
 8102efe:	4293      	cmp	r3, r2
 8102f00:	d018      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102f02:	68fb      	ldr	r3, [r7, #12]
 8102f04:	681b      	ldr	r3, [r3, #0]
 8102f06:	4a67      	ldr	r2, [pc, #412]	; (81030a4 <HAL_DMA_Start_IT+0x4c0>)
 8102f08:	4293      	cmp	r3, r2
 8102f0a:	d013      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102f0c:	68fb      	ldr	r3, [r7, #12]
 8102f0e:	681b      	ldr	r3, [r3, #0]
 8102f10:	4a65      	ldr	r2, [pc, #404]	; (81030a8 <HAL_DMA_Start_IT+0x4c4>)
 8102f12:	4293      	cmp	r3, r2
 8102f14:	d00e      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102f16:	68fb      	ldr	r3, [r7, #12]
 8102f18:	681b      	ldr	r3, [r3, #0]
 8102f1a:	4a64      	ldr	r2, [pc, #400]	; (81030ac <HAL_DMA_Start_IT+0x4c8>)
 8102f1c:	4293      	cmp	r3, r2
 8102f1e:	d009      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102f20:	68fb      	ldr	r3, [r7, #12]
 8102f22:	681b      	ldr	r3, [r3, #0]
 8102f24:	4a62      	ldr	r2, [pc, #392]	; (81030b0 <HAL_DMA_Start_IT+0x4cc>)
 8102f26:	4293      	cmp	r3, r2
 8102f28:	d004      	beq.n	8102f34 <HAL_DMA_Start_IT+0x350>
 8102f2a:	68fb      	ldr	r3, [r7, #12]
 8102f2c:	681b      	ldr	r3, [r3, #0]
 8102f2e:	4a61      	ldr	r2, [pc, #388]	; (81030b4 <HAL_DMA_Start_IT+0x4d0>)
 8102f30:	4293      	cmp	r3, r2
 8102f32:	d101      	bne.n	8102f38 <HAL_DMA_Start_IT+0x354>
 8102f34:	2301      	movs	r3, #1
 8102f36:	e000      	b.n	8102f3a <HAL_DMA_Start_IT+0x356>
 8102f38:	2300      	movs	r3, #0
 8102f3a:	2b00      	cmp	r3, #0
 8102f3c:	d01a      	beq.n	8102f74 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8102f3e:	68fb      	ldr	r3, [r7, #12]
 8102f40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102f42:	681b      	ldr	r3, [r3, #0]
 8102f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102f48:	2b00      	cmp	r3, #0
 8102f4a:	d007      	beq.n	8102f5c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8102f4c:	68fb      	ldr	r3, [r7, #12]
 8102f4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102f50:	681a      	ldr	r2, [r3, #0]
 8102f52:	68fb      	ldr	r3, [r7, #12]
 8102f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102f56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8102f5a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8102f5c:	68fb      	ldr	r3, [r7, #12]
 8102f5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102f60:	2b00      	cmp	r3, #0
 8102f62:	d007      	beq.n	8102f74 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8102f64:	68fb      	ldr	r3, [r7, #12]
 8102f66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102f68:	681a      	ldr	r2, [r3, #0]
 8102f6a:	68fb      	ldr	r3, [r7, #12]
 8102f6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102f6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8102f72:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8102f74:	68fb      	ldr	r3, [r7, #12]
 8102f76:	681b      	ldr	r3, [r3, #0]
 8102f78:	4a37      	ldr	r2, [pc, #220]	; (8103058 <HAL_DMA_Start_IT+0x474>)
 8102f7a:	4293      	cmp	r3, r2
 8102f7c:	d04a      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102f7e:	68fb      	ldr	r3, [r7, #12]
 8102f80:	681b      	ldr	r3, [r3, #0]
 8102f82:	4a36      	ldr	r2, [pc, #216]	; (810305c <HAL_DMA_Start_IT+0x478>)
 8102f84:	4293      	cmp	r3, r2
 8102f86:	d045      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102f88:	68fb      	ldr	r3, [r7, #12]
 8102f8a:	681b      	ldr	r3, [r3, #0]
 8102f8c:	4a34      	ldr	r2, [pc, #208]	; (8103060 <HAL_DMA_Start_IT+0x47c>)
 8102f8e:	4293      	cmp	r3, r2
 8102f90:	d040      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102f92:	68fb      	ldr	r3, [r7, #12]
 8102f94:	681b      	ldr	r3, [r3, #0]
 8102f96:	4a33      	ldr	r2, [pc, #204]	; (8103064 <HAL_DMA_Start_IT+0x480>)
 8102f98:	4293      	cmp	r3, r2
 8102f9a:	d03b      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102f9c:	68fb      	ldr	r3, [r7, #12]
 8102f9e:	681b      	ldr	r3, [r3, #0]
 8102fa0:	4a31      	ldr	r2, [pc, #196]	; (8103068 <HAL_DMA_Start_IT+0x484>)
 8102fa2:	4293      	cmp	r3, r2
 8102fa4:	d036      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102fa6:	68fb      	ldr	r3, [r7, #12]
 8102fa8:	681b      	ldr	r3, [r3, #0]
 8102faa:	4a30      	ldr	r2, [pc, #192]	; (810306c <HAL_DMA_Start_IT+0x488>)
 8102fac:	4293      	cmp	r3, r2
 8102fae:	d031      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102fb0:	68fb      	ldr	r3, [r7, #12]
 8102fb2:	681b      	ldr	r3, [r3, #0]
 8102fb4:	4a2e      	ldr	r2, [pc, #184]	; (8103070 <HAL_DMA_Start_IT+0x48c>)
 8102fb6:	4293      	cmp	r3, r2
 8102fb8:	d02c      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102fba:	68fb      	ldr	r3, [r7, #12]
 8102fbc:	681b      	ldr	r3, [r3, #0]
 8102fbe:	4a2d      	ldr	r2, [pc, #180]	; (8103074 <HAL_DMA_Start_IT+0x490>)
 8102fc0:	4293      	cmp	r3, r2
 8102fc2:	d027      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102fc4:	68fb      	ldr	r3, [r7, #12]
 8102fc6:	681b      	ldr	r3, [r3, #0]
 8102fc8:	4a2b      	ldr	r2, [pc, #172]	; (8103078 <HAL_DMA_Start_IT+0x494>)
 8102fca:	4293      	cmp	r3, r2
 8102fcc:	d022      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102fce:	68fb      	ldr	r3, [r7, #12]
 8102fd0:	681b      	ldr	r3, [r3, #0]
 8102fd2:	4a2a      	ldr	r2, [pc, #168]	; (810307c <HAL_DMA_Start_IT+0x498>)
 8102fd4:	4293      	cmp	r3, r2
 8102fd6:	d01d      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102fd8:	68fb      	ldr	r3, [r7, #12]
 8102fda:	681b      	ldr	r3, [r3, #0]
 8102fdc:	4a28      	ldr	r2, [pc, #160]	; (8103080 <HAL_DMA_Start_IT+0x49c>)
 8102fde:	4293      	cmp	r3, r2
 8102fe0:	d018      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102fe2:	68fb      	ldr	r3, [r7, #12]
 8102fe4:	681b      	ldr	r3, [r3, #0]
 8102fe6:	4a27      	ldr	r2, [pc, #156]	; (8103084 <HAL_DMA_Start_IT+0x4a0>)
 8102fe8:	4293      	cmp	r3, r2
 8102fea:	d013      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102fec:	68fb      	ldr	r3, [r7, #12]
 8102fee:	681b      	ldr	r3, [r3, #0]
 8102ff0:	4a25      	ldr	r2, [pc, #148]	; (8103088 <HAL_DMA_Start_IT+0x4a4>)
 8102ff2:	4293      	cmp	r3, r2
 8102ff4:	d00e      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8102ff6:	68fb      	ldr	r3, [r7, #12]
 8102ff8:	681b      	ldr	r3, [r3, #0]
 8102ffa:	4a24      	ldr	r2, [pc, #144]	; (810308c <HAL_DMA_Start_IT+0x4a8>)
 8102ffc:	4293      	cmp	r3, r2
 8102ffe:	d009      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 8103000:	68fb      	ldr	r3, [r7, #12]
 8103002:	681b      	ldr	r3, [r3, #0]
 8103004:	4a22      	ldr	r2, [pc, #136]	; (8103090 <HAL_DMA_Start_IT+0x4ac>)
 8103006:	4293      	cmp	r3, r2
 8103008:	d004      	beq.n	8103014 <HAL_DMA_Start_IT+0x430>
 810300a:	68fb      	ldr	r3, [r7, #12]
 810300c:	681b      	ldr	r3, [r3, #0]
 810300e:	4a21      	ldr	r2, [pc, #132]	; (8103094 <HAL_DMA_Start_IT+0x4b0>)
 8103010:	4293      	cmp	r3, r2
 8103012:	d108      	bne.n	8103026 <HAL_DMA_Start_IT+0x442>
 8103014:	68fb      	ldr	r3, [r7, #12]
 8103016:	681b      	ldr	r3, [r3, #0]
 8103018:	681a      	ldr	r2, [r3, #0]
 810301a:	68fb      	ldr	r3, [r7, #12]
 810301c:	681b      	ldr	r3, [r3, #0]
 810301e:	f042 0201 	orr.w	r2, r2, #1
 8103022:	601a      	str	r2, [r3, #0]
 8103024:	e012      	b.n	810304c <HAL_DMA_Start_IT+0x468>
 8103026:	68fb      	ldr	r3, [r7, #12]
 8103028:	681b      	ldr	r3, [r3, #0]
 810302a:	681a      	ldr	r2, [r3, #0]
 810302c:	68fb      	ldr	r3, [r7, #12]
 810302e:	681b      	ldr	r3, [r3, #0]
 8103030:	f042 0201 	orr.w	r2, r2, #1
 8103034:	601a      	str	r2, [r3, #0]
 8103036:	e009      	b.n	810304c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8103038:	68fb      	ldr	r3, [r7, #12]
 810303a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 810303e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8103040:	68fb      	ldr	r3, [r7, #12]
 8103042:	2200      	movs	r2, #0
 8103044:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8103048:	2301      	movs	r3, #1
 810304a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 810304c:	7dfb      	ldrb	r3, [r7, #23]
}
 810304e:	4618      	mov	r0, r3
 8103050:	3718      	adds	r7, #24
 8103052:	46bd      	mov	sp, r7
 8103054:	bd80      	pop	{r7, pc}
 8103056:	bf00      	nop
 8103058:	40020010 	.word	0x40020010
 810305c:	40020028 	.word	0x40020028
 8103060:	40020040 	.word	0x40020040
 8103064:	40020058 	.word	0x40020058
 8103068:	40020070 	.word	0x40020070
 810306c:	40020088 	.word	0x40020088
 8103070:	400200a0 	.word	0x400200a0
 8103074:	400200b8 	.word	0x400200b8
 8103078:	40020410 	.word	0x40020410
 810307c:	40020428 	.word	0x40020428
 8103080:	40020440 	.word	0x40020440
 8103084:	40020458 	.word	0x40020458
 8103088:	40020470 	.word	0x40020470
 810308c:	40020488 	.word	0x40020488
 8103090:	400204a0 	.word	0x400204a0
 8103094:	400204b8 	.word	0x400204b8
 8103098:	58025408 	.word	0x58025408
 810309c:	5802541c 	.word	0x5802541c
 81030a0:	58025430 	.word	0x58025430
 81030a4:	58025444 	.word	0x58025444
 81030a8:	58025458 	.word	0x58025458
 81030ac:	5802546c 	.word	0x5802546c
 81030b0:	58025480 	.word	0x58025480
 81030b4:	58025494 	.word	0x58025494

081030b8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 81030b8:	b580      	push	{r7, lr}
 81030ba:	b08a      	sub	sp, #40	; 0x28
 81030bc:	af00      	add	r7, sp, #0
 81030be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 81030c0:	2300      	movs	r3, #0
 81030c2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 81030c4:	4b67      	ldr	r3, [pc, #412]	; (8103264 <HAL_DMA_IRQHandler+0x1ac>)
 81030c6:	681b      	ldr	r3, [r3, #0]
 81030c8:	4a67      	ldr	r2, [pc, #412]	; (8103268 <HAL_DMA_IRQHandler+0x1b0>)
 81030ca:	fba2 2303 	umull	r2, r3, r2, r3
 81030ce:	0a9b      	lsrs	r3, r3, #10
 81030d0:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 81030d2:	687b      	ldr	r3, [r7, #4]
 81030d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81030d6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 81030d8:	687b      	ldr	r3, [r7, #4]
 81030da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81030dc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 81030de:	6a3b      	ldr	r3, [r7, #32]
 81030e0:	681b      	ldr	r3, [r3, #0]
 81030e2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 81030e4:	69fb      	ldr	r3, [r7, #28]
 81030e6:	681b      	ldr	r3, [r3, #0]
 81030e8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 81030ea:	687b      	ldr	r3, [r7, #4]
 81030ec:	681b      	ldr	r3, [r3, #0]
 81030ee:	4a5f      	ldr	r2, [pc, #380]	; (810326c <HAL_DMA_IRQHandler+0x1b4>)
 81030f0:	4293      	cmp	r3, r2
 81030f2:	d04a      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 81030f4:	687b      	ldr	r3, [r7, #4]
 81030f6:	681b      	ldr	r3, [r3, #0]
 81030f8:	4a5d      	ldr	r2, [pc, #372]	; (8103270 <HAL_DMA_IRQHandler+0x1b8>)
 81030fa:	4293      	cmp	r3, r2
 81030fc:	d045      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 81030fe:	687b      	ldr	r3, [r7, #4]
 8103100:	681b      	ldr	r3, [r3, #0]
 8103102:	4a5c      	ldr	r2, [pc, #368]	; (8103274 <HAL_DMA_IRQHandler+0x1bc>)
 8103104:	4293      	cmp	r3, r2
 8103106:	d040      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 8103108:	687b      	ldr	r3, [r7, #4]
 810310a:	681b      	ldr	r3, [r3, #0]
 810310c:	4a5a      	ldr	r2, [pc, #360]	; (8103278 <HAL_DMA_IRQHandler+0x1c0>)
 810310e:	4293      	cmp	r3, r2
 8103110:	d03b      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 8103112:	687b      	ldr	r3, [r7, #4]
 8103114:	681b      	ldr	r3, [r3, #0]
 8103116:	4a59      	ldr	r2, [pc, #356]	; (810327c <HAL_DMA_IRQHandler+0x1c4>)
 8103118:	4293      	cmp	r3, r2
 810311a:	d036      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 810311c:	687b      	ldr	r3, [r7, #4]
 810311e:	681b      	ldr	r3, [r3, #0]
 8103120:	4a57      	ldr	r2, [pc, #348]	; (8103280 <HAL_DMA_IRQHandler+0x1c8>)
 8103122:	4293      	cmp	r3, r2
 8103124:	d031      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 8103126:	687b      	ldr	r3, [r7, #4]
 8103128:	681b      	ldr	r3, [r3, #0]
 810312a:	4a56      	ldr	r2, [pc, #344]	; (8103284 <HAL_DMA_IRQHandler+0x1cc>)
 810312c:	4293      	cmp	r3, r2
 810312e:	d02c      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 8103130:	687b      	ldr	r3, [r7, #4]
 8103132:	681b      	ldr	r3, [r3, #0]
 8103134:	4a54      	ldr	r2, [pc, #336]	; (8103288 <HAL_DMA_IRQHandler+0x1d0>)
 8103136:	4293      	cmp	r3, r2
 8103138:	d027      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 810313a:	687b      	ldr	r3, [r7, #4]
 810313c:	681b      	ldr	r3, [r3, #0]
 810313e:	4a53      	ldr	r2, [pc, #332]	; (810328c <HAL_DMA_IRQHandler+0x1d4>)
 8103140:	4293      	cmp	r3, r2
 8103142:	d022      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 8103144:	687b      	ldr	r3, [r7, #4]
 8103146:	681b      	ldr	r3, [r3, #0]
 8103148:	4a51      	ldr	r2, [pc, #324]	; (8103290 <HAL_DMA_IRQHandler+0x1d8>)
 810314a:	4293      	cmp	r3, r2
 810314c:	d01d      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 810314e:	687b      	ldr	r3, [r7, #4]
 8103150:	681b      	ldr	r3, [r3, #0]
 8103152:	4a50      	ldr	r2, [pc, #320]	; (8103294 <HAL_DMA_IRQHandler+0x1dc>)
 8103154:	4293      	cmp	r3, r2
 8103156:	d018      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 8103158:	687b      	ldr	r3, [r7, #4]
 810315a:	681b      	ldr	r3, [r3, #0]
 810315c:	4a4e      	ldr	r2, [pc, #312]	; (8103298 <HAL_DMA_IRQHandler+0x1e0>)
 810315e:	4293      	cmp	r3, r2
 8103160:	d013      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 8103162:	687b      	ldr	r3, [r7, #4]
 8103164:	681b      	ldr	r3, [r3, #0]
 8103166:	4a4d      	ldr	r2, [pc, #308]	; (810329c <HAL_DMA_IRQHandler+0x1e4>)
 8103168:	4293      	cmp	r3, r2
 810316a:	d00e      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 810316c:	687b      	ldr	r3, [r7, #4]
 810316e:	681b      	ldr	r3, [r3, #0]
 8103170:	4a4b      	ldr	r2, [pc, #300]	; (81032a0 <HAL_DMA_IRQHandler+0x1e8>)
 8103172:	4293      	cmp	r3, r2
 8103174:	d009      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 8103176:	687b      	ldr	r3, [r7, #4]
 8103178:	681b      	ldr	r3, [r3, #0]
 810317a:	4a4a      	ldr	r2, [pc, #296]	; (81032a4 <HAL_DMA_IRQHandler+0x1ec>)
 810317c:	4293      	cmp	r3, r2
 810317e:	d004      	beq.n	810318a <HAL_DMA_IRQHandler+0xd2>
 8103180:	687b      	ldr	r3, [r7, #4]
 8103182:	681b      	ldr	r3, [r3, #0]
 8103184:	4a48      	ldr	r2, [pc, #288]	; (81032a8 <HAL_DMA_IRQHandler+0x1f0>)
 8103186:	4293      	cmp	r3, r2
 8103188:	d101      	bne.n	810318e <HAL_DMA_IRQHandler+0xd6>
 810318a:	2301      	movs	r3, #1
 810318c:	e000      	b.n	8103190 <HAL_DMA_IRQHandler+0xd8>
 810318e:	2300      	movs	r3, #0
 8103190:	2b00      	cmp	r3, #0
 8103192:	f000 842b 	beq.w	81039ec <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103196:	687b      	ldr	r3, [r7, #4]
 8103198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810319a:	f003 031f 	and.w	r3, r3, #31
 810319e:	2208      	movs	r2, #8
 81031a0:	409a      	lsls	r2, r3
 81031a2:	69bb      	ldr	r3, [r7, #24]
 81031a4:	4013      	ands	r3, r2
 81031a6:	2b00      	cmp	r3, #0
 81031a8:	f000 80a2 	beq.w	81032f0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 81031ac:	687b      	ldr	r3, [r7, #4]
 81031ae:	681b      	ldr	r3, [r3, #0]
 81031b0:	4a2e      	ldr	r2, [pc, #184]	; (810326c <HAL_DMA_IRQHandler+0x1b4>)
 81031b2:	4293      	cmp	r3, r2
 81031b4:	d04a      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 81031b6:	687b      	ldr	r3, [r7, #4]
 81031b8:	681b      	ldr	r3, [r3, #0]
 81031ba:	4a2d      	ldr	r2, [pc, #180]	; (8103270 <HAL_DMA_IRQHandler+0x1b8>)
 81031bc:	4293      	cmp	r3, r2
 81031be:	d045      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 81031c0:	687b      	ldr	r3, [r7, #4]
 81031c2:	681b      	ldr	r3, [r3, #0]
 81031c4:	4a2b      	ldr	r2, [pc, #172]	; (8103274 <HAL_DMA_IRQHandler+0x1bc>)
 81031c6:	4293      	cmp	r3, r2
 81031c8:	d040      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 81031ca:	687b      	ldr	r3, [r7, #4]
 81031cc:	681b      	ldr	r3, [r3, #0]
 81031ce:	4a2a      	ldr	r2, [pc, #168]	; (8103278 <HAL_DMA_IRQHandler+0x1c0>)
 81031d0:	4293      	cmp	r3, r2
 81031d2:	d03b      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 81031d4:	687b      	ldr	r3, [r7, #4]
 81031d6:	681b      	ldr	r3, [r3, #0]
 81031d8:	4a28      	ldr	r2, [pc, #160]	; (810327c <HAL_DMA_IRQHandler+0x1c4>)
 81031da:	4293      	cmp	r3, r2
 81031dc:	d036      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 81031de:	687b      	ldr	r3, [r7, #4]
 81031e0:	681b      	ldr	r3, [r3, #0]
 81031e2:	4a27      	ldr	r2, [pc, #156]	; (8103280 <HAL_DMA_IRQHandler+0x1c8>)
 81031e4:	4293      	cmp	r3, r2
 81031e6:	d031      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 81031e8:	687b      	ldr	r3, [r7, #4]
 81031ea:	681b      	ldr	r3, [r3, #0]
 81031ec:	4a25      	ldr	r2, [pc, #148]	; (8103284 <HAL_DMA_IRQHandler+0x1cc>)
 81031ee:	4293      	cmp	r3, r2
 81031f0:	d02c      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 81031f2:	687b      	ldr	r3, [r7, #4]
 81031f4:	681b      	ldr	r3, [r3, #0]
 81031f6:	4a24      	ldr	r2, [pc, #144]	; (8103288 <HAL_DMA_IRQHandler+0x1d0>)
 81031f8:	4293      	cmp	r3, r2
 81031fa:	d027      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 81031fc:	687b      	ldr	r3, [r7, #4]
 81031fe:	681b      	ldr	r3, [r3, #0]
 8103200:	4a22      	ldr	r2, [pc, #136]	; (810328c <HAL_DMA_IRQHandler+0x1d4>)
 8103202:	4293      	cmp	r3, r2
 8103204:	d022      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 8103206:	687b      	ldr	r3, [r7, #4]
 8103208:	681b      	ldr	r3, [r3, #0]
 810320a:	4a21      	ldr	r2, [pc, #132]	; (8103290 <HAL_DMA_IRQHandler+0x1d8>)
 810320c:	4293      	cmp	r3, r2
 810320e:	d01d      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 8103210:	687b      	ldr	r3, [r7, #4]
 8103212:	681b      	ldr	r3, [r3, #0]
 8103214:	4a1f      	ldr	r2, [pc, #124]	; (8103294 <HAL_DMA_IRQHandler+0x1dc>)
 8103216:	4293      	cmp	r3, r2
 8103218:	d018      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 810321a:	687b      	ldr	r3, [r7, #4]
 810321c:	681b      	ldr	r3, [r3, #0]
 810321e:	4a1e      	ldr	r2, [pc, #120]	; (8103298 <HAL_DMA_IRQHandler+0x1e0>)
 8103220:	4293      	cmp	r3, r2
 8103222:	d013      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 8103224:	687b      	ldr	r3, [r7, #4]
 8103226:	681b      	ldr	r3, [r3, #0]
 8103228:	4a1c      	ldr	r2, [pc, #112]	; (810329c <HAL_DMA_IRQHandler+0x1e4>)
 810322a:	4293      	cmp	r3, r2
 810322c:	d00e      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 810322e:	687b      	ldr	r3, [r7, #4]
 8103230:	681b      	ldr	r3, [r3, #0]
 8103232:	4a1b      	ldr	r2, [pc, #108]	; (81032a0 <HAL_DMA_IRQHandler+0x1e8>)
 8103234:	4293      	cmp	r3, r2
 8103236:	d009      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 8103238:	687b      	ldr	r3, [r7, #4]
 810323a:	681b      	ldr	r3, [r3, #0]
 810323c:	4a19      	ldr	r2, [pc, #100]	; (81032a4 <HAL_DMA_IRQHandler+0x1ec>)
 810323e:	4293      	cmp	r3, r2
 8103240:	d004      	beq.n	810324c <HAL_DMA_IRQHandler+0x194>
 8103242:	687b      	ldr	r3, [r7, #4]
 8103244:	681b      	ldr	r3, [r3, #0]
 8103246:	4a18      	ldr	r2, [pc, #96]	; (81032a8 <HAL_DMA_IRQHandler+0x1f0>)
 8103248:	4293      	cmp	r3, r2
 810324a:	d12f      	bne.n	81032ac <HAL_DMA_IRQHandler+0x1f4>
 810324c:	687b      	ldr	r3, [r7, #4]
 810324e:	681b      	ldr	r3, [r3, #0]
 8103250:	681b      	ldr	r3, [r3, #0]
 8103252:	f003 0304 	and.w	r3, r3, #4
 8103256:	2b00      	cmp	r3, #0
 8103258:	bf14      	ite	ne
 810325a:	2301      	movne	r3, #1
 810325c:	2300      	moveq	r3, #0
 810325e:	b2db      	uxtb	r3, r3
 8103260:	e02e      	b.n	81032c0 <HAL_DMA_IRQHandler+0x208>
 8103262:	bf00      	nop
 8103264:	10000000 	.word	0x10000000
 8103268:	1b4e81b5 	.word	0x1b4e81b5
 810326c:	40020010 	.word	0x40020010
 8103270:	40020028 	.word	0x40020028
 8103274:	40020040 	.word	0x40020040
 8103278:	40020058 	.word	0x40020058
 810327c:	40020070 	.word	0x40020070
 8103280:	40020088 	.word	0x40020088
 8103284:	400200a0 	.word	0x400200a0
 8103288:	400200b8 	.word	0x400200b8
 810328c:	40020410 	.word	0x40020410
 8103290:	40020428 	.word	0x40020428
 8103294:	40020440 	.word	0x40020440
 8103298:	40020458 	.word	0x40020458
 810329c:	40020470 	.word	0x40020470
 81032a0:	40020488 	.word	0x40020488
 81032a4:	400204a0 	.word	0x400204a0
 81032a8:	400204b8 	.word	0x400204b8
 81032ac:	687b      	ldr	r3, [r7, #4]
 81032ae:	681b      	ldr	r3, [r3, #0]
 81032b0:	681b      	ldr	r3, [r3, #0]
 81032b2:	f003 0308 	and.w	r3, r3, #8
 81032b6:	2b00      	cmp	r3, #0
 81032b8:	bf14      	ite	ne
 81032ba:	2301      	movne	r3, #1
 81032bc:	2300      	moveq	r3, #0
 81032be:	b2db      	uxtb	r3, r3
 81032c0:	2b00      	cmp	r3, #0
 81032c2:	d015      	beq.n	81032f0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 81032c4:	687b      	ldr	r3, [r7, #4]
 81032c6:	681b      	ldr	r3, [r3, #0]
 81032c8:	681a      	ldr	r2, [r3, #0]
 81032ca:	687b      	ldr	r3, [r7, #4]
 81032cc:	681b      	ldr	r3, [r3, #0]
 81032ce:	f022 0204 	bic.w	r2, r2, #4
 81032d2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 81032d4:	687b      	ldr	r3, [r7, #4]
 81032d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81032d8:	f003 031f 	and.w	r3, r3, #31
 81032dc:	2208      	movs	r2, #8
 81032de:	409a      	lsls	r2, r3
 81032e0:	6a3b      	ldr	r3, [r7, #32]
 81032e2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 81032e4:	687b      	ldr	r3, [r7, #4]
 81032e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81032e8:	f043 0201 	orr.w	r2, r3, #1
 81032ec:	687b      	ldr	r3, [r7, #4]
 81032ee:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81032f0:	687b      	ldr	r3, [r7, #4]
 81032f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81032f4:	f003 031f 	and.w	r3, r3, #31
 81032f8:	69ba      	ldr	r2, [r7, #24]
 81032fa:	fa22 f303 	lsr.w	r3, r2, r3
 81032fe:	f003 0301 	and.w	r3, r3, #1
 8103302:	2b00      	cmp	r3, #0
 8103304:	d06e      	beq.n	81033e4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8103306:	687b      	ldr	r3, [r7, #4]
 8103308:	681b      	ldr	r3, [r3, #0]
 810330a:	4a69      	ldr	r2, [pc, #420]	; (81034b0 <HAL_DMA_IRQHandler+0x3f8>)
 810330c:	4293      	cmp	r3, r2
 810330e:	d04a      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 8103310:	687b      	ldr	r3, [r7, #4]
 8103312:	681b      	ldr	r3, [r3, #0]
 8103314:	4a67      	ldr	r2, [pc, #412]	; (81034b4 <HAL_DMA_IRQHandler+0x3fc>)
 8103316:	4293      	cmp	r3, r2
 8103318:	d045      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 810331a:	687b      	ldr	r3, [r7, #4]
 810331c:	681b      	ldr	r3, [r3, #0]
 810331e:	4a66      	ldr	r2, [pc, #408]	; (81034b8 <HAL_DMA_IRQHandler+0x400>)
 8103320:	4293      	cmp	r3, r2
 8103322:	d040      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 8103324:	687b      	ldr	r3, [r7, #4]
 8103326:	681b      	ldr	r3, [r3, #0]
 8103328:	4a64      	ldr	r2, [pc, #400]	; (81034bc <HAL_DMA_IRQHandler+0x404>)
 810332a:	4293      	cmp	r3, r2
 810332c:	d03b      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 810332e:	687b      	ldr	r3, [r7, #4]
 8103330:	681b      	ldr	r3, [r3, #0]
 8103332:	4a63      	ldr	r2, [pc, #396]	; (81034c0 <HAL_DMA_IRQHandler+0x408>)
 8103334:	4293      	cmp	r3, r2
 8103336:	d036      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 8103338:	687b      	ldr	r3, [r7, #4]
 810333a:	681b      	ldr	r3, [r3, #0]
 810333c:	4a61      	ldr	r2, [pc, #388]	; (81034c4 <HAL_DMA_IRQHandler+0x40c>)
 810333e:	4293      	cmp	r3, r2
 8103340:	d031      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 8103342:	687b      	ldr	r3, [r7, #4]
 8103344:	681b      	ldr	r3, [r3, #0]
 8103346:	4a60      	ldr	r2, [pc, #384]	; (81034c8 <HAL_DMA_IRQHandler+0x410>)
 8103348:	4293      	cmp	r3, r2
 810334a:	d02c      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 810334c:	687b      	ldr	r3, [r7, #4]
 810334e:	681b      	ldr	r3, [r3, #0]
 8103350:	4a5e      	ldr	r2, [pc, #376]	; (81034cc <HAL_DMA_IRQHandler+0x414>)
 8103352:	4293      	cmp	r3, r2
 8103354:	d027      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 8103356:	687b      	ldr	r3, [r7, #4]
 8103358:	681b      	ldr	r3, [r3, #0]
 810335a:	4a5d      	ldr	r2, [pc, #372]	; (81034d0 <HAL_DMA_IRQHandler+0x418>)
 810335c:	4293      	cmp	r3, r2
 810335e:	d022      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 8103360:	687b      	ldr	r3, [r7, #4]
 8103362:	681b      	ldr	r3, [r3, #0]
 8103364:	4a5b      	ldr	r2, [pc, #364]	; (81034d4 <HAL_DMA_IRQHandler+0x41c>)
 8103366:	4293      	cmp	r3, r2
 8103368:	d01d      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 810336a:	687b      	ldr	r3, [r7, #4]
 810336c:	681b      	ldr	r3, [r3, #0]
 810336e:	4a5a      	ldr	r2, [pc, #360]	; (81034d8 <HAL_DMA_IRQHandler+0x420>)
 8103370:	4293      	cmp	r3, r2
 8103372:	d018      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 8103374:	687b      	ldr	r3, [r7, #4]
 8103376:	681b      	ldr	r3, [r3, #0]
 8103378:	4a58      	ldr	r2, [pc, #352]	; (81034dc <HAL_DMA_IRQHandler+0x424>)
 810337a:	4293      	cmp	r3, r2
 810337c:	d013      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 810337e:	687b      	ldr	r3, [r7, #4]
 8103380:	681b      	ldr	r3, [r3, #0]
 8103382:	4a57      	ldr	r2, [pc, #348]	; (81034e0 <HAL_DMA_IRQHandler+0x428>)
 8103384:	4293      	cmp	r3, r2
 8103386:	d00e      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 8103388:	687b      	ldr	r3, [r7, #4]
 810338a:	681b      	ldr	r3, [r3, #0]
 810338c:	4a55      	ldr	r2, [pc, #340]	; (81034e4 <HAL_DMA_IRQHandler+0x42c>)
 810338e:	4293      	cmp	r3, r2
 8103390:	d009      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 8103392:	687b      	ldr	r3, [r7, #4]
 8103394:	681b      	ldr	r3, [r3, #0]
 8103396:	4a54      	ldr	r2, [pc, #336]	; (81034e8 <HAL_DMA_IRQHandler+0x430>)
 8103398:	4293      	cmp	r3, r2
 810339a:	d004      	beq.n	81033a6 <HAL_DMA_IRQHandler+0x2ee>
 810339c:	687b      	ldr	r3, [r7, #4]
 810339e:	681b      	ldr	r3, [r3, #0]
 81033a0:	4a52      	ldr	r2, [pc, #328]	; (81034ec <HAL_DMA_IRQHandler+0x434>)
 81033a2:	4293      	cmp	r3, r2
 81033a4:	d10a      	bne.n	81033bc <HAL_DMA_IRQHandler+0x304>
 81033a6:	687b      	ldr	r3, [r7, #4]
 81033a8:	681b      	ldr	r3, [r3, #0]
 81033aa:	695b      	ldr	r3, [r3, #20]
 81033ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81033b0:	2b00      	cmp	r3, #0
 81033b2:	bf14      	ite	ne
 81033b4:	2301      	movne	r3, #1
 81033b6:	2300      	moveq	r3, #0
 81033b8:	b2db      	uxtb	r3, r3
 81033ba:	e003      	b.n	81033c4 <HAL_DMA_IRQHandler+0x30c>
 81033bc:	687b      	ldr	r3, [r7, #4]
 81033be:	681b      	ldr	r3, [r3, #0]
 81033c0:	681b      	ldr	r3, [r3, #0]
 81033c2:	2300      	movs	r3, #0
 81033c4:	2b00      	cmp	r3, #0
 81033c6:	d00d      	beq.n	81033e4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 81033c8:	687b      	ldr	r3, [r7, #4]
 81033ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81033cc:	f003 031f 	and.w	r3, r3, #31
 81033d0:	2201      	movs	r2, #1
 81033d2:	409a      	lsls	r2, r3
 81033d4:	6a3b      	ldr	r3, [r7, #32]
 81033d6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 81033d8:	687b      	ldr	r3, [r7, #4]
 81033da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81033dc:	f043 0202 	orr.w	r2, r3, #2
 81033e0:	687b      	ldr	r3, [r7, #4]
 81033e2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81033e4:	687b      	ldr	r3, [r7, #4]
 81033e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81033e8:	f003 031f 	and.w	r3, r3, #31
 81033ec:	2204      	movs	r2, #4
 81033ee:	409a      	lsls	r2, r3
 81033f0:	69bb      	ldr	r3, [r7, #24]
 81033f2:	4013      	ands	r3, r2
 81033f4:	2b00      	cmp	r3, #0
 81033f6:	f000 808f 	beq.w	8103518 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 81033fa:	687b      	ldr	r3, [r7, #4]
 81033fc:	681b      	ldr	r3, [r3, #0]
 81033fe:	4a2c      	ldr	r2, [pc, #176]	; (81034b0 <HAL_DMA_IRQHandler+0x3f8>)
 8103400:	4293      	cmp	r3, r2
 8103402:	d04a      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 8103404:	687b      	ldr	r3, [r7, #4]
 8103406:	681b      	ldr	r3, [r3, #0]
 8103408:	4a2a      	ldr	r2, [pc, #168]	; (81034b4 <HAL_DMA_IRQHandler+0x3fc>)
 810340a:	4293      	cmp	r3, r2
 810340c:	d045      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 810340e:	687b      	ldr	r3, [r7, #4]
 8103410:	681b      	ldr	r3, [r3, #0]
 8103412:	4a29      	ldr	r2, [pc, #164]	; (81034b8 <HAL_DMA_IRQHandler+0x400>)
 8103414:	4293      	cmp	r3, r2
 8103416:	d040      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 8103418:	687b      	ldr	r3, [r7, #4]
 810341a:	681b      	ldr	r3, [r3, #0]
 810341c:	4a27      	ldr	r2, [pc, #156]	; (81034bc <HAL_DMA_IRQHandler+0x404>)
 810341e:	4293      	cmp	r3, r2
 8103420:	d03b      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 8103422:	687b      	ldr	r3, [r7, #4]
 8103424:	681b      	ldr	r3, [r3, #0]
 8103426:	4a26      	ldr	r2, [pc, #152]	; (81034c0 <HAL_DMA_IRQHandler+0x408>)
 8103428:	4293      	cmp	r3, r2
 810342a:	d036      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 810342c:	687b      	ldr	r3, [r7, #4]
 810342e:	681b      	ldr	r3, [r3, #0]
 8103430:	4a24      	ldr	r2, [pc, #144]	; (81034c4 <HAL_DMA_IRQHandler+0x40c>)
 8103432:	4293      	cmp	r3, r2
 8103434:	d031      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 8103436:	687b      	ldr	r3, [r7, #4]
 8103438:	681b      	ldr	r3, [r3, #0]
 810343a:	4a23      	ldr	r2, [pc, #140]	; (81034c8 <HAL_DMA_IRQHandler+0x410>)
 810343c:	4293      	cmp	r3, r2
 810343e:	d02c      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 8103440:	687b      	ldr	r3, [r7, #4]
 8103442:	681b      	ldr	r3, [r3, #0]
 8103444:	4a21      	ldr	r2, [pc, #132]	; (81034cc <HAL_DMA_IRQHandler+0x414>)
 8103446:	4293      	cmp	r3, r2
 8103448:	d027      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 810344a:	687b      	ldr	r3, [r7, #4]
 810344c:	681b      	ldr	r3, [r3, #0]
 810344e:	4a20      	ldr	r2, [pc, #128]	; (81034d0 <HAL_DMA_IRQHandler+0x418>)
 8103450:	4293      	cmp	r3, r2
 8103452:	d022      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 8103454:	687b      	ldr	r3, [r7, #4]
 8103456:	681b      	ldr	r3, [r3, #0]
 8103458:	4a1e      	ldr	r2, [pc, #120]	; (81034d4 <HAL_DMA_IRQHandler+0x41c>)
 810345a:	4293      	cmp	r3, r2
 810345c:	d01d      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 810345e:	687b      	ldr	r3, [r7, #4]
 8103460:	681b      	ldr	r3, [r3, #0]
 8103462:	4a1d      	ldr	r2, [pc, #116]	; (81034d8 <HAL_DMA_IRQHandler+0x420>)
 8103464:	4293      	cmp	r3, r2
 8103466:	d018      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 8103468:	687b      	ldr	r3, [r7, #4]
 810346a:	681b      	ldr	r3, [r3, #0]
 810346c:	4a1b      	ldr	r2, [pc, #108]	; (81034dc <HAL_DMA_IRQHandler+0x424>)
 810346e:	4293      	cmp	r3, r2
 8103470:	d013      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 8103472:	687b      	ldr	r3, [r7, #4]
 8103474:	681b      	ldr	r3, [r3, #0]
 8103476:	4a1a      	ldr	r2, [pc, #104]	; (81034e0 <HAL_DMA_IRQHandler+0x428>)
 8103478:	4293      	cmp	r3, r2
 810347a:	d00e      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 810347c:	687b      	ldr	r3, [r7, #4]
 810347e:	681b      	ldr	r3, [r3, #0]
 8103480:	4a18      	ldr	r2, [pc, #96]	; (81034e4 <HAL_DMA_IRQHandler+0x42c>)
 8103482:	4293      	cmp	r3, r2
 8103484:	d009      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 8103486:	687b      	ldr	r3, [r7, #4]
 8103488:	681b      	ldr	r3, [r3, #0]
 810348a:	4a17      	ldr	r2, [pc, #92]	; (81034e8 <HAL_DMA_IRQHandler+0x430>)
 810348c:	4293      	cmp	r3, r2
 810348e:	d004      	beq.n	810349a <HAL_DMA_IRQHandler+0x3e2>
 8103490:	687b      	ldr	r3, [r7, #4]
 8103492:	681b      	ldr	r3, [r3, #0]
 8103494:	4a15      	ldr	r2, [pc, #84]	; (81034ec <HAL_DMA_IRQHandler+0x434>)
 8103496:	4293      	cmp	r3, r2
 8103498:	d12a      	bne.n	81034f0 <HAL_DMA_IRQHandler+0x438>
 810349a:	687b      	ldr	r3, [r7, #4]
 810349c:	681b      	ldr	r3, [r3, #0]
 810349e:	681b      	ldr	r3, [r3, #0]
 81034a0:	f003 0302 	and.w	r3, r3, #2
 81034a4:	2b00      	cmp	r3, #0
 81034a6:	bf14      	ite	ne
 81034a8:	2301      	movne	r3, #1
 81034aa:	2300      	moveq	r3, #0
 81034ac:	b2db      	uxtb	r3, r3
 81034ae:	e023      	b.n	81034f8 <HAL_DMA_IRQHandler+0x440>
 81034b0:	40020010 	.word	0x40020010
 81034b4:	40020028 	.word	0x40020028
 81034b8:	40020040 	.word	0x40020040
 81034bc:	40020058 	.word	0x40020058
 81034c0:	40020070 	.word	0x40020070
 81034c4:	40020088 	.word	0x40020088
 81034c8:	400200a0 	.word	0x400200a0
 81034cc:	400200b8 	.word	0x400200b8
 81034d0:	40020410 	.word	0x40020410
 81034d4:	40020428 	.word	0x40020428
 81034d8:	40020440 	.word	0x40020440
 81034dc:	40020458 	.word	0x40020458
 81034e0:	40020470 	.word	0x40020470
 81034e4:	40020488 	.word	0x40020488
 81034e8:	400204a0 	.word	0x400204a0
 81034ec:	400204b8 	.word	0x400204b8
 81034f0:	687b      	ldr	r3, [r7, #4]
 81034f2:	681b      	ldr	r3, [r3, #0]
 81034f4:	681b      	ldr	r3, [r3, #0]
 81034f6:	2300      	movs	r3, #0
 81034f8:	2b00      	cmp	r3, #0
 81034fa:	d00d      	beq.n	8103518 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 81034fc:	687b      	ldr	r3, [r7, #4]
 81034fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103500:	f003 031f 	and.w	r3, r3, #31
 8103504:	2204      	movs	r2, #4
 8103506:	409a      	lsls	r2, r3
 8103508:	6a3b      	ldr	r3, [r7, #32]
 810350a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 810350c:	687b      	ldr	r3, [r7, #4]
 810350e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103510:	f043 0204 	orr.w	r2, r3, #4
 8103514:	687b      	ldr	r3, [r7, #4]
 8103516:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103518:	687b      	ldr	r3, [r7, #4]
 810351a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810351c:	f003 031f 	and.w	r3, r3, #31
 8103520:	2210      	movs	r2, #16
 8103522:	409a      	lsls	r2, r3
 8103524:	69bb      	ldr	r3, [r7, #24]
 8103526:	4013      	ands	r3, r2
 8103528:	2b00      	cmp	r3, #0
 810352a:	f000 80a6 	beq.w	810367a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 810352e:	687b      	ldr	r3, [r7, #4]
 8103530:	681b      	ldr	r3, [r3, #0]
 8103532:	4a85      	ldr	r2, [pc, #532]	; (8103748 <HAL_DMA_IRQHandler+0x690>)
 8103534:	4293      	cmp	r3, r2
 8103536:	d04a      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 8103538:	687b      	ldr	r3, [r7, #4]
 810353a:	681b      	ldr	r3, [r3, #0]
 810353c:	4a83      	ldr	r2, [pc, #524]	; (810374c <HAL_DMA_IRQHandler+0x694>)
 810353e:	4293      	cmp	r3, r2
 8103540:	d045      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 8103542:	687b      	ldr	r3, [r7, #4]
 8103544:	681b      	ldr	r3, [r3, #0]
 8103546:	4a82      	ldr	r2, [pc, #520]	; (8103750 <HAL_DMA_IRQHandler+0x698>)
 8103548:	4293      	cmp	r3, r2
 810354a:	d040      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 810354c:	687b      	ldr	r3, [r7, #4]
 810354e:	681b      	ldr	r3, [r3, #0]
 8103550:	4a80      	ldr	r2, [pc, #512]	; (8103754 <HAL_DMA_IRQHandler+0x69c>)
 8103552:	4293      	cmp	r3, r2
 8103554:	d03b      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 8103556:	687b      	ldr	r3, [r7, #4]
 8103558:	681b      	ldr	r3, [r3, #0]
 810355a:	4a7f      	ldr	r2, [pc, #508]	; (8103758 <HAL_DMA_IRQHandler+0x6a0>)
 810355c:	4293      	cmp	r3, r2
 810355e:	d036      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 8103560:	687b      	ldr	r3, [r7, #4]
 8103562:	681b      	ldr	r3, [r3, #0]
 8103564:	4a7d      	ldr	r2, [pc, #500]	; (810375c <HAL_DMA_IRQHandler+0x6a4>)
 8103566:	4293      	cmp	r3, r2
 8103568:	d031      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 810356a:	687b      	ldr	r3, [r7, #4]
 810356c:	681b      	ldr	r3, [r3, #0]
 810356e:	4a7c      	ldr	r2, [pc, #496]	; (8103760 <HAL_DMA_IRQHandler+0x6a8>)
 8103570:	4293      	cmp	r3, r2
 8103572:	d02c      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 8103574:	687b      	ldr	r3, [r7, #4]
 8103576:	681b      	ldr	r3, [r3, #0]
 8103578:	4a7a      	ldr	r2, [pc, #488]	; (8103764 <HAL_DMA_IRQHandler+0x6ac>)
 810357a:	4293      	cmp	r3, r2
 810357c:	d027      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 810357e:	687b      	ldr	r3, [r7, #4]
 8103580:	681b      	ldr	r3, [r3, #0]
 8103582:	4a79      	ldr	r2, [pc, #484]	; (8103768 <HAL_DMA_IRQHandler+0x6b0>)
 8103584:	4293      	cmp	r3, r2
 8103586:	d022      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 8103588:	687b      	ldr	r3, [r7, #4]
 810358a:	681b      	ldr	r3, [r3, #0]
 810358c:	4a77      	ldr	r2, [pc, #476]	; (810376c <HAL_DMA_IRQHandler+0x6b4>)
 810358e:	4293      	cmp	r3, r2
 8103590:	d01d      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 8103592:	687b      	ldr	r3, [r7, #4]
 8103594:	681b      	ldr	r3, [r3, #0]
 8103596:	4a76      	ldr	r2, [pc, #472]	; (8103770 <HAL_DMA_IRQHandler+0x6b8>)
 8103598:	4293      	cmp	r3, r2
 810359a:	d018      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 810359c:	687b      	ldr	r3, [r7, #4]
 810359e:	681b      	ldr	r3, [r3, #0]
 81035a0:	4a74      	ldr	r2, [pc, #464]	; (8103774 <HAL_DMA_IRQHandler+0x6bc>)
 81035a2:	4293      	cmp	r3, r2
 81035a4:	d013      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 81035a6:	687b      	ldr	r3, [r7, #4]
 81035a8:	681b      	ldr	r3, [r3, #0]
 81035aa:	4a73      	ldr	r2, [pc, #460]	; (8103778 <HAL_DMA_IRQHandler+0x6c0>)
 81035ac:	4293      	cmp	r3, r2
 81035ae:	d00e      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 81035b0:	687b      	ldr	r3, [r7, #4]
 81035b2:	681b      	ldr	r3, [r3, #0]
 81035b4:	4a71      	ldr	r2, [pc, #452]	; (810377c <HAL_DMA_IRQHandler+0x6c4>)
 81035b6:	4293      	cmp	r3, r2
 81035b8:	d009      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 81035ba:	687b      	ldr	r3, [r7, #4]
 81035bc:	681b      	ldr	r3, [r3, #0]
 81035be:	4a70      	ldr	r2, [pc, #448]	; (8103780 <HAL_DMA_IRQHandler+0x6c8>)
 81035c0:	4293      	cmp	r3, r2
 81035c2:	d004      	beq.n	81035ce <HAL_DMA_IRQHandler+0x516>
 81035c4:	687b      	ldr	r3, [r7, #4]
 81035c6:	681b      	ldr	r3, [r3, #0]
 81035c8:	4a6e      	ldr	r2, [pc, #440]	; (8103784 <HAL_DMA_IRQHandler+0x6cc>)
 81035ca:	4293      	cmp	r3, r2
 81035cc:	d10a      	bne.n	81035e4 <HAL_DMA_IRQHandler+0x52c>
 81035ce:	687b      	ldr	r3, [r7, #4]
 81035d0:	681b      	ldr	r3, [r3, #0]
 81035d2:	681b      	ldr	r3, [r3, #0]
 81035d4:	f003 0308 	and.w	r3, r3, #8
 81035d8:	2b00      	cmp	r3, #0
 81035da:	bf14      	ite	ne
 81035dc:	2301      	movne	r3, #1
 81035de:	2300      	moveq	r3, #0
 81035e0:	b2db      	uxtb	r3, r3
 81035e2:	e009      	b.n	81035f8 <HAL_DMA_IRQHandler+0x540>
 81035e4:	687b      	ldr	r3, [r7, #4]
 81035e6:	681b      	ldr	r3, [r3, #0]
 81035e8:	681b      	ldr	r3, [r3, #0]
 81035ea:	f003 0304 	and.w	r3, r3, #4
 81035ee:	2b00      	cmp	r3, #0
 81035f0:	bf14      	ite	ne
 81035f2:	2301      	movne	r3, #1
 81035f4:	2300      	moveq	r3, #0
 81035f6:	b2db      	uxtb	r3, r3
 81035f8:	2b00      	cmp	r3, #0
 81035fa:	d03e      	beq.n	810367a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 81035fc:	687b      	ldr	r3, [r7, #4]
 81035fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103600:	f003 031f 	and.w	r3, r3, #31
 8103604:	2210      	movs	r2, #16
 8103606:	409a      	lsls	r2, r3
 8103608:	6a3b      	ldr	r3, [r7, #32]
 810360a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 810360c:	687b      	ldr	r3, [r7, #4]
 810360e:	681b      	ldr	r3, [r3, #0]
 8103610:	681b      	ldr	r3, [r3, #0]
 8103612:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8103616:	2b00      	cmp	r3, #0
 8103618:	d018      	beq.n	810364c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 810361a:	687b      	ldr	r3, [r7, #4]
 810361c:	681b      	ldr	r3, [r3, #0]
 810361e:	681b      	ldr	r3, [r3, #0]
 8103620:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8103624:	2b00      	cmp	r3, #0
 8103626:	d108      	bne.n	810363a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8103628:	687b      	ldr	r3, [r7, #4]
 810362a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810362c:	2b00      	cmp	r3, #0
 810362e:	d024      	beq.n	810367a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8103630:	687b      	ldr	r3, [r7, #4]
 8103632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103634:	6878      	ldr	r0, [r7, #4]
 8103636:	4798      	blx	r3
 8103638:	e01f      	b.n	810367a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 810363a:	687b      	ldr	r3, [r7, #4]
 810363c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810363e:	2b00      	cmp	r3, #0
 8103640:	d01b      	beq.n	810367a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8103642:	687b      	ldr	r3, [r7, #4]
 8103644:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103646:	6878      	ldr	r0, [r7, #4]
 8103648:	4798      	blx	r3
 810364a:	e016      	b.n	810367a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 810364c:	687b      	ldr	r3, [r7, #4]
 810364e:	681b      	ldr	r3, [r3, #0]
 8103650:	681b      	ldr	r3, [r3, #0]
 8103652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103656:	2b00      	cmp	r3, #0
 8103658:	d107      	bne.n	810366a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 810365a:	687b      	ldr	r3, [r7, #4]
 810365c:	681b      	ldr	r3, [r3, #0]
 810365e:	681a      	ldr	r2, [r3, #0]
 8103660:	687b      	ldr	r3, [r7, #4]
 8103662:	681b      	ldr	r3, [r3, #0]
 8103664:	f022 0208 	bic.w	r2, r2, #8
 8103668:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 810366a:	687b      	ldr	r3, [r7, #4]
 810366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810366e:	2b00      	cmp	r3, #0
 8103670:	d003      	beq.n	810367a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8103672:	687b      	ldr	r3, [r7, #4]
 8103674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103676:	6878      	ldr	r0, [r7, #4]
 8103678:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 810367a:	687b      	ldr	r3, [r7, #4]
 810367c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810367e:	f003 031f 	and.w	r3, r3, #31
 8103682:	2220      	movs	r2, #32
 8103684:	409a      	lsls	r2, r3
 8103686:	69bb      	ldr	r3, [r7, #24]
 8103688:	4013      	ands	r3, r2
 810368a:	2b00      	cmp	r3, #0
 810368c:	f000 8110 	beq.w	81038b0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8103690:	687b      	ldr	r3, [r7, #4]
 8103692:	681b      	ldr	r3, [r3, #0]
 8103694:	4a2c      	ldr	r2, [pc, #176]	; (8103748 <HAL_DMA_IRQHandler+0x690>)
 8103696:	4293      	cmp	r3, r2
 8103698:	d04a      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 810369a:	687b      	ldr	r3, [r7, #4]
 810369c:	681b      	ldr	r3, [r3, #0]
 810369e:	4a2b      	ldr	r2, [pc, #172]	; (810374c <HAL_DMA_IRQHandler+0x694>)
 81036a0:	4293      	cmp	r3, r2
 81036a2:	d045      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 81036a4:	687b      	ldr	r3, [r7, #4]
 81036a6:	681b      	ldr	r3, [r3, #0]
 81036a8:	4a29      	ldr	r2, [pc, #164]	; (8103750 <HAL_DMA_IRQHandler+0x698>)
 81036aa:	4293      	cmp	r3, r2
 81036ac:	d040      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 81036ae:	687b      	ldr	r3, [r7, #4]
 81036b0:	681b      	ldr	r3, [r3, #0]
 81036b2:	4a28      	ldr	r2, [pc, #160]	; (8103754 <HAL_DMA_IRQHandler+0x69c>)
 81036b4:	4293      	cmp	r3, r2
 81036b6:	d03b      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 81036b8:	687b      	ldr	r3, [r7, #4]
 81036ba:	681b      	ldr	r3, [r3, #0]
 81036bc:	4a26      	ldr	r2, [pc, #152]	; (8103758 <HAL_DMA_IRQHandler+0x6a0>)
 81036be:	4293      	cmp	r3, r2
 81036c0:	d036      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 81036c2:	687b      	ldr	r3, [r7, #4]
 81036c4:	681b      	ldr	r3, [r3, #0]
 81036c6:	4a25      	ldr	r2, [pc, #148]	; (810375c <HAL_DMA_IRQHandler+0x6a4>)
 81036c8:	4293      	cmp	r3, r2
 81036ca:	d031      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 81036cc:	687b      	ldr	r3, [r7, #4]
 81036ce:	681b      	ldr	r3, [r3, #0]
 81036d0:	4a23      	ldr	r2, [pc, #140]	; (8103760 <HAL_DMA_IRQHandler+0x6a8>)
 81036d2:	4293      	cmp	r3, r2
 81036d4:	d02c      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 81036d6:	687b      	ldr	r3, [r7, #4]
 81036d8:	681b      	ldr	r3, [r3, #0]
 81036da:	4a22      	ldr	r2, [pc, #136]	; (8103764 <HAL_DMA_IRQHandler+0x6ac>)
 81036dc:	4293      	cmp	r3, r2
 81036de:	d027      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 81036e0:	687b      	ldr	r3, [r7, #4]
 81036e2:	681b      	ldr	r3, [r3, #0]
 81036e4:	4a20      	ldr	r2, [pc, #128]	; (8103768 <HAL_DMA_IRQHandler+0x6b0>)
 81036e6:	4293      	cmp	r3, r2
 81036e8:	d022      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 81036ea:	687b      	ldr	r3, [r7, #4]
 81036ec:	681b      	ldr	r3, [r3, #0]
 81036ee:	4a1f      	ldr	r2, [pc, #124]	; (810376c <HAL_DMA_IRQHandler+0x6b4>)
 81036f0:	4293      	cmp	r3, r2
 81036f2:	d01d      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 81036f4:	687b      	ldr	r3, [r7, #4]
 81036f6:	681b      	ldr	r3, [r3, #0]
 81036f8:	4a1d      	ldr	r2, [pc, #116]	; (8103770 <HAL_DMA_IRQHandler+0x6b8>)
 81036fa:	4293      	cmp	r3, r2
 81036fc:	d018      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 81036fe:	687b      	ldr	r3, [r7, #4]
 8103700:	681b      	ldr	r3, [r3, #0]
 8103702:	4a1c      	ldr	r2, [pc, #112]	; (8103774 <HAL_DMA_IRQHandler+0x6bc>)
 8103704:	4293      	cmp	r3, r2
 8103706:	d013      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 8103708:	687b      	ldr	r3, [r7, #4]
 810370a:	681b      	ldr	r3, [r3, #0]
 810370c:	4a1a      	ldr	r2, [pc, #104]	; (8103778 <HAL_DMA_IRQHandler+0x6c0>)
 810370e:	4293      	cmp	r3, r2
 8103710:	d00e      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 8103712:	687b      	ldr	r3, [r7, #4]
 8103714:	681b      	ldr	r3, [r3, #0]
 8103716:	4a19      	ldr	r2, [pc, #100]	; (810377c <HAL_DMA_IRQHandler+0x6c4>)
 8103718:	4293      	cmp	r3, r2
 810371a:	d009      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 810371c:	687b      	ldr	r3, [r7, #4]
 810371e:	681b      	ldr	r3, [r3, #0]
 8103720:	4a17      	ldr	r2, [pc, #92]	; (8103780 <HAL_DMA_IRQHandler+0x6c8>)
 8103722:	4293      	cmp	r3, r2
 8103724:	d004      	beq.n	8103730 <HAL_DMA_IRQHandler+0x678>
 8103726:	687b      	ldr	r3, [r7, #4]
 8103728:	681b      	ldr	r3, [r3, #0]
 810372a:	4a16      	ldr	r2, [pc, #88]	; (8103784 <HAL_DMA_IRQHandler+0x6cc>)
 810372c:	4293      	cmp	r3, r2
 810372e:	d12b      	bne.n	8103788 <HAL_DMA_IRQHandler+0x6d0>
 8103730:	687b      	ldr	r3, [r7, #4]
 8103732:	681b      	ldr	r3, [r3, #0]
 8103734:	681b      	ldr	r3, [r3, #0]
 8103736:	f003 0310 	and.w	r3, r3, #16
 810373a:	2b00      	cmp	r3, #0
 810373c:	bf14      	ite	ne
 810373e:	2301      	movne	r3, #1
 8103740:	2300      	moveq	r3, #0
 8103742:	b2db      	uxtb	r3, r3
 8103744:	e02a      	b.n	810379c <HAL_DMA_IRQHandler+0x6e4>
 8103746:	bf00      	nop
 8103748:	40020010 	.word	0x40020010
 810374c:	40020028 	.word	0x40020028
 8103750:	40020040 	.word	0x40020040
 8103754:	40020058 	.word	0x40020058
 8103758:	40020070 	.word	0x40020070
 810375c:	40020088 	.word	0x40020088
 8103760:	400200a0 	.word	0x400200a0
 8103764:	400200b8 	.word	0x400200b8
 8103768:	40020410 	.word	0x40020410
 810376c:	40020428 	.word	0x40020428
 8103770:	40020440 	.word	0x40020440
 8103774:	40020458 	.word	0x40020458
 8103778:	40020470 	.word	0x40020470
 810377c:	40020488 	.word	0x40020488
 8103780:	400204a0 	.word	0x400204a0
 8103784:	400204b8 	.word	0x400204b8
 8103788:	687b      	ldr	r3, [r7, #4]
 810378a:	681b      	ldr	r3, [r3, #0]
 810378c:	681b      	ldr	r3, [r3, #0]
 810378e:	f003 0302 	and.w	r3, r3, #2
 8103792:	2b00      	cmp	r3, #0
 8103794:	bf14      	ite	ne
 8103796:	2301      	movne	r3, #1
 8103798:	2300      	moveq	r3, #0
 810379a:	b2db      	uxtb	r3, r3
 810379c:	2b00      	cmp	r3, #0
 810379e:	f000 8087 	beq.w	81038b0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 81037a2:	687b      	ldr	r3, [r7, #4]
 81037a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81037a6:	f003 031f 	and.w	r3, r3, #31
 81037aa:	2220      	movs	r2, #32
 81037ac:	409a      	lsls	r2, r3
 81037ae:	6a3b      	ldr	r3, [r7, #32]
 81037b0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 81037b2:	687b      	ldr	r3, [r7, #4]
 81037b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 81037b8:	b2db      	uxtb	r3, r3
 81037ba:	2b04      	cmp	r3, #4
 81037bc:	d139      	bne.n	8103832 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 81037be:	687b      	ldr	r3, [r7, #4]
 81037c0:	681b      	ldr	r3, [r3, #0]
 81037c2:	681a      	ldr	r2, [r3, #0]
 81037c4:	687b      	ldr	r3, [r7, #4]
 81037c6:	681b      	ldr	r3, [r3, #0]
 81037c8:	f022 0216 	bic.w	r2, r2, #22
 81037cc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 81037ce:	687b      	ldr	r3, [r7, #4]
 81037d0:	681b      	ldr	r3, [r3, #0]
 81037d2:	695a      	ldr	r2, [r3, #20]
 81037d4:	687b      	ldr	r3, [r7, #4]
 81037d6:	681b      	ldr	r3, [r3, #0]
 81037d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 81037dc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 81037de:	687b      	ldr	r3, [r7, #4]
 81037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81037e2:	2b00      	cmp	r3, #0
 81037e4:	d103      	bne.n	81037ee <HAL_DMA_IRQHandler+0x736>
 81037e6:	687b      	ldr	r3, [r7, #4]
 81037e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81037ea:	2b00      	cmp	r3, #0
 81037ec:	d007      	beq.n	81037fe <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 81037ee:	687b      	ldr	r3, [r7, #4]
 81037f0:	681b      	ldr	r3, [r3, #0]
 81037f2:	681a      	ldr	r2, [r3, #0]
 81037f4:	687b      	ldr	r3, [r7, #4]
 81037f6:	681b      	ldr	r3, [r3, #0]
 81037f8:	f022 0208 	bic.w	r2, r2, #8
 81037fc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 81037fe:	687b      	ldr	r3, [r7, #4]
 8103800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103802:	f003 031f 	and.w	r3, r3, #31
 8103806:	223f      	movs	r2, #63	; 0x3f
 8103808:	409a      	lsls	r2, r3
 810380a:	6a3b      	ldr	r3, [r7, #32]
 810380c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 810380e:	687b      	ldr	r3, [r7, #4]
 8103810:	2201      	movs	r2, #1
 8103812:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8103816:	687b      	ldr	r3, [r7, #4]
 8103818:	2200      	movs	r2, #0
 810381a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 810381e:	687b      	ldr	r3, [r7, #4]
 8103820:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103822:	2b00      	cmp	r3, #0
 8103824:	f000 834a 	beq.w	8103ebc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8103828:	687b      	ldr	r3, [r7, #4]
 810382a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810382c:	6878      	ldr	r0, [r7, #4]
 810382e:	4798      	blx	r3
          }
          return;
 8103830:	e344      	b.n	8103ebc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103832:	687b      	ldr	r3, [r7, #4]
 8103834:	681b      	ldr	r3, [r3, #0]
 8103836:	681b      	ldr	r3, [r3, #0]
 8103838:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810383c:	2b00      	cmp	r3, #0
 810383e:	d018      	beq.n	8103872 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8103840:	687b      	ldr	r3, [r7, #4]
 8103842:	681b      	ldr	r3, [r3, #0]
 8103844:	681b      	ldr	r3, [r3, #0]
 8103846:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 810384a:	2b00      	cmp	r3, #0
 810384c:	d108      	bne.n	8103860 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 810384e:	687b      	ldr	r3, [r7, #4]
 8103850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103852:	2b00      	cmp	r3, #0
 8103854:	d02c      	beq.n	81038b0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8103856:	687b      	ldr	r3, [r7, #4]
 8103858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810385a:	6878      	ldr	r0, [r7, #4]
 810385c:	4798      	blx	r3
 810385e:	e027      	b.n	81038b0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8103860:	687b      	ldr	r3, [r7, #4]
 8103862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103864:	2b00      	cmp	r3, #0
 8103866:	d023      	beq.n	81038b0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8103868:	687b      	ldr	r3, [r7, #4]
 810386a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810386c:	6878      	ldr	r0, [r7, #4]
 810386e:	4798      	blx	r3
 8103870:	e01e      	b.n	81038b0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8103872:	687b      	ldr	r3, [r7, #4]
 8103874:	681b      	ldr	r3, [r3, #0]
 8103876:	681b      	ldr	r3, [r3, #0]
 8103878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810387c:	2b00      	cmp	r3, #0
 810387e:	d10f      	bne.n	81038a0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8103880:	687b      	ldr	r3, [r7, #4]
 8103882:	681b      	ldr	r3, [r3, #0]
 8103884:	681a      	ldr	r2, [r3, #0]
 8103886:	687b      	ldr	r3, [r7, #4]
 8103888:	681b      	ldr	r3, [r3, #0]
 810388a:	f022 0210 	bic.w	r2, r2, #16
 810388e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8103890:	687b      	ldr	r3, [r7, #4]
 8103892:	2201      	movs	r2, #1
 8103894:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8103898:	687b      	ldr	r3, [r7, #4]
 810389a:	2200      	movs	r2, #0
 810389c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 81038a0:	687b      	ldr	r3, [r7, #4]
 81038a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81038a4:	2b00      	cmp	r3, #0
 81038a6:	d003      	beq.n	81038b0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 81038a8:	687b      	ldr	r3, [r7, #4]
 81038aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81038ac:	6878      	ldr	r0, [r7, #4]
 81038ae:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 81038b0:	687b      	ldr	r3, [r7, #4]
 81038b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81038b4:	2b00      	cmp	r3, #0
 81038b6:	f000 8306 	beq.w	8103ec6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 81038ba:	687b      	ldr	r3, [r7, #4]
 81038bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81038be:	f003 0301 	and.w	r3, r3, #1
 81038c2:	2b00      	cmp	r3, #0
 81038c4:	f000 8088 	beq.w	81039d8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 81038c8:	687b      	ldr	r3, [r7, #4]
 81038ca:	2204      	movs	r2, #4
 81038cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 81038d0:	687b      	ldr	r3, [r7, #4]
 81038d2:	681b      	ldr	r3, [r3, #0]
 81038d4:	4a7a      	ldr	r2, [pc, #488]	; (8103ac0 <HAL_DMA_IRQHandler+0xa08>)
 81038d6:	4293      	cmp	r3, r2
 81038d8:	d04a      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 81038da:	687b      	ldr	r3, [r7, #4]
 81038dc:	681b      	ldr	r3, [r3, #0]
 81038de:	4a79      	ldr	r2, [pc, #484]	; (8103ac4 <HAL_DMA_IRQHandler+0xa0c>)
 81038e0:	4293      	cmp	r3, r2
 81038e2:	d045      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 81038e4:	687b      	ldr	r3, [r7, #4]
 81038e6:	681b      	ldr	r3, [r3, #0]
 81038e8:	4a77      	ldr	r2, [pc, #476]	; (8103ac8 <HAL_DMA_IRQHandler+0xa10>)
 81038ea:	4293      	cmp	r3, r2
 81038ec:	d040      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 81038ee:	687b      	ldr	r3, [r7, #4]
 81038f0:	681b      	ldr	r3, [r3, #0]
 81038f2:	4a76      	ldr	r2, [pc, #472]	; (8103acc <HAL_DMA_IRQHandler+0xa14>)
 81038f4:	4293      	cmp	r3, r2
 81038f6:	d03b      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 81038f8:	687b      	ldr	r3, [r7, #4]
 81038fa:	681b      	ldr	r3, [r3, #0]
 81038fc:	4a74      	ldr	r2, [pc, #464]	; (8103ad0 <HAL_DMA_IRQHandler+0xa18>)
 81038fe:	4293      	cmp	r3, r2
 8103900:	d036      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 8103902:	687b      	ldr	r3, [r7, #4]
 8103904:	681b      	ldr	r3, [r3, #0]
 8103906:	4a73      	ldr	r2, [pc, #460]	; (8103ad4 <HAL_DMA_IRQHandler+0xa1c>)
 8103908:	4293      	cmp	r3, r2
 810390a:	d031      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 810390c:	687b      	ldr	r3, [r7, #4]
 810390e:	681b      	ldr	r3, [r3, #0]
 8103910:	4a71      	ldr	r2, [pc, #452]	; (8103ad8 <HAL_DMA_IRQHandler+0xa20>)
 8103912:	4293      	cmp	r3, r2
 8103914:	d02c      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 8103916:	687b      	ldr	r3, [r7, #4]
 8103918:	681b      	ldr	r3, [r3, #0]
 810391a:	4a70      	ldr	r2, [pc, #448]	; (8103adc <HAL_DMA_IRQHandler+0xa24>)
 810391c:	4293      	cmp	r3, r2
 810391e:	d027      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 8103920:	687b      	ldr	r3, [r7, #4]
 8103922:	681b      	ldr	r3, [r3, #0]
 8103924:	4a6e      	ldr	r2, [pc, #440]	; (8103ae0 <HAL_DMA_IRQHandler+0xa28>)
 8103926:	4293      	cmp	r3, r2
 8103928:	d022      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 810392a:	687b      	ldr	r3, [r7, #4]
 810392c:	681b      	ldr	r3, [r3, #0]
 810392e:	4a6d      	ldr	r2, [pc, #436]	; (8103ae4 <HAL_DMA_IRQHandler+0xa2c>)
 8103930:	4293      	cmp	r3, r2
 8103932:	d01d      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 8103934:	687b      	ldr	r3, [r7, #4]
 8103936:	681b      	ldr	r3, [r3, #0]
 8103938:	4a6b      	ldr	r2, [pc, #428]	; (8103ae8 <HAL_DMA_IRQHandler+0xa30>)
 810393a:	4293      	cmp	r3, r2
 810393c:	d018      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 810393e:	687b      	ldr	r3, [r7, #4]
 8103940:	681b      	ldr	r3, [r3, #0]
 8103942:	4a6a      	ldr	r2, [pc, #424]	; (8103aec <HAL_DMA_IRQHandler+0xa34>)
 8103944:	4293      	cmp	r3, r2
 8103946:	d013      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 8103948:	687b      	ldr	r3, [r7, #4]
 810394a:	681b      	ldr	r3, [r3, #0]
 810394c:	4a68      	ldr	r2, [pc, #416]	; (8103af0 <HAL_DMA_IRQHandler+0xa38>)
 810394e:	4293      	cmp	r3, r2
 8103950:	d00e      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 8103952:	687b      	ldr	r3, [r7, #4]
 8103954:	681b      	ldr	r3, [r3, #0]
 8103956:	4a67      	ldr	r2, [pc, #412]	; (8103af4 <HAL_DMA_IRQHandler+0xa3c>)
 8103958:	4293      	cmp	r3, r2
 810395a:	d009      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 810395c:	687b      	ldr	r3, [r7, #4]
 810395e:	681b      	ldr	r3, [r3, #0]
 8103960:	4a65      	ldr	r2, [pc, #404]	; (8103af8 <HAL_DMA_IRQHandler+0xa40>)
 8103962:	4293      	cmp	r3, r2
 8103964:	d004      	beq.n	8103970 <HAL_DMA_IRQHandler+0x8b8>
 8103966:	687b      	ldr	r3, [r7, #4]
 8103968:	681b      	ldr	r3, [r3, #0]
 810396a:	4a64      	ldr	r2, [pc, #400]	; (8103afc <HAL_DMA_IRQHandler+0xa44>)
 810396c:	4293      	cmp	r3, r2
 810396e:	d108      	bne.n	8103982 <HAL_DMA_IRQHandler+0x8ca>
 8103970:	687b      	ldr	r3, [r7, #4]
 8103972:	681b      	ldr	r3, [r3, #0]
 8103974:	681a      	ldr	r2, [r3, #0]
 8103976:	687b      	ldr	r3, [r7, #4]
 8103978:	681b      	ldr	r3, [r3, #0]
 810397a:	f022 0201 	bic.w	r2, r2, #1
 810397e:	601a      	str	r2, [r3, #0]
 8103980:	e007      	b.n	8103992 <HAL_DMA_IRQHandler+0x8da>
 8103982:	687b      	ldr	r3, [r7, #4]
 8103984:	681b      	ldr	r3, [r3, #0]
 8103986:	681a      	ldr	r2, [r3, #0]
 8103988:	687b      	ldr	r3, [r7, #4]
 810398a:	681b      	ldr	r3, [r3, #0]
 810398c:	f022 0201 	bic.w	r2, r2, #1
 8103990:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8103992:	68fb      	ldr	r3, [r7, #12]
 8103994:	3301      	adds	r3, #1
 8103996:	60fb      	str	r3, [r7, #12]
 8103998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810399a:	429a      	cmp	r2, r3
 810399c:	d307      	bcc.n	81039ae <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 810399e:	687b      	ldr	r3, [r7, #4]
 81039a0:	681b      	ldr	r3, [r3, #0]
 81039a2:	681b      	ldr	r3, [r3, #0]
 81039a4:	f003 0301 	and.w	r3, r3, #1
 81039a8:	2b00      	cmp	r3, #0
 81039aa:	d1f2      	bne.n	8103992 <HAL_DMA_IRQHandler+0x8da>
 81039ac:	e000      	b.n	81039b0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 81039ae:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81039b0:	687b      	ldr	r3, [r7, #4]
 81039b2:	681b      	ldr	r3, [r3, #0]
 81039b4:	681b      	ldr	r3, [r3, #0]
 81039b6:	f003 0301 	and.w	r3, r3, #1
 81039ba:	2b00      	cmp	r3, #0
 81039bc:	d004      	beq.n	81039c8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 81039be:	687b      	ldr	r3, [r7, #4]
 81039c0:	2203      	movs	r2, #3
 81039c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 81039c6:	e003      	b.n	81039d0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 81039c8:	687b      	ldr	r3, [r7, #4]
 81039ca:	2201      	movs	r2, #1
 81039cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 81039d0:	687b      	ldr	r3, [r7, #4]
 81039d2:	2200      	movs	r2, #0
 81039d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 81039d8:	687b      	ldr	r3, [r7, #4]
 81039da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81039dc:	2b00      	cmp	r3, #0
 81039de:	f000 8272 	beq.w	8103ec6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 81039e2:	687b      	ldr	r3, [r7, #4]
 81039e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81039e6:	6878      	ldr	r0, [r7, #4]
 81039e8:	4798      	blx	r3
 81039ea:	e26c      	b.n	8103ec6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 81039ec:	687b      	ldr	r3, [r7, #4]
 81039ee:	681b      	ldr	r3, [r3, #0]
 81039f0:	4a43      	ldr	r2, [pc, #268]	; (8103b00 <HAL_DMA_IRQHandler+0xa48>)
 81039f2:	4293      	cmp	r3, r2
 81039f4:	d022      	beq.n	8103a3c <HAL_DMA_IRQHandler+0x984>
 81039f6:	687b      	ldr	r3, [r7, #4]
 81039f8:	681b      	ldr	r3, [r3, #0]
 81039fa:	4a42      	ldr	r2, [pc, #264]	; (8103b04 <HAL_DMA_IRQHandler+0xa4c>)
 81039fc:	4293      	cmp	r3, r2
 81039fe:	d01d      	beq.n	8103a3c <HAL_DMA_IRQHandler+0x984>
 8103a00:	687b      	ldr	r3, [r7, #4]
 8103a02:	681b      	ldr	r3, [r3, #0]
 8103a04:	4a40      	ldr	r2, [pc, #256]	; (8103b08 <HAL_DMA_IRQHandler+0xa50>)
 8103a06:	4293      	cmp	r3, r2
 8103a08:	d018      	beq.n	8103a3c <HAL_DMA_IRQHandler+0x984>
 8103a0a:	687b      	ldr	r3, [r7, #4]
 8103a0c:	681b      	ldr	r3, [r3, #0]
 8103a0e:	4a3f      	ldr	r2, [pc, #252]	; (8103b0c <HAL_DMA_IRQHandler+0xa54>)
 8103a10:	4293      	cmp	r3, r2
 8103a12:	d013      	beq.n	8103a3c <HAL_DMA_IRQHandler+0x984>
 8103a14:	687b      	ldr	r3, [r7, #4]
 8103a16:	681b      	ldr	r3, [r3, #0]
 8103a18:	4a3d      	ldr	r2, [pc, #244]	; (8103b10 <HAL_DMA_IRQHandler+0xa58>)
 8103a1a:	4293      	cmp	r3, r2
 8103a1c:	d00e      	beq.n	8103a3c <HAL_DMA_IRQHandler+0x984>
 8103a1e:	687b      	ldr	r3, [r7, #4]
 8103a20:	681b      	ldr	r3, [r3, #0]
 8103a22:	4a3c      	ldr	r2, [pc, #240]	; (8103b14 <HAL_DMA_IRQHandler+0xa5c>)
 8103a24:	4293      	cmp	r3, r2
 8103a26:	d009      	beq.n	8103a3c <HAL_DMA_IRQHandler+0x984>
 8103a28:	687b      	ldr	r3, [r7, #4]
 8103a2a:	681b      	ldr	r3, [r3, #0]
 8103a2c:	4a3a      	ldr	r2, [pc, #232]	; (8103b18 <HAL_DMA_IRQHandler+0xa60>)
 8103a2e:	4293      	cmp	r3, r2
 8103a30:	d004      	beq.n	8103a3c <HAL_DMA_IRQHandler+0x984>
 8103a32:	687b      	ldr	r3, [r7, #4]
 8103a34:	681b      	ldr	r3, [r3, #0]
 8103a36:	4a39      	ldr	r2, [pc, #228]	; (8103b1c <HAL_DMA_IRQHandler+0xa64>)
 8103a38:	4293      	cmp	r3, r2
 8103a3a:	d101      	bne.n	8103a40 <HAL_DMA_IRQHandler+0x988>
 8103a3c:	2301      	movs	r3, #1
 8103a3e:	e000      	b.n	8103a42 <HAL_DMA_IRQHandler+0x98a>
 8103a40:	2300      	movs	r3, #0
 8103a42:	2b00      	cmp	r3, #0
 8103a44:	f000 823f 	beq.w	8103ec6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8103a48:	687b      	ldr	r3, [r7, #4]
 8103a4a:	681b      	ldr	r3, [r3, #0]
 8103a4c:	681b      	ldr	r3, [r3, #0]
 8103a4e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8103a50:	687b      	ldr	r3, [r7, #4]
 8103a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103a54:	f003 031f 	and.w	r3, r3, #31
 8103a58:	2204      	movs	r2, #4
 8103a5a:	409a      	lsls	r2, r3
 8103a5c:	697b      	ldr	r3, [r7, #20]
 8103a5e:	4013      	ands	r3, r2
 8103a60:	2b00      	cmp	r3, #0
 8103a62:	f000 80cd 	beq.w	8103c00 <HAL_DMA_IRQHandler+0xb48>
 8103a66:	693b      	ldr	r3, [r7, #16]
 8103a68:	f003 0304 	and.w	r3, r3, #4
 8103a6c:	2b00      	cmp	r3, #0
 8103a6e:	f000 80c7 	beq.w	8103c00 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8103a72:	687b      	ldr	r3, [r7, #4]
 8103a74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103a76:	f003 031f 	and.w	r3, r3, #31
 8103a7a:	2204      	movs	r2, #4
 8103a7c:	409a      	lsls	r2, r3
 8103a7e:	69fb      	ldr	r3, [r7, #28]
 8103a80:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103a82:	693b      	ldr	r3, [r7, #16]
 8103a84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103a88:	2b00      	cmp	r3, #0
 8103a8a:	d049      	beq.n	8103b20 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8103a8c:	693b      	ldr	r3, [r7, #16]
 8103a8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103a92:	2b00      	cmp	r3, #0
 8103a94:	d109      	bne.n	8103aaa <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8103a96:	687b      	ldr	r3, [r7, #4]
 8103a98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103a9a:	2b00      	cmp	r3, #0
 8103a9c:	f000 8210 	beq.w	8103ec0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8103aa0:	687b      	ldr	r3, [r7, #4]
 8103aa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103aa4:	6878      	ldr	r0, [r7, #4]
 8103aa6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103aa8:	e20a      	b.n	8103ec0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8103aaa:	687b      	ldr	r3, [r7, #4]
 8103aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103aae:	2b00      	cmp	r3, #0
 8103ab0:	f000 8206 	beq.w	8103ec0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8103ab4:	687b      	ldr	r3, [r7, #4]
 8103ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103ab8:	6878      	ldr	r0, [r7, #4]
 8103aba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103abc:	e200      	b.n	8103ec0 <HAL_DMA_IRQHandler+0xe08>
 8103abe:	bf00      	nop
 8103ac0:	40020010 	.word	0x40020010
 8103ac4:	40020028 	.word	0x40020028
 8103ac8:	40020040 	.word	0x40020040
 8103acc:	40020058 	.word	0x40020058
 8103ad0:	40020070 	.word	0x40020070
 8103ad4:	40020088 	.word	0x40020088
 8103ad8:	400200a0 	.word	0x400200a0
 8103adc:	400200b8 	.word	0x400200b8
 8103ae0:	40020410 	.word	0x40020410
 8103ae4:	40020428 	.word	0x40020428
 8103ae8:	40020440 	.word	0x40020440
 8103aec:	40020458 	.word	0x40020458
 8103af0:	40020470 	.word	0x40020470
 8103af4:	40020488 	.word	0x40020488
 8103af8:	400204a0 	.word	0x400204a0
 8103afc:	400204b8 	.word	0x400204b8
 8103b00:	58025408 	.word	0x58025408
 8103b04:	5802541c 	.word	0x5802541c
 8103b08:	58025430 	.word	0x58025430
 8103b0c:	58025444 	.word	0x58025444
 8103b10:	58025458 	.word	0x58025458
 8103b14:	5802546c 	.word	0x5802546c
 8103b18:	58025480 	.word	0x58025480
 8103b1c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8103b20:	693b      	ldr	r3, [r7, #16]
 8103b22:	f003 0320 	and.w	r3, r3, #32
 8103b26:	2b00      	cmp	r3, #0
 8103b28:	d160      	bne.n	8103bec <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8103b2a:	687b      	ldr	r3, [r7, #4]
 8103b2c:	681b      	ldr	r3, [r3, #0]
 8103b2e:	4a7f      	ldr	r2, [pc, #508]	; (8103d2c <HAL_DMA_IRQHandler+0xc74>)
 8103b30:	4293      	cmp	r3, r2
 8103b32:	d04a      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b34:	687b      	ldr	r3, [r7, #4]
 8103b36:	681b      	ldr	r3, [r3, #0]
 8103b38:	4a7d      	ldr	r2, [pc, #500]	; (8103d30 <HAL_DMA_IRQHandler+0xc78>)
 8103b3a:	4293      	cmp	r3, r2
 8103b3c:	d045      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b3e:	687b      	ldr	r3, [r7, #4]
 8103b40:	681b      	ldr	r3, [r3, #0]
 8103b42:	4a7c      	ldr	r2, [pc, #496]	; (8103d34 <HAL_DMA_IRQHandler+0xc7c>)
 8103b44:	4293      	cmp	r3, r2
 8103b46:	d040      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b48:	687b      	ldr	r3, [r7, #4]
 8103b4a:	681b      	ldr	r3, [r3, #0]
 8103b4c:	4a7a      	ldr	r2, [pc, #488]	; (8103d38 <HAL_DMA_IRQHandler+0xc80>)
 8103b4e:	4293      	cmp	r3, r2
 8103b50:	d03b      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b52:	687b      	ldr	r3, [r7, #4]
 8103b54:	681b      	ldr	r3, [r3, #0]
 8103b56:	4a79      	ldr	r2, [pc, #484]	; (8103d3c <HAL_DMA_IRQHandler+0xc84>)
 8103b58:	4293      	cmp	r3, r2
 8103b5a:	d036      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b5c:	687b      	ldr	r3, [r7, #4]
 8103b5e:	681b      	ldr	r3, [r3, #0]
 8103b60:	4a77      	ldr	r2, [pc, #476]	; (8103d40 <HAL_DMA_IRQHandler+0xc88>)
 8103b62:	4293      	cmp	r3, r2
 8103b64:	d031      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b66:	687b      	ldr	r3, [r7, #4]
 8103b68:	681b      	ldr	r3, [r3, #0]
 8103b6a:	4a76      	ldr	r2, [pc, #472]	; (8103d44 <HAL_DMA_IRQHandler+0xc8c>)
 8103b6c:	4293      	cmp	r3, r2
 8103b6e:	d02c      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b70:	687b      	ldr	r3, [r7, #4]
 8103b72:	681b      	ldr	r3, [r3, #0]
 8103b74:	4a74      	ldr	r2, [pc, #464]	; (8103d48 <HAL_DMA_IRQHandler+0xc90>)
 8103b76:	4293      	cmp	r3, r2
 8103b78:	d027      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b7a:	687b      	ldr	r3, [r7, #4]
 8103b7c:	681b      	ldr	r3, [r3, #0]
 8103b7e:	4a73      	ldr	r2, [pc, #460]	; (8103d4c <HAL_DMA_IRQHandler+0xc94>)
 8103b80:	4293      	cmp	r3, r2
 8103b82:	d022      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b84:	687b      	ldr	r3, [r7, #4]
 8103b86:	681b      	ldr	r3, [r3, #0]
 8103b88:	4a71      	ldr	r2, [pc, #452]	; (8103d50 <HAL_DMA_IRQHandler+0xc98>)
 8103b8a:	4293      	cmp	r3, r2
 8103b8c:	d01d      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b8e:	687b      	ldr	r3, [r7, #4]
 8103b90:	681b      	ldr	r3, [r3, #0]
 8103b92:	4a70      	ldr	r2, [pc, #448]	; (8103d54 <HAL_DMA_IRQHandler+0xc9c>)
 8103b94:	4293      	cmp	r3, r2
 8103b96:	d018      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103b98:	687b      	ldr	r3, [r7, #4]
 8103b9a:	681b      	ldr	r3, [r3, #0]
 8103b9c:	4a6e      	ldr	r2, [pc, #440]	; (8103d58 <HAL_DMA_IRQHandler+0xca0>)
 8103b9e:	4293      	cmp	r3, r2
 8103ba0:	d013      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103ba2:	687b      	ldr	r3, [r7, #4]
 8103ba4:	681b      	ldr	r3, [r3, #0]
 8103ba6:	4a6d      	ldr	r2, [pc, #436]	; (8103d5c <HAL_DMA_IRQHandler+0xca4>)
 8103ba8:	4293      	cmp	r3, r2
 8103baa:	d00e      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103bac:	687b      	ldr	r3, [r7, #4]
 8103bae:	681b      	ldr	r3, [r3, #0]
 8103bb0:	4a6b      	ldr	r2, [pc, #428]	; (8103d60 <HAL_DMA_IRQHandler+0xca8>)
 8103bb2:	4293      	cmp	r3, r2
 8103bb4:	d009      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103bb6:	687b      	ldr	r3, [r7, #4]
 8103bb8:	681b      	ldr	r3, [r3, #0]
 8103bba:	4a6a      	ldr	r2, [pc, #424]	; (8103d64 <HAL_DMA_IRQHandler+0xcac>)
 8103bbc:	4293      	cmp	r3, r2
 8103bbe:	d004      	beq.n	8103bca <HAL_DMA_IRQHandler+0xb12>
 8103bc0:	687b      	ldr	r3, [r7, #4]
 8103bc2:	681b      	ldr	r3, [r3, #0]
 8103bc4:	4a68      	ldr	r2, [pc, #416]	; (8103d68 <HAL_DMA_IRQHandler+0xcb0>)
 8103bc6:	4293      	cmp	r3, r2
 8103bc8:	d108      	bne.n	8103bdc <HAL_DMA_IRQHandler+0xb24>
 8103bca:	687b      	ldr	r3, [r7, #4]
 8103bcc:	681b      	ldr	r3, [r3, #0]
 8103bce:	681a      	ldr	r2, [r3, #0]
 8103bd0:	687b      	ldr	r3, [r7, #4]
 8103bd2:	681b      	ldr	r3, [r3, #0]
 8103bd4:	f022 0208 	bic.w	r2, r2, #8
 8103bd8:	601a      	str	r2, [r3, #0]
 8103bda:	e007      	b.n	8103bec <HAL_DMA_IRQHandler+0xb34>
 8103bdc:	687b      	ldr	r3, [r7, #4]
 8103bde:	681b      	ldr	r3, [r3, #0]
 8103be0:	681a      	ldr	r2, [r3, #0]
 8103be2:	687b      	ldr	r3, [r7, #4]
 8103be4:	681b      	ldr	r3, [r3, #0]
 8103be6:	f022 0204 	bic.w	r2, r2, #4
 8103bea:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8103bec:	687b      	ldr	r3, [r7, #4]
 8103bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103bf0:	2b00      	cmp	r3, #0
 8103bf2:	f000 8165 	beq.w	8103ec0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8103bf6:	687b      	ldr	r3, [r7, #4]
 8103bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103bfa:	6878      	ldr	r0, [r7, #4]
 8103bfc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103bfe:	e15f      	b.n	8103ec0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8103c00:	687b      	ldr	r3, [r7, #4]
 8103c02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103c04:	f003 031f 	and.w	r3, r3, #31
 8103c08:	2202      	movs	r2, #2
 8103c0a:	409a      	lsls	r2, r3
 8103c0c:	697b      	ldr	r3, [r7, #20]
 8103c0e:	4013      	ands	r3, r2
 8103c10:	2b00      	cmp	r3, #0
 8103c12:	f000 80c5 	beq.w	8103da0 <HAL_DMA_IRQHandler+0xce8>
 8103c16:	693b      	ldr	r3, [r7, #16]
 8103c18:	f003 0302 	and.w	r3, r3, #2
 8103c1c:	2b00      	cmp	r3, #0
 8103c1e:	f000 80bf 	beq.w	8103da0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8103c22:	687b      	ldr	r3, [r7, #4]
 8103c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103c26:	f003 031f 	and.w	r3, r3, #31
 8103c2a:	2202      	movs	r2, #2
 8103c2c:	409a      	lsls	r2, r3
 8103c2e:	69fb      	ldr	r3, [r7, #28]
 8103c30:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103c32:	693b      	ldr	r3, [r7, #16]
 8103c34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103c38:	2b00      	cmp	r3, #0
 8103c3a:	d018      	beq.n	8103c6e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8103c3c:	693b      	ldr	r3, [r7, #16]
 8103c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103c42:	2b00      	cmp	r3, #0
 8103c44:	d109      	bne.n	8103c5a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8103c46:	687b      	ldr	r3, [r7, #4]
 8103c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103c4a:	2b00      	cmp	r3, #0
 8103c4c:	f000 813a 	beq.w	8103ec4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8103c50:	687b      	ldr	r3, [r7, #4]
 8103c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103c54:	6878      	ldr	r0, [r7, #4]
 8103c56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103c58:	e134      	b.n	8103ec4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8103c5a:	687b      	ldr	r3, [r7, #4]
 8103c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103c5e:	2b00      	cmp	r3, #0
 8103c60:	f000 8130 	beq.w	8103ec4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8103c64:	687b      	ldr	r3, [r7, #4]
 8103c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103c68:	6878      	ldr	r0, [r7, #4]
 8103c6a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103c6c:	e12a      	b.n	8103ec4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8103c6e:	693b      	ldr	r3, [r7, #16]
 8103c70:	f003 0320 	and.w	r3, r3, #32
 8103c74:	2b00      	cmp	r3, #0
 8103c76:	f040 8089 	bne.w	8103d8c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8103c7a:	687b      	ldr	r3, [r7, #4]
 8103c7c:	681b      	ldr	r3, [r3, #0]
 8103c7e:	4a2b      	ldr	r2, [pc, #172]	; (8103d2c <HAL_DMA_IRQHandler+0xc74>)
 8103c80:	4293      	cmp	r3, r2
 8103c82:	d04a      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103c84:	687b      	ldr	r3, [r7, #4]
 8103c86:	681b      	ldr	r3, [r3, #0]
 8103c88:	4a29      	ldr	r2, [pc, #164]	; (8103d30 <HAL_DMA_IRQHandler+0xc78>)
 8103c8a:	4293      	cmp	r3, r2
 8103c8c:	d045      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103c8e:	687b      	ldr	r3, [r7, #4]
 8103c90:	681b      	ldr	r3, [r3, #0]
 8103c92:	4a28      	ldr	r2, [pc, #160]	; (8103d34 <HAL_DMA_IRQHandler+0xc7c>)
 8103c94:	4293      	cmp	r3, r2
 8103c96:	d040      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103c98:	687b      	ldr	r3, [r7, #4]
 8103c9a:	681b      	ldr	r3, [r3, #0]
 8103c9c:	4a26      	ldr	r2, [pc, #152]	; (8103d38 <HAL_DMA_IRQHandler+0xc80>)
 8103c9e:	4293      	cmp	r3, r2
 8103ca0:	d03b      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103ca2:	687b      	ldr	r3, [r7, #4]
 8103ca4:	681b      	ldr	r3, [r3, #0]
 8103ca6:	4a25      	ldr	r2, [pc, #148]	; (8103d3c <HAL_DMA_IRQHandler+0xc84>)
 8103ca8:	4293      	cmp	r3, r2
 8103caa:	d036      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103cac:	687b      	ldr	r3, [r7, #4]
 8103cae:	681b      	ldr	r3, [r3, #0]
 8103cb0:	4a23      	ldr	r2, [pc, #140]	; (8103d40 <HAL_DMA_IRQHandler+0xc88>)
 8103cb2:	4293      	cmp	r3, r2
 8103cb4:	d031      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103cb6:	687b      	ldr	r3, [r7, #4]
 8103cb8:	681b      	ldr	r3, [r3, #0]
 8103cba:	4a22      	ldr	r2, [pc, #136]	; (8103d44 <HAL_DMA_IRQHandler+0xc8c>)
 8103cbc:	4293      	cmp	r3, r2
 8103cbe:	d02c      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103cc0:	687b      	ldr	r3, [r7, #4]
 8103cc2:	681b      	ldr	r3, [r3, #0]
 8103cc4:	4a20      	ldr	r2, [pc, #128]	; (8103d48 <HAL_DMA_IRQHandler+0xc90>)
 8103cc6:	4293      	cmp	r3, r2
 8103cc8:	d027      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103cca:	687b      	ldr	r3, [r7, #4]
 8103ccc:	681b      	ldr	r3, [r3, #0]
 8103cce:	4a1f      	ldr	r2, [pc, #124]	; (8103d4c <HAL_DMA_IRQHandler+0xc94>)
 8103cd0:	4293      	cmp	r3, r2
 8103cd2:	d022      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103cd4:	687b      	ldr	r3, [r7, #4]
 8103cd6:	681b      	ldr	r3, [r3, #0]
 8103cd8:	4a1d      	ldr	r2, [pc, #116]	; (8103d50 <HAL_DMA_IRQHandler+0xc98>)
 8103cda:	4293      	cmp	r3, r2
 8103cdc:	d01d      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103cde:	687b      	ldr	r3, [r7, #4]
 8103ce0:	681b      	ldr	r3, [r3, #0]
 8103ce2:	4a1c      	ldr	r2, [pc, #112]	; (8103d54 <HAL_DMA_IRQHandler+0xc9c>)
 8103ce4:	4293      	cmp	r3, r2
 8103ce6:	d018      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103ce8:	687b      	ldr	r3, [r7, #4]
 8103cea:	681b      	ldr	r3, [r3, #0]
 8103cec:	4a1a      	ldr	r2, [pc, #104]	; (8103d58 <HAL_DMA_IRQHandler+0xca0>)
 8103cee:	4293      	cmp	r3, r2
 8103cf0:	d013      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103cf2:	687b      	ldr	r3, [r7, #4]
 8103cf4:	681b      	ldr	r3, [r3, #0]
 8103cf6:	4a19      	ldr	r2, [pc, #100]	; (8103d5c <HAL_DMA_IRQHandler+0xca4>)
 8103cf8:	4293      	cmp	r3, r2
 8103cfa:	d00e      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103cfc:	687b      	ldr	r3, [r7, #4]
 8103cfe:	681b      	ldr	r3, [r3, #0]
 8103d00:	4a17      	ldr	r2, [pc, #92]	; (8103d60 <HAL_DMA_IRQHandler+0xca8>)
 8103d02:	4293      	cmp	r3, r2
 8103d04:	d009      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103d06:	687b      	ldr	r3, [r7, #4]
 8103d08:	681b      	ldr	r3, [r3, #0]
 8103d0a:	4a16      	ldr	r2, [pc, #88]	; (8103d64 <HAL_DMA_IRQHandler+0xcac>)
 8103d0c:	4293      	cmp	r3, r2
 8103d0e:	d004      	beq.n	8103d1a <HAL_DMA_IRQHandler+0xc62>
 8103d10:	687b      	ldr	r3, [r7, #4]
 8103d12:	681b      	ldr	r3, [r3, #0]
 8103d14:	4a14      	ldr	r2, [pc, #80]	; (8103d68 <HAL_DMA_IRQHandler+0xcb0>)
 8103d16:	4293      	cmp	r3, r2
 8103d18:	d128      	bne.n	8103d6c <HAL_DMA_IRQHandler+0xcb4>
 8103d1a:	687b      	ldr	r3, [r7, #4]
 8103d1c:	681b      	ldr	r3, [r3, #0]
 8103d1e:	681a      	ldr	r2, [r3, #0]
 8103d20:	687b      	ldr	r3, [r7, #4]
 8103d22:	681b      	ldr	r3, [r3, #0]
 8103d24:	f022 0214 	bic.w	r2, r2, #20
 8103d28:	601a      	str	r2, [r3, #0]
 8103d2a:	e027      	b.n	8103d7c <HAL_DMA_IRQHandler+0xcc4>
 8103d2c:	40020010 	.word	0x40020010
 8103d30:	40020028 	.word	0x40020028
 8103d34:	40020040 	.word	0x40020040
 8103d38:	40020058 	.word	0x40020058
 8103d3c:	40020070 	.word	0x40020070
 8103d40:	40020088 	.word	0x40020088
 8103d44:	400200a0 	.word	0x400200a0
 8103d48:	400200b8 	.word	0x400200b8
 8103d4c:	40020410 	.word	0x40020410
 8103d50:	40020428 	.word	0x40020428
 8103d54:	40020440 	.word	0x40020440
 8103d58:	40020458 	.word	0x40020458
 8103d5c:	40020470 	.word	0x40020470
 8103d60:	40020488 	.word	0x40020488
 8103d64:	400204a0 	.word	0x400204a0
 8103d68:	400204b8 	.word	0x400204b8
 8103d6c:	687b      	ldr	r3, [r7, #4]
 8103d6e:	681b      	ldr	r3, [r3, #0]
 8103d70:	681a      	ldr	r2, [r3, #0]
 8103d72:	687b      	ldr	r3, [r7, #4]
 8103d74:	681b      	ldr	r3, [r3, #0]
 8103d76:	f022 020a 	bic.w	r2, r2, #10
 8103d7a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8103d7c:	687b      	ldr	r3, [r7, #4]
 8103d7e:	2201      	movs	r2, #1
 8103d80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8103d84:	687b      	ldr	r3, [r7, #4]
 8103d86:	2200      	movs	r2, #0
 8103d88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8103d8c:	687b      	ldr	r3, [r7, #4]
 8103d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103d90:	2b00      	cmp	r3, #0
 8103d92:	f000 8097 	beq.w	8103ec4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8103d96:	687b      	ldr	r3, [r7, #4]
 8103d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103d9a:	6878      	ldr	r0, [r7, #4]
 8103d9c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103d9e:	e091      	b.n	8103ec4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8103da0:	687b      	ldr	r3, [r7, #4]
 8103da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103da4:	f003 031f 	and.w	r3, r3, #31
 8103da8:	2208      	movs	r2, #8
 8103daa:	409a      	lsls	r2, r3
 8103dac:	697b      	ldr	r3, [r7, #20]
 8103dae:	4013      	ands	r3, r2
 8103db0:	2b00      	cmp	r3, #0
 8103db2:	f000 8088 	beq.w	8103ec6 <HAL_DMA_IRQHandler+0xe0e>
 8103db6:	693b      	ldr	r3, [r7, #16]
 8103db8:	f003 0308 	and.w	r3, r3, #8
 8103dbc:	2b00      	cmp	r3, #0
 8103dbe:	f000 8082 	beq.w	8103ec6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8103dc2:	687b      	ldr	r3, [r7, #4]
 8103dc4:	681b      	ldr	r3, [r3, #0]
 8103dc6:	4a41      	ldr	r2, [pc, #260]	; (8103ecc <HAL_DMA_IRQHandler+0xe14>)
 8103dc8:	4293      	cmp	r3, r2
 8103dca:	d04a      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103dcc:	687b      	ldr	r3, [r7, #4]
 8103dce:	681b      	ldr	r3, [r3, #0]
 8103dd0:	4a3f      	ldr	r2, [pc, #252]	; (8103ed0 <HAL_DMA_IRQHandler+0xe18>)
 8103dd2:	4293      	cmp	r3, r2
 8103dd4:	d045      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103dd6:	687b      	ldr	r3, [r7, #4]
 8103dd8:	681b      	ldr	r3, [r3, #0]
 8103dda:	4a3e      	ldr	r2, [pc, #248]	; (8103ed4 <HAL_DMA_IRQHandler+0xe1c>)
 8103ddc:	4293      	cmp	r3, r2
 8103dde:	d040      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103de0:	687b      	ldr	r3, [r7, #4]
 8103de2:	681b      	ldr	r3, [r3, #0]
 8103de4:	4a3c      	ldr	r2, [pc, #240]	; (8103ed8 <HAL_DMA_IRQHandler+0xe20>)
 8103de6:	4293      	cmp	r3, r2
 8103de8:	d03b      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103dea:	687b      	ldr	r3, [r7, #4]
 8103dec:	681b      	ldr	r3, [r3, #0]
 8103dee:	4a3b      	ldr	r2, [pc, #236]	; (8103edc <HAL_DMA_IRQHandler+0xe24>)
 8103df0:	4293      	cmp	r3, r2
 8103df2:	d036      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103df4:	687b      	ldr	r3, [r7, #4]
 8103df6:	681b      	ldr	r3, [r3, #0]
 8103df8:	4a39      	ldr	r2, [pc, #228]	; (8103ee0 <HAL_DMA_IRQHandler+0xe28>)
 8103dfa:	4293      	cmp	r3, r2
 8103dfc:	d031      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103dfe:	687b      	ldr	r3, [r7, #4]
 8103e00:	681b      	ldr	r3, [r3, #0]
 8103e02:	4a38      	ldr	r2, [pc, #224]	; (8103ee4 <HAL_DMA_IRQHandler+0xe2c>)
 8103e04:	4293      	cmp	r3, r2
 8103e06:	d02c      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103e08:	687b      	ldr	r3, [r7, #4]
 8103e0a:	681b      	ldr	r3, [r3, #0]
 8103e0c:	4a36      	ldr	r2, [pc, #216]	; (8103ee8 <HAL_DMA_IRQHandler+0xe30>)
 8103e0e:	4293      	cmp	r3, r2
 8103e10:	d027      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103e12:	687b      	ldr	r3, [r7, #4]
 8103e14:	681b      	ldr	r3, [r3, #0]
 8103e16:	4a35      	ldr	r2, [pc, #212]	; (8103eec <HAL_DMA_IRQHandler+0xe34>)
 8103e18:	4293      	cmp	r3, r2
 8103e1a:	d022      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103e1c:	687b      	ldr	r3, [r7, #4]
 8103e1e:	681b      	ldr	r3, [r3, #0]
 8103e20:	4a33      	ldr	r2, [pc, #204]	; (8103ef0 <HAL_DMA_IRQHandler+0xe38>)
 8103e22:	4293      	cmp	r3, r2
 8103e24:	d01d      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103e26:	687b      	ldr	r3, [r7, #4]
 8103e28:	681b      	ldr	r3, [r3, #0]
 8103e2a:	4a32      	ldr	r2, [pc, #200]	; (8103ef4 <HAL_DMA_IRQHandler+0xe3c>)
 8103e2c:	4293      	cmp	r3, r2
 8103e2e:	d018      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103e30:	687b      	ldr	r3, [r7, #4]
 8103e32:	681b      	ldr	r3, [r3, #0]
 8103e34:	4a30      	ldr	r2, [pc, #192]	; (8103ef8 <HAL_DMA_IRQHandler+0xe40>)
 8103e36:	4293      	cmp	r3, r2
 8103e38:	d013      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103e3a:	687b      	ldr	r3, [r7, #4]
 8103e3c:	681b      	ldr	r3, [r3, #0]
 8103e3e:	4a2f      	ldr	r2, [pc, #188]	; (8103efc <HAL_DMA_IRQHandler+0xe44>)
 8103e40:	4293      	cmp	r3, r2
 8103e42:	d00e      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103e44:	687b      	ldr	r3, [r7, #4]
 8103e46:	681b      	ldr	r3, [r3, #0]
 8103e48:	4a2d      	ldr	r2, [pc, #180]	; (8103f00 <HAL_DMA_IRQHandler+0xe48>)
 8103e4a:	4293      	cmp	r3, r2
 8103e4c:	d009      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103e4e:	687b      	ldr	r3, [r7, #4]
 8103e50:	681b      	ldr	r3, [r3, #0]
 8103e52:	4a2c      	ldr	r2, [pc, #176]	; (8103f04 <HAL_DMA_IRQHandler+0xe4c>)
 8103e54:	4293      	cmp	r3, r2
 8103e56:	d004      	beq.n	8103e62 <HAL_DMA_IRQHandler+0xdaa>
 8103e58:	687b      	ldr	r3, [r7, #4]
 8103e5a:	681b      	ldr	r3, [r3, #0]
 8103e5c:	4a2a      	ldr	r2, [pc, #168]	; (8103f08 <HAL_DMA_IRQHandler+0xe50>)
 8103e5e:	4293      	cmp	r3, r2
 8103e60:	d108      	bne.n	8103e74 <HAL_DMA_IRQHandler+0xdbc>
 8103e62:	687b      	ldr	r3, [r7, #4]
 8103e64:	681b      	ldr	r3, [r3, #0]
 8103e66:	681a      	ldr	r2, [r3, #0]
 8103e68:	687b      	ldr	r3, [r7, #4]
 8103e6a:	681b      	ldr	r3, [r3, #0]
 8103e6c:	f022 021c 	bic.w	r2, r2, #28
 8103e70:	601a      	str	r2, [r3, #0]
 8103e72:	e007      	b.n	8103e84 <HAL_DMA_IRQHandler+0xdcc>
 8103e74:	687b      	ldr	r3, [r7, #4]
 8103e76:	681b      	ldr	r3, [r3, #0]
 8103e78:	681a      	ldr	r2, [r3, #0]
 8103e7a:	687b      	ldr	r3, [r7, #4]
 8103e7c:	681b      	ldr	r3, [r3, #0]
 8103e7e:	f022 020e 	bic.w	r2, r2, #14
 8103e82:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8103e84:	687b      	ldr	r3, [r7, #4]
 8103e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103e88:	f003 031f 	and.w	r3, r3, #31
 8103e8c:	2201      	movs	r2, #1
 8103e8e:	409a      	lsls	r2, r3
 8103e90:	69fb      	ldr	r3, [r7, #28]
 8103e92:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8103e94:	687b      	ldr	r3, [r7, #4]
 8103e96:	2201      	movs	r2, #1
 8103e98:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8103e9a:	687b      	ldr	r3, [r7, #4]
 8103e9c:	2201      	movs	r2, #1
 8103e9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8103ea2:	687b      	ldr	r3, [r7, #4]
 8103ea4:	2200      	movs	r2, #0
 8103ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8103eaa:	687b      	ldr	r3, [r7, #4]
 8103eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103eae:	2b00      	cmp	r3, #0
 8103eb0:	d009      	beq.n	8103ec6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8103eb2:	687b      	ldr	r3, [r7, #4]
 8103eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103eb6:	6878      	ldr	r0, [r7, #4]
 8103eb8:	4798      	blx	r3
 8103eba:	e004      	b.n	8103ec6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8103ebc:	bf00      	nop
 8103ebe:	e002      	b.n	8103ec6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103ec0:	bf00      	nop
 8103ec2:	e000      	b.n	8103ec6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103ec4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8103ec6:	3728      	adds	r7, #40	; 0x28
 8103ec8:	46bd      	mov	sp, r7
 8103eca:	bd80      	pop	{r7, pc}
 8103ecc:	40020010 	.word	0x40020010
 8103ed0:	40020028 	.word	0x40020028
 8103ed4:	40020040 	.word	0x40020040
 8103ed8:	40020058 	.word	0x40020058
 8103edc:	40020070 	.word	0x40020070
 8103ee0:	40020088 	.word	0x40020088
 8103ee4:	400200a0 	.word	0x400200a0
 8103ee8:	400200b8 	.word	0x400200b8
 8103eec:	40020410 	.word	0x40020410
 8103ef0:	40020428 	.word	0x40020428
 8103ef4:	40020440 	.word	0x40020440
 8103ef8:	40020458 	.word	0x40020458
 8103efc:	40020470 	.word	0x40020470
 8103f00:	40020488 	.word	0x40020488
 8103f04:	400204a0 	.word	0x400204a0
 8103f08:	400204b8 	.word	0x400204b8

08103f0c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8103f0c:	b480      	push	{r7}
 8103f0e:	b083      	sub	sp, #12
 8103f10:	af00      	add	r7, sp, #0
 8103f12:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8103f14:	687b      	ldr	r3, [r7, #4]
 8103f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8103f18:	4618      	mov	r0, r3
 8103f1a:	370c      	adds	r7, #12
 8103f1c:	46bd      	mov	sp, r7
 8103f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103f22:	4770      	bx	lr

08103f24 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8103f24:	b480      	push	{r7}
 8103f26:	b087      	sub	sp, #28
 8103f28:	af00      	add	r7, sp, #0
 8103f2a:	60f8      	str	r0, [r7, #12]
 8103f2c:	60b9      	str	r1, [r7, #8]
 8103f2e:	607a      	str	r2, [r7, #4]
 8103f30:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8103f32:	68fb      	ldr	r3, [r7, #12]
 8103f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103f36:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8103f38:	68fb      	ldr	r3, [r7, #12]
 8103f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103f3c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103f3e:	68fb      	ldr	r3, [r7, #12]
 8103f40:	681b      	ldr	r3, [r3, #0]
 8103f42:	4a7f      	ldr	r2, [pc, #508]	; (8104140 <DMA_SetConfig+0x21c>)
 8103f44:	4293      	cmp	r3, r2
 8103f46:	d072      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103f48:	68fb      	ldr	r3, [r7, #12]
 8103f4a:	681b      	ldr	r3, [r3, #0]
 8103f4c:	4a7d      	ldr	r2, [pc, #500]	; (8104144 <DMA_SetConfig+0x220>)
 8103f4e:	4293      	cmp	r3, r2
 8103f50:	d06d      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103f52:	68fb      	ldr	r3, [r7, #12]
 8103f54:	681b      	ldr	r3, [r3, #0]
 8103f56:	4a7c      	ldr	r2, [pc, #496]	; (8104148 <DMA_SetConfig+0x224>)
 8103f58:	4293      	cmp	r3, r2
 8103f5a:	d068      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103f5c:	68fb      	ldr	r3, [r7, #12]
 8103f5e:	681b      	ldr	r3, [r3, #0]
 8103f60:	4a7a      	ldr	r2, [pc, #488]	; (810414c <DMA_SetConfig+0x228>)
 8103f62:	4293      	cmp	r3, r2
 8103f64:	d063      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103f66:	68fb      	ldr	r3, [r7, #12]
 8103f68:	681b      	ldr	r3, [r3, #0]
 8103f6a:	4a79      	ldr	r2, [pc, #484]	; (8104150 <DMA_SetConfig+0x22c>)
 8103f6c:	4293      	cmp	r3, r2
 8103f6e:	d05e      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103f70:	68fb      	ldr	r3, [r7, #12]
 8103f72:	681b      	ldr	r3, [r3, #0]
 8103f74:	4a77      	ldr	r2, [pc, #476]	; (8104154 <DMA_SetConfig+0x230>)
 8103f76:	4293      	cmp	r3, r2
 8103f78:	d059      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103f7a:	68fb      	ldr	r3, [r7, #12]
 8103f7c:	681b      	ldr	r3, [r3, #0]
 8103f7e:	4a76      	ldr	r2, [pc, #472]	; (8104158 <DMA_SetConfig+0x234>)
 8103f80:	4293      	cmp	r3, r2
 8103f82:	d054      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103f84:	68fb      	ldr	r3, [r7, #12]
 8103f86:	681b      	ldr	r3, [r3, #0]
 8103f88:	4a74      	ldr	r2, [pc, #464]	; (810415c <DMA_SetConfig+0x238>)
 8103f8a:	4293      	cmp	r3, r2
 8103f8c:	d04f      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103f8e:	68fb      	ldr	r3, [r7, #12]
 8103f90:	681b      	ldr	r3, [r3, #0]
 8103f92:	4a73      	ldr	r2, [pc, #460]	; (8104160 <DMA_SetConfig+0x23c>)
 8103f94:	4293      	cmp	r3, r2
 8103f96:	d04a      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103f98:	68fb      	ldr	r3, [r7, #12]
 8103f9a:	681b      	ldr	r3, [r3, #0]
 8103f9c:	4a71      	ldr	r2, [pc, #452]	; (8104164 <DMA_SetConfig+0x240>)
 8103f9e:	4293      	cmp	r3, r2
 8103fa0:	d045      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103fa2:	68fb      	ldr	r3, [r7, #12]
 8103fa4:	681b      	ldr	r3, [r3, #0]
 8103fa6:	4a70      	ldr	r2, [pc, #448]	; (8104168 <DMA_SetConfig+0x244>)
 8103fa8:	4293      	cmp	r3, r2
 8103faa:	d040      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103fac:	68fb      	ldr	r3, [r7, #12]
 8103fae:	681b      	ldr	r3, [r3, #0]
 8103fb0:	4a6e      	ldr	r2, [pc, #440]	; (810416c <DMA_SetConfig+0x248>)
 8103fb2:	4293      	cmp	r3, r2
 8103fb4:	d03b      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103fb6:	68fb      	ldr	r3, [r7, #12]
 8103fb8:	681b      	ldr	r3, [r3, #0]
 8103fba:	4a6d      	ldr	r2, [pc, #436]	; (8104170 <DMA_SetConfig+0x24c>)
 8103fbc:	4293      	cmp	r3, r2
 8103fbe:	d036      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103fc0:	68fb      	ldr	r3, [r7, #12]
 8103fc2:	681b      	ldr	r3, [r3, #0]
 8103fc4:	4a6b      	ldr	r2, [pc, #428]	; (8104174 <DMA_SetConfig+0x250>)
 8103fc6:	4293      	cmp	r3, r2
 8103fc8:	d031      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103fca:	68fb      	ldr	r3, [r7, #12]
 8103fcc:	681b      	ldr	r3, [r3, #0]
 8103fce:	4a6a      	ldr	r2, [pc, #424]	; (8104178 <DMA_SetConfig+0x254>)
 8103fd0:	4293      	cmp	r3, r2
 8103fd2:	d02c      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103fd4:	68fb      	ldr	r3, [r7, #12]
 8103fd6:	681b      	ldr	r3, [r3, #0]
 8103fd8:	4a68      	ldr	r2, [pc, #416]	; (810417c <DMA_SetConfig+0x258>)
 8103fda:	4293      	cmp	r3, r2
 8103fdc:	d027      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103fde:	68fb      	ldr	r3, [r7, #12]
 8103fe0:	681b      	ldr	r3, [r3, #0]
 8103fe2:	4a67      	ldr	r2, [pc, #412]	; (8104180 <DMA_SetConfig+0x25c>)
 8103fe4:	4293      	cmp	r3, r2
 8103fe6:	d022      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103fe8:	68fb      	ldr	r3, [r7, #12]
 8103fea:	681b      	ldr	r3, [r3, #0]
 8103fec:	4a65      	ldr	r2, [pc, #404]	; (8104184 <DMA_SetConfig+0x260>)
 8103fee:	4293      	cmp	r3, r2
 8103ff0:	d01d      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103ff2:	68fb      	ldr	r3, [r7, #12]
 8103ff4:	681b      	ldr	r3, [r3, #0]
 8103ff6:	4a64      	ldr	r2, [pc, #400]	; (8104188 <DMA_SetConfig+0x264>)
 8103ff8:	4293      	cmp	r3, r2
 8103ffa:	d018      	beq.n	810402e <DMA_SetConfig+0x10a>
 8103ffc:	68fb      	ldr	r3, [r7, #12]
 8103ffe:	681b      	ldr	r3, [r3, #0]
 8104000:	4a62      	ldr	r2, [pc, #392]	; (810418c <DMA_SetConfig+0x268>)
 8104002:	4293      	cmp	r3, r2
 8104004:	d013      	beq.n	810402e <DMA_SetConfig+0x10a>
 8104006:	68fb      	ldr	r3, [r7, #12]
 8104008:	681b      	ldr	r3, [r3, #0]
 810400a:	4a61      	ldr	r2, [pc, #388]	; (8104190 <DMA_SetConfig+0x26c>)
 810400c:	4293      	cmp	r3, r2
 810400e:	d00e      	beq.n	810402e <DMA_SetConfig+0x10a>
 8104010:	68fb      	ldr	r3, [r7, #12]
 8104012:	681b      	ldr	r3, [r3, #0]
 8104014:	4a5f      	ldr	r2, [pc, #380]	; (8104194 <DMA_SetConfig+0x270>)
 8104016:	4293      	cmp	r3, r2
 8104018:	d009      	beq.n	810402e <DMA_SetConfig+0x10a>
 810401a:	68fb      	ldr	r3, [r7, #12]
 810401c:	681b      	ldr	r3, [r3, #0]
 810401e:	4a5e      	ldr	r2, [pc, #376]	; (8104198 <DMA_SetConfig+0x274>)
 8104020:	4293      	cmp	r3, r2
 8104022:	d004      	beq.n	810402e <DMA_SetConfig+0x10a>
 8104024:	68fb      	ldr	r3, [r7, #12]
 8104026:	681b      	ldr	r3, [r3, #0]
 8104028:	4a5c      	ldr	r2, [pc, #368]	; (810419c <DMA_SetConfig+0x278>)
 810402a:	4293      	cmp	r3, r2
 810402c:	d101      	bne.n	8104032 <DMA_SetConfig+0x10e>
 810402e:	2301      	movs	r3, #1
 8104030:	e000      	b.n	8104034 <DMA_SetConfig+0x110>
 8104032:	2300      	movs	r3, #0
 8104034:	2b00      	cmp	r3, #0
 8104036:	d00d      	beq.n	8104054 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8104038:	68fb      	ldr	r3, [r7, #12]
 810403a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810403c:	68fa      	ldr	r2, [r7, #12]
 810403e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8104040:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8104042:	68fb      	ldr	r3, [r7, #12]
 8104044:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104046:	2b00      	cmp	r3, #0
 8104048:	d004      	beq.n	8104054 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 810404a:	68fb      	ldr	r3, [r7, #12]
 810404c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810404e:	68fa      	ldr	r2, [r7, #12]
 8104050:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8104052:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104054:	68fb      	ldr	r3, [r7, #12]
 8104056:	681b      	ldr	r3, [r3, #0]
 8104058:	4a39      	ldr	r2, [pc, #228]	; (8104140 <DMA_SetConfig+0x21c>)
 810405a:	4293      	cmp	r3, r2
 810405c:	d04a      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 810405e:	68fb      	ldr	r3, [r7, #12]
 8104060:	681b      	ldr	r3, [r3, #0]
 8104062:	4a38      	ldr	r2, [pc, #224]	; (8104144 <DMA_SetConfig+0x220>)
 8104064:	4293      	cmp	r3, r2
 8104066:	d045      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 8104068:	68fb      	ldr	r3, [r7, #12]
 810406a:	681b      	ldr	r3, [r3, #0]
 810406c:	4a36      	ldr	r2, [pc, #216]	; (8104148 <DMA_SetConfig+0x224>)
 810406e:	4293      	cmp	r3, r2
 8104070:	d040      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 8104072:	68fb      	ldr	r3, [r7, #12]
 8104074:	681b      	ldr	r3, [r3, #0]
 8104076:	4a35      	ldr	r2, [pc, #212]	; (810414c <DMA_SetConfig+0x228>)
 8104078:	4293      	cmp	r3, r2
 810407a:	d03b      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 810407c:	68fb      	ldr	r3, [r7, #12]
 810407e:	681b      	ldr	r3, [r3, #0]
 8104080:	4a33      	ldr	r2, [pc, #204]	; (8104150 <DMA_SetConfig+0x22c>)
 8104082:	4293      	cmp	r3, r2
 8104084:	d036      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 8104086:	68fb      	ldr	r3, [r7, #12]
 8104088:	681b      	ldr	r3, [r3, #0]
 810408a:	4a32      	ldr	r2, [pc, #200]	; (8104154 <DMA_SetConfig+0x230>)
 810408c:	4293      	cmp	r3, r2
 810408e:	d031      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 8104090:	68fb      	ldr	r3, [r7, #12]
 8104092:	681b      	ldr	r3, [r3, #0]
 8104094:	4a30      	ldr	r2, [pc, #192]	; (8104158 <DMA_SetConfig+0x234>)
 8104096:	4293      	cmp	r3, r2
 8104098:	d02c      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 810409a:	68fb      	ldr	r3, [r7, #12]
 810409c:	681b      	ldr	r3, [r3, #0]
 810409e:	4a2f      	ldr	r2, [pc, #188]	; (810415c <DMA_SetConfig+0x238>)
 81040a0:	4293      	cmp	r3, r2
 81040a2:	d027      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 81040a4:	68fb      	ldr	r3, [r7, #12]
 81040a6:	681b      	ldr	r3, [r3, #0]
 81040a8:	4a2d      	ldr	r2, [pc, #180]	; (8104160 <DMA_SetConfig+0x23c>)
 81040aa:	4293      	cmp	r3, r2
 81040ac:	d022      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 81040ae:	68fb      	ldr	r3, [r7, #12]
 81040b0:	681b      	ldr	r3, [r3, #0]
 81040b2:	4a2c      	ldr	r2, [pc, #176]	; (8104164 <DMA_SetConfig+0x240>)
 81040b4:	4293      	cmp	r3, r2
 81040b6:	d01d      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 81040b8:	68fb      	ldr	r3, [r7, #12]
 81040ba:	681b      	ldr	r3, [r3, #0]
 81040bc:	4a2a      	ldr	r2, [pc, #168]	; (8104168 <DMA_SetConfig+0x244>)
 81040be:	4293      	cmp	r3, r2
 81040c0:	d018      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 81040c2:	68fb      	ldr	r3, [r7, #12]
 81040c4:	681b      	ldr	r3, [r3, #0]
 81040c6:	4a29      	ldr	r2, [pc, #164]	; (810416c <DMA_SetConfig+0x248>)
 81040c8:	4293      	cmp	r3, r2
 81040ca:	d013      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 81040cc:	68fb      	ldr	r3, [r7, #12]
 81040ce:	681b      	ldr	r3, [r3, #0]
 81040d0:	4a27      	ldr	r2, [pc, #156]	; (8104170 <DMA_SetConfig+0x24c>)
 81040d2:	4293      	cmp	r3, r2
 81040d4:	d00e      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 81040d6:	68fb      	ldr	r3, [r7, #12]
 81040d8:	681b      	ldr	r3, [r3, #0]
 81040da:	4a26      	ldr	r2, [pc, #152]	; (8104174 <DMA_SetConfig+0x250>)
 81040dc:	4293      	cmp	r3, r2
 81040de:	d009      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 81040e0:	68fb      	ldr	r3, [r7, #12]
 81040e2:	681b      	ldr	r3, [r3, #0]
 81040e4:	4a24      	ldr	r2, [pc, #144]	; (8104178 <DMA_SetConfig+0x254>)
 81040e6:	4293      	cmp	r3, r2
 81040e8:	d004      	beq.n	81040f4 <DMA_SetConfig+0x1d0>
 81040ea:	68fb      	ldr	r3, [r7, #12]
 81040ec:	681b      	ldr	r3, [r3, #0]
 81040ee:	4a23      	ldr	r2, [pc, #140]	; (810417c <DMA_SetConfig+0x258>)
 81040f0:	4293      	cmp	r3, r2
 81040f2:	d101      	bne.n	81040f8 <DMA_SetConfig+0x1d4>
 81040f4:	2301      	movs	r3, #1
 81040f6:	e000      	b.n	81040fa <DMA_SetConfig+0x1d6>
 81040f8:	2300      	movs	r3, #0
 81040fa:	2b00      	cmp	r3, #0
 81040fc:	d059      	beq.n	81041b2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 81040fe:	68fb      	ldr	r3, [r7, #12]
 8104100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104102:	f003 031f 	and.w	r3, r3, #31
 8104106:	223f      	movs	r2, #63	; 0x3f
 8104108:	409a      	lsls	r2, r3
 810410a:	697b      	ldr	r3, [r7, #20]
 810410c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 810410e:	68fb      	ldr	r3, [r7, #12]
 8104110:	681b      	ldr	r3, [r3, #0]
 8104112:	681a      	ldr	r2, [r3, #0]
 8104114:	68fb      	ldr	r3, [r7, #12]
 8104116:	681b      	ldr	r3, [r3, #0]
 8104118:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 810411c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 810411e:	68fb      	ldr	r3, [r7, #12]
 8104120:	681b      	ldr	r3, [r3, #0]
 8104122:	683a      	ldr	r2, [r7, #0]
 8104124:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8104126:	68fb      	ldr	r3, [r7, #12]
 8104128:	689b      	ldr	r3, [r3, #8]
 810412a:	2b40      	cmp	r3, #64	; 0x40
 810412c:	d138      	bne.n	81041a0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 810412e:	68fb      	ldr	r3, [r7, #12]
 8104130:	681b      	ldr	r3, [r3, #0]
 8104132:	687a      	ldr	r2, [r7, #4]
 8104134:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8104136:	68fb      	ldr	r3, [r7, #12]
 8104138:	681b      	ldr	r3, [r3, #0]
 810413a:	68ba      	ldr	r2, [r7, #8]
 810413c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 810413e:	e086      	b.n	810424e <DMA_SetConfig+0x32a>
 8104140:	40020010 	.word	0x40020010
 8104144:	40020028 	.word	0x40020028
 8104148:	40020040 	.word	0x40020040
 810414c:	40020058 	.word	0x40020058
 8104150:	40020070 	.word	0x40020070
 8104154:	40020088 	.word	0x40020088
 8104158:	400200a0 	.word	0x400200a0
 810415c:	400200b8 	.word	0x400200b8
 8104160:	40020410 	.word	0x40020410
 8104164:	40020428 	.word	0x40020428
 8104168:	40020440 	.word	0x40020440
 810416c:	40020458 	.word	0x40020458
 8104170:	40020470 	.word	0x40020470
 8104174:	40020488 	.word	0x40020488
 8104178:	400204a0 	.word	0x400204a0
 810417c:	400204b8 	.word	0x400204b8
 8104180:	58025408 	.word	0x58025408
 8104184:	5802541c 	.word	0x5802541c
 8104188:	58025430 	.word	0x58025430
 810418c:	58025444 	.word	0x58025444
 8104190:	58025458 	.word	0x58025458
 8104194:	5802546c 	.word	0x5802546c
 8104198:	58025480 	.word	0x58025480
 810419c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 81041a0:	68fb      	ldr	r3, [r7, #12]
 81041a2:	681b      	ldr	r3, [r3, #0]
 81041a4:	68ba      	ldr	r2, [r7, #8]
 81041a6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 81041a8:	68fb      	ldr	r3, [r7, #12]
 81041aa:	681b      	ldr	r3, [r3, #0]
 81041ac:	687a      	ldr	r2, [r7, #4]
 81041ae:	60da      	str	r2, [r3, #12]
}
 81041b0:	e04d      	b.n	810424e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 81041b2:	68fb      	ldr	r3, [r7, #12]
 81041b4:	681b      	ldr	r3, [r3, #0]
 81041b6:	4a29      	ldr	r2, [pc, #164]	; (810425c <DMA_SetConfig+0x338>)
 81041b8:	4293      	cmp	r3, r2
 81041ba:	d022      	beq.n	8104202 <DMA_SetConfig+0x2de>
 81041bc:	68fb      	ldr	r3, [r7, #12]
 81041be:	681b      	ldr	r3, [r3, #0]
 81041c0:	4a27      	ldr	r2, [pc, #156]	; (8104260 <DMA_SetConfig+0x33c>)
 81041c2:	4293      	cmp	r3, r2
 81041c4:	d01d      	beq.n	8104202 <DMA_SetConfig+0x2de>
 81041c6:	68fb      	ldr	r3, [r7, #12]
 81041c8:	681b      	ldr	r3, [r3, #0]
 81041ca:	4a26      	ldr	r2, [pc, #152]	; (8104264 <DMA_SetConfig+0x340>)
 81041cc:	4293      	cmp	r3, r2
 81041ce:	d018      	beq.n	8104202 <DMA_SetConfig+0x2de>
 81041d0:	68fb      	ldr	r3, [r7, #12]
 81041d2:	681b      	ldr	r3, [r3, #0]
 81041d4:	4a24      	ldr	r2, [pc, #144]	; (8104268 <DMA_SetConfig+0x344>)
 81041d6:	4293      	cmp	r3, r2
 81041d8:	d013      	beq.n	8104202 <DMA_SetConfig+0x2de>
 81041da:	68fb      	ldr	r3, [r7, #12]
 81041dc:	681b      	ldr	r3, [r3, #0]
 81041de:	4a23      	ldr	r2, [pc, #140]	; (810426c <DMA_SetConfig+0x348>)
 81041e0:	4293      	cmp	r3, r2
 81041e2:	d00e      	beq.n	8104202 <DMA_SetConfig+0x2de>
 81041e4:	68fb      	ldr	r3, [r7, #12]
 81041e6:	681b      	ldr	r3, [r3, #0]
 81041e8:	4a21      	ldr	r2, [pc, #132]	; (8104270 <DMA_SetConfig+0x34c>)
 81041ea:	4293      	cmp	r3, r2
 81041ec:	d009      	beq.n	8104202 <DMA_SetConfig+0x2de>
 81041ee:	68fb      	ldr	r3, [r7, #12]
 81041f0:	681b      	ldr	r3, [r3, #0]
 81041f2:	4a20      	ldr	r2, [pc, #128]	; (8104274 <DMA_SetConfig+0x350>)
 81041f4:	4293      	cmp	r3, r2
 81041f6:	d004      	beq.n	8104202 <DMA_SetConfig+0x2de>
 81041f8:	68fb      	ldr	r3, [r7, #12]
 81041fa:	681b      	ldr	r3, [r3, #0]
 81041fc:	4a1e      	ldr	r2, [pc, #120]	; (8104278 <DMA_SetConfig+0x354>)
 81041fe:	4293      	cmp	r3, r2
 8104200:	d101      	bne.n	8104206 <DMA_SetConfig+0x2e2>
 8104202:	2301      	movs	r3, #1
 8104204:	e000      	b.n	8104208 <DMA_SetConfig+0x2e4>
 8104206:	2300      	movs	r3, #0
 8104208:	2b00      	cmp	r3, #0
 810420a:	d020      	beq.n	810424e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 810420c:	68fb      	ldr	r3, [r7, #12]
 810420e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104210:	f003 031f 	and.w	r3, r3, #31
 8104214:	2201      	movs	r2, #1
 8104216:	409a      	lsls	r2, r3
 8104218:	693b      	ldr	r3, [r7, #16]
 810421a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 810421c:	68fb      	ldr	r3, [r7, #12]
 810421e:	681b      	ldr	r3, [r3, #0]
 8104220:	683a      	ldr	r2, [r7, #0]
 8104222:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8104224:	68fb      	ldr	r3, [r7, #12]
 8104226:	689b      	ldr	r3, [r3, #8]
 8104228:	2b40      	cmp	r3, #64	; 0x40
 810422a:	d108      	bne.n	810423e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 810422c:	68fb      	ldr	r3, [r7, #12]
 810422e:	681b      	ldr	r3, [r3, #0]
 8104230:	687a      	ldr	r2, [r7, #4]
 8104232:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8104234:	68fb      	ldr	r3, [r7, #12]
 8104236:	681b      	ldr	r3, [r3, #0]
 8104238:	68ba      	ldr	r2, [r7, #8]
 810423a:	60da      	str	r2, [r3, #12]
}
 810423c:	e007      	b.n	810424e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 810423e:	68fb      	ldr	r3, [r7, #12]
 8104240:	681b      	ldr	r3, [r3, #0]
 8104242:	68ba      	ldr	r2, [r7, #8]
 8104244:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8104246:	68fb      	ldr	r3, [r7, #12]
 8104248:	681b      	ldr	r3, [r3, #0]
 810424a:	687a      	ldr	r2, [r7, #4]
 810424c:	60da      	str	r2, [r3, #12]
}
 810424e:	bf00      	nop
 8104250:	371c      	adds	r7, #28
 8104252:	46bd      	mov	sp, r7
 8104254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104258:	4770      	bx	lr
 810425a:	bf00      	nop
 810425c:	58025408 	.word	0x58025408
 8104260:	5802541c 	.word	0x5802541c
 8104264:	58025430 	.word	0x58025430
 8104268:	58025444 	.word	0x58025444
 810426c:	58025458 	.word	0x58025458
 8104270:	5802546c 	.word	0x5802546c
 8104274:	58025480 	.word	0x58025480
 8104278:	58025494 	.word	0x58025494

0810427c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 810427c:	b480      	push	{r7}
 810427e:	b085      	sub	sp, #20
 8104280:	af00      	add	r7, sp, #0
 8104282:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104284:	687b      	ldr	r3, [r7, #4]
 8104286:	681b      	ldr	r3, [r3, #0]
 8104288:	4a43      	ldr	r2, [pc, #268]	; (8104398 <DMA_CalcBaseAndBitshift+0x11c>)
 810428a:	4293      	cmp	r3, r2
 810428c:	d04a      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 810428e:	687b      	ldr	r3, [r7, #4]
 8104290:	681b      	ldr	r3, [r3, #0]
 8104292:	4a42      	ldr	r2, [pc, #264]	; (810439c <DMA_CalcBaseAndBitshift+0x120>)
 8104294:	4293      	cmp	r3, r2
 8104296:	d045      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 8104298:	687b      	ldr	r3, [r7, #4]
 810429a:	681b      	ldr	r3, [r3, #0]
 810429c:	4a40      	ldr	r2, [pc, #256]	; (81043a0 <DMA_CalcBaseAndBitshift+0x124>)
 810429e:	4293      	cmp	r3, r2
 81042a0:	d040      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 81042a2:	687b      	ldr	r3, [r7, #4]
 81042a4:	681b      	ldr	r3, [r3, #0]
 81042a6:	4a3f      	ldr	r2, [pc, #252]	; (81043a4 <DMA_CalcBaseAndBitshift+0x128>)
 81042a8:	4293      	cmp	r3, r2
 81042aa:	d03b      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 81042ac:	687b      	ldr	r3, [r7, #4]
 81042ae:	681b      	ldr	r3, [r3, #0]
 81042b0:	4a3d      	ldr	r2, [pc, #244]	; (81043a8 <DMA_CalcBaseAndBitshift+0x12c>)
 81042b2:	4293      	cmp	r3, r2
 81042b4:	d036      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 81042b6:	687b      	ldr	r3, [r7, #4]
 81042b8:	681b      	ldr	r3, [r3, #0]
 81042ba:	4a3c      	ldr	r2, [pc, #240]	; (81043ac <DMA_CalcBaseAndBitshift+0x130>)
 81042bc:	4293      	cmp	r3, r2
 81042be:	d031      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 81042c0:	687b      	ldr	r3, [r7, #4]
 81042c2:	681b      	ldr	r3, [r3, #0]
 81042c4:	4a3a      	ldr	r2, [pc, #232]	; (81043b0 <DMA_CalcBaseAndBitshift+0x134>)
 81042c6:	4293      	cmp	r3, r2
 81042c8:	d02c      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 81042ca:	687b      	ldr	r3, [r7, #4]
 81042cc:	681b      	ldr	r3, [r3, #0]
 81042ce:	4a39      	ldr	r2, [pc, #228]	; (81043b4 <DMA_CalcBaseAndBitshift+0x138>)
 81042d0:	4293      	cmp	r3, r2
 81042d2:	d027      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 81042d4:	687b      	ldr	r3, [r7, #4]
 81042d6:	681b      	ldr	r3, [r3, #0]
 81042d8:	4a37      	ldr	r2, [pc, #220]	; (81043b8 <DMA_CalcBaseAndBitshift+0x13c>)
 81042da:	4293      	cmp	r3, r2
 81042dc:	d022      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 81042de:	687b      	ldr	r3, [r7, #4]
 81042e0:	681b      	ldr	r3, [r3, #0]
 81042e2:	4a36      	ldr	r2, [pc, #216]	; (81043bc <DMA_CalcBaseAndBitshift+0x140>)
 81042e4:	4293      	cmp	r3, r2
 81042e6:	d01d      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 81042e8:	687b      	ldr	r3, [r7, #4]
 81042ea:	681b      	ldr	r3, [r3, #0]
 81042ec:	4a34      	ldr	r2, [pc, #208]	; (81043c0 <DMA_CalcBaseAndBitshift+0x144>)
 81042ee:	4293      	cmp	r3, r2
 81042f0:	d018      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 81042f2:	687b      	ldr	r3, [r7, #4]
 81042f4:	681b      	ldr	r3, [r3, #0]
 81042f6:	4a33      	ldr	r2, [pc, #204]	; (81043c4 <DMA_CalcBaseAndBitshift+0x148>)
 81042f8:	4293      	cmp	r3, r2
 81042fa:	d013      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 81042fc:	687b      	ldr	r3, [r7, #4]
 81042fe:	681b      	ldr	r3, [r3, #0]
 8104300:	4a31      	ldr	r2, [pc, #196]	; (81043c8 <DMA_CalcBaseAndBitshift+0x14c>)
 8104302:	4293      	cmp	r3, r2
 8104304:	d00e      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 8104306:	687b      	ldr	r3, [r7, #4]
 8104308:	681b      	ldr	r3, [r3, #0]
 810430a:	4a30      	ldr	r2, [pc, #192]	; (81043cc <DMA_CalcBaseAndBitshift+0x150>)
 810430c:	4293      	cmp	r3, r2
 810430e:	d009      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 8104310:	687b      	ldr	r3, [r7, #4]
 8104312:	681b      	ldr	r3, [r3, #0]
 8104314:	4a2e      	ldr	r2, [pc, #184]	; (81043d0 <DMA_CalcBaseAndBitshift+0x154>)
 8104316:	4293      	cmp	r3, r2
 8104318:	d004      	beq.n	8104324 <DMA_CalcBaseAndBitshift+0xa8>
 810431a:	687b      	ldr	r3, [r7, #4]
 810431c:	681b      	ldr	r3, [r3, #0]
 810431e:	4a2d      	ldr	r2, [pc, #180]	; (81043d4 <DMA_CalcBaseAndBitshift+0x158>)
 8104320:	4293      	cmp	r3, r2
 8104322:	d101      	bne.n	8104328 <DMA_CalcBaseAndBitshift+0xac>
 8104324:	2301      	movs	r3, #1
 8104326:	e000      	b.n	810432a <DMA_CalcBaseAndBitshift+0xae>
 8104328:	2300      	movs	r3, #0
 810432a:	2b00      	cmp	r3, #0
 810432c:	d026      	beq.n	810437c <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810432e:	687b      	ldr	r3, [r7, #4]
 8104330:	681b      	ldr	r3, [r3, #0]
 8104332:	b2db      	uxtb	r3, r3
 8104334:	3b10      	subs	r3, #16
 8104336:	4a28      	ldr	r2, [pc, #160]	; (81043d8 <DMA_CalcBaseAndBitshift+0x15c>)
 8104338:	fba2 2303 	umull	r2, r3, r2, r3
 810433c:	091b      	lsrs	r3, r3, #4
 810433e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8104340:	68fb      	ldr	r3, [r7, #12]
 8104342:	f003 0307 	and.w	r3, r3, #7
 8104346:	4a25      	ldr	r2, [pc, #148]	; (81043dc <DMA_CalcBaseAndBitshift+0x160>)
 8104348:	5cd3      	ldrb	r3, [r2, r3]
 810434a:	461a      	mov	r2, r3
 810434c:	687b      	ldr	r3, [r7, #4]
 810434e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8104350:	68fb      	ldr	r3, [r7, #12]
 8104352:	2b03      	cmp	r3, #3
 8104354:	d909      	bls.n	810436a <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8104356:	687b      	ldr	r3, [r7, #4]
 8104358:	681b      	ldr	r3, [r3, #0]
 810435a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 810435e:	f023 0303 	bic.w	r3, r3, #3
 8104362:	1d1a      	adds	r2, r3, #4
 8104364:	687b      	ldr	r3, [r7, #4]
 8104366:	659a      	str	r2, [r3, #88]	; 0x58
 8104368:	e00e      	b.n	8104388 <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 810436a:	687b      	ldr	r3, [r7, #4]
 810436c:	681b      	ldr	r3, [r3, #0]
 810436e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8104372:	f023 0303 	bic.w	r3, r3, #3
 8104376:	687a      	ldr	r2, [r7, #4]
 8104378:	6593      	str	r3, [r2, #88]	; 0x58
 810437a:	e005      	b.n	8104388 <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 810437c:	687b      	ldr	r3, [r7, #4]
 810437e:	681b      	ldr	r3, [r3, #0]
 8104380:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8104384:	687b      	ldr	r3, [r7, #4]
 8104386:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8104388:	687b      	ldr	r3, [r7, #4]
 810438a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 810438c:	4618      	mov	r0, r3
 810438e:	3714      	adds	r7, #20
 8104390:	46bd      	mov	sp, r7
 8104392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104396:	4770      	bx	lr
 8104398:	40020010 	.word	0x40020010
 810439c:	40020028 	.word	0x40020028
 81043a0:	40020040 	.word	0x40020040
 81043a4:	40020058 	.word	0x40020058
 81043a8:	40020070 	.word	0x40020070
 81043ac:	40020088 	.word	0x40020088
 81043b0:	400200a0 	.word	0x400200a0
 81043b4:	400200b8 	.word	0x400200b8
 81043b8:	40020410 	.word	0x40020410
 81043bc:	40020428 	.word	0x40020428
 81043c0:	40020440 	.word	0x40020440
 81043c4:	40020458 	.word	0x40020458
 81043c8:	40020470 	.word	0x40020470
 81043cc:	40020488 	.word	0x40020488
 81043d0:	400204a0 	.word	0x400204a0
 81043d4:	400204b8 	.word	0x400204b8
 81043d8:	aaaaaaab 	.word	0xaaaaaaab
 81043dc:	0810c318 	.word	0x0810c318

081043e0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 81043e0:	b480      	push	{r7}
 81043e2:	b085      	sub	sp, #20
 81043e4:	af00      	add	r7, sp, #0
 81043e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81043e8:	2300      	movs	r3, #0
 81043ea:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 81043ec:	687b      	ldr	r3, [r7, #4]
 81043ee:	699b      	ldr	r3, [r3, #24]
 81043f0:	2b00      	cmp	r3, #0
 81043f2:	d120      	bne.n	8104436 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 81043f4:	687b      	ldr	r3, [r7, #4]
 81043f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81043f8:	2b03      	cmp	r3, #3
 81043fa:	d858      	bhi.n	81044ae <DMA_CheckFifoParam+0xce>
 81043fc:	a201      	add	r2, pc, #4	; (adr r2, 8104404 <DMA_CheckFifoParam+0x24>)
 81043fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104402:	bf00      	nop
 8104404:	08104415 	.word	0x08104415
 8104408:	08104427 	.word	0x08104427
 810440c:	08104415 	.word	0x08104415
 8104410:	081044af 	.word	0x081044af
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104414:	687b      	ldr	r3, [r7, #4]
 8104416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104418:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810441c:	2b00      	cmp	r3, #0
 810441e:	d048      	beq.n	81044b2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8104420:	2301      	movs	r3, #1
 8104422:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104424:	e045      	b.n	81044b2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8104426:	687b      	ldr	r3, [r7, #4]
 8104428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810442a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 810442e:	d142      	bne.n	81044b6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8104430:	2301      	movs	r3, #1
 8104432:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104434:	e03f      	b.n	81044b6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8104436:	687b      	ldr	r3, [r7, #4]
 8104438:	699b      	ldr	r3, [r3, #24]
 810443a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810443e:	d123      	bne.n	8104488 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8104440:	687b      	ldr	r3, [r7, #4]
 8104442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104444:	2b03      	cmp	r3, #3
 8104446:	d838      	bhi.n	81044ba <DMA_CheckFifoParam+0xda>
 8104448:	a201      	add	r2, pc, #4	; (adr r2, 8104450 <DMA_CheckFifoParam+0x70>)
 810444a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810444e:	bf00      	nop
 8104450:	08104461 	.word	0x08104461
 8104454:	08104467 	.word	0x08104467
 8104458:	08104461 	.word	0x08104461
 810445c:	08104479 	.word	0x08104479
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8104460:	2301      	movs	r3, #1
 8104462:	73fb      	strb	r3, [r7, #15]
        break;
 8104464:	e030      	b.n	81044c8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104466:	687b      	ldr	r3, [r7, #4]
 8104468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810446a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810446e:	2b00      	cmp	r3, #0
 8104470:	d025      	beq.n	81044be <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8104472:	2301      	movs	r3, #1
 8104474:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104476:	e022      	b.n	81044be <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8104478:	687b      	ldr	r3, [r7, #4]
 810447a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810447c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8104480:	d11f      	bne.n	81044c2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8104482:	2301      	movs	r3, #1
 8104484:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104486:	e01c      	b.n	81044c2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8104488:	687b      	ldr	r3, [r7, #4]
 810448a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810448c:	2b02      	cmp	r3, #2
 810448e:	d902      	bls.n	8104496 <DMA_CheckFifoParam+0xb6>
 8104490:	2b03      	cmp	r3, #3
 8104492:	d003      	beq.n	810449c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8104494:	e018      	b.n	81044c8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8104496:	2301      	movs	r3, #1
 8104498:	73fb      	strb	r3, [r7, #15]
        break;
 810449a:	e015      	b.n	81044c8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 810449c:	687b      	ldr	r3, [r7, #4]
 810449e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81044a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81044a4:	2b00      	cmp	r3, #0
 81044a6:	d00e      	beq.n	81044c6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 81044a8:	2301      	movs	r3, #1
 81044aa:	73fb      	strb	r3, [r7, #15]
    break;
 81044ac:	e00b      	b.n	81044c6 <DMA_CheckFifoParam+0xe6>
        break;
 81044ae:	bf00      	nop
 81044b0:	e00a      	b.n	81044c8 <DMA_CheckFifoParam+0xe8>
        break;
 81044b2:	bf00      	nop
 81044b4:	e008      	b.n	81044c8 <DMA_CheckFifoParam+0xe8>
        break;
 81044b6:	bf00      	nop
 81044b8:	e006      	b.n	81044c8 <DMA_CheckFifoParam+0xe8>
        break;
 81044ba:	bf00      	nop
 81044bc:	e004      	b.n	81044c8 <DMA_CheckFifoParam+0xe8>
        break;
 81044be:	bf00      	nop
 81044c0:	e002      	b.n	81044c8 <DMA_CheckFifoParam+0xe8>
        break;
 81044c2:	bf00      	nop
 81044c4:	e000      	b.n	81044c8 <DMA_CheckFifoParam+0xe8>
    break;
 81044c6:	bf00      	nop
    }
  }

  return status;
 81044c8:	7bfb      	ldrb	r3, [r7, #15]
}
 81044ca:	4618      	mov	r0, r3
 81044cc:	3714      	adds	r7, #20
 81044ce:	46bd      	mov	sp, r7
 81044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81044d4:	4770      	bx	lr
 81044d6:	bf00      	nop

081044d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 81044d8:	b480      	push	{r7}
 81044da:	b085      	sub	sp, #20
 81044dc:	af00      	add	r7, sp, #0
 81044de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 81044e0:	687b      	ldr	r3, [r7, #4]
 81044e2:	681b      	ldr	r3, [r3, #0]
 81044e4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81044e6:	687b      	ldr	r3, [r7, #4]
 81044e8:	681b      	ldr	r3, [r3, #0]
 81044ea:	4a3a      	ldr	r2, [pc, #232]	; (81045d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 81044ec:	4293      	cmp	r3, r2
 81044ee:	d022      	beq.n	8104536 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81044f0:	687b      	ldr	r3, [r7, #4]
 81044f2:	681b      	ldr	r3, [r3, #0]
 81044f4:	4a38      	ldr	r2, [pc, #224]	; (81045d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 81044f6:	4293      	cmp	r3, r2
 81044f8:	d01d      	beq.n	8104536 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81044fa:	687b      	ldr	r3, [r7, #4]
 81044fc:	681b      	ldr	r3, [r3, #0]
 81044fe:	4a37      	ldr	r2, [pc, #220]	; (81045dc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8104500:	4293      	cmp	r3, r2
 8104502:	d018      	beq.n	8104536 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104504:	687b      	ldr	r3, [r7, #4]
 8104506:	681b      	ldr	r3, [r3, #0]
 8104508:	4a35      	ldr	r2, [pc, #212]	; (81045e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 810450a:	4293      	cmp	r3, r2
 810450c:	d013      	beq.n	8104536 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810450e:	687b      	ldr	r3, [r7, #4]
 8104510:	681b      	ldr	r3, [r3, #0]
 8104512:	4a34      	ldr	r2, [pc, #208]	; (81045e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8104514:	4293      	cmp	r3, r2
 8104516:	d00e      	beq.n	8104536 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104518:	687b      	ldr	r3, [r7, #4]
 810451a:	681b      	ldr	r3, [r3, #0]
 810451c:	4a32      	ldr	r2, [pc, #200]	; (81045e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 810451e:	4293      	cmp	r3, r2
 8104520:	d009      	beq.n	8104536 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104522:	687b      	ldr	r3, [r7, #4]
 8104524:	681b      	ldr	r3, [r3, #0]
 8104526:	4a31      	ldr	r2, [pc, #196]	; (81045ec <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8104528:	4293      	cmp	r3, r2
 810452a:	d004      	beq.n	8104536 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810452c:	687b      	ldr	r3, [r7, #4]
 810452e:	681b      	ldr	r3, [r3, #0]
 8104530:	4a2f      	ldr	r2, [pc, #188]	; (81045f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8104532:	4293      	cmp	r3, r2
 8104534:	d101      	bne.n	810453a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8104536:	2301      	movs	r3, #1
 8104538:	e000      	b.n	810453c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 810453a:	2300      	movs	r3, #0
 810453c:	2b00      	cmp	r3, #0
 810453e:	d01c      	beq.n	810457a <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8104540:	687b      	ldr	r3, [r7, #4]
 8104542:	681b      	ldr	r3, [r3, #0]
 8104544:	b2db      	uxtb	r3, r3
 8104546:	3b08      	subs	r3, #8
 8104548:	4a2a      	ldr	r2, [pc, #168]	; (81045f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 810454a:	fba2 2303 	umull	r2, r3, r2, r3
 810454e:	091b      	lsrs	r3, r3, #4
 8104550:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8104552:	68fb      	ldr	r3, [r7, #12]
 8104554:	f103 53b0 	add.w	r3, r3, #369098752	; 0x16000000
 8104558:	f503 4316 	add.w	r3, r3, #38400	; 0x9600
 810455c:	009b      	lsls	r3, r3, #2
 810455e:	461a      	mov	r2, r3
 8104560:	687b      	ldr	r3, [r7, #4]
 8104562:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8104564:	687b      	ldr	r3, [r7, #4]
 8104566:	4a24      	ldr	r2, [pc, #144]	; (81045f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8104568:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 810456a:	68fb      	ldr	r3, [r7, #12]
 810456c:	f003 031f 	and.w	r3, r3, #31
 8104570:	2201      	movs	r2, #1
 8104572:	409a      	lsls	r2, r3
 8104574:	687b      	ldr	r3, [r7, #4]
 8104576:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8104578:	e026      	b.n	81045c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810457a:	687b      	ldr	r3, [r7, #4]
 810457c:	681b      	ldr	r3, [r3, #0]
 810457e:	b2db      	uxtb	r3, r3
 8104580:	3b10      	subs	r3, #16
 8104582:	4a1e      	ldr	r2, [pc, #120]	; (81045fc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8104584:	fba2 2303 	umull	r2, r3, r2, r3
 8104588:	091b      	lsrs	r3, r3, #4
 810458a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 810458c:	68bb      	ldr	r3, [r7, #8]
 810458e:	4a1c      	ldr	r2, [pc, #112]	; (8104600 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8104590:	4293      	cmp	r3, r2
 8104592:	d806      	bhi.n	81045a2 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 8104594:	68bb      	ldr	r3, [r7, #8]
 8104596:	4a1b      	ldr	r2, [pc, #108]	; (8104604 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8104598:	4293      	cmp	r3, r2
 810459a:	d902      	bls.n	81045a2 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 810459c:	68fb      	ldr	r3, [r7, #12]
 810459e:	3308      	adds	r3, #8
 81045a0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 81045a2:	68fb      	ldr	r3, [r7, #12]
 81045a4:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 81045a8:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 81045ac:	009b      	lsls	r3, r3, #2
 81045ae:	461a      	mov	r2, r3
 81045b0:	687b      	ldr	r3, [r7, #4]
 81045b2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 81045b4:	687b      	ldr	r3, [r7, #4]
 81045b6:	4a14      	ldr	r2, [pc, #80]	; (8104608 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 81045b8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81045ba:	68fb      	ldr	r3, [r7, #12]
 81045bc:	f003 031f 	and.w	r3, r3, #31
 81045c0:	2201      	movs	r2, #1
 81045c2:	409a      	lsls	r2, r3
 81045c4:	687b      	ldr	r3, [r7, #4]
 81045c6:	669a      	str	r2, [r3, #104]	; 0x68
}
 81045c8:	bf00      	nop
 81045ca:	3714      	adds	r7, #20
 81045cc:	46bd      	mov	sp, r7
 81045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81045d2:	4770      	bx	lr
 81045d4:	58025408 	.word	0x58025408
 81045d8:	5802541c 	.word	0x5802541c
 81045dc:	58025430 	.word	0x58025430
 81045e0:	58025444 	.word	0x58025444
 81045e4:	58025458 	.word	0x58025458
 81045e8:	5802546c 	.word	0x5802546c
 81045ec:	58025480 	.word	0x58025480
 81045f0:	58025494 	.word	0x58025494
 81045f4:	cccccccd 	.word	0xcccccccd
 81045f8:	58025880 	.word	0x58025880
 81045fc:	aaaaaaab 	.word	0xaaaaaaab
 8104600:	400204b8 	.word	0x400204b8
 8104604:	4002040f 	.word	0x4002040f
 8104608:	40020880 	.word	0x40020880

0810460c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 810460c:	b480      	push	{r7}
 810460e:	b085      	sub	sp, #20
 8104610:	af00      	add	r7, sp, #0
 8104612:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8104614:	687b      	ldr	r3, [r7, #4]
 8104616:	685b      	ldr	r3, [r3, #4]
 8104618:	b2db      	uxtb	r3, r3
 810461a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 810461c:	68fb      	ldr	r3, [r7, #12]
 810461e:	2b00      	cmp	r3, #0
 8104620:	d04a      	beq.n	81046b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8104622:	68fb      	ldr	r3, [r7, #12]
 8104624:	2b08      	cmp	r3, #8
 8104626:	d847      	bhi.n	81046b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8104628:	687b      	ldr	r3, [r7, #4]
 810462a:	681b      	ldr	r3, [r3, #0]
 810462c:	4a25      	ldr	r2, [pc, #148]	; (81046c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 810462e:	4293      	cmp	r3, r2
 8104630:	d022      	beq.n	8104678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104632:	687b      	ldr	r3, [r7, #4]
 8104634:	681b      	ldr	r3, [r3, #0]
 8104636:	4a24      	ldr	r2, [pc, #144]	; (81046c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8104638:	4293      	cmp	r3, r2
 810463a:	d01d      	beq.n	8104678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810463c:	687b      	ldr	r3, [r7, #4]
 810463e:	681b      	ldr	r3, [r3, #0]
 8104640:	4a22      	ldr	r2, [pc, #136]	; (81046cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8104642:	4293      	cmp	r3, r2
 8104644:	d018      	beq.n	8104678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104646:	687b      	ldr	r3, [r7, #4]
 8104648:	681b      	ldr	r3, [r3, #0]
 810464a:	4a21      	ldr	r2, [pc, #132]	; (81046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 810464c:	4293      	cmp	r3, r2
 810464e:	d013      	beq.n	8104678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104650:	687b      	ldr	r3, [r7, #4]
 8104652:	681b      	ldr	r3, [r3, #0]
 8104654:	4a1f      	ldr	r2, [pc, #124]	; (81046d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8104656:	4293      	cmp	r3, r2
 8104658:	d00e      	beq.n	8104678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810465a:	687b      	ldr	r3, [r7, #4]
 810465c:	681b      	ldr	r3, [r3, #0]
 810465e:	4a1e      	ldr	r2, [pc, #120]	; (81046d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8104660:	4293      	cmp	r3, r2
 8104662:	d009      	beq.n	8104678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104664:	687b      	ldr	r3, [r7, #4]
 8104666:	681b      	ldr	r3, [r3, #0]
 8104668:	4a1c      	ldr	r2, [pc, #112]	; (81046dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 810466a:	4293      	cmp	r3, r2
 810466c:	d004      	beq.n	8104678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810466e:	687b      	ldr	r3, [r7, #4]
 8104670:	681b      	ldr	r3, [r3, #0]
 8104672:	4a1b      	ldr	r2, [pc, #108]	; (81046e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8104674:	4293      	cmp	r3, r2
 8104676:	d101      	bne.n	810467c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8104678:	2301      	movs	r3, #1
 810467a:	e000      	b.n	810467e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 810467c:	2300      	movs	r3, #0
 810467e:	2b00      	cmp	r3, #0
 8104680:	d00a      	beq.n	8104698 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8104682:	68fa      	ldr	r2, [r7, #12]
 8104684:	4b17      	ldr	r3, [pc, #92]	; (81046e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8104686:	4413      	add	r3, r2
 8104688:	009b      	lsls	r3, r3, #2
 810468a:	461a      	mov	r2, r3
 810468c:	687b      	ldr	r3, [r7, #4]
 810468e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8104690:	687b      	ldr	r3, [r7, #4]
 8104692:	4a15      	ldr	r2, [pc, #84]	; (81046e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8104694:	671a      	str	r2, [r3, #112]	; 0x70
 8104696:	e009      	b.n	81046ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8104698:	68fa      	ldr	r2, [r7, #12]
 810469a:	4b14      	ldr	r3, [pc, #80]	; (81046ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 810469c:	4413      	add	r3, r2
 810469e:	009b      	lsls	r3, r3, #2
 81046a0:	461a      	mov	r2, r3
 81046a2:	687b      	ldr	r3, [r7, #4]
 81046a4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 81046a6:	687b      	ldr	r3, [r7, #4]
 81046a8:	4a11      	ldr	r2, [pc, #68]	; (81046f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 81046aa:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 81046ac:	68fb      	ldr	r3, [r7, #12]
 81046ae:	3b01      	subs	r3, #1
 81046b0:	2201      	movs	r2, #1
 81046b2:	409a      	lsls	r2, r3
 81046b4:	687b      	ldr	r3, [r7, #4]
 81046b6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 81046b8:	bf00      	nop
 81046ba:	3714      	adds	r7, #20
 81046bc:	46bd      	mov	sp, r7
 81046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81046c2:	4770      	bx	lr
 81046c4:	58025408 	.word	0x58025408
 81046c8:	5802541c 	.word	0x5802541c
 81046cc:	58025430 	.word	0x58025430
 81046d0:	58025444 	.word	0x58025444
 81046d4:	58025458 	.word	0x58025458
 81046d8:	5802546c 	.word	0x5802546c
 81046dc:	58025480 	.word	0x58025480
 81046e0:	58025494 	.word	0x58025494
 81046e4:	1600963f 	.word	0x1600963f
 81046e8:	58025940 	.word	0x58025940
 81046ec:	1000823f 	.word	0x1000823f
 81046f0:	40020940 	.word	0x40020940

081046f4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 81046f4:	b580      	push	{r7, lr}
 81046f6:	b084      	sub	sp, #16
 81046f8:	af00      	add	r7, sp, #0
 81046fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 81046fc:	687b      	ldr	r3, [r7, #4]
 81046fe:	2b00      	cmp	r3, #0
 8104700:	d101      	bne.n	8104706 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8104702:	2301      	movs	r3, #1
 8104704:	e0d1      	b.n	81048aa <HAL_ETH_Init+0x1b6>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8104706:	687b      	ldr	r3, [r7, #4]
 8104708:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810470c:	2b00      	cmp	r3, #0
 810470e:	d106      	bne.n	810471e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8104710:	687b      	ldr	r3, [r7, #4]
 8104712:	2223      	movs	r2, #35	; 0x23
 8104714:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8104718:	6878      	ldr	r0, [r7, #4]
 810471a:	f7fc f833 	bl	8100784 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810471e:	4b65      	ldr	r3, [pc, #404]	; (81048b4 <HAL_ETH_Init+0x1c0>)
 8104720:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104724:	4a63      	ldr	r2, [pc, #396]	; (81048b4 <HAL_ETH_Init+0x1c0>)
 8104726:	f043 0302 	orr.w	r3, r3, #2
 810472a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810472e:	4b61      	ldr	r3, [pc, #388]	; (81048b4 <HAL_ETH_Init+0x1c0>)
 8104730:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104734:	f003 0302 	and.w	r3, r3, #2
 8104738:	60bb      	str	r3, [r7, #8]
 810473a:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 810473c:	687b      	ldr	r3, [r7, #4]
 810473e:	7a1b      	ldrb	r3, [r3, #8]
 8104740:	2b00      	cmp	r3, #0
 8104742:	d103      	bne.n	810474c <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8104744:	2000      	movs	r0, #0
 8104746:	f7fd fdbb 	bl	81022c0 <HAL_SYSCFG_ETHInterfaceSelect>
 810474a:	e003      	b.n	8104754 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 810474c:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8104750:	f7fd fdb6 	bl	81022c0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8104754:	4b58      	ldr	r3, [pc, #352]	; (81048b8 <HAL_ETH_Init+0x1c4>)
 8104756:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8104758:	687b      	ldr	r3, [r7, #4]
 810475a:	681b      	ldr	r3, [r3, #0]
 810475c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104760:	681b      	ldr	r3, [r3, #0]
 8104762:	687a      	ldr	r2, [r7, #4]
 8104764:	6812      	ldr	r2, [r2, #0]
 8104766:	f043 0301 	orr.w	r3, r3, #1
 810476a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 810476e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8104770:	f7fd fd6a 	bl	8102248 <HAL_GetTick>
 8104774:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8104776:	e011      	b.n	810479c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8104778:	f7fd fd66 	bl	8102248 <HAL_GetTick>
 810477c:	4602      	mov	r2, r0
 810477e:	68fb      	ldr	r3, [r7, #12]
 8104780:	1ad3      	subs	r3, r2, r3
 8104782:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8104786:	d909      	bls.n	810479c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8104788:	687b      	ldr	r3, [r7, #4]
 810478a:	2204      	movs	r2, #4
 810478c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8104790:	687b      	ldr	r3, [r7, #4]
 8104792:	22e0      	movs	r2, #224	; 0xe0
 8104794:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8104798:	2301      	movs	r3, #1
 810479a:	e086      	b.n	81048aa <HAL_ETH_Init+0x1b6>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 810479c:	687b      	ldr	r3, [r7, #4]
 810479e:	681b      	ldr	r3, [r3, #0]
 81047a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81047a4:	681b      	ldr	r3, [r3, #0]
 81047a6:	f003 0301 	and.w	r3, r3, #1
 81047aa:	2b00      	cmp	r3, #0
 81047ac:	d1e4      	bne.n	8104778 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 81047ae:	6878      	ldr	r0, [r7, #4]
 81047b0:	f000 f886 	bl	81048c0 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 81047b4:	f001 ffac 	bl	8106710 <HAL_RCC_GetHCLKFreq>
 81047b8:	4603      	mov	r3, r0
 81047ba:	4a40      	ldr	r2, [pc, #256]	; (81048bc <HAL_ETH_Init+0x1c8>)
 81047bc:	fba2 2303 	umull	r2, r3, r2, r3
 81047c0:	0c9a      	lsrs	r2, r3, #18
 81047c2:	687b      	ldr	r3, [r7, #4]
 81047c4:	681b      	ldr	r3, [r3, #0]
 81047c6:	3a01      	subs	r2, #1
 81047c8:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 81047cc:	6878      	ldr	r0, [r7, #4]
 81047ce:	f000 fa71 	bl	8104cb4 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 81047d2:	687b      	ldr	r3, [r7, #4]
 81047d4:	681b      	ldr	r3, [r3, #0]
 81047d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81047da:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 81047de:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 81047e2:	687a      	ldr	r2, [r7, #4]
 81047e4:	6812      	ldr	r2, [r2, #0]
 81047e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 81047ea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 81047ee:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 81047f2:	687b      	ldr	r3, [r7, #4]
 81047f4:	695b      	ldr	r3, [r3, #20]
 81047f6:	f003 0303 	and.w	r3, r3, #3
 81047fa:	2b00      	cmp	r3, #0
 81047fc:	d009      	beq.n	8104812 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 81047fe:	687b      	ldr	r3, [r7, #4]
 8104800:	2201      	movs	r2, #1
 8104802:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8104806:	687b      	ldr	r3, [r7, #4]
 8104808:	22e0      	movs	r2, #224	; 0xe0
 810480a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 810480e:	2301      	movs	r3, #1
 8104810:	e04b      	b.n	81048aa <HAL_ETH_Init+0x1b6>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8104812:	687b      	ldr	r3, [r7, #4]
 8104814:	681b      	ldr	r3, [r3, #0]
 8104816:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810481a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 810481e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8104822:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 8104826:	687a      	ldr	r2, [r7, #4]
 8104828:	6952      	ldr	r2, [r2, #20]
 810482a:	0051      	lsls	r1, r2, #1
 810482c:	687a      	ldr	r2, [r7, #4]
 810482e:	6812      	ldr	r2, [r2, #0]
 8104830:	430b      	orrs	r3, r1
 8104832:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8104836:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 810483a:	6878      	ldr	r0, [r7, #4]
 810483c:	f000 fad7 	bl	8104dee <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8104840:	6878      	ldr	r0, [r7, #4]
 8104842:	f000 fb1d 	bl	8104e80 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8104846:	687b      	ldr	r3, [r7, #4]
 8104848:	685b      	ldr	r3, [r3, #4]
 810484a:	3305      	adds	r3, #5
 810484c:	781b      	ldrb	r3, [r3, #0]
 810484e:	021a      	lsls	r2, r3, #8
 8104850:	687b      	ldr	r3, [r7, #4]
 8104852:	685b      	ldr	r3, [r3, #4]
 8104854:	3304      	adds	r3, #4
 8104856:	781b      	ldrb	r3, [r3, #0]
 8104858:	4619      	mov	r1, r3
 810485a:	687b      	ldr	r3, [r7, #4]
 810485c:	681b      	ldr	r3, [r3, #0]
 810485e:	430a      	orrs	r2, r1
 8104860:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8104864:	687b      	ldr	r3, [r7, #4]
 8104866:	685b      	ldr	r3, [r3, #4]
 8104868:	3303      	adds	r3, #3
 810486a:	781b      	ldrb	r3, [r3, #0]
 810486c:	061a      	lsls	r2, r3, #24
 810486e:	687b      	ldr	r3, [r7, #4]
 8104870:	685b      	ldr	r3, [r3, #4]
 8104872:	3302      	adds	r3, #2
 8104874:	781b      	ldrb	r3, [r3, #0]
 8104876:	041b      	lsls	r3, r3, #16
 8104878:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 810487a:	687b      	ldr	r3, [r7, #4]
 810487c:	685b      	ldr	r3, [r3, #4]
 810487e:	3301      	adds	r3, #1
 8104880:	781b      	ldrb	r3, [r3, #0]
 8104882:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8104884:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8104886:	687b      	ldr	r3, [r7, #4]
 8104888:	685b      	ldr	r3, [r3, #4]
 810488a:	781b      	ldrb	r3, [r3, #0]
 810488c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 810488e:	687b      	ldr	r3, [r7, #4]
 8104890:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8104892:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8104894:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8104898:	687b      	ldr	r3, [r7, #4]
 810489a:	2200      	movs	r2, #0
 810489c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 81048a0:	687b      	ldr	r3, [r7, #4]
 81048a2:	2210      	movs	r2, #16
 81048a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 81048a8:	2300      	movs	r3, #0
}
 81048aa:	4618      	mov	r0, r3
 81048ac:	3710      	adds	r7, #16
 81048ae:	46bd      	mov	sp, r7
 81048b0:	bd80      	pop	{r7, pc}
 81048b2:	bf00      	nop
 81048b4:	58024400 	.word	0x58024400
 81048b8:	58000400 	.word	0x58000400
 81048bc:	431bde83 	.word	0x431bde83

081048c0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 81048c0:	b580      	push	{r7, lr}
 81048c2:	b084      	sub	sp, #16
 81048c4:	af00      	add	r7, sp, #0
 81048c6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 81048c8:	687b      	ldr	r3, [r7, #4]
 81048ca:	681b      	ldr	r3, [r3, #0]
 81048cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 81048d0:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 81048d2:	68fb      	ldr	r3, [r7, #12]
 81048d4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81048d8:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 81048da:	f001 ff19 	bl	8106710 <HAL_RCC_GetHCLKFreq>
 81048de:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 81048e0:	68bb      	ldr	r3, [r7, #8]
 81048e2:	4a1e      	ldr	r2, [pc, #120]	; (810495c <HAL_ETH_SetMDIOClockRange+0x9c>)
 81048e4:	4293      	cmp	r3, r2
 81048e6:	d908      	bls.n	81048fa <HAL_ETH_SetMDIOClockRange+0x3a>
 81048e8:	68bb      	ldr	r3, [r7, #8]
 81048ea:	4a1d      	ldr	r2, [pc, #116]	; (8104960 <HAL_ETH_SetMDIOClockRange+0xa0>)
 81048ec:	4293      	cmp	r3, r2
 81048ee:	d804      	bhi.n	81048fa <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 81048f0:	68fb      	ldr	r3, [r7, #12]
 81048f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 81048f6:	60fb      	str	r3, [r7, #12]
 81048f8:	e027      	b.n	810494a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 81048fa:	68bb      	ldr	r3, [r7, #8]
 81048fc:	4a18      	ldr	r2, [pc, #96]	; (8104960 <HAL_ETH_SetMDIOClockRange+0xa0>)
 81048fe:	4293      	cmp	r3, r2
 8104900:	d908      	bls.n	8104914 <HAL_ETH_SetMDIOClockRange+0x54>
 8104902:	68bb      	ldr	r3, [r7, #8]
 8104904:	4a17      	ldr	r2, [pc, #92]	; (8104964 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8104906:	4293      	cmp	r3, r2
 8104908:	d204      	bcs.n	8104914 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 810490a:	68fb      	ldr	r3, [r7, #12]
 810490c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8104910:	60fb      	str	r3, [r7, #12]
 8104912:	e01a      	b.n	810494a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8104914:	68bb      	ldr	r3, [r7, #8]
 8104916:	4a13      	ldr	r2, [pc, #76]	; (8104964 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8104918:	4293      	cmp	r3, r2
 810491a:	d303      	bcc.n	8104924 <HAL_ETH_SetMDIOClockRange+0x64>
 810491c:	68bb      	ldr	r3, [r7, #8]
 810491e:	4a12      	ldr	r2, [pc, #72]	; (8104968 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8104920:	4293      	cmp	r3, r2
 8104922:	d911      	bls.n	8104948 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8104924:	68bb      	ldr	r3, [r7, #8]
 8104926:	4a10      	ldr	r2, [pc, #64]	; (8104968 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8104928:	4293      	cmp	r3, r2
 810492a:	d908      	bls.n	810493e <HAL_ETH_SetMDIOClockRange+0x7e>
 810492c:	68bb      	ldr	r3, [r7, #8]
 810492e:	4a0f      	ldr	r2, [pc, #60]	; (810496c <HAL_ETH_SetMDIOClockRange+0xac>)
 8104930:	4293      	cmp	r3, r2
 8104932:	d804      	bhi.n	810493e <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8104934:	68fb      	ldr	r3, [r7, #12]
 8104936:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810493a:	60fb      	str	r3, [r7, #12]
 810493c:	e005      	b.n	810494a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 810493e:	68fb      	ldr	r3, [r7, #12]
 8104940:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8104944:	60fb      	str	r3, [r7, #12]
 8104946:	e000      	b.n	810494a <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8104948:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 810494a:	687b      	ldr	r3, [r7, #4]
 810494c:	681b      	ldr	r3, [r3, #0]
 810494e:	68fa      	ldr	r2, [r7, #12]
 8104950:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8104954:	bf00      	nop
 8104956:	3710      	adds	r7, #16
 8104958:	46bd      	mov	sp, r7
 810495a:	bd80      	pop	{r7, pc}
 810495c:	01312cff 	.word	0x01312cff
 8104960:	02160ebf 	.word	0x02160ebf
 8104964:	03938700 	.word	0x03938700
 8104968:	05f5e0ff 	.word	0x05f5e0ff
 810496c:	08f0d17f 	.word	0x08f0d17f

08104970 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8104970:	b480      	push	{r7}
 8104972:	b085      	sub	sp, #20
 8104974:	af00      	add	r7, sp, #0
 8104976:	6078      	str	r0, [r7, #4]
 8104978:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 810497a:	683b      	ldr	r3, [r7, #0]
 810497c:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 810497e:	683b      	ldr	r3, [r7, #0]
 8104980:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8104982:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8104984:	683b      	ldr	r3, [r7, #0]
 8104986:	791b      	ldrb	r3, [r3, #4]
 8104988:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 810498a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 810498c:	683b      	ldr	r3, [r7, #0]
 810498e:	7b1b      	ldrb	r3, [r3, #12]
 8104990:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8104992:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8104994:	683b      	ldr	r3, [r7, #0]
 8104996:	7b5b      	ldrb	r3, [r3, #13]
 8104998:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 810499a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 810499c:	683b      	ldr	r3, [r7, #0]
 810499e:	7b9b      	ldrb	r3, [r3, #14]
 81049a0:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 81049a2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 81049a4:	683b      	ldr	r3, [r7, #0]
 81049a6:	7bdb      	ldrb	r3, [r3, #15]
 81049a8:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 81049aa:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 81049ac:	683a      	ldr	r2, [r7, #0]
 81049ae:	7c12      	ldrb	r2, [r2, #16]
 81049b0:	2a00      	cmp	r2, #0
 81049b2:	d102      	bne.n	81049ba <ETH_SetMACConfig+0x4a>
 81049b4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 81049b8:	e000      	b.n	81049bc <ETH_SetMACConfig+0x4c>
 81049ba:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 81049bc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 81049be:	683a      	ldr	r2, [r7, #0]
 81049c0:	7c52      	ldrb	r2, [r2, #17]
 81049c2:	2a00      	cmp	r2, #0
 81049c4:	d102      	bne.n	81049cc <ETH_SetMACConfig+0x5c>
 81049c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 81049ca:	e000      	b.n	81049ce <ETH_SetMACConfig+0x5e>
 81049cc:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 81049ce:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 81049d0:	683b      	ldr	r3, [r7, #0]
 81049d2:	7c9b      	ldrb	r3, [r3, #18]
 81049d4:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 81049d6:	431a      	orrs	r2, r3
               macconf->Speed |
 81049d8:	683b      	ldr	r3, [r7, #0]
 81049da:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 81049dc:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 81049de:	683b      	ldr	r3, [r7, #0]
 81049e0:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 81049e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 81049e4:	683b      	ldr	r3, [r7, #0]
 81049e6:	7f1b      	ldrb	r3, [r3, #28]
 81049e8:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 81049ea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 81049ec:	683b      	ldr	r3, [r7, #0]
 81049ee:	7f5b      	ldrb	r3, [r3, #29]
 81049f0:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 81049f2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 81049f4:	683a      	ldr	r2, [r7, #0]
 81049f6:	7f92      	ldrb	r2, [r2, #30]
 81049f8:	2a00      	cmp	r2, #0
 81049fa:	d102      	bne.n	8104a02 <ETH_SetMACConfig+0x92>
 81049fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8104a00:	e000      	b.n	8104a04 <ETH_SetMACConfig+0x94>
 8104a02:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8104a04:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8104a06:	683b      	ldr	r3, [r7, #0]
 8104a08:	7fdb      	ldrb	r3, [r3, #31]
 8104a0a:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8104a0c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8104a0e:	683a      	ldr	r2, [r7, #0]
 8104a10:	f892 2020 	ldrb.w	r2, [r2, #32]
 8104a14:	2a00      	cmp	r2, #0
 8104a16:	d102      	bne.n	8104a1e <ETH_SetMACConfig+0xae>
 8104a18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8104a1c:	e000      	b.n	8104a20 <ETH_SetMACConfig+0xb0>
 8104a1e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8104a20:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8104a22:	683b      	ldr	r3, [r7, #0]
 8104a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8104a26:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8104a28:	683b      	ldr	r3, [r7, #0]
 8104a2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8104a2e:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8104a30:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8104a32:	683b      	ldr	r3, [r7, #0]
 8104a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 8104a36:	4313      	orrs	r3, r2
 8104a38:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8104a3a:	687b      	ldr	r3, [r7, #4]
 8104a3c:	681b      	ldr	r3, [r3, #0]
 8104a3e:	681a      	ldr	r2, [r3, #0]
 8104a40:	4b57      	ldr	r3, [pc, #348]	; (8104ba0 <ETH_SetMACConfig+0x230>)
 8104a42:	4013      	ands	r3, r2
 8104a44:	687a      	ldr	r2, [r7, #4]
 8104a46:	6812      	ldr	r2, [r2, #0]
 8104a48:	68f9      	ldr	r1, [r7, #12]
 8104a4a:	430b      	orrs	r3, r1
 8104a4c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8104a4e:	683b      	ldr	r3, [r7, #0]
 8104a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104a52:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8104a54:	683b      	ldr	r3, [r7, #0]
 8104a56:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8104a5a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8104a5c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8104a5e:	683b      	ldr	r3, [r7, #0]
 8104a60:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8104a64:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8104a66:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8104a68:	683b      	ldr	r3, [r7, #0]
 8104a6a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8104a6e:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8104a70:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8104a72:	683a      	ldr	r2, [r7, #0]
 8104a74:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8104a78:	2a00      	cmp	r2, #0
 8104a7a:	d102      	bne.n	8104a82 <ETH_SetMACConfig+0x112>
 8104a7c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8104a80:	e000      	b.n	8104a84 <ETH_SetMACConfig+0x114>
 8104a82:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8104a84:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8104a86:	683b      	ldr	r3, [r7, #0]
 8104a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8104a8a:	4313      	orrs	r3, r2
 8104a8c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8104a8e:	687b      	ldr	r3, [r7, #4]
 8104a90:	681b      	ldr	r3, [r3, #0]
 8104a92:	685a      	ldr	r2, [r3, #4]
 8104a94:	4b43      	ldr	r3, [pc, #268]	; (8104ba4 <ETH_SetMACConfig+0x234>)
 8104a96:	4013      	ands	r3, r2
 8104a98:	687a      	ldr	r2, [r7, #4]
 8104a9a:	6812      	ldr	r2, [r2, #0]
 8104a9c:	68f9      	ldr	r1, [r7, #12]
 8104a9e:	430b      	orrs	r3, r1
 8104aa0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8104aa2:	683b      	ldr	r3, [r7, #0]
 8104aa4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8104aa8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8104aaa:	683b      	ldr	r3, [r7, #0]
 8104aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8104aae:	4313      	orrs	r3, r2
 8104ab0:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8104ab2:	687b      	ldr	r3, [r7, #4]
 8104ab4:	681b      	ldr	r3, [r3, #0]
 8104ab6:	68db      	ldr	r3, [r3, #12]
 8104ab8:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 8104abc:	f023 0301 	bic.w	r3, r3, #1
 8104ac0:	687a      	ldr	r2, [r7, #4]
 8104ac2:	6812      	ldr	r2, [r2, #0]
 8104ac4:	68f9      	ldr	r1, [r7, #12]
 8104ac6:	430b      	orrs	r3, r1
 8104ac8:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8104aca:	683b      	ldr	r3, [r7, #0]
 8104acc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8104ad0:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8104ad2:	683b      	ldr	r3, [r7, #0]
 8104ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8104ad6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8104ad8:	683a      	ldr	r2, [r7, #0]
 8104ada:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8104ade:	2a00      	cmp	r2, #0
 8104ae0:	d101      	bne.n	8104ae6 <ETH_SetMACConfig+0x176>
 8104ae2:	2280      	movs	r2, #128	; 0x80
 8104ae4:	e000      	b.n	8104ae8 <ETH_SetMACConfig+0x178>
 8104ae6:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8104ae8:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8104aea:	683b      	ldr	r3, [r7, #0]
 8104aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104aee:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8104af0:	4313      	orrs	r3, r2
 8104af2:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8104af4:	687b      	ldr	r3, [r7, #4]
 8104af6:	681b      	ldr	r3, [r3, #0]
 8104af8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8104afa:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8104afe:	4013      	ands	r3, r2
 8104b00:	687a      	ldr	r2, [r7, #4]
 8104b02:	6812      	ldr	r2, [r2, #0]
 8104b04:	68f9      	ldr	r1, [r7, #12]
 8104b06:	430b      	orrs	r3, r1
 8104b08:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8104b0a:	683b      	ldr	r3, [r7, #0]
 8104b0c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8104b10:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8104b12:	683b      	ldr	r3, [r7, #0]
 8104b14:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8104b18:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8104b1a:	4313      	orrs	r3, r2
 8104b1c:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8104b1e:	687b      	ldr	r3, [r7, #4]
 8104b20:	681b      	ldr	r3, [r3, #0]
 8104b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104b26:	f023 0103 	bic.w	r1, r3, #3
 8104b2a:	687b      	ldr	r3, [r7, #4]
 8104b2c:	681b      	ldr	r3, [r3, #0]
 8104b2e:	68fa      	ldr	r2, [r7, #12]
 8104b30:	430a      	orrs	r2, r1
 8104b32:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8104b36:	687b      	ldr	r3, [r7, #4]
 8104b38:	681b      	ldr	r3, [r3, #0]
 8104b3a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8104b3e:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8104b42:	683b      	ldr	r3, [r7, #0]
 8104b44:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8104b46:	687b      	ldr	r3, [r7, #4]
 8104b48:	681b      	ldr	r3, [r3, #0]
 8104b4a:	430a      	orrs	r2, r1
 8104b4c:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8104b50:	683b      	ldr	r3, [r7, #0]
 8104b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8104b54:	683a      	ldr	r2, [r7, #0]
 8104b56:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8104b5a:	2a00      	cmp	r2, #0
 8104b5c:	d101      	bne.n	8104b62 <ETH_SetMACConfig+0x1f2>
 8104b5e:	2240      	movs	r2, #64	; 0x40
 8104b60:	e000      	b.n	8104b64 <ETH_SetMACConfig+0x1f4>
 8104b62:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8104b64:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8104b66:	683b      	ldr	r3, [r7, #0]
 8104b68:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8104b6c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8104b6e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8104b70:	683b      	ldr	r3, [r7, #0]
 8104b72:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8104b76:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8104b78:	4313      	orrs	r3, r2
 8104b7a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8104b7c:	687b      	ldr	r3, [r7, #4]
 8104b7e:	681b      	ldr	r3, [r3, #0]
 8104b80:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8104b84:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8104b88:	687b      	ldr	r3, [r7, #4]
 8104b8a:	681b      	ldr	r3, [r3, #0]
 8104b8c:	68fa      	ldr	r2, [r7, #12]
 8104b8e:	430a      	orrs	r2, r1
 8104b90:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8104b94:	bf00      	nop
 8104b96:	3714      	adds	r7, #20
 8104b98:	46bd      	mov	sp, r7
 8104b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b9e:	4770      	bx	lr
 8104ba0:	00048083 	.word	0x00048083
 8104ba4:	c0f88000 	.word	0xc0f88000

08104ba8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8104ba8:	b480      	push	{r7}
 8104baa:	b085      	sub	sp, #20
 8104bac:	af00      	add	r7, sp, #0
 8104bae:	6078      	str	r0, [r7, #4]
 8104bb0:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8104bb2:	687b      	ldr	r3, [r7, #4]
 8104bb4:	681b      	ldr	r3, [r3, #0]
 8104bb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104bba:	681b      	ldr	r3, [r3, #0]
 8104bbc:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8104bc0:	f023 0302 	bic.w	r3, r3, #2
 8104bc4:	683a      	ldr	r2, [r7, #0]
 8104bc6:	6811      	ldr	r1, [r2, #0]
 8104bc8:	687a      	ldr	r2, [r7, #4]
 8104bca:	6812      	ldr	r2, [r2, #0]
 8104bcc:	430b      	orrs	r3, r1
 8104bce:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8104bd2:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8104bd4:	683b      	ldr	r3, [r7, #0]
 8104bd6:	791b      	ldrb	r3, [r3, #4]
 8104bd8:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8104bda:	683b      	ldr	r3, [r7, #0]
 8104bdc:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8104bde:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8104be0:	683b      	ldr	r3, [r7, #0]
 8104be2:	7b1b      	ldrb	r3, [r3, #12]
 8104be4:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8104be6:	4313      	orrs	r3, r2
 8104be8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8104bea:	687b      	ldr	r3, [r7, #4]
 8104bec:	681b      	ldr	r3, [r3, #0]
 8104bee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104bf2:	685b      	ldr	r3, [r3, #4]
 8104bf4:	f423 4350 	bic.w	r3, r3, #53248	; 0xd000
 8104bf8:	f023 0301 	bic.w	r3, r3, #1
 8104bfc:	687a      	ldr	r2, [r7, #4]
 8104bfe:	6812      	ldr	r2, [r2, #0]
 8104c00:	68f9      	ldr	r1, [r7, #12]
 8104c02:	430b      	orrs	r3, r1
 8104c04:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8104c08:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8104c0a:	683b      	ldr	r3, [r7, #0]
 8104c0c:	7b5b      	ldrb	r3, [r3, #13]
 8104c0e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8104c10:	683b      	ldr	r3, [r7, #0]
 8104c12:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8104c14:	4313      	orrs	r3, r2
 8104c16:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8104c18:	687b      	ldr	r3, [r7, #4]
 8104c1a:	681b      	ldr	r3, [r3, #0]
 8104c1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104c20:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8104c24:	4b21      	ldr	r3, [pc, #132]	; (8104cac <ETH_SetDMAConfig+0x104>)
 8104c26:	4013      	ands	r3, r2
 8104c28:	687a      	ldr	r2, [r7, #4]
 8104c2a:	6812      	ldr	r2, [r2, #0]
 8104c2c:	68f9      	ldr	r1, [r7, #12]
 8104c2e:	430b      	orrs	r3, r1
 8104c30:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8104c34:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8104c38:	683b      	ldr	r3, [r7, #0]
 8104c3a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8104c3c:	683b      	ldr	r3, [r7, #0]
 8104c3e:	7d1b      	ldrb	r3, [r3, #20]
 8104c40:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8104c42:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8104c44:	683b      	ldr	r3, [r7, #0]
 8104c46:	7f5b      	ldrb	r3, [r3, #29]
 8104c48:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8104c4a:	4313      	orrs	r3, r2
 8104c4c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8104c4e:	687b      	ldr	r3, [r7, #4]
 8104c50:	681b      	ldr	r3, [r3, #0]
 8104c52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104c56:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8104c5a:	4b15      	ldr	r3, [pc, #84]	; (8104cb0 <ETH_SetDMAConfig+0x108>)
 8104c5c:	4013      	ands	r3, r2
 8104c5e:	687a      	ldr	r2, [r7, #4]
 8104c60:	6812      	ldr	r2, [r2, #0]
 8104c62:	68f9      	ldr	r1, [r7, #12]
 8104c64:	430b      	orrs	r3, r1
 8104c66:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8104c6a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8104c6e:	683b      	ldr	r3, [r7, #0]
 8104c70:	7f1b      	ldrb	r3, [r3, #28]
 8104c72:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8104c74:	683b      	ldr	r3, [r7, #0]
 8104c76:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8104c78:	4313      	orrs	r3, r2
 8104c7a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8104c7c:	687b      	ldr	r3, [r7, #4]
 8104c7e:	681b      	ldr	r3, [r3, #0]
 8104c80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104c84:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8104c88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8104c8c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8104c90:	687a      	ldr	r2, [r7, #4]
 8104c92:	6812      	ldr	r2, [r2, #0]
 8104c94:	68f9      	ldr	r1, [r7, #12]
 8104c96:	430b      	orrs	r3, r1
 8104c98:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8104c9c:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8104ca0:	bf00      	nop
 8104ca2:	3714      	adds	r7, #20
 8104ca4:	46bd      	mov	sp, r7
 8104ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104caa:	4770      	bx	lr
 8104cac:	fffec000 	.word	0xfffec000
 8104cb0:	ffc0efef 	.word	0xffc0efef

08104cb4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8104cb4:	b580      	push	{r7, lr}
 8104cb6:	b0a4      	sub	sp, #144	; 0x90
 8104cb8:	af00      	add	r7, sp, #0
 8104cba:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8104cbc:	2301      	movs	r3, #1
 8104cbe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8104cc2:	2300      	movs	r3, #0
 8104cc4:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8104cc6:	2300      	movs	r3, #0
 8104cc8:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8104ccc:	2300      	movs	r3, #0
 8104cce:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8104cd2:	2301      	movs	r3, #1
 8104cd4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8104cd8:	2301      	movs	r3, #1
 8104cda:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8104cde:	2301      	movs	r3, #1
 8104ce0:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8104ce4:	2300      	movs	r3, #0
 8104ce6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8104cea:	2301      	movs	r3, #1
 8104cec:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8104cf0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8104cf4:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8104cf6:	2300      	movs	r3, #0
 8104cf8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8104cfc:	2300      	movs	r3, #0
 8104cfe:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8104d00:	2300      	movs	r3, #0
 8104d02:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8104d06:	2300      	movs	r3, #0
 8104d08:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8104d0c:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8104d10:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8104d12:	2300      	movs	r3, #0
 8104d14:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8104d18:	2300      	movs	r3, #0
 8104d1a:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8104d1c:	2301      	movs	r3, #1
 8104d1e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8104d22:	2300      	movs	r3, #0
 8104d24:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8104d28:	2300      	movs	r3, #0
 8104d2a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8104d2e:	2300      	movs	r3, #0
 8104d30:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8104d32:	2300      	movs	r3, #0
 8104d34:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8104d36:	2300      	movs	r3, #0
 8104d38:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8104d3a:	2300      	movs	r3, #0
 8104d3c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8104d40:	2300      	movs	r3, #0
 8104d42:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8104d46:	2301      	movs	r3, #1
 8104d48:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8104d4c:	2320      	movs	r3, #32
 8104d4e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8104d52:	2301      	movs	r3, #1
 8104d54:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8104d58:	2300      	movs	r3, #0
 8104d5a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8104d5e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8104d62:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8104d64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8104d68:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8104d6a:	2300      	movs	r3, #0
 8104d6c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8104d70:	2302      	movs	r3, #2
 8104d72:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8104d76:	2300      	movs	r3, #0
 8104d78:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8104d7c:	2300      	movs	r3, #0
 8104d7e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8104d82:	2300      	movs	r3, #0
 8104d84:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8104d88:	2301      	movs	r3, #1
 8104d8a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8104d8e:	2300      	movs	r3, #0
 8104d90:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8104d92:	2301      	movs	r3, #1
 8104d94:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8104d98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8104d9c:	4619      	mov	r1, r3
 8104d9e:	6878      	ldr	r0, [r7, #4]
 8104da0:	f7ff fde6 	bl	8104970 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8104da4:	2301      	movs	r3, #1
 8104da6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8104da8:	2301      	movs	r3, #1
 8104daa:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8104dac:	2300      	movs	r3, #0
 8104dae:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8104db0:	2300      	movs	r3, #0
 8104db2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8104db6:	2300      	movs	r3, #0
 8104db8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8104dba:	2300      	movs	r3, #0
 8104dbc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8104dbe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8104dc2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8104dc4:	2300      	movs	r3, #0
 8104dc6:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8104dc8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8104dcc:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8104dce:	2300      	movs	r3, #0
 8104dd0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8104dd4:	f44f 7306 	mov.w	r3, #536	; 0x218
 8104dd8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8104dda:	f107 0308 	add.w	r3, r7, #8
 8104dde:	4619      	mov	r1, r3
 8104de0:	6878      	ldr	r0, [r7, #4]
 8104de2:	f7ff fee1 	bl	8104ba8 <ETH_SetDMAConfig>
}
 8104de6:	bf00      	nop
 8104de8:	3790      	adds	r7, #144	; 0x90
 8104dea:	46bd      	mov	sp, r7
 8104dec:	bd80      	pop	{r7, pc}

08104dee <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8104dee:	b480      	push	{r7}
 8104df0:	b085      	sub	sp, #20
 8104df2:	af00      	add	r7, sp, #0
 8104df4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8104df6:	2300      	movs	r3, #0
 8104df8:	60fb      	str	r3, [r7, #12]
 8104dfa:	e01d      	b.n	8104e38 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8104dfc:	687b      	ldr	r3, [r7, #4]
 8104dfe:	68d9      	ldr	r1, [r3, #12]
 8104e00:	68fa      	ldr	r2, [r7, #12]
 8104e02:	4613      	mov	r3, r2
 8104e04:	005b      	lsls	r3, r3, #1
 8104e06:	4413      	add	r3, r2
 8104e08:	00db      	lsls	r3, r3, #3
 8104e0a:	440b      	add	r3, r1
 8104e0c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8104e0e:	68bb      	ldr	r3, [r7, #8]
 8104e10:	2200      	movs	r2, #0
 8104e12:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8104e14:	68bb      	ldr	r3, [r7, #8]
 8104e16:	2200      	movs	r2, #0
 8104e18:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8104e1a:	68bb      	ldr	r3, [r7, #8]
 8104e1c:	2200      	movs	r2, #0
 8104e1e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8104e20:	68bb      	ldr	r3, [r7, #8]
 8104e22:	2200      	movs	r2, #0
 8104e24:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8104e26:	68b9      	ldr	r1, [r7, #8]
 8104e28:	687b      	ldr	r3, [r7, #4]
 8104e2a:	68fa      	ldr	r2, [r7, #12]
 8104e2c:	3206      	adds	r2, #6
 8104e2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8104e32:	68fb      	ldr	r3, [r7, #12]
 8104e34:	3301      	adds	r3, #1
 8104e36:	60fb      	str	r3, [r7, #12]
 8104e38:	68fb      	ldr	r3, [r7, #12]
 8104e3a:	2b03      	cmp	r3, #3
 8104e3c:	d9de      	bls.n	8104dfc <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8104e3e:	687b      	ldr	r3, [r7, #4]
 8104e40:	2200      	movs	r2, #0
 8104e42:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8104e44:	687b      	ldr	r3, [r7, #4]
 8104e46:	681b      	ldr	r3, [r3, #0]
 8104e48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104e4c:	461a      	mov	r2, r3
 8104e4e:	2303      	movs	r3, #3
 8104e50:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8104e54:	687b      	ldr	r3, [r7, #4]
 8104e56:	68da      	ldr	r2, [r3, #12]
 8104e58:	687b      	ldr	r3, [r7, #4]
 8104e5a:	681b      	ldr	r3, [r3, #0]
 8104e5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104e60:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8104e64:	687b      	ldr	r3, [r7, #4]
 8104e66:	68da      	ldr	r2, [r3, #12]
 8104e68:	687b      	ldr	r3, [r7, #4]
 8104e6a:	681b      	ldr	r3, [r3, #0]
 8104e6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104e70:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8104e74:	bf00      	nop
 8104e76:	3714      	adds	r7, #20
 8104e78:	46bd      	mov	sp, r7
 8104e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104e7e:	4770      	bx	lr

08104e80 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8104e80:	b480      	push	{r7}
 8104e82:	b085      	sub	sp, #20
 8104e84:	af00      	add	r7, sp, #0
 8104e86:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8104e88:	2300      	movs	r3, #0
 8104e8a:	60fb      	str	r3, [r7, #12]
 8104e8c:	e023      	b.n	8104ed6 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8104e8e:	687b      	ldr	r3, [r7, #4]
 8104e90:	6919      	ldr	r1, [r3, #16]
 8104e92:	68fa      	ldr	r2, [r7, #12]
 8104e94:	4613      	mov	r3, r2
 8104e96:	005b      	lsls	r3, r3, #1
 8104e98:	4413      	add	r3, r2
 8104e9a:	00db      	lsls	r3, r3, #3
 8104e9c:	440b      	add	r3, r1
 8104e9e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8104ea0:	68bb      	ldr	r3, [r7, #8]
 8104ea2:	2200      	movs	r2, #0
 8104ea4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8104ea6:	68bb      	ldr	r3, [r7, #8]
 8104ea8:	2200      	movs	r2, #0
 8104eaa:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8104eac:	68bb      	ldr	r3, [r7, #8]
 8104eae:	2200      	movs	r2, #0
 8104eb0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8104eb2:	68bb      	ldr	r3, [r7, #8]
 8104eb4:	2200      	movs	r2, #0
 8104eb6:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8104eb8:	68bb      	ldr	r3, [r7, #8]
 8104eba:	2200      	movs	r2, #0
 8104ebc:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8104ebe:	68bb      	ldr	r3, [r7, #8]
 8104ec0:	2200      	movs	r2, #0
 8104ec2:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8104ec4:	68b9      	ldr	r1, [r7, #8]
 8104ec6:	687b      	ldr	r3, [r7, #4]
 8104ec8:	68fa      	ldr	r2, [r7, #12]
 8104eca:	3212      	adds	r2, #18
 8104ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8104ed0:	68fb      	ldr	r3, [r7, #12]
 8104ed2:	3301      	adds	r3, #1
 8104ed4:	60fb      	str	r3, [r7, #12]
 8104ed6:	68fb      	ldr	r3, [r7, #12]
 8104ed8:	2b03      	cmp	r3, #3
 8104eda:	d9d8      	bls.n	8104e8e <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8104edc:	687b      	ldr	r3, [r7, #4]
 8104ede:	2200      	movs	r2, #0
 8104ee0:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8104ee2:	687b      	ldr	r3, [r7, #4]
 8104ee4:	2200      	movs	r2, #0
 8104ee6:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8104ee8:	687b      	ldr	r3, [r7, #4]
 8104eea:	2200      	movs	r2, #0
 8104eec:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8104eee:	687b      	ldr	r3, [r7, #4]
 8104ef0:	2200      	movs	r2, #0
 8104ef2:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8104ef4:	687b      	ldr	r3, [r7, #4]
 8104ef6:	2200      	movs	r2, #0
 8104ef8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8104efa:	687b      	ldr	r3, [r7, #4]
 8104efc:	681b      	ldr	r3, [r3, #0]
 8104efe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104f02:	461a      	mov	r2, r3
 8104f04:	2303      	movs	r3, #3
 8104f06:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8104f0a:	687b      	ldr	r3, [r7, #4]
 8104f0c:	691a      	ldr	r2, [r3, #16]
 8104f0e:	687b      	ldr	r3, [r7, #4]
 8104f10:	681b      	ldr	r3, [r3, #0]
 8104f12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104f16:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8104f1a:	687b      	ldr	r3, [r7, #4]
 8104f1c:	691b      	ldr	r3, [r3, #16]
 8104f1e:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8104f22:	687b      	ldr	r3, [r7, #4]
 8104f24:	681b      	ldr	r3, [r3, #0]
 8104f26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104f2a:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8104f2e:	bf00      	nop
 8104f30:	3714      	adds	r7, #20
 8104f32:	46bd      	mov	sp, r7
 8104f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f38:	4770      	bx	lr
	...

08104f3c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8104f3c:	b580      	push	{r7, lr}
 8104f3e:	b098      	sub	sp, #96	; 0x60
 8104f40:	af00      	add	r7, sp, #0
 8104f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8104f44:	4a84      	ldr	r2, [pc, #528]	; (8105158 <HAL_FDCAN_Init+0x21c>)
 8104f46:	f107 030c 	add.w	r3, r7, #12
 8104f4a:	4611      	mov	r1, r2
 8104f4c:	224c      	movs	r2, #76	; 0x4c
 8104f4e:	4618      	mov	r0, r3
 8104f50:	f006 fbeb 	bl	810b72a <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8104f54:	687b      	ldr	r3, [r7, #4]
 8104f56:	2b00      	cmp	r3, #0
 8104f58:	d101      	bne.n	8104f5e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8104f5a:	2301      	movs	r3, #1
 8104f5c:	e1c6      	b.n	81052ec <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8104f5e:	687b      	ldr	r3, [r7, #4]
 8104f60:	681b      	ldr	r3, [r3, #0]
 8104f62:	4a7e      	ldr	r2, [pc, #504]	; (810515c <HAL_FDCAN_Init+0x220>)
 8104f64:	4293      	cmp	r3, r2
 8104f66:	d106      	bne.n	8104f76 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8104f68:	687b      	ldr	r3, [r7, #4]
 8104f6a:	681b      	ldr	r3, [r3, #0]
 8104f6c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8104f70:	461a      	mov	r2, r3
 8104f72:	687b      	ldr	r3, [r7, #4]
 8104f74:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8104f76:	687b      	ldr	r3, [r7, #4]
 8104f78:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8104f7c:	b2db      	uxtb	r3, r3
 8104f7e:	2b00      	cmp	r3, #0
 8104f80:	d106      	bne.n	8104f90 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8104f82:	687b      	ldr	r3, [r7, #4]
 8104f84:	2200      	movs	r2, #0
 8104f86:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8104f8a:	6878      	ldr	r0, [r7, #4]
 8104f8c:	f7fb fdf2 	bl	8100b74 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8104f90:	687b      	ldr	r3, [r7, #4]
 8104f92:	681b      	ldr	r3, [r3, #0]
 8104f94:	699a      	ldr	r2, [r3, #24]
 8104f96:	687b      	ldr	r3, [r7, #4]
 8104f98:	681b      	ldr	r3, [r3, #0]
 8104f9a:	f022 0210 	bic.w	r2, r2, #16
 8104f9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8104fa0:	f7fd f952 	bl	8102248 <HAL_GetTick>
 8104fa4:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8104fa6:	e014      	b.n	8104fd2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8104fa8:	f7fd f94e 	bl	8102248 <HAL_GetTick>
 8104fac:	4602      	mov	r2, r0
 8104fae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8104fb0:	1ad3      	subs	r3, r2, r3
 8104fb2:	2b0a      	cmp	r3, #10
 8104fb4:	d90d      	bls.n	8104fd2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8104fb6:	687b      	ldr	r3, [r7, #4]
 8104fb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104fbc:	f043 0201 	orr.w	r2, r3, #1
 8104fc0:	687b      	ldr	r3, [r7, #4]
 8104fc2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8104fc6:	687b      	ldr	r3, [r7, #4]
 8104fc8:	2203      	movs	r2, #3
 8104fca:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8104fce:	2301      	movs	r3, #1
 8104fd0:	e18c      	b.n	81052ec <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8104fd2:	687b      	ldr	r3, [r7, #4]
 8104fd4:	681b      	ldr	r3, [r3, #0]
 8104fd6:	699b      	ldr	r3, [r3, #24]
 8104fd8:	f003 0308 	and.w	r3, r3, #8
 8104fdc:	2b08      	cmp	r3, #8
 8104fde:	d0e3      	beq.n	8104fa8 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8104fe0:	687b      	ldr	r3, [r7, #4]
 8104fe2:	681b      	ldr	r3, [r3, #0]
 8104fe4:	699a      	ldr	r2, [r3, #24]
 8104fe6:	687b      	ldr	r3, [r7, #4]
 8104fe8:	681b      	ldr	r3, [r3, #0]
 8104fea:	f042 0201 	orr.w	r2, r2, #1
 8104fee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8104ff0:	f7fd f92a 	bl	8102248 <HAL_GetTick>
 8104ff4:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8104ff6:	e014      	b.n	8105022 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8104ff8:	f7fd f926 	bl	8102248 <HAL_GetTick>
 8104ffc:	4602      	mov	r2, r0
 8104ffe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8105000:	1ad3      	subs	r3, r2, r3
 8105002:	2b0a      	cmp	r3, #10
 8105004:	d90d      	bls.n	8105022 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8105006:	687b      	ldr	r3, [r7, #4]
 8105008:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810500c:	f043 0201 	orr.w	r2, r3, #1
 8105010:	687b      	ldr	r3, [r7, #4]
 8105012:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8105016:	687b      	ldr	r3, [r7, #4]
 8105018:	2203      	movs	r2, #3
 810501a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 810501e:	2301      	movs	r3, #1
 8105020:	e164      	b.n	81052ec <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8105022:	687b      	ldr	r3, [r7, #4]
 8105024:	681b      	ldr	r3, [r3, #0]
 8105026:	699b      	ldr	r3, [r3, #24]
 8105028:	f003 0301 	and.w	r3, r3, #1
 810502c:	2b00      	cmp	r3, #0
 810502e:	d0e3      	beq.n	8104ff8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8105030:	687b      	ldr	r3, [r7, #4]
 8105032:	681b      	ldr	r3, [r3, #0]
 8105034:	699a      	ldr	r2, [r3, #24]
 8105036:	687b      	ldr	r3, [r7, #4]
 8105038:	681b      	ldr	r3, [r3, #0]
 810503a:	f042 0202 	orr.w	r2, r2, #2
 810503e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8105040:	687b      	ldr	r3, [r7, #4]
 8105042:	7c1b      	ldrb	r3, [r3, #16]
 8105044:	2b01      	cmp	r3, #1
 8105046:	d108      	bne.n	810505a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8105048:	687b      	ldr	r3, [r7, #4]
 810504a:	681b      	ldr	r3, [r3, #0]
 810504c:	699a      	ldr	r2, [r3, #24]
 810504e:	687b      	ldr	r3, [r7, #4]
 8105050:	681b      	ldr	r3, [r3, #0]
 8105052:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8105056:	619a      	str	r2, [r3, #24]
 8105058:	e007      	b.n	810506a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 810505a:	687b      	ldr	r3, [r7, #4]
 810505c:	681b      	ldr	r3, [r3, #0]
 810505e:	699a      	ldr	r2, [r3, #24]
 8105060:	687b      	ldr	r3, [r7, #4]
 8105062:	681b      	ldr	r3, [r3, #0]
 8105064:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8105068:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 810506a:	687b      	ldr	r3, [r7, #4]
 810506c:	7c5b      	ldrb	r3, [r3, #17]
 810506e:	2b01      	cmp	r3, #1
 8105070:	d108      	bne.n	8105084 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8105072:	687b      	ldr	r3, [r7, #4]
 8105074:	681b      	ldr	r3, [r3, #0]
 8105076:	699a      	ldr	r2, [r3, #24]
 8105078:	687b      	ldr	r3, [r7, #4]
 810507a:	681b      	ldr	r3, [r3, #0]
 810507c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8105080:	619a      	str	r2, [r3, #24]
 8105082:	e007      	b.n	8105094 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8105084:	687b      	ldr	r3, [r7, #4]
 8105086:	681b      	ldr	r3, [r3, #0]
 8105088:	699a      	ldr	r2, [r3, #24]
 810508a:	687b      	ldr	r3, [r7, #4]
 810508c:	681b      	ldr	r3, [r3, #0]
 810508e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8105092:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8105094:	687b      	ldr	r3, [r7, #4]
 8105096:	7c9b      	ldrb	r3, [r3, #18]
 8105098:	2b01      	cmp	r3, #1
 810509a:	d108      	bne.n	81050ae <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 810509c:	687b      	ldr	r3, [r7, #4]
 810509e:	681b      	ldr	r3, [r3, #0]
 81050a0:	699a      	ldr	r2, [r3, #24]
 81050a2:	687b      	ldr	r3, [r7, #4]
 81050a4:	681b      	ldr	r3, [r3, #0]
 81050a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 81050aa:	619a      	str	r2, [r3, #24]
 81050ac:	e007      	b.n	81050be <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 81050ae:	687b      	ldr	r3, [r7, #4]
 81050b0:	681b      	ldr	r3, [r3, #0]
 81050b2:	699a      	ldr	r2, [r3, #24]
 81050b4:	687b      	ldr	r3, [r7, #4]
 81050b6:	681b      	ldr	r3, [r3, #0]
 81050b8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 81050bc:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 81050be:	687b      	ldr	r3, [r7, #4]
 81050c0:	681b      	ldr	r3, [r3, #0]
 81050c2:	699b      	ldr	r3, [r3, #24]
 81050c4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 81050c8:	687b      	ldr	r3, [r7, #4]
 81050ca:	689a      	ldr	r2, [r3, #8]
 81050cc:	687b      	ldr	r3, [r7, #4]
 81050ce:	681b      	ldr	r3, [r3, #0]
 81050d0:	430a      	orrs	r2, r1
 81050d2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 81050d4:	687b      	ldr	r3, [r7, #4]
 81050d6:	681b      	ldr	r3, [r3, #0]
 81050d8:	699a      	ldr	r2, [r3, #24]
 81050da:	687b      	ldr	r3, [r7, #4]
 81050dc:	681b      	ldr	r3, [r3, #0]
 81050de:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 81050e2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 81050e4:	687b      	ldr	r3, [r7, #4]
 81050e6:	681b      	ldr	r3, [r3, #0]
 81050e8:	691a      	ldr	r2, [r3, #16]
 81050ea:	687b      	ldr	r3, [r7, #4]
 81050ec:	681b      	ldr	r3, [r3, #0]
 81050ee:	f022 0210 	bic.w	r2, r2, #16
 81050f2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 81050f4:	687b      	ldr	r3, [r7, #4]
 81050f6:	68db      	ldr	r3, [r3, #12]
 81050f8:	2b01      	cmp	r3, #1
 81050fa:	d108      	bne.n	810510e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 81050fc:	687b      	ldr	r3, [r7, #4]
 81050fe:	681b      	ldr	r3, [r3, #0]
 8105100:	699a      	ldr	r2, [r3, #24]
 8105102:	687b      	ldr	r3, [r7, #4]
 8105104:	681b      	ldr	r3, [r3, #0]
 8105106:	f042 0204 	orr.w	r2, r2, #4
 810510a:	619a      	str	r2, [r3, #24]
 810510c:	e030      	b.n	8105170 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 810510e:	687b      	ldr	r3, [r7, #4]
 8105110:	68db      	ldr	r3, [r3, #12]
 8105112:	2b00      	cmp	r3, #0
 8105114:	d02c      	beq.n	8105170 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8105116:	687b      	ldr	r3, [r7, #4]
 8105118:	68db      	ldr	r3, [r3, #12]
 810511a:	2b02      	cmp	r3, #2
 810511c:	d020      	beq.n	8105160 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 810511e:	687b      	ldr	r3, [r7, #4]
 8105120:	681b      	ldr	r3, [r3, #0]
 8105122:	699a      	ldr	r2, [r3, #24]
 8105124:	687b      	ldr	r3, [r7, #4]
 8105126:	681b      	ldr	r3, [r3, #0]
 8105128:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 810512c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 810512e:	687b      	ldr	r3, [r7, #4]
 8105130:	681b      	ldr	r3, [r3, #0]
 8105132:	691a      	ldr	r2, [r3, #16]
 8105134:	687b      	ldr	r3, [r7, #4]
 8105136:	681b      	ldr	r3, [r3, #0]
 8105138:	f042 0210 	orr.w	r2, r2, #16
 810513c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 810513e:	687b      	ldr	r3, [r7, #4]
 8105140:	68db      	ldr	r3, [r3, #12]
 8105142:	2b03      	cmp	r3, #3
 8105144:	d114      	bne.n	8105170 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8105146:	687b      	ldr	r3, [r7, #4]
 8105148:	681b      	ldr	r3, [r3, #0]
 810514a:	699a      	ldr	r2, [r3, #24]
 810514c:	687b      	ldr	r3, [r7, #4]
 810514e:	681b      	ldr	r3, [r3, #0]
 8105150:	f042 0220 	orr.w	r2, r2, #32
 8105154:	619a      	str	r2, [r3, #24]
 8105156:	e00b      	b.n	8105170 <HAL_FDCAN_Init+0x234>
 8105158:	0810c2bc 	.word	0x0810c2bc
 810515c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8105160:	687b      	ldr	r3, [r7, #4]
 8105162:	681b      	ldr	r3, [r3, #0]
 8105164:	699a      	ldr	r2, [r3, #24]
 8105166:	687b      	ldr	r3, [r7, #4]
 8105168:	681b      	ldr	r3, [r3, #0]
 810516a:	f042 0220 	orr.w	r2, r2, #32
 810516e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8105170:	687b      	ldr	r3, [r7, #4]
 8105172:	699b      	ldr	r3, [r3, #24]
 8105174:	3b01      	subs	r3, #1
 8105176:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8105178:	687b      	ldr	r3, [r7, #4]
 810517a:	69db      	ldr	r3, [r3, #28]
 810517c:	3b01      	subs	r3, #1
 810517e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8105180:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8105182:	687b      	ldr	r3, [r7, #4]
 8105184:	6a1b      	ldr	r3, [r3, #32]
 8105186:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8105188:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 810518c:	687b      	ldr	r3, [r7, #4]
 810518e:	695b      	ldr	r3, [r3, #20]
 8105190:	3b01      	subs	r3, #1
 8105192:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8105194:	687b      	ldr	r3, [r7, #4]
 8105196:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8105198:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 810519a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 810519c:	687b      	ldr	r3, [r7, #4]
 810519e:	689b      	ldr	r3, [r3, #8]
 81051a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81051a4:	d115      	bne.n	81051d2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 81051a6:	687b      	ldr	r3, [r7, #4]
 81051a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81051aa:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 81051ac:	687b      	ldr	r3, [r7, #4]
 81051ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81051b0:	3b01      	subs	r3, #1
 81051b2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 81051b4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 81051b6:	687b      	ldr	r3, [r7, #4]
 81051b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81051ba:	3b01      	subs	r3, #1
 81051bc:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 81051be:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 81051c2:	687b      	ldr	r3, [r7, #4]
 81051c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81051c6:	3b01      	subs	r3, #1
 81051c8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 81051ca:	687b      	ldr	r3, [r7, #4]
 81051cc:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 81051ce:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 81051d0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 81051d2:	687b      	ldr	r3, [r7, #4]
 81051d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81051d6:	2b00      	cmp	r3, #0
 81051d8:	d00a      	beq.n	81051f0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 81051da:	687b      	ldr	r3, [r7, #4]
 81051dc:	681b      	ldr	r3, [r3, #0]
 81051de:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 81051e2:	687b      	ldr	r3, [r7, #4]
 81051e4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 81051e6:	687b      	ldr	r3, [r7, #4]
 81051e8:	681b      	ldr	r3, [r3, #0]
 81051ea:	430a      	orrs	r2, r1
 81051ec:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 81051f0:	687b      	ldr	r3, [r7, #4]
 81051f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81051f4:	687b      	ldr	r3, [r7, #4]
 81051f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81051f8:	4413      	add	r3, r2
 81051fa:	2b00      	cmp	r3, #0
 81051fc:	d011      	beq.n	8105222 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 81051fe:	687b      	ldr	r3, [r7, #4]
 8105200:	681b      	ldr	r3, [r3, #0]
 8105202:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8105206:	f023 0107 	bic.w	r1, r3, #7
 810520a:	687b      	ldr	r3, [r7, #4]
 810520c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810520e:	009b      	lsls	r3, r3, #2
 8105210:	3360      	adds	r3, #96	; 0x60
 8105212:	443b      	add	r3, r7
 8105214:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8105218:	687b      	ldr	r3, [r7, #4]
 810521a:	681b      	ldr	r3, [r3, #0]
 810521c:	430a      	orrs	r2, r1
 810521e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8105222:	687b      	ldr	r3, [r7, #4]
 8105224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105226:	2b00      	cmp	r3, #0
 8105228:	d011      	beq.n	810524e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 810522a:	687b      	ldr	r3, [r7, #4]
 810522c:	681b      	ldr	r3, [r3, #0]
 810522e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8105232:	f023 0107 	bic.w	r1, r3, #7
 8105236:	687b      	ldr	r3, [r7, #4]
 8105238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810523a:	009b      	lsls	r3, r3, #2
 810523c:	3360      	adds	r3, #96	; 0x60
 810523e:	443b      	add	r3, r7
 8105240:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8105244:	687b      	ldr	r3, [r7, #4]
 8105246:	681b      	ldr	r3, [r3, #0]
 8105248:	430a      	orrs	r2, r1
 810524a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 810524e:	687b      	ldr	r3, [r7, #4]
 8105250:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8105252:	2b00      	cmp	r3, #0
 8105254:	d012      	beq.n	810527c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8105256:	687b      	ldr	r3, [r7, #4]
 8105258:	681b      	ldr	r3, [r3, #0]
 810525a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 810525e:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8105262:	687b      	ldr	r3, [r7, #4]
 8105264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105266:	009b      	lsls	r3, r3, #2
 8105268:	3360      	adds	r3, #96	; 0x60
 810526a:	443b      	add	r3, r7
 810526c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8105270:	011a      	lsls	r2, r3, #4
 8105272:	687b      	ldr	r3, [r7, #4]
 8105274:	681b      	ldr	r3, [r3, #0]
 8105276:	430a      	orrs	r2, r1
 8105278:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 810527c:	687b      	ldr	r3, [r7, #4]
 810527e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105280:	2b00      	cmp	r3, #0
 8105282:	d012      	beq.n	81052aa <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8105284:	687b      	ldr	r3, [r7, #4]
 8105286:	681b      	ldr	r3, [r3, #0]
 8105288:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 810528c:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8105290:	687b      	ldr	r3, [r7, #4]
 8105292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105294:	009b      	lsls	r3, r3, #2
 8105296:	3360      	adds	r3, #96	; 0x60
 8105298:	443b      	add	r3, r7
 810529a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 810529e:	021a      	lsls	r2, r3, #8
 81052a0:	687b      	ldr	r3, [r7, #4]
 81052a2:	681b      	ldr	r3, [r3, #0]
 81052a4:	430a      	orrs	r2, r1
 81052a6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 81052aa:	687b      	ldr	r3, [r7, #4]
 81052ac:	681b      	ldr	r3, [r3, #0]
 81052ae:	4a11      	ldr	r2, [pc, #68]	; (81052f4 <HAL_FDCAN_Init+0x3b8>)
 81052b0:	4293      	cmp	r3, r2
 81052b2:	d107      	bne.n	81052c4 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 81052b4:	687b      	ldr	r3, [r7, #4]
 81052b6:	685b      	ldr	r3, [r3, #4]
 81052b8:	689a      	ldr	r2, [r3, #8]
 81052ba:	687b      	ldr	r3, [r7, #4]
 81052bc:	685b      	ldr	r3, [r3, #4]
 81052be:	f022 0203 	bic.w	r2, r2, #3
 81052c2:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 81052c4:	687b      	ldr	r3, [r7, #4]
 81052c6:	2200      	movs	r2, #0
 81052c8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 81052cc:	687b      	ldr	r3, [r7, #4]
 81052ce:	2200      	movs	r2, #0
 81052d0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 81052d4:	687b      	ldr	r3, [r7, #4]
 81052d6:	2201      	movs	r2, #1
 81052d8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 81052dc:	6878      	ldr	r0, [r7, #4]
 81052de:	f000 f80b 	bl	81052f8 <FDCAN_CalcultateRamBlockAddresses>
 81052e2:	4603      	mov	r3, r0
 81052e4:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 81052e8:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 81052ec:	4618      	mov	r0, r3
 81052ee:	3760      	adds	r7, #96	; 0x60
 81052f0:	46bd      	mov	sp, r7
 81052f2:	bd80      	pop	{r7, pc}
 81052f4:	4000a000 	.word	0x4000a000

081052f8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 81052f8:	b480      	push	{r7}
 81052fa:	b085      	sub	sp, #20
 81052fc:	af00      	add	r7, sp, #0
 81052fe:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8105300:	687b      	ldr	r3, [r7, #4]
 8105302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8105304:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8105306:	687b      	ldr	r3, [r7, #4]
 8105308:	681b      	ldr	r3, [r3, #0]
 810530a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810530e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105312:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8105316:	68ba      	ldr	r2, [r7, #8]
 8105318:	0091      	lsls	r1, r2, #2
 810531a:	687a      	ldr	r2, [r7, #4]
 810531c:	6812      	ldr	r2, [r2, #0]
 810531e:	430b      	orrs	r3, r1
 8105320:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8105324:	687b      	ldr	r3, [r7, #4]
 8105326:	681b      	ldr	r3, [r3, #0]
 8105328:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810532c:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8105330:	687b      	ldr	r3, [r7, #4]
 8105332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105334:	041a      	lsls	r2, r3, #16
 8105336:	687b      	ldr	r3, [r7, #4]
 8105338:	681b      	ldr	r3, [r3, #0]
 810533a:	430a      	orrs	r2, r1
 810533c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8105340:	687b      	ldr	r3, [r7, #4]
 8105342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105344:	68ba      	ldr	r2, [r7, #8]
 8105346:	4413      	add	r3, r2
 8105348:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 810534a:	687b      	ldr	r3, [r7, #4]
 810534c:	681b      	ldr	r3, [r3, #0]
 810534e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8105352:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105356:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 810535a:	68ba      	ldr	r2, [r7, #8]
 810535c:	0091      	lsls	r1, r2, #2
 810535e:	687a      	ldr	r2, [r7, #4]
 8105360:	6812      	ldr	r2, [r2, #0]
 8105362:	430b      	orrs	r3, r1
 8105364:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8105368:	687b      	ldr	r3, [r7, #4]
 810536a:	681b      	ldr	r3, [r3, #0]
 810536c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8105370:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8105374:	687b      	ldr	r3, [r7, #4]
 8105376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105378:	041a      	lsls	r2, r3, #16
 810537a:	687b      	ldr	r3, [r7, #4]
 810537c:	681b      	ldr	r3, [r3, #0]
 810537e:	430a      	orrs	r2, r1
 8105380:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8105384:	687b      	ldr	r3, [r7, #4]
 8105386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105388:	005b      	lsls	r3, r3, #1
 810538a:	68ba      	ldr	r2, [r7, #8]
 810538c:	4413      	add	r3, r2
 810538e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8105390:	687b      	ldr	r3, [r7, #4]
 8105392:	681b      	ldr	r3, [r3, #0]
 8105394:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8105398:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810539c:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 81053a0:	68ba      	ldr	r2, [r7, #8]
 81053a2:	0091      	lsls	r1, r2, #2
 81053a4:	687a      	ldr	r2, [r7, #4]
 81053a6:	6812      	ldr	r2, [r2, #0]
 81053a8:	430b      	orrs	r3, r1
 81053aa:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 81053ae:	687b      	ldr	r3, [r7, #4]
 81053b0:	681b      	ldr	r3, [r3, #0]
 81053b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81053b6:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 81053ba:	687b      	ldr	r3, [r7, #4]
 81053bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81053be:	041a      	lsls	r2, r3, #16
 81053c0:	687b      	ldr	r3, [r7, #4]
 81053c2:	681b      	ldr	r3, [r3, #0]
 81053c4:	430a      	orrs	r2, r1
 81053c6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 81053ca:	687b      	ldr	r3, [r7, #4]
 81053cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81053ce:	687a      	ldr	r2, [r7, #4]
 81053d0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 81053d2:	fb02 f303 	mul.w	r3, r2, r3
 81053d6:	68ba      	ldr	r2, [r7, #8]
 81053d8:	4413      	add	r3, r2
 81053da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 81053dc:	687b      	ldr	r3, [r7, #4]
 81053de:	681b      	ldr	r3, [r3, #0]
 81053e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81053e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81053e8:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 81053ec:	68ba      	ldr	r2, [r7, #8]
 81053ee:	0091      	lsls	r1, r2, #2
 81053f0:	687a      	ldr	r2, [r7, #4]
 81053f2:	6812      	ldr	r2, [r2, #0]
 81053f4:	430b      	orrs	r3, r1
 81053f6:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 81053fa:	687b      	ldr	r3, [r7, #4]
 81053fc:	681b      	ldr	r3, [r3, #0]
 81053fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105402:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8105406:	687b      	ldr	r3, [r7, #4]
 8105408:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810540a:	041a      	lsls	r2, r3, #16
 810540c:	687b      	ldr	r3, [r7, #4]
 810540e:	681b      	ldr	r3, [r3, #0]
 8105410:	430a      	orrs	r2, r1
 8105412:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8105416:	687b      	ldr	r3, [r7, #4]
 8105418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810541a:	687a      	ldr	r2, [r7, #4]
 810541c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 810541e:	fb02 f303 	mul.w	r3, r2, r3
 8105422:	68ba      	ldr	r2, [r7, #8]
 8105424:	4413      	add	r3, r2
 8105426:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8105428:	687b      	ldr	r3, [r7, #4]
 810542a:	681b      	ldr	r3, [r3, #0]
 810542c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8105430:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105434:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8105438:	68ba      	ldr	r2, [r7, #8]
 810543a:	0091      	lsls	r1, r2, #2
 810543c:	687a      	ldr	r2, [r7, #4]
 810543e:	6812      	ldr	r2, [r2, #0]
 8105440:	430b      	orrs	r3, r1
 8105442:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8105446:	687b      	ldr	r3, [r7, #4]
 8105448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810544a:	687a      	ldr	r2, [r7, #4]
 810544c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 810544e:	fb02 f303 	mul.w	r3, r2, r3
 8105452:	68ba      	ldr	r2, [r7, #8]
 8105454:	4413      	add	r3, r2
 8105456:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8105458:	687b      	ldr	r3, [r7, #4]
 810545a:	681b      	ldr	r3, [r3, #0]
 810545c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8105460:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105464:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8105468:	68ba      	ldr	r2, [r7, #8]
 810546a:	0091      	lsls	r1, r2, #2
 810546c:	687a      	ldr	r2, [r7, #4]
 810546e:	6812      	ldr	r2, [r2, #0]
 8105470:	430b      	orrs	r3, r1
 8105472:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8105476:	687b      	ldr	r3, [r7, #4]
 8105478:	681b      	ldr	r3, [r3, #0]
 810547a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 810547e:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8105482:	687b      	ldr	r3, [r7, #4]
 8105484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105486:	041a      	lsls	r2, r3, #16
 8105488:	687b      	ldr	r3, [r7, #4]
 810548a:	681b      	ldr	r3, [r3, #0]
 810548c:	430a      	orrs	r2, r1
 810548e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8105492:	687b      	ldr	r3, [r7, #4]
 8105494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105496:	005b      	lsls	r3, r3, #1
 8105498:	68ba      	ldr	r2, [r7, #8]
 810549a:	4413      	add	r3, r2
 810549c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 810549e:	687b      	ldr	r3, [r7, #4]
 81054a0:	681b      	ldr	r3, [r3, #0]
 81054a2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 81054a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81054aa:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 81054ae:	68ba      	ldr	r2, [r7, #8]
 81054b0:	0091      	lsls	r1, r2, #2
 81054b2:	687a      	ldr	r2, [r7, #4]
 81054b4:	6812      	ldr	r2, [r2, #0]
 81054b6:	430b      	orrs	r3, r1
 81054b8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 81054bc:	687b      	ldr	r3, [r7, #4]
 81054be:	681b      	ldr	r3, [r3, #0]
 81054c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 81054c4:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 81054c8:	687b      	ldr	r3, [r7, #4]
 81054ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81054cc:	041a      	lsls	r2, r3, #16
 81054ce:	687b      	ldr	r3, [r7, #4]
 81054d0:	681b      	ldr	r3, [r3, #0]
 81054d2:	430a      	orrs	r2, r1
 81054d4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 81054d8:	687b      	ldr	r3, [r7, #4]
 81054da:	681b      	ldr	r3, [r3, #0]
 81054dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 81054e0:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 81054e4:	687b      	ldr	r3, [r7, #4]
 81054e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81054e8:	061a      	lsls	r2, r3, #24
 81054ea:	687b      	ldr	r3, [r7, #4]
 81054ec:	681b      	ldr	r3, [r3, #0]
 81054ee:	430a      	orrs	r2, r1
 81054f0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 81054f4:	687b      	ldr	r3, [r7, #4]
 81054f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81054f8:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 81054fc:	f503 532c 	add.w	r3, r3, #11008	; 0x2b00
 8105500:	009a      	lsls	r2, r3, #2
 8105502:	687b      	ldr	r3, [r7, #4]
 8105504:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8105506:	687b      	ldr	r3, [r7, #4]
 8105508:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 810550a:	687b      	ldr	r3, [r7, #4]
 810550c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810550e:	009b      	lsls	r3, r3, #2
 8105510:	441a      	add	r2, r3
 8105512:	687b      	ldr	r3, [r7, #4]
 8105514:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8105516:	687b      	ldr	r3, [r7, #4]
 8105518:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810551a:	687b      	ldr	r3, [r7, #4]
 810551c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810551e:	00db      	lsls	r3, r3, #3
 8105520:	441a      	add	r2, r3
 8105522:	687b      	ldr	r3, [r7, #4]
 8105524:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8105526:	687b      	ldr	r3, [r7, #4]
 8105528:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 810552a:	687b      	ldr	r3, [r7, #4]
 810552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810552e:	6879      	ldr	r1, [r7, #4]
 8105530:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8105532:	fb01 f303 	mul.w	r3, r1, r3
 8105536:	009b      	lsls	r3, r3, #2
 8105538:	441a      	add	r2, r3
 810553a:	687b      	ldr	r3, [r7, #4]
 810553c:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 810553e:	687b      	ldr	r3, [r7, #4]
 8105540:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8105542:	687b      	ldr	r3, [r7, #4]
 8105544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8105546:	6879      	ldr	r1, [r7, #4]
 8105548:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 810554a:	fb01 f303 	mul.w	r3, r1, r3
 810554e:	009b      	lsls	r3, r3, #2
 8105550:	441a      	add	r2, r3
 8105552:	687b      	ldr	r3, [r7, #4]
 8105554:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8105556:	687b      	ldr	r3, [r7, #4]
 8105558:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 810555a:	687b      	ldr	r3, [r7, #4]
 810555c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810555e:	6879      	ldr	r1, [r7, #4]
 8105560:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8105562:	fb01 f303 	mul.w	r3, r1, r3
 8105566:	009b      	lsls	r3, r3, #2
 8105568:	441a      	add	r2, r3
 810556a:	687b      	ldr	r3, [r7, #4]
 810556c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8105570:	687b      	ldr	r3, [r7, #4]
 8105572:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8105576:	687b      	ldr	r3, [r7, #4]
 8105578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810557a:	00db      	lsls	r3, r3, #3
 810557c:	441a      	add	r2, r3
 810557e:	687b      	ldr	r3, [r7, #4]
 8105580:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8105584:	687b      	ldr	r3, [r7, #4]
 8105586:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 810558a:	687b      	ldr	r3, [r7, #4]
 810558c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810558e:	6879      	ldr	r1, [r7, #4]
 8105590:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8105592:	fb01 f303 	mul.w	r3, r1, r3
 8105596:	009b      	lsls	r3, r3, #2
 8105598:	441a      	add	r2, r3
 810559a:	687b      	ldr	r3, [r7, #4]
 810559c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 81055a0:	687b      	ldr	r3, [r7, #4]
 81055a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 81055a6:	687b      	ldr	r3, [r7, #4]
 81055a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81055aa:	6879      	ldr	r1, [r7, #4]
 81055ac:	6e89      	ldr	r1, [r1, #104]	; 0x68
 81055ae:	fb01 f303 	mul.w	r3, r1, r3
 81055b2:	009b      	lsls	r3, r3, #2
 81055b4:	441a      	add	r2, r3
 81055b6:	687b      	ldr	r3, [r7, #4]
 81055b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 81055bc:	687b      	ldr	r3, [r7, #4]
 81055be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81055c2:	4a14      	ldr	r2, [pc, #80]	; (8105614 <FDCAN_CalcultateRamBlockAddresses+0x31c>)
 81055c4:	4293      	cmp	r3, r2
 81055c6:	d90d      	bls.n	81055e4 <FDCAN_CalcultateRamBlockAddresses+0x2ec>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 81055c8:	687b      	ldr	r3, [r7, #4]
 81055ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81055ce:	f043 0220 	orr.w	r2, r3, #32
 81055d2:	687b      	ldr	r3, [r7, #4]
 81055d4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 81055d8:	687b      	ldr	r3, [r7, #4]
 81055da:	2203      	movs	r2, #3
 81055dc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 81055e0:	2301      	movs	r3, #1
 81055e2:	e010      	b.n	8105606 <FDCAN_CalcultateRamBlockAddresses+0x30e>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 81055e4:	687b      	ldr	r3, [r7, #4]
 81055e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81055e8:	60fb      	str	r3, [r7, #12]
 81055ea:	e005      	b.n	81055f8 <FDCAN_CalcultateRamBlockAddresses+0x300>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 81055ec:	68fb      	ldr	r3, [r7, #12]
 81055ee:	2200      	movs	r2, #0
 81055f0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 81055f2:	68fb      	ldr	r3, [r7, #12]
 81055f4:	3304      	adds	r3, #4
 81055f6:	60fb      	str	r3, [r7, #12]
 81055f8:	687b      	ldr	r3, [r7, #4]
 81055fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81055fe:	68fa      	ldr	r2, [r7, #12]
 8105600:	429a      	cmp	r2, r3
 8105602:	d3f3      	bcc.n	81055ec <FDCAN_CalcultateRamBlockAddresses+0x2f4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8105604:	2300      	movs	r3, #0
}
 8105606:	4618      	mov	r0, r3
 8105608:	3714      	adds	r7, #20
 810560a:	46bd      	mov	sp, r7
 810560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105610:	4770      	bx	lr
 8105612:	bf00      	nop
 8105614:	4000d3fc 	.word	0x4000d3fc

08105618 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8105618:	b480      	push	{r7}
 810561a:	b089      	sub	sp, #36	; 0x24
 810561c:	af00      	add	r7, sp, #0
 810561e:	6078      	str	r0, [r7, #4]
 8105620:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8105622:	2300      	movs	r3, #0
 8105624:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8105626:	4b89      	ldr	r3, [pc, #548]	; (810584c <HAL_GPIO_Init+0x234>)
 8105628:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810562a:	e194      	b.n	8105956 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 810562c:	683b      	ldr	r3, [r7, #0]
 810562e:	681a      	ldr	r2, [r3, #0]
 8105630:	2101      	movs	r1, #1
 8105632:	69fb      	ldr	r3, [r7, #28]
 8105634:	fa01 f303 	lsl.w	r3, r1, r3
 8105638:	4013      	ands	r3, r2
 810563a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 810563c:	693b      	ldr	r3, [r7, #16]
 810563e:	2b00      	cmp	r3, #0
 8105640:	f000 8186 	beq.w	8105950 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8105644:	683b      	ldr	r3, [r7, #0]
 8105646:	685b      	ldr	r3, [r3, #4]
 8105648:	f003 0303 	and.w	r3, r3, #3
 810564c:	2b01      	cmp	r3, #1
 810564e:	d005      	beq.n	810565c <HAL_GPIO_Init+0x44>
 8105650:	683b      	ldr	r3, [r7, #0]
 8105652:	685b      	ldr	r3, [r3, #4]
 8105654:	f003 0303 	and.w	r3, r3, #3
 8105658:	2b02      	cmp	r3, #2
 810565a:	d130      	bne.n	81056be <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 810565c:	687b      	ldr	r3, [r7, #4]
 810565e:	689b      	ldr	r3, [r3, #8]
 8105660:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8105662:	69fb      	ldr	r3, [r7, #28]
 8105664:	005b      	lsls	r3, r3, #1
 8105666:	2203      	movs	r2, #3
 8105668:	fa02 f303 	lsl.w	r3, r2, r3
 810566c:	43db      	mvns	r3, r3
 810566e:	69ba      	ldr	r2, [r7, #24]
 8105670:	4013      	ands	r3, r2
 8105672:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8105674:	683b      	ldr	r3, [r7, #0]
 8105676:	68da      	ldr	r2, [r3, #12]
 8105678:	69fb      	ldr	r3, [r7, #28]
 810567a:	005b      	lsls	r3, r3, #1
 810567c:	fa02 f303 	lsl.w	r3, r2, r3
 8105680:	69ba      	ldr	r2, [r7, #24]
 8105682:	4313      	orrs	r3, r2
 8105684:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8105686:	687b      	ldr	r3, [r7, #4]
 8105688:	69ba      	ldr	r2, [r7, #24]
 810568a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 810568c:	687b      	ldr	r3, [r7, #4]
 810568e:	685b      	ldr	r3, [r3, #4]
 8105690:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8105692:	2201      	movs	r2, #1
 8105694:	69fb      	ldr	r3, [r7, #28]
 8105696:	fa02 f303 	lsl.w	r3, r2, r3
 810569a:	43db      	mvns	r3, r3
 810569c:	69ba      	ldr	r2, [r7, #24]
 810569e:	4013      	ands	r3, r2
 81056a0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81056a2:	683b      	ldr	r3, [r7, #0]
 81056a4:	685b      	ldr	r3, [r3, #4]
 81056a6:	091b      	lsrs	r3, r3, #4
 81056a8:	f003 0201 	and.w	r2, r3, #1
 81056ac:	69fb      	ldr	r3, [r7, #28]
 81056ae:	fa02 f303 	lsl.w	r3, r2, r3
 81056b2:	69ba      	ldr	r2, [r7, #24]
 81056b4:	4313      	orrs	r3, r2
 81056b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 81056b8:	687b      	ldr	r3, [r7, #4]
 81056ba:	69ba      	ldr	r2, [r7, #24]
 81056bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 81056be:	683b      	ldr	r3, [r7, #0]
 81056c0:	685b      	ldr	r3, [r3, #4]
 81056c2:	f003 0303 	and.w	r3, r3, #3
 81056c6:	2b03      	cmp	r3, #3
 81056c8:	d017      	beq.n	81056fa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81056ca:	687b      	ldr	r3, [r7, #4]
 81056cc:	68db      	ldr	r3, [r3, #12]
 81056ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81056d0:	69fb      	ldr	r3, [r7, #28]
 81056d2:	005b      	lsls	r3, r3, #1
 81056d4:	2203      	movs	r2, #3
 81056d6:	fa02 f303 	lsl.w	r3, r2, r3
 81056da:	43db      	mvns	r3, r3
 81056dc:	69ba      	ldr	r2, [r7, #24]
 81056de:	4013      	ands	r3, r2
 81056e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81056e2:	683b      	ldr	r3, [r7, #0]
 81056e4:	689a      	ldr	r2, [r3, #8]
 81056e6:	69fb      	ldr	r3, [r7, #28]
 81056e8:	005b      	lsls	r3, r3, #1
 81056ea:	fa02 f303 	lsl.w	r3, r2, r3
 81056ee:	69ba      	ldr	r2, [r7, #24]
 81056f0:	4313      	orrs	r3, r2
 81056f2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81056f4:	687b      	ldr	r3, [r7, #4]
 81056f6:	69ba      	ldr	r2, [r7, #24]
 81056f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81056fa:	683b      	ldr	r3, [r7, #0]
 81056fc:	685b      	ldr	r3, [r3, #4]
 81056fe:	f003 0303 	and.w	r3, r3, #3
 8105702:	2b02      	cmp	r3, #2
 8105704:	d123      	bne.n	810574e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8105706:	69fb      	ldr	r3, [r7, #28]
 8105708:	08da      	lsrs	r2, r3, #3
 810570a:	687b      	ldr	r3, [r7, #4]
 810570c:	3208      	adds	r2, #8
 810570e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8105712:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8105714:	69fb      	ldr	r3, [r7, #28]
 8105716:	f003 0307 	and.w	r3, r3, #7
 810571a:	009b      	lsls	r3, r3, #2
 810571c:	220f      	movs	r2, #15
 810571e:	fa02 f303 	lsl.w	r3, r2, r3
 8105722:	43db      	mvns	r3, r3
 8105724:	69ba      	ldr	r2, [r7, #24]
 8105726:	4013      	ands	r3, r2
 8105728:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810572a:	683b      	ldr	r3, [r7, #0]
 810572c:	691a      	ldr	r2, [r3, #16]
 810572e:	69fb      	ldr	r3, [r7, #28]
 8105730:	f003 0307 	and.w	r3, r3, #7
 8105734:	009b      	lsls	r3, r3, #2
 8105736:	fa02 f303 	lsl.w	r3, r2, r3
 810573a:	69ba      	ldr	r2, [r7, #24]
 810573c:	4313      	orrs	r3, r2
 810573e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8105740:	69fb      	ldr	r3, [r7, #28]
 8105742:	08da      	lsrs	r2, r3, #3
 8105744:	687b      	ldr	r3, [r7, #4]
 8105746:	3208      	adds	r2, #8
 8105748:	69b9      	ldr	r1, [r7, #24]
 810574a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810574e:	687b      	ldr	r3, [r7, #4]
 8105750:	681b      	ldr	r3, [r3, #0]
 8105752:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8105754:	69fb      	ldr	r3, [r7, #28]
 8105756:	005b      	lsls	r3, r3, #1
 8105758:	2203      	movs	r2, #3
 810575a:	fa02 f303 	lsl.w	r3, r2, r3
 810575e:	43db      	mvns	r3, r3
 8105760:	69ba      	ldr	r2, [r7, #24]
 8105762:	4013      	ands	r3, r2
 8105764:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8105766:	683b      	ldr	r3, [r7, #0]
 8105768:	685b      	ldr	r3, [r3, #4]
 810576a:	f003 0203 	and.w	r2, r3, #3
 810576e:	69fb      	ldr	r3, [r7, #28]
 8105770:	005b      	lsls	r3, r3, #1
 8105772:	fa02 f303 	lsl.w	r3, r2, r3
 8105776:	69ba      	ldr	r2, [r7, #24]
 8105778:	4313      	orrs	r3, r2
 810577a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 810577c:	687b      	ldr	r3, [r7, #4]
 810577e:	69ba      	ldr	r2, [r7, #24]
 8105780:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8105782:	683b      	ldr	r3, [r7, #0]
 8105784:	685b      	ldr	r3, [r3, #4]
 8105786:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810578a:	2b00      	cmp	r3, #0
 810578c:	f000 80e0 	beq.w	8105950 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8105790:	4b2f      	ldr	r3, [pc, #188]	; (8105850 <HAL_GPIO_Init+0x238>)
 8105792:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8105796:	4a2e      	ldr	r2, [pc, #184]	; (8105850 <HAL_GPIO_Init+0x238>)
 8105798:	f043 0302 	orr.w	r3, r3, #2
 810579c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81057a0:	4b2b      	ldr	r3, [pc, #172]	; (8105850 <HAL_GPIO_Init+0x238>)
 81057a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81057a6:	f003 0302 	and.w	r3, r3, #2
 81057aa:	60fb      	str	r3, [r7, #12]
 81057ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 81057ae:	4a29      	ldr	r2, [pc, #164]	; (8105854 <HAL_GPIO_Init+0x23c>)
 81057b0:	69fb      	ldr	r3, [r7, #28]
 81057b2:	089b      	lsrs	r3, r3, #2
 81057b4:	3302      	adds	r3, #2
 81057b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81057ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81057bc:	69fb      	ldr	r3, [r7, #28]
 81057be:	f003 0303 	and.w	r3, r3, #3
 81057c2:	009b      	lsls	r3, r3, #2
 81057c4:	220f      	movs	r2, #15
 81057c6:	fa02 f303 	lsl.w	r3, r2, r3
 81057ca:	43db      	mvns	r3, r3
 81057cc:	69ba      	ldr	r2, [r7, #24]
 81057ce:	4013      	ands	r3, r2
 81057d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81057d2:	687b      	ldr	r3, [r7, #4]
 81057d4:	4a20      	ldr	r2, [pc, #128]	; (8105858 <HAL_GPIO_Init+0x240>)
 81057d6:	4293      	cmp	r3, r2
 81057d8:	d052      	beq.n	8105880 <HAL_GPIO_Init+0x268>
 81057da:	687b      	ldr	r3, [r7, #4]
 81057dc:	4a1f      	ldr	r2, [pc, #124]	; (810585c <HAL_GPIO_Init+0x244>)
 81057de:	4293      	cmp	r3, r2
 81057e0:	d031      	beq.n	8105846 <HAL_GPIO_Init+0x22e>
 81057e2:	687b      	ldr	r3, [r7, #4]
 81057e4:	4a1e      	ldr	r2, [pc, #120]	; (8105860 <HAL_GPIO_Init+0x248>)
 81057e6:	4293      	cmp	r3, r2
 81057e8:	d02b      	beq.n	8105842 <HAL_GPIO_Init+0x22a>
 81057ea:	687b      	ldr	r3, [r7, #4]
 81057ec:	4a1d      	ldr	r2, [pc, #116]	; (8105864 <HAL_GPIO_Init+0x24c>)
 81057ee:	4293      	cmp	r3, r2
 81057f0:	d025      	beq.n	810583e <HAL_GPIO_Init+0x226>
 81057f2:	687b      	ldr	r3, [r7, #4]
 81057f4:	4a1c      	ldr	r2, [pc, #112]	; (8105868 <HAL_GPIO_Init+0x250>)
 81057f6:	4293      	cmp	r3, r2
 81057f8:	d01f      	beq.n	810583a <HAL_GPIO_Init+0x222>
 81057fa:	687b      	ldr	r3, [r7, #4]
 81057fc:	4a1b      	ldr	r2, [pc, #108]	; (810586c <HAL_GPIO_Init+0x254>)
 81057fe:	4293      	cmp	r3, r2
 8105800:	d019      	beq.n	8105836 <HAL_GPIO_Init+0x21e>
 8105802:	687b      	ldr	r3, [r7, #4]
 8105804:	4a1a      	ldr	r2, [pc, #104]	; (8105870 <HAL_GPIO_Init+0x258>)
 8105806:	4293      	cmp	r3, r2
 8105808:	d013      	beq.n	8105832 <HAL_GPIO_Init+0x21a>
 810580a:	687b      	ldr	r3, [r7, #4]
 810580c:	4a19      	ldr	r2, [pc, #100]	; (8105874 <HAL_GPIO_Init+0x25c>)
 810580e:	4293      	cmp	r3, r2
 8105810:	d00d      	beq.n	810582e <HAL_GPIO_Init+0x216>
 8105812:	687b      	ldr	r3, [r7, #4]
 8105814:	4a18      	ldr	r2, [pc, #96]	; (8105878 <HAL_GPIO_Init+0x260>)
 8105816:	4293      	cmp	r3, r2
 8105818:	d007      	beq.n	810582a <HAL_GPIO_Init+0x212>
 810581a:	687b      	ldr	r3, [r7, #4]
 810581c:	4a17      	ldr	r2, [pc, #92]	; (810587c <HAL_GPIO_Init+0x264>)
 810581e:	4293      	cmp	r3, r2
 8105820:	d101      	bne.n	8105826 <HAL_GPIO_Init+0x20e>
 8105822:	2309      	movs	r3, #9
 8105824:	e02d      	b.n	8105882 <HAL_GPIO_Init+0x26a>
 8105826:	230a      	movs	r3, #10
 8105828:	e02b      	b.n	8105882 <HAL_GPIO_Init+0x26a>
 810582a:	2308      	movs	r3, #8
 810582c:	e029      	b.n	8105882 <HAL_GPIO_Init+0x26a>
 810582e:	2307      	movs	r3, #7
 8105830:	e027      	b.n	8105882 <HAL_GPIO_Init+0x26a>
 8105832:	2306      	movs	r3, #6
 8105834:	e025      	b.n	8105882 <HAL_GPIO_Init+0x26a>
 8105836:	2305      	movs	r3, #5
 8105838:	e023      	b.n	8105882 <HAL_GPIO_Init+0x26a>
 810583a:	2304      	movs	r3, #4
 810583c:	e021      	b.n	8105882 <HAL_GPIO_Init+0x26a>
 810583e:	2303      	movs	r3, #3
 8105840:	e01f      	b.n	8105882 <HAL_GPIO_Init+0x26a>
 8105842:	2302      	movs	r3, #2
 8105844:	e01d      	b.n	8105882 <HAL_GPIO_Init+0x26a>
 8105846:	2301      	movs	r3, #1
 8105848:	e01b      	b.n	8105882 <HAL_GPIO_Init+0x26a>
 810584a:	bf00      	nop
 810584c:	580000c0 	.word	0x580000c0
 8105850:	58024400 	.word	0x58024400
 8105854:	58000400 	.word	0x58000400
 8105858:	58020000 	.word	0x58020000
 810585c:	58020400 	.word	0x58020400
 8105860:	58020800 	.word	0x58020800
 8105864:	58020c00 	.word	0x58020c00
 8105868:	58021000 	.word	0x58021000
 810586c:	58021400 	.word	0x58021400
 8105870:	58021800 	.word	0x58021800
 8105874:	58021c00 	.word	0x58021c00
 8105878:	58022000 	.word	0x58022000
 810587c:	58022400 	.word	0x58022400
 8105880:	2300      	movs	r3, #0
 8105882:	69fa      	ldr	r2, [r7, #28]
 8105884:	f002 0203 	and.w	r2, r2, #3
 8105888:	0092      	lsls	r2, r2, #2
 810588a:	4093      	lsls	r3, r2
 810588c:	69ba      	ldr	r2, [r7, #24]
 810588e:	4313      	orrs	r3, r2
 8105890:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8105892:	4938      	ldr	r1, [pc, #224]	; (8105974 <HAL_GPIO_Init+0x35c>)
 8105894:	69fb      	ldr	r3, [r7, #28]
 8105896:	089b      	lsrs	r3, r3, #2
 8105898:	3302      	adds	r3, #2
 810589a:	69ba      	ldr	r2, [r7, #24]
 810589c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81058a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81058a4:	681b      	ldr	r3, [r3, #0]
 81058a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81058a8:	693b      	ldr	r3, [r7, #16]
 81058aa:	43db      	mvns	r3, r3
 81058ac:	69ba      	ldr	r2, [r7, #24]
 81058ae:	4013      	ands	r3, r2
 81058b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 81058b2:	683b      	ldr	r3, [r7, #0]
 81058b4:	685b      	ldr	r3, [r3, #4]
 81058b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81058ba:	2b00      	cmp	r3, #0
 81058bc:	d003      	beq.n	81058c6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 81058be:	69ba      	ldr	r2, [r7, #24]
 81058c0:	693b      	ldr	r3, [r7, #16]
 81058c2:	4313      	orrs	r3, r2
 81058c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 81058c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81058ca:	69bb      	ldr	r3, [r7, #24]
 81058cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 81058ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81058d2:	685b      	ldr	r3, [r3, #4]
 81058d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81058d6:	693b      	ldr	r3, [r7, #16]
 81058d8:	43db      	mvns	r3, r3
 81058da:	69ba      	ldr	r2, [r7, #24]
 81058dc:	4013      	ands	r3, r2
 81058de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81058e0:	683b      	ldr	r3, [r7, #0]
 81058e2:	685b      	ldr	r3, [r3, #4]
 81058e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81058e8:	2b00      	cmp	r3, #0
 81058ea:	d003      	beq.n	81058f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81058ec:	69ba      	ldr	r2, [r7, #24]
 81058ee:	693b      	ldr	r3, [r7, #16]
 81058f0:	4313      	orrs	r3, r2
 81058f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81058f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81058f8:	69bb      	ldr	r3, [r7, #24]
 81058fa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 81058fc:	697b      	ldr	r3, [r7, #20]
 81058fe:	685b      	ldr	r3, [r3, #4]
 8105900:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105902:	693b      	ldr	r3, [r7, #16]
 8105904:	43db      	mvns	r3, r3
 8105906:	69ba      	ldr	r2, [r7, #24]
 8105908:	4013      	ands	r3, r2
 810590a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 810590c:	683b      	ldr	r3, [r7, #0]
 810590e:	685b      	ldr	r3, [r3, #4]
 8105910:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105914:	2b00      	cmp	r3, #0
 8105916:	d003      	beq.n	8105920 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8105918:	69ba      	ldr	r2, [r7, #24]
 810591a:	693b      	ldr	r3, [r7, #16]
 810591c:	4313      	orrs	r3, r2
 810591e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8105920:	697b      	ldr	r3, [r7, #20]
 8105922:	69ba      	ldr	r2, [r7, #24]
 8105924:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8105926:	697b      	ldr	r3, [r7, #20]
 8105928:	681b      	ldr	r3, [r3, #0]
 810592a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810592c:	693b      	ldr	r3, [r7, #16]
 810592e:	43db      	mvns	r3, r3
 8105930:	69ba      	ldr	r2, [r7, #24]
 8105932:	4013      	ands	r3, r2
 8105934:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8105936:	683b      	ldr	r3, [r7, #0]
 8105938:	685b      	ldr	r3, [r3, #4]
 810593a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810593e:	2b00      	cmp	r3, #0
 8105940:	d003      	beq.n	810594a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8105942:	69ba      	ldr	r2, [r7, #24]
 8105944:	693b      	ldr	r3, [r7, #16]
 8105946:	4313      	orrs	r3, r2
 8105948:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 810594a:	697b      	ldr	r3, [r7, #20]
 810594c:	69ba      	ldr	r2, [r7, #24]
 810594e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8105950:	69fb      	ldr	r3, [r7, #28]
 8105952:	3301      	adds	r3, #1
 8105954:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8105956:	683b      	ldr	r3, [r7, #0]
 8105958:	681a      	ldr	r2, [r3, #0]
 810595a:	69fb      	ldr	r3, [r7, #28]
 810595c:	fa22 f303 	lsr.w	r3, r2, r3
 8105960:	2b00      	cmp	r3, #0
 8105962:	f47f ae63 	bne.w	810562c <HAL_GPIO_Init+0x14>
  }
}
 8105966:	bf00      	nop
 8105968:	bf00      	nop
 810596a:	3724      	adds	r7, #36	; 0x24
 810596c:	46bd      	mov	sp, r7
 810596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105972:	4770      	bx	lr
 8105974:	58000400 	.word	0x58000400

08105978 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8105978:	b480      	push	{r7}
 810597a:	b083      	sub	sp, #12
 810597c:	af00      	add	r7, sp, #0
 810597e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8105980:	4b05      	ldr	r3, [pc, #20]	; (8105998 <HAL_HSEM_ActivateNotification+0x20>)
 8105982:	681a      	ldr	r2, [r3, #0]
 8105984:	4904      	ldr	r1, [pc, #16]	; (8105998 <HAL_HSEM_ActivateNotification+0x20>)
 8105986:	687b      	ldr	r3, [r7, #4]
 8105988:	4313      	orrs	r3, r2
 810598a:	600b      	str	r3, [r1, #0]
#endif
}
 810598c:	bf00      	nop
 810598e:	370c      	adds	r7, #12
 8105990:	46bd      	mov	sp, r7
 8105992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105996:	4770      	bx	lr
 8105998:	58026510 	.word	0x58026510

0810599c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 810599c:	b580      	push	{r7, lr}
 810599e:	b084      	sub	sp, #16
 81059a0:	af00      	add	r7, sp, #0
 81059a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 81059a4:	687b      	ldr	r3, [r7, #4]
 81059a6:	2b00      	cmp	r3, #0
 81059a8:	d101      	bne.n	81059ae <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 81059aa:	2301      	movs	r3, #1
 81059ac:	e0bf      	b.n	8105b2e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 81059ae:	687b      	ldr	r3, [r7, #4]
 81059b0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 81059b4:	b2db      	uxtb	r3, r3
 81059b6:	2b00      	cmp	r3, #0
 81059b8:	d106      	bne.n	81059c8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 81059ba:	687b      	ldr	r3, [r7, #4]
 81059bc:	2200      	movs	r2, #0
 81059be:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 81059c2:	6878      	ldr	r0, [r7, #4]
 81059c4:	f7fb fc1c 	bl	8101200 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 81059c8:	687b      	ldr	r3, [r7, #4]
 81059ca:	2202      	movs	r2, #2
 81059cc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 81059d0:	687b      	ldr	r3, [r7, #4]
 81059d2:	681b      	ldr	r3, [r3, #0]
 81059d4:	699a      	ldr	r2, [r3, #24]
 81059d6:	687b      	ldr	r3, [r7, #4]
 81059d8:	681b      	ldr	r3, [r3, #0]
 81059da:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 81059de:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 81059e0:	687b      	ldr	r3, [r7, #4]
 81059e2:	681b      	ldr	r3, [r3, #0]
 81059e4:	6999      	ldr	r1, [r3, #24]
 81059e6:	687b      	ldr	r3, [r7, #4]
 81059e8:	685a      	ldr	r2, [r3, #4]
 81059ea:	687b      	ldr	r3, [r7, #4]
 81059ec:	689b      	ldr	r3, [r3, #8]
 81059ee:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 81059f0:	687b      	ldr	r3, [r7, #4]
 81059f2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 81059f4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 81059f6:	687b      	ldr	r3, [r7, #4]
 81059f8:	691b      	ldr	r3, [r3, #16]
 81059fa:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 81059fc:	687b      	ldr	r3, [r7, #4]
 81059fe:	681b      	ldr	r3, [r3, #0]
 8105a00:	430a      	orrs	r2, r1
 8105a02:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8105a04:	687b      	ldr	r3, [r7, #4]
 8105a06:	681b      	ldr	r3, [r3, #0]
 8105a08:	6899      	ldr	r1, [r3, #8]
 8105a0a:	687b      	ldr	r3, [r7, #4]
 8105a0c:	681a      	ldr	r2, [r3, #0]
 8105a0e:	4b4a      	ldr	r3, [pc, #296]	; (8105b38 <HAL_LTDC_Init+0x19c>)
 8105a10:	400b      	ands	r3, r1
 8105a12:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8105a14:	687b      	ldr	r3, [r7, #4]
 8105a16:	695b      	ldr	r3, [r3, #20]
 8105a18:	041b      	lsls	r3, r3, #16
 8105a1a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8105a1c:	687b      	ldr	r3, [r7, #4]
 8105a1e:	681b      	ldr	r3, [r3, #0]
 8105a20:	6899      	ldr	r1, [r3, #8]
 8105a22:	687b      	ldr	r3, [r7, #4]
 8105a24:	699a      	ldr	r2, [r3, #24]
 8105a26:	68fb      	ldr	r3, [r7, #12]
 8105a28:	431a      	orrs	r2, r3
 8105a2a:	687b      	ldr	r3, [r7, #4]
 8105a2c:	681b      	ldr	r3, [r3, #0]
 8105a2e:	430a      	orrs	r2, r1
 8105a30:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8105a32:	687b      	ldr	r3, [r7, #4]
 8105a34:	681b      	ldr	r3, [r3, #0]
 8105a36:	68d9      	ldr	r1, [r3, #12]
 8105a38:	687b      	ldr	r3, [r7, #4]
 8105a3a:	681a      	ldr	r2, [r3, #0]
 8105a3c:	4b3e      	ldr	r3, [pc, #248]	; (8105b38 <HAL_LTDC_Init+0x19c>)
 8105a3e:	400b      	ands	r3, r1
 8105a40:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8105a42:	687b      	ldr	r3, [r7, #4]
 8105a44:	69db      	ldr	r3, [r3, #28]
 8105a46:	041b      	lsls	r3, r3, #16
 8105a48:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8105a4a:	687b      	ldr	r3, [r7, #4]
 8105a4c:	681b      	ldr	r3, [r3, #0]
 8105a4e:	68d9      	ldr	r1, [r3, #12]
 8105a50:	687b      	ldr	r3, [r7, #4]
 8105a52:	6a1a      	ldr	r2, [r3, #32]
 8105a54:	68fb      	ldr	r3, [r7, #12]
 8105a56:	431a      	orrs	r2, r3
 8105a58:	687b      	ldr	r3, [r7, #4]
 8105a5a:	681b      	ldr	r3, [r3, #0]
 8105a5c:	430a      	orrs	r2, r1
 8105a5e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8105a60:	687b      	ldr	r3, [r7, #4]
 8105a62:	681b      	ldr	r3, [r3, #0]
 8105a64:	6919      	ldr	r1, [r3, #16]
 8105a66:	687b      	ldr	r3, [r7, #4]
 8105a68:	681a      	ldr	r2, [r3, #0]
 8105a6a:	4b33      	ldr	r3, [pc, #204]	; (8105b38 <HAL_LTDC_Init+0x19c>)
 8105a6c:	400b      	ands	r3, r1
 8105a6e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8105a70:	687b      	ldr	r3, [r7, #4]
 8105a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105a74:	041b      	lsls	r3, r3, #16
 8105a76:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8105a78:	687b      	ldr	r3, [r7, #4]
 8105a7a:	681b      	ldr	r3, [r3, #0]
 8105a7c:	6919      	ldr	r1, [r3, #16]
 8105a7e:	687b      	ldr	r3, [r7, #4]
 8105a80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8105a82:	68fb      	ldr	r3, [r7, #12]
 8105a84:	431a      	orrs	r2, r3
 8105a86:	687b      	ldr	r3, [r7, #4]
 8105a88:	681b      	ldr	r3, [r3, #0]
 8105a8a:	430a      	orrs	r2, r1
 8105a8c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8105a8e:	687b      	ldr	r3, [r7, #4]
 8105a90:	681b      	ldr	r3, [r3, #0]
 8105a92:	6959      	ldr	r1, [r3, #20]
 8105a94:	687b      	ldr	r3, [r7, #4]
 8105a96:	681a      	ldr	r2, [r3, #0]
 8105a98:	4b27      	ldr	r3, [pc, #156]	; (8105b38 <HAL_LTDC_Init+0x19c>)
 8105a9a:	400b      	ands	r3, r1
 8105a9c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8105a9e:	687b      	ldr	r3, [r7, #4]
 8105aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105aa2:	041b      	lsls	r3, r3, #16
 8105aa4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8105aa6:	687b      	ldr	r3, [r7, #4]
 8105aa8:	681b      	ldr	r3, [r3, #0]
 8105aaa:	6959      	ldr	r1, [r3, #20]
 8105aac:	687b      	ldr	r3, [r7, #4]
 8105aae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8105ab0:	68fb      	ldr	r3, [r7, #12]
 8105ab2:	431a      	orrs	r2, r3
 8105ab4:	687b      	ldr	r3, [r7, #4]
 8105ab6:	681b      	ldr	r3, [r3, #0]
 8105ab8:	430a      	orrs	r2, r1
 8105aba:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8105abc:	687b      	ldr	r3, [r7, #4]
 8105abe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8105ac2:	021b      	lsls	r3, r3, #8
 8105ac4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8105ac6:	687b      	ldr	r3, [r7, #4]
 8105ac8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8105acc:	041b      	lsls	r3, r3, #16
 8105ace:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8105ad0:	687b      	ldr	r3, [r7, #4]
 8105ad2:	681b      	ldr	r3, [r3, #0]
 8105ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105ad6:	687b      	ldr	r3, [r7, #4]
 8105ad8:	681b      	ldr	r3, [r3, #0]
 8105ada:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8105ade:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8105ae0:	687b      	ldr	r3, [r7, #4]
 8105ae2:	681b      	ldr	r3, [r3, #0]
 8105ae4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8105ae6:	68ba      	ldr	r2, [r7, #8]
 8105ae8:	68fb      	ldr	r3, [r7, #12]
 8105aea:	4313      	orrs	r3, r2
 8105aec:	687a      	ldr	r2, [r7, #4]
 8105aee:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8105af2:	431a      	orrs	r2, r3
 8105af4:	687b      	ldr	r3, [r7, #4]
 8105af6:	681b      	ldr	r3, [r3, #0]
 8105af8:	430a      	orrs	r2, r1
 8105afa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8105afc:	687b      	ldr	r3, [r7, #4]
 8105afe:	681b      	ldr	r3, [r3, #0]
 8105b00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8105b02:	687b      	ldr	r3, [r7, #4]
 8105b04:	681b      	ldr	r3, [r3, #0]
 8105b06:	f042 0206 	orr.w	r2, r2, #6
 8105b0a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8105b0c:	687b      	ldr	r3, [r7, #4]
 8105b0e:	681b      	ldr	r3, [r3, #0]
 8105b10:	699a      	ldr	r2, [r3, #24]
 8105b12:	687b      	ldr	r3, [r7, #4]
 8105b14:	681b      	ldr	r3, [r3, #0]
 8105b16:	f042 0201 	orr.w	r2, r2, #1
 8105b1a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8105b1c:	687b      	ldr	r3, [r7, #4]
 8105b1e:	2200      	movs	r2, #0
 8105b20:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8105b24:	687b      	ldr	r3, [r7, #4]
 8105b26:	2201      	movs	r2, #1
 8105b28:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8105b2c:	2300      	movs	r3, #0
}
 8105b2e:	4618      	mov	r0, r3
 8105b30:	3710      	adds	r7, #16
 8105b32:	46bd      	mov	sp, r7
 8105b34:	bd80      	pop	{r7, pc}
 8105b36:	bf00      	nop
 8105b38:	f000f800 	.word	0xf000f800

08105b3c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8105b3c:	b5b0      	push	{r4, r5, r7, lr}
 8105b3e:	b084      	sub	sp, #16
 8105b40:	af00      	add	r7, sp, #0
 8105b42:	60f8      	str	r0, [r7, #12]
 8105b44:	60b9      	str	r1, [r7, #8]
 8105b46:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8105b48:	68fb      	ldr	r3, [r7, #12]
 8105b4a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8105b4e:	2b01      	cmp	r3, #1
 8105b50:	d101      	bne.n	8105b56 <HAL_LTDC_ConfigLayer+0x1a>
 8105b52:	2302      	movs	r3, #2
 8105b54:	e02c      	b.n	8105bb0 <HAL_LTDC_ConfigLayer+0x74>
 8105b56:	68fb      	ldr	r3, [r7, #12]
 8105b58:	2201      	movs	r2, #1
 8105b5a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8105b5e:	68fb      	ldr	r3, [r7, #12]
 8105b60:	2202      	movs	r2, #2
 8105b62:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8105b66:	68fa      	ldr	r2, [r7, #12]
 8105b68:	687b      	ldr	r3, [r7, #4]
 8105b6a:	2134      	movs	r1, #52	; 0x34
 8105b6c:	fb01 f303 	mul.w	r3, r1, r3
 8105b70:	4413      	add	r3, r2
 8105b72:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8105b76:	68bb      	ldr	r3, [r7, #8]
 8105b78:	4614      	mov	r4, r2
 8105b7a:	461d      	mov	r5, r3
 8105b7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8105b7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8105b80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8105b82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8105b84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8105b86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8105b88:	682b      	ldr	r3, [r5, #0]
 8105b8a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8105b8c:	687a      	ldr	r2, [r7, #4]
 8105b8e:	68b9      	ldr	r1, [r7, #8]
 8105b90:	68f8      	ldr	r0, [r7, #12]
 8105b92:	f000 f811 	bl	8105bb8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8105b96:	68fb      	ldr	r3, [r7, #12]
 8105b98:	681b      	ldr	r3, [r3, #0]
 8105b9a:	2201      	movs	r2, #1
 8105b9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8105b9e:	68fb      	ldr	r3, [r7, #12]
 8105ba0:	2201      	movs	r2, #1
 8105ba2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8105ba6:	68fb      	ldr	r3, [r7, #12]
 8105ba8:	2200      	movs	r2, #0
 8105baa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8105bae:	2300      	movs	r3, #0
}
 8105bb0:	4618      	mov	r0, r3
 8105bb2:	3710      	adds	r7, #16
 8105bb4:	46bd      	mov	sp, r7
 8105bb6:	bdb0      	pop	{r4, r5, r7, pc}

08105bb8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8105bb8:	b480      	push	{r7}
 8105bba:	b089      	sub	sp, #36	; 0x24
 8105bbc:	af00      	add	r7, sp, #0
 8105bbe:	60f8      	str	r0, [r7, #12]
 8105bc0:	60b9      	str	r1, [r7, #8]
 8105bc2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8105bc4:	68bb      	ldr	r3, [r7, #8]
 8105bc6:	685a      	ldr	r2, [r3, #4]
 8105bc8:	68fb      	ldr	r3, [r7, #12]
 8105bca:	681b      	ldr	r3, [r3, #0]
 8105bcc:	68db      	ldr	r3, [r3, #12]
 8105bce:	0c1b      	lsrs	r3, r3, #16
 8105bd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8105bd4:	4413      	add	r3, r2
 8105bd6:	041b      	lsls	r3, r3, #16
 8105bd8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8105bda:	68fb      	ldr	r3, [r7, #12]
 8105bdc:	681b      	ldr	r3, [r3, #0]
 8105bde:	461a      	mov	r2, r3
 8105be0:	687b      	ldr	r3, [r7, #4]
 8105be2:	01db      	lsls	r3, r3, #7
 8105be4:	4413      	add	r3, r2
 8105be6:	3384      	adds	r3, #132	; 0x84
 8105be8:	685b      	ldr	r3, [r3, #4]
 8105bea:	68fa      	ldr	r2, [r7, #12]
 8105bec:	6812      	ldr	r2, [r2, #0]
 8105bee:	4611      	mov	r1, r2
 8105bf0:	687a      	ldr	r2, [r7, #4]
 8105bf2:	01d2      	lsls	r2, r2, #7
 8105bf4:	440a      	add	r2, r1
 8105bf6:	3284      	adds	r2, #132	; 0x84
 8105bf8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8105bfc:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8105bfe:	68bb      	ldr	r3, [r7, #8]
 8105c00:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8105c02:	68fb      	ldr	r3, [r7, #12]
 8105c04:	681b      	ldr	r3, [r3, #0]
 8105c06:	68db      	ldr	r3, [r3, #12]
 8105c08:	0c1b      	lsrs	r3, r3, #16
 8105c0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8105c0e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8105c10:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8105c12:	68fb      	ldr	r3, [r7, #12]
 8105c14:	681b      	ldr	r3, [r3, #0]
 8105c16:	4619      	mov	r1, r3
 8105c18:	687b      	ldr	r3, [r7, #4]
 8105c1a:	01db      	lsls	r3, r3, #7
 8105c1c:	440b      	add	r3, r1
 8105c1e:	3384      	adds	r3, #132	; 0x84
 8105c20:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8105c22:	69fb      	ldr	r3, [r7, #28]
 8105c24:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8105c26:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8105c28:	68bb      	ldr	r3, [r7, #8]
 8105c2a:	68da      	ldr	r2, [r3, #12]
 8105c2c:	68fb      	ldr	r3, [r7, #12]
 8105c2e:	681b      	ldr	r3, [r3, #0]
 8105c30:	68db      	ldr	r3, [r3, #12]
 8105c32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8105c36:	4413      	add	r3, r2
 8105c38:	041b      	lsls	r3, r3, #16
 8105c3a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8105c3c:	68fb      	ldr	r3, [r7, #12]
 8105c3e:	681b      	ldr	r3, [r3, #0]
 8105c40:	461a      	mov	r2, r3
 8105c42:	687b      	ldr	r3, [r7, #4]
 8105c44:	01db      	lsls	r3, r3, #7
 8105c46:	4413      	add	r3, r2
 8105c48:	3384      	adds	r3, #132	; 0x84
 8105c4a:	689b      	ldr	r3, [r3, #8]
 8105c4c:	68fa      	ldr	r2, [r7, #12]
 8105c4e:	6812      	ldr	r2, [r2, #0]
 8105c50:	4611      	mov	r1, r2
 8105c52:	687a      	ldr	r2, [r7, #4]
 8105c54:	01d2      	lsls	r2, r2, #7
 8105c56:	440a      	add	r2, r1
 8105c58:	3284      	adds	r2, #132	; 0x84
 8105c5a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8105c5e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8105c60:	68bb      	ldr	r3, [r7, #8]
 8105c62:	689a      	ldr	r2, [r3, #8]
 8105c64:	68fb      	ldr	r3, [r7, #12]
 8105c66:	681b      	ldr	r3, [r3, #0]
 8105c68:	68db      	ldr	r3, [r3, #12]
 8105c6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8105c6e:	4413      	add	r3, r2
 8105c70:	1c5a      	adds	r2, r3, #1
 8105c72:	68fb      	ldr	r3, [r7, #12]
 8105c74:	681b      	ldr	r3, [r3, #0]
 8105c76:	4619      	mov	r1, r3
 8105c78:	687b      	ldr	r3, [r7, #4]
 8105c7a:	01db      	lsls	r3, r3, #7
 8105c7c:	440b      	add	r3, r1
 8105c7e:	3384      	adds	r3, #132	; 0x84
 8105c80:	4619      	mov	r1, r3
 8105c82:	69fb      	ldr	r3, [r7, #28]
 8105c84:	4313      	orrs	r3, r2
 8105c86:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8105c88:	68fb      	ldr	r3, [r7, #12]
 8105c8a:	681b      	ldr	r3, [r3, #0]
 8105c8c:	461a      	mov	r2, r3
 8105c8e:	687b      	ldr	r3, [r7, #4]
 8105c90:	01db      	lsls	r3, r3, #7
 8105c92:	4413      	add	r3, r2
 8105c94:	3384      	adds	r3, #132	; 0x84
 8105c96:	691b      	ldr	r3, [r3, #16]
 8105c98:	68fa      	ldr	r2, [r7, #12]
 8105c9a:	6812      	ldr	r2, [r2, #0]
 8105c9c:	4611      	mov	r1, r2
 8105c9e:	687a      	ldr	r2, [r7, #4]
 8105ca0:	01d2      	lsls	r2, r2, #7
 8105ca2:	440a      	add	r2, r1
 8105ca4:	3284      	adds	r2, #132	; 0x84
 8105ca6:	f023 0307 	bic.w	r3, r3, #7
 8105caa:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8105cac:	68fb      	ldr	r3, [r7, #12]
 8105cae:	681b      	ldr	r3, [r3, #0]
 8105cb0:	461a      	mov	r2, r3
 8105cb2:	687b      	ldr	r3, [r7, #4]
 8105cb4:	01db      	lsls	r3, r3, #7
 8105cb6:	4413      	add	r3, r2
 8105cb8:	3384      	adds	r3, #132	; 0x84
 8105cba:	461a      	mov	r2, r3
 8105cbc:	68bb      	ldr	r3, [r7, #8]
 8105cbe:	691b      	ldr	r3, [r3, #16]
 8105cc0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8105cc2:	68bb      	ldr	r3, [r7, #8]
 8105cc4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8105cc8:	021b      	lsls	r3, r3, #8
 8105cca:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8105ccc:	68bb      	ldr	r3, [r7, #8]
 8105cce:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8105cd2:	041b      	lsls	r3, r3, #16
 8105cd4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8105cd6:	68bb      	ldr	r3, [r7, #8]
 8105cd8:	699b      	ldr	r3, [r3, #24]
 8105cda:	061b      	lsls	r3, r3, #24
 8105cdc:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8105cde:	68fb      	ldr	r3, [r7, #12]
 8105ce0:	681b      	ldr	r3, [r3, #0]
 8105ce2:	461a      	mov	r2, r3
 8105ce4:	687b      	ldr	r3, [r7, #4]
 8105ce6:	01db      	lsls	r3, r3, #7
 8105ce8:	4413      	add	r3, r2
 8105cea:	3384      	adds	r3, #132	; 0x84
 8105cec:	699b      	ldr	r3, [r3, #24]
 8105cee:	68fb      	ldr	r3, [r7, #12]
 8105cf0:	681b      	ldr	r3, [r3, #0]
 8105cf2:	461a      	mov	r2, r3
 8105cf4:	687b      	ldr	r3, [r7, #4]
 8105cf6:	01db      	lsls	r3, r3, #7
 8105cf8:	4413      	add	r3, r2
 8105cfa:	3384      	adds	r3, #132	; 0x84
 8105cfc:	461a      	mov	r2, r3
 8105cfe:	2300      	movs	r3, #0
 8105d00:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8105d02:	68bb      	ldr	r3, [r7, #8]
 8105d04:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8105d08:	461a      	mov	r2, r3
 8105d0a:	69fb      	ldr	r3, [r7, #28]
 8105d0c:	431a      	orrs	r2, r3
 8105d0e:	69bb      	ldr	r3, [r7, #24]
 8105d10:	431a      	orrs	r2, r3
 8105d12:	68fb      	ldr	r3, [r7, #12]
 8105d14:	681b      	ldr	r3, [r3, #0]
 8105d16:	4619      	mov	r1, r3
 8105d18:	687b      	ldr	r3, [r7, #4]
 8105d1a:	01db      	lsls	r3, r3, #7
 8105d1c:	440b      	add	r3, r1
 8105d1e:	3384      	adds	r3, #132	; 0x84
 8105d20:	4619      	mov	r1, r3
 8105d22:	697b      	ldr	r3, [r7, #20]
 8105d24:	4313      	orrs	r3, r2
 8105d26:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8105d28:	68fb      	ldr	r3, [r7, #12]
 8105d2a:	681b      	ldr	r3, [r3, #0]
 8105d2c:	461a      	mov	r2, r3
 8105d2e:	687b      	ldr	r3, [r7, #4]
 8105d30:	01db      	lsls	r3, r3, #7
 8105d32:	4413      	add	r3, r2
 8105d34:	3384      	adds	r3, #132	; 0x84
 8105d36:	695b      	ldr	r3, [r3, #20]
 8105d38:	68fa      	ldr	r2, [r7, #12]
 8105d3a:	6812      	ldr	r2, [r2, #0]
 8105d3c:	4611      	mov	r1, r2
 8105d3e:	687a      	ldr	r2, [r7, #4]
 8105d40:	01d2      	lsls	r2, r2, #7
 8105d42:	440a      	add	r2, r1
 8105d44:	3284      	adds	r2, #132	; 0x84
 8105d46:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8105d4a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8105d4c:	68fb      	ldr	r3, [r7, #12]
 8105d4e:	681b      	ldr	r3, [r3, #0]
 8105d50:	461a      	mov	r2, r3
 8105d52:	687b      	ldr	r3, [r7, #4]
 8105d54:	01db      	lsls	r3, r3, #7
 8105d56:	4413      	add	r3, r2
 8105d58:	3384      	adds	r3, #132	; 0x84
 8105d5a:	461a      	mov	r2, r3
 8105d5c:	68bb      	ldr	r3, [r7, #8]
 8105d5e:	695b      	ldr	r3, [r3, #20]
 8105d60:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8105d62:	68fb      	ldr	r3, [r7, #12]
 8105d64:	681b      	ldr	r3, [r3, #0]
 8105d66:	461a      	mov	r2, r3
 8105d68:	687b      	ldr	r3, [r7, #4]
 8105d6a:	01db      	lsls	r3, r3, #7
 8105d6c:	4413      	add	r3, r2
 8105d6e:	3384      	adds	r3, #132	; 0x84
 8105d70:	69db      	ldr	r3, [r3, #28]
 8105d72:	68fa      	ldr	r2, [r7, #12]
 8105d74:	6812      	ldr	r2, [r2, #0]
 8105d76:	4611      	mov	r1, r2
 8105d78:	687a      	ldr	r2, [r7, #4]
 8105d7a:	01d2      	lsls	r2, r2, #7
 8105d7c:	440a      	add	r2, r1
 8105d7e:	3284      	adds	r2, #132	; 0x84
 8105d80:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8105d84:	f023 0307 	bic.w	r3, r3, #7
 8105d88:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8105d8a:	68bb      	ldr	r3, [r7, #8]
 8105d8c:	69da      	ldr	r2, [r3, #28]
 8105d8e:	68bb      	ldr	r3, [r7, #8]
 8105d90:	6a1b      	ldr	r3, [r3, #32]
 8105d92:	68f9      	ldr	r1, [r7, #12]
 8105d94:	6809      	ldr	r1, [r1, #0]
 8105d96:	4608      	mov	r0, r1
 8105d98:	6879      	ldr	r1, [r7, #4]
 8105d9a:	01c9      	lsls	r1, r1, #7
 8105d9c:	4401      	add	r1, r0
 8105d9e:	3184      	adds	r1, #132	; 0x84
 8105da0:	4313      	orrs	r3, r2
 8105da2:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8105da4:	68fb      	ldr	r3, [r7, #12]
 8105da6:	681b      	ldr	r3, [r3, #0]
 8105da8:	461a      	mov	r2, r3
 8105daa:	687b      	ldr	r3, [r7, #4]
 8105dac:	01db      	lsls	r3, r3, #7
 8105dae:	4413      	add	r3, r2
 8105db0:	3384      	adds	r3, #132	; 0x84
 8105db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105db4:	68fb      	ldr	r3, [r7, #12]
 8105db6:	681b      	ldr	r3, [r3, #0]
 8105db8:	461a      	mov	r2, r3
 8105dba:	687b      	ldr	r3, [r7, #4]
 8105dbc:	01db      	lsls	r3, r3, #7
 8105dbe:	4413      	add	r3, r2
 8105dc0:	3384      	adds	r3, #132	; 0x84
 8105dc2:	461a      	mov	r2, r3
 8105dc4:	2300      	movs	r3, #0
 8105dc6:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8105dc8:	68fb      	ldr	r3, [r7, #12]
 8105dca:	681b      	ldr	r3, [r3, #0]
 8105dcc:	461a      	mov	r2, r3
 8105dce:	687b      	ldr	r3, [r7, #4]
 8105dd0:	01db      	lsls	r3, r3, #7
 8105dd2:	4413      	add	r3, r2
 8105dd4:	3384      	adds	r3, #132	; 0x84
 8105dd6:	461a      	mov	r2, r3
 8105dd8:	68bb      	ldr	r3, [r7, #8]
 8105dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105ddc:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8105dde:	68bb      	ldr	r3, [r7, #8]
 8105de0:	691b      	ldr	r3, [r3, #16]
 8105de2:	2b00      	cmp	r3, #0
 8105de4:	d102      	bne.n	8105dec <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8105de6:	2304      	movs	r3, #4
 8105de8:	61fb      	str	r3, [r7, #28]
 8105dea:	e01b      	b.n	8105e24 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8105dec:	68bb      	ldr	r3, [r7, #8]
 8105dee:	691b      	ldr	r3, [r3, #16]
 8105df0:	2b01      	cmp	r3, #1
 8105df2:	d102      	bne.n	8105dfa <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8105df4:	2303      	movs	r3, #3
 8105df6:	61fb      	str	r3, [r7, #28]
 8105df8:	e014      	b.n	8105e24 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8105dfa:	68bb      	ldr	r3, [r7, #8]
 8105dfc:	691b      	ldr	r3, [r3, #16]
 8105dfe:	2b04      	cmp	r3, #4
 8105e00:	d00b      	beq.n	8105e1a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8105e02:	68bb      	ldr	r3, [r7, #8]
 8105e04:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8105e06:	2b02      	cmp	r3, #2
 8105e08:	d007      	beq.n	8105e1a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8105e0a:	68bb      	ldr	r3, [r7, #8]
 8105e0c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8105e0e:	2b03      	cmp	r3, #3
 8105e10:	d003      	beq.n	8105e1a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8105e12:	68bb      	ldr	r3, [r7, #8]
 8105e14:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8105e16:	2b07      	cmp	r3, #7
 8105e18:	d102      	bne.n	8105e20 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8105e1a:	2302      	movs	r3, #2
 8105e1c:	61fb      	str	r3, [r7, #28]
 8105e1e:	e001      	b.n	8105e24 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8105e20:	2301      	movs	r3, #1
 8105e22:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8105e24:	68fb      	ldr	r3, [r7, #12]
 8105e26:	681b      	ldr	r3, [r3, #0]
 8105e28:	461a      	mov	r2, r3
 8105e2a:	687b      	ldr	r3, [r7, #4]
 8105e2c:	01db      	lsls	r3, r3, #7
 8105e2e:	4413      	add	r3, r2
 8105e30:	3384      	adds	r3, #132	; 0x84
 8105e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105e34:	68fa      	ldr	r2, [r7, #12]
 8105e36:	6812      	ldr	r2, [r2, #0]
 8105e38:	4611      	mov	r1, r2
 8105e3a:	687a      	ldr	r2, [r7, #4]
 8105e3c:	01d2      	lsls	r2, r2, #7
 8105e3e:	440a      	add	r2, r1
 8105e40:	3284      	adds	r2, #132	; 0x84
 8105e42:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8105e46:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8105e48:	68bb      	ldr	r3, [r7, #8]
 8105e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105e4c:	69fa      	ldr	r2, [r7, #28]
 8105e4e:	fb02 f303 	mul.w	r3, r2, r3
 8105e52:	041a      	lsls	r2, r3, #16
 8105e54:	68bb      	ldr	r3, [r7, #8]
 8105e56:	6859      	ldr	r1, [r3, #4]
 8105e58:	68bb      	ldr	r3, [r7, #8]
 8105e5a:	681b      	ldr	r3, [r3, #0]
 8105e5c:	1acb      	subs	r3, r1, r3
 8105e5e:	69f9      	ldr	r1, [r7, #28]
 8105e60:	fb01 f303 	mul.w	r3, r1, r3
 8105e64:	3307      	adds	r3, #7
 8105e66:	68f9      	ldr	r1, [r7, #12]
 8105e68:	6809      	ldr	r1, [r1, #0]
 8105e6a:	4608      	mov	r0, r1
 8105e6c:	6879      	ldr	r1, [r7, #4]
 8105e6e:	01c9      	lsls	r1, r1, #7
 8105e70:	4401      	add	r1, r0
 8105e72:	3184      	adds	r1, #132	; 0x84
 8105e74:	4313      	orrs	r3, r2
 8105e76:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8105e78:	68fb      	ldr	r3, [r7, #12]
 8105e7a:	681b      	ldr	r3, [r3, #0]
 8105e7c:	461a      	mov	r2, r3
 8105e7e:	687b      	ldr	r3, [r7, #4]
 8105e80:	01db      	lsls	r3, r3, #7
 8105e82:	4413      	add	r3, r2
 8105e84:	3384      	adds	r3, #132	; 0x84
 8105e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105e88:	68fa      	ldr	r2, [r7, #12]
 8105e8a:	6812      	ldr	r2, [r2, #0]
 8105e8c:	4611      	mov	r1, r2
 8105e8e:	687a      	ldr	r2, [r7, #4]
 8105e90:	01d2      	lsls	r2, r2, #7
 8105e92:	440a      	add	r2, r1
 8105e94:	3284      	adds	r2, #132	; 0x84
 8105e96:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8105e9a:	f023 0307 	bic.w	r3, r3, #7
 8105e9e:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8105ea0:	68fb      	ldr	r3, [r7, #12]
 8105ea2:	681b      	ldr	r3, [r3, #0]
 8105ea4:	461a      	mov	r2, r3
 8105ea6:	687b      	ldr	r3, [r7, #4]
 8105ea8:	01db      	lsls	r3, r3, #7
 8105eaa:	4413      	add	r3, r2
 8105eac:	3384      	adds	r3, #132	; 0x84
 8105eae:	461a      	mov	r2, r3
 8105eb0:	68bb      	ldr	r3, [r7, #8]
 8105eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105eb4:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8105eb6:	68fb      	ldr	r3, [r7, #12]
 8105eb8:	681b      	ldr	r3, [r3, #0]
 8105eba:	461a      	mov	r2, r3
 8105ebc:	687b      	ldr	r3, [r7, #4]
 8105ebe:	01db      	lsls	r3, r3, #7
 8105ec0:	4413      	add	r3, r2
 8105ec2:	3384      	adds	r3, #132	; 0x84
 8105ec4:	681b      	ldr	r3, [r3, #0]
 8105ec6:	68fa      	ldr	r2, [r7, #12]
 8105ec8:	6812      	ldr	r2, [r2, #0]
 8105eca:	4611      	mov	r1, r2
 8105ecc:	687a      	ldr	r2, [r7, #4]
 8105ece:	01d2      	lsls	r2, r2, #7
 8105ed0:	440a      	add	r2, r1
 8105ed2:	3284      	adds	r2, #132	; 0x84
 8105ed4:	f043 0301 	orr.w	r3, r3, #1
 8105ed8:	6013      	str	r3, [r2, #0]
}
 8105eda:	bf00      	nop
 8105edc:	3724      	adds	r7, #36	; 0x24
 8105ede:	46bd      	mov	sp, r7
 8105ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105ee4:	4770      	bx	lr

08105ee6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8105ee6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8105ee8:	b08f      	sub	sp, #60	; 0x3c
 8105eea:	af0a      	add	r7, sp, #40	; 0x28
 8105eec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8105eee:	687b      	ldr	r3, [r7, #4]
 8105ef0:	2b00      	cmp	r3, #0
 8105ef2:	d101      	bne.n	8105ef8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8105ef4:	2301      	movs	r3, #1
 8105ef6:	e116      	b.n	8106126 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8105ef8:	687b      	ldr	r3, [r7, #4]
 8105efa:	681b      	ldr	r3, [r3, #0]
 8105efc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8105efe:	687b      	ldr	r3, [r7, #4]
 8105f00:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8105f04:	b2db      	uxtb	r3, r3
 8105f06:	2b00      	cmp	r3, #0
 8105f08:	d106      	bne.n	8105f18 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8105f0a:	687b      	ldr	r3, [r7, #4]
 8105f0c:	2200      	movs	r2, #0
 8105f0e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8105f12:	6878      	ldr	r0, [r7, #4]
 8105f14:	f7fc f84a 	bl	8101fac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8105f18:	687b      	ldr	r3, [r7, #4]
 8105f1a:	2203      	movs	r2, #3
 8105f1c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8105f20:	68bb      	ldr	r3, [r7, #8]
 8105f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105f28:	2b00      	cmp	r3, #0
 8105f2a:	d102      	bne.n	8105f32 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8105f2c:	687b      	ldr	r3, [r7, #4]
 8105f2e:	2200      	movs	r2, #0
 8105f30:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8105f32:	687b      	ldr	r3, [r7, #4]
 8105f34:	681b      	ldr	r3, [r3, #0]
 8105f36:	4618      	mov	r0, r3
 8105f38:	f004 ffc8 	bl	810aecc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8105f3c:	687b      	ldr	r3, [r7, #4]
 8105f3e:	681b      	ldr	r3, [r3, #0]
 8105f40:	603b      	str	r3, [r7, #0]
 8105f42:	687e      	ldr	r6, [r7, #4]
 8105f44:	466d      	mov	r5, sp
 8105f46:	f106 0410 	add.w	r4, r6, #16
 8105f4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105f4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105f4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105f50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105f52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8105f56:	e885 0003 	stmia.w	r5, {r0, r1}
 8105f5a:	1d33      	adds	r3, r6, #4
 8105f5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8105f5e:	6838      	ldr	r0, [r7, #0]
 8105f60:	f004 ff46 	bl	810adf0 <USB_CoreInit>
 8105f64:	4603      	mov	r3, r0
 8105f66:	2b00      	cmp	r3, #0
 8105f68:	d005      	beq.n	8105f76 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8105f6a:	687b      	ldr	r3, [r7, #4]
 8105f6c:	2202      	movs	r2, #2
 8105f6e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8105f72:	2301      	movs	r3, #1
 8105f74:	e0d7      	b.n	8106126 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8105f76:	687b      	ldr	r3, [r7, #4]
 8105f78:	681b      	ldr	r3, [r3, #0]
 8105f7a:	2100      	movs	r1, #0
 8105f7c:	4618      	mov	r0, r3
 8105f7e:	f004 ffb6 	bl	810aeee <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8105f82:	2300      	movs	r3, #0
 8105f84:	73fb      	strb	r3, [r7, #15]
 8105f86:	e04a      	b.n	810601e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8105f88:	7bfa      	ldrb	r2, [r7, #15]
 8105f8a:	6879      	ldr	r1, [r7, #4]
 8105f8c:	4613      	mov	r3, r2
 8105f8e:	00db      	lsls	r3, r3, #3
 8105f90:	4413      	add	r3, r2
 8105f92:	009b      	lsls	r3, r3, #2
 8105f94:	440b      	add	r3, r1
 8105f96:	333d      	adds	r3, #61	; 0x3d
 8105f98:	2201      	movs	r2, #1
 8105f9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8105f9c:	7bfa      	ldrb	r2, [r7, #15]
 8105f9e:	6879      	ldr	r1, [r7, #4]
 8105fa0:	4613      	mov	r3, r2
 8105fa2:	00db      	lsls	r3, r3, #3
 8105fa4:	4413      	add	r3, r2
 8105fa6:	009b      	lsls	r3, r3, #2
 8105fa8:	440b      	add	r3, r1
 8105faa:	333c      	adds	r3, #60	; 0x3c
 8105fac:	7bfa      	ldrb	r2, [r7, #15]
 8105fae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8105fb0:	7bfa      	ldrb	r2, [r7, #15]
 8105fb2:	7bfb      	ldrb	r3, [r7, #15]
 8105fb4:	b298      	uxth	r0, r3
 8105fb6:	6879      	ldr	r1, [r7, #4]
 8105fb8:	4613      	mov	r3, r2
 8105fba:	00db      	lsls	r3, r3, #3
 8105fbc:	4413      	add	r3, r2
 8105fbe:	009b      	lsls	r3, r3, #2
 8105fc0:	440b      	add	r3, r1
 8105fc2:	3356      	adds	r3, #86	; 0x56
 8105fc4:	4602      	mov	r2, r0
 8105fc6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8105fc8:	7bfa      	ldrb	r2, [r7, #15]
 8105fca:	6879      	ldr	r1, [r7, #4]
 8105fcc:	4613      	mov	r3, r2
 8105fce:	00db      	lsls	r3, r3, #3
 8105fd0:	4413      	add	r3, r2
 8105fd2:	009b      	lsls	r3, r3, #2
 8105fd4:	440b      	add	r3, r1
 8105fd6:	3340      	adds	r3, #64	; 0x40
 8105fd8:	2200      	movs	r2, #0
 8105fda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8105fdc:	7bfa      	ldrb	r2, [r7, #15]
 8105fde:	6879      	ldr	r1, [r7, #4]
 8105fe0:	4613      	mov	r3, r2
 8105fe2:	00db      	lsls	r3, r3, #3
 8105fe4:	4413      	add	r3, r2
 8105fe6:	009b      	lsls	r3, r3, #2
 8105fe8:	440b      	add	r3, r1
 8105fea:	3344      	adds	r3, #68	; 0x44
 8105fec:	2200      	movs	r2, #0
 8105fee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8105ff0:	7bfa      	ldrb	r2, [r7, #15]
 8105ff2:	6879      	ldr	r1, [r7, #4]
 8105ff4:	4613      	mov	r3, r2
 8105ff6:	00db      	lsls	r3, r3, #3
 8105ff8:	4413      	add	r3, r2
 8105ffa:	009b      	lsls	r3, r3, #2
 8105ffc:	440b      	add	r3, r1
 8105ffe:	3348      	adds	r3, #72	; 0x48
 8106000:	2200      	movs	r2, #0
 8106002:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8106004:	7bfa      	ldrb	r2, [r7, #15]
 8106006:	6879      	ldr	r1, [r7, #4]
 8106008:	4613      	mov	r3, r2
 810600a:	00db      	lsls	r3, r3, #3
 810600c:	4413      	add	r3, r2
 810600e:	009b      	lsls	r3, r3, #2
 8106010:	440b      	add	r3, r1
 8106012:	334c      	adds	r3, #76	; 0x4c
 8106014:	2200      	movs	r2, #0
 8106016:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8106018:	7bfb      	ldrb	r3, [r7, #15]
 810601a:	3301      	adds	r3, #1
 810601c:	73fb      	strb	r3, [r7, #15]
 810601e:	7bfa      	ldrb	r2, [r7, #15]
 8106020:	687b      	ldr	r3, [r7, #4]
 8106022:	685b      	ldr	r3, [r3, #4]
 8106024:	429a      	cmp	r2, r3
 8106026:	d3af      	bcc.n	8105f88 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8106028:	2300      	movs	r3, #0
 810602a:	73fb      	strb	r3, [r7, #15]
 810602c:	e044      	b.n	81060b8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 810602e:	7bfa      	ldrb	r2, [r7, #15]
 8106030:	6879      	ldr	r1, [r7, #4]
 8106032:	4613      	mov	r3, r2
 8106034:	00db      	lsls	r3, r3, #3
 8106036:	4413      	add	r3, r2
 8106038:	009b      	lsls	r3, r3, #2
 810603a:	440b      	add	r3, r1
 810603c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8106040:	2200      	movs	r2, #0
 8106042:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8106044:	7bfa      	ldrb	r2, [r7, #15]
 8106046:	6879      	ldr	r1, [r7, #4]
 8106048:	4613      	mov	r3, r2
 810604a:	00db      	lsls	r3, r3, #3
 810604c:	4413      	add	r3, r2
 810604e:	009b      	lsls	r3, r3, #2
 8106050:	440b      	add	r3, r1
 8106052:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8106056:	7bfa      	ldrb	r2, [r7, #15]
 8106058:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 810605a:	7bfa      	ldrb	r2, [r7, #15]
 810605c:	6879      	ldr	r1, [r7, #4]
 810605e:	4613      	mov	r3, r2
 8106060:	00db      	lsls	r3, r3, #3
 8106062:	4413      	add	r3, r2
 8106064:	009b      	lsls	r3, r3, #2
 8106066:	440b      	add	r3, r1
 8106068:	f503 7320 	add.w	r3, r3, #640	; 0x280
 810606c:	2200      	movs	r2, #0
 810606e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8106070:	7bfa      	ldrb	r2, [r7, #15]
 8106072:	6879      	ldr	r1, [r7, #4]
 8106074:	4613      	mov	r3, r2
 8106076:	00db      	lsls	r3, r3, #3
 8106078:	4413      	add	r3, r2
 810607a:	009b      	lsls	r3, r3, #2
 810607c:	440b      	add	r3, r1
 810607e:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8106082:	2200      	movs	r2, #0
 8106084:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8106086:	7bfa      	ldrb	r2, [r7, #15]
 8106088:	6879      	ldr	r1, [r7, #4]
 810608a:	4613      	mov	r3, r2
 810608c:	00db      	lsls	r3, r3, #3
 810608e:	4413      	add	r3, r2
 8106090:	009b      	lsls	r3, r3, #2
 8106092:	440b      	add	r3, r1
 8106094:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8106098:	2200      	movs	r2, #0
 810609a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 810609c:	7bfa      	ldrb	r2, [r7, #15]
 810609e:	6879      	ldr	r1, [r7, #4]
 81060a0:	4613      	mov	r3, r2
 81060a2:	00db      	lsls	r3, r3, #3
 81060a4:	4413      	add	r3, r2
 81060a6:	009b      	lsls	r3, r3, #2
 81060a8:	440b      	add	r3, r1
 81060aa:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 81060ae:	2200      	movs	r2, #0
 81060b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 81060b2:	7bfb      	ldrb	r3, [r7, #15]
 81060b4:	3301      	adds	r3, #1
 81060b6:	73fb      	strb	r3, [r7, #15]
 81060b8:	7bfa      	ldrb	r2, [r7, #15]
 81060ba:	687b      	ldr	r3, [r7, #4]
 81060bc:	685b      	ldr	r3, [r3, #4]
 81060be:	429a      	cmp	r2, r3
 81060c0:	d3b5      	bcc.n	810602e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 81060c2:	687b      	ldr	r3, [r7, #4]
 81060c4:	681b      	ldr	r3, [r3, #0]
 81060c6:	603b      	str	r3, [r7, #0]
 81060c8:	687e      	ldr	r6, [r7, #4]
 81060ca:	466d      	mov	r5, sp
 81060cc:	f106 0410 	add.w	r4, r6, #16
 81060d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81060d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81060d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81060d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81060d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 81060dc:	e885 0003 	stmia.w	r5, {r0, r1}
 81060e0:	1d33      	adds	r3, r6, #4
 81060e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 81060e4:	6838      	ldr	r0, [r7, #0]
 81060e6:	f004 ff4f 	bl	810af88 <USB_DevInit>
 81060ea:	4603      	mov	r3, r0
 81060ec:	2b00      	cmp	r3, #0
 81060ee:	d005      	beq.n	81060fc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 81060f0:	687b      	ldr	r3, [r7, #4]
 81060f2:	2202      	movs	r2, #2
 81060f4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 81060f8:	2301      	movs	r3, #1
 81060fa:	e014      	b.n	8106126 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 81060fc:	687b      	ldr	r3, [r7, #4]
 81060fe:	2200      	movs	r2, #0
 8106100:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8106104:	687b      	ldr	r3, [r7, #4]
 8106106:	2201      	movs	r2, #1
 8106108:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 810610c:	687b      	ldr	r3, [r7, #4]
 810610e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106110:	2b01      	cmp	r3, #1
 8106112:	d102      	bne.n	810611a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8106114:	6878      	ldr	r0, [r7, #4]
 8106116:	f000 f80a 	bl	810612e <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 810611a:	687b      	ldr	r3, [r7, #4]
 810611c:	681b      	ldr	r3, [r3, #0]
 810611e:	4618      	mov	r0, r3
 8106120:	f005 f90d 	bl	810b33e <USB_DevDisconnect>

  return HAL_OK;
 8106124:	2300      	movs	r3, #0
}
 8106126:	4618      	mov	r0, r3
 8106128:	3714      	adds	r7, #20
 810612a:	46bd      	mov	sp, r7
 810612c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810612e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 810612e:	b480      	push	{r7}
 8106130:	b085      	sub	sp, #20
 8106132:	af00      	add	r7, sp, #0
 8106134:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8106136:	687b      	ldr	r3, [r7, #4]
 8106138:	681b      	ldr	r3, [r3, #0]
 810613a:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 810613c:	687b      	ldr	r3, [r7, #4]
 810613e:	2201      	movs	r2, #1
 8106140:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8106144:	687b      	ldr	r3, [r7, #4]
 8106146:	2200      	movs	r2, #0
 8106148:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 810614c:	68fb      	ldr	r3, [r7, #12]
 810614e:	699b      	ldr	r3, [r3, #24]
 8106150:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8106154:	68fb      	ldr	r3, [r7, #12]
 8106156:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8106158:	68fb      	ldr	r3, [r7, #12]
 810615a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810615c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8106160:	f043 0303 	orr.w	r3, r3, #3
 8106164:	68fa      	ldr	r2, [r7, #12]
 8106166:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8106168:	2300      	movs	r3, #0
}
 810616a:	4618      	mov	r0, r3
 810616c:	3714      	adds	r7, #20
 810616e:	46bd      	mov	sp, r7
 8106170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106174:	4770      	bx	lr
	...

08106178 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8106178:	b580      	push	{r7, lr}
 810617a:	b084      	sub	sp, #16
 810617c:	af00      	add	r7, sp, #0
 810617e:	60f8      	str	r0, [r7, #12]
 8106180:	460b      	mov	r3, r1
 8106182:	607a      	str	r2, [r7, #4]
 8106184:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8106186:	4b37      	ldr	r3, [pc, #220]	; (8106264 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106188:	681b      	ldr	r3, [r3, #0]
 810618a:	f023 0201 	bic.w	r2, r3, #1
 810618e:	4935      	ldr	r1, [pc, #212]	; (8106264 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106190:	68fb      	ldr	r3, [r7, #12]
 8106192:	4313      	orrs	r3, r2
 8106194:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8106196:	687b      	ldr	r3, [r7, #4]
 8106198:	2b00      	cmp	r3, #0
 810619a:	d123      	bne.n	81061e4 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 810619c:	f7fc f9b4 	bl	8102508 <HAL_GetCurrentCPUID>
 81061a0:	4603      	mov	r3, r0
 81061a2:	2b03      	cmp	r3, #3
 81061a4:	d158      	bne.n	8106258 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81061a6:	4b2f      	ldr	r3, [pc, #188]	; (8106264 <HAL_PWREx_EnterSTOPMode+0xec>)
 81061a8:	691b      	ldr	r3, [r3, #16]
 81061aa:	4a2e      	ldr	r2, [pc, #184]	; (8106264 <HAL_PWREx_EnterSTOPMode+0xec>)
 81061ac:	f023 0301 	bic.w	r3, r3, #1
 81061b0:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81061b2:	4b2d      	ldr	r3, [pc, #180]	; (8106268 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81061b4:	691b      	ldr	r3, [r3, #16]
 81061b6:	4a2c      	ldr	r2, [pc, #176]	; (8106268 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81061b8:	f043 0304 	orr.w	r3, r3, #4
 81061bc:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81061be:	f3bf 8f4f 	dsb	sy
}
 81061c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81061c4:	f3bf 8f6f 	isb	sy
}
 81061c8:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81061ca:	7afb      	ldrb	r3, [r7, #11]
 81061cc:	2b01      	cmp	r3, #1
 81061ce:	d101      	bne.n	81061d4 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81061d0:	bf30      	wfi
 81061d2:	e000      	b.n	81061d6 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81061d4:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81061d6:	4b24      	ldr	r3, [pc, #144]	; (8106268 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81061d8:	691b      	ldr	r3, [r3, #16]
 81061da:	4a23      	ldr	r2, [pc, #140]	; (8106268 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81061dc:	f023 0304 	bic.w	r3, r3, #4
 81061e0:	6113      	str	r3, [r2, #16]
 81061e2:	e03c      	b.n	810625e <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81061e4:	687b      	ldr	r3, [r7, #4]
 81061e6:	2b01      	cmp	r3, #1
 81061e8:	d123      	bne.n	8106232 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81061ea:	f7fc f98d 	bl	8102508 <HAL_GetCurrentCPUID>
 81061ee:	4603      	mov	r3, r0
 81061f0:	2b01      	cmp	r3, #1
 81061f2:	d133      	bne.n	810625c <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81061f4:	4b1b      	ldr	r3, [pc, #108]	; (8106264 <HAL_PWREx_EnterSTOPMode+0xec>)
 81061f6:	695b      	ldr	r3, [r3, #20]
 81061f8:	4a1a      	ldr	r2, [pc, #104]	; (8106264 <HAL_PWREx_EnterSTOPMode+0xec>)
 81061fa:	f023 0302 	bic.w	r3, r3, #2
 81061fe:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8106200:	4b19      	ldr	r3, [pc, #100]	; (8106268 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106202:	691b      	ldr	r3, [r3, #16]
 8106204:	4a18      	ldr	r2, [pc, #96]	; (8106268 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106206:	f043 0304 	orr.w	r3, r3, #4
 810620a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 810620c:	f3bf 8f4f 	dsb	sy
}
 8106210:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8106212:	f3bf 8f6f 	isb	sy
}
 8106216:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8106218:	7afb      	ldrb	r3, [r7, #11]
 810621a:	2b01      	cmp	r3, #1
 810621c:	d101      	bne.n	8106222 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810621e:	bf30      	wfi
 8106220:	e000      	b.n	8106224 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8106222:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8106224:	4b10      	ldr	r3, [pc, #64]	; (8106268 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8106226:	691b      	ldr	r3, [r3, #16]
 8106228:	4a0f      	ldr	r2, [pc, #60]	; (8106268 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810622a:	f023 0304 	bic.w	r3, r3, #4
 810622e:	6113      	str	r3, [r2, #16]
 8106230:	e015      	b.n	810625e <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8106232:	f7fc f969 	bl	8102508 <HAL_GetCurrentCPUID>
 8106236:	4603      	mov	r3, r0
 8106238:	2b03      	cmp	r3, #3
 810623a:	d106      	bne.n	810624a <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 810623c:	4b09      	ldr	r3, [pc, #36]	; (8106264 <HAL_PWREx_EnterSTOPMode+0xec>)
 810623e:	691b      	ldr	r3, [r3, #16]
 8106240:	4a08      	ldr	r2, [pc, #32]	; (8106264 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106242:	f023 0304 	bic.w	r3, r3, #4
 8106246:	6113      	str	r3, [r2, #16]
 8106248:	e009      	b.n	810625e <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810624a:	4b06      	ldr	r3, [pc, #24]	; (8106264 <HAL_PWREx_EnterSTOPMode+0xec>)
 810624c:	695b      	ldr	r3, [r3, #20]
 810624e:	4a05      	ldr	r2, [pc, #20]	; (8106264 <HAL_PWREx_EnterSTOPMode+0xec>)
 8106250:	f023 0304 	bic.w	r3, r3, #4
 8106254:	6153      	str	r3, [r2, #20]
 8106256:	e002      	b.n	810625e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8106258:	bf00      	nop
 810625a:	e000      	b.n	810625e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 810625c:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810625e:	3710      	adds	r7, #16
 8106260:	46bd      	mov	sp, r7
 8106262:	bd80      	pop	{r7, pc}
 8106264:	58024800 	.word	0x58024800
 8106268:	e000ed00 	.word	0xe000ed00

0810626c <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 810626c:	b580      	push	{r7, lr}
 810626e:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8106270:	f7fc f94a 	bl	8102508 <HAL_GetCurrentCPUID>
 8106274:	4603      	mov	r3, r0
 8106276:	2b03      	cmp	r3, #3
 8106278:	d101      	bne.n	810627e <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 810627a:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 810627c:	e001      	b.n	8106282 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810627e:	bf40      	sev
    __WFE ();
 8106280:	bf20      	wfe
}
 8106282:	bf00      	nop
 8106284:	bd80      	pop	{r7, pc}
	...

08106288 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8106288:	b480      	push	{r7}
 810628a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 810628c:	4b05      	ldr	r3, [pc, #20]	; (81062a4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 810628e:	68db      	ldr	r3, [r3, #12]
 8106290:	4a04      	ldr	r2, [pc, #16]	; (81062a4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8106292:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8106296:	60d3      	str	r3, [r2, #12]
}
 8106298:	bf00      	nop
 810629a:	46bd      	mov	sp, r7
 810629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81062a0:	4770      	bx	lr
 81062a2:	bf00      	nop
 81062a4:	58024800 	.word	0x58024800

081062a8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 81062a8:	b580      	push	{r7, lr}
 81062aa:	b086      	sub	sp, #24
 81062ac:	af02      	add	r7, sp, #8
 81062ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 81062b0:	f7fb ffca 	bl	8102248 <HAL_GetTick>
 81062b4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 81062b6:	687b      	ldr	r3, [r7, #4]
 81062b8:	2b00      	cmp	r3, #0
 81062ba:	d101      	bne.n	81062c0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 81062bc:	2301      	movs	r3, #1
 81062be:	e061      	b.n	8106384 <HAL_QSPI_Init+0xdc>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 81062c0:	687b      	ldr	r3, [r7, #4]
 81062c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81062c6:	b2db      	uxtb	r3, r3
 81062c8:	2b00      	cmp	r3, #0
 81062ca:	d107      	bne.n	81062dc <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 81062cc:	6878      	ldr	r0, [r7, #4]
 81062ce:	f7fb f983 	bl	81015d8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 81062d2:	f241 3188 	movw	r1, #5000	; 0x1388
 81062d6:	6878      	ldr	r0, [r7, #4]
 81062d8:	f000 f85a 	bl	8106390 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 81062dc:	687b      	ldr	r3, [r7, #4]
 81062de:	681b      	ldr	r3, [r3, #0]
 81062e0:	681b      	ldr	r3, [r3, #0]
 81062e2:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 81062e6:	687b      	ldr	r3, [r7, #4]
 81062e8:	689b      	ldr	r3, [r3, #8]
 81062ea:	3b01      	subs	r3, #1
 81062ec:	021a      	lsls	r2, r3, #8
 81062ee:	687b      	ldr	r3, [r7, #4]
 81062f0:	681b      	ldr	r3, [r3, #0]
 81062f2:	430a      	orrs	r2, r1
 81062f4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 81062f6:	687b      	ldr	r3, [r7, #4]
 81062f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81062fa:	9300      	str	r3, [sp, #0]
 81062fc:	68fb      	ldr	r3, [r7, #12]
 81062fe:	2200      	movs	r2, #0
 8106300:	2120      	movs	r1, #32
 8106302:	6878      	ldr	r0, [r7, #4]
 8106304:	f000 f852 	bl	81063ac <QSPI_WaitFlagStateUntilTimeout>
 8106308:	4603      	mov	r3, r0
 810630a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 810630c:	7afb      	ldrb	r3, [r7, #11]
 810630e:	2b00      	cmp	r3, #0
 8106310:	d137      	bne.n	8106382 <HAL_QSPI_Init+0xda>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8106312:	687b      	ldr	r3, [r7, #4]
 8106314:	681b      	ldr	r3, [r3, #0]
 8106316:	681b      	ldr	r3, [r3, #0]
 8106318:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 810631c:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8106320:	687a      	ldr	r2, [r7, #4]
 8106322:	6852      	ldr	r2, [r2, #4]
 8106324:	0611      	lsls	r1, r2, #24
 8106326:	687a      	ldr	r2, [r7, #4]
 8106328:	68d2      	ldr	r2, [r2, #12]
 810632a:	4311      	orrs	r1, r2
 810632c:	687a      	ldr	r2, [r7, #4]
 810632e:	69d2      	ldr	r2, [r2, #28]
 8106330:	4311      	orrs	r1, r2
 8106332:	687a      	ldr	r2, [r7, #4]
 8106334:	6a12      	ldr	r2, [r2, #32]
 8106336:	4311      	orrs	r1, r2
 8106338:	687a      	ldr	r2, [r7, #4]
 810633a:	6812      	ldr	r2, [r2, #0]
 810633c:	430b      	orrs	r3, r1
 810633e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8106340:	687b      	ldr	r3, [r7, #4]
 8106342:	681b      	ldr	r3, [r3, #0]
 8106344:	685a      	ldr	r2, [r3, #4]
 8106346:	4b11      	ldr	r3, [pc, #68]	; (810638c <HAL_QSPI_Init+0xe4>)
 8106348:	4013      	ands	r3, r2
 810634a:	687a      	ldr	r2, [r7, #4]
 810634c:	6912      	ldr	r2, [r2, #16]
 810634e:	0411      	lsls	r1, r2, #16
 8106350:	687a      	ldr	r2, [r7, #4]
 8106352:	6952      	ldr	r2, [r2, #20]
 8106354:	4311      	orrs	r1, r2
 8106356:	687a      	ldr	r2, [r7, #4]
 8106358:	6992      	ldr	r2, [r2, #24]
 810635a:	4311      	orrs	r1, r2
 810635c:	687a      	ldr	r2, [r7, #4]
 810635e:	6812      	ldr	r2, [r2, #0]
 8106360:	430b      	orrs	r3, r1
 8106362:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8106364:	687b      	ldr	r3, [r7, #4]
 8106366:	681b      	ldr	r3, [r3, #0]
 8106368:	681a      	ldr	r2, [r3, #0]
 810636a:	687b      	ldr	r3, [r7, #4]
 810636c:	681b      	ldr	r3, [r3, #0]
 810636e:	f042 0201 	orr.w	r2, r2, #1
 8106372:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8106374:	687b      	ldr	r3, [r7, #4]
 8106376:	2200      	movs	r2, #0
 8106378:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 810637a:	687b      	ldr	r3, [r7, #4]
 810637c:	2201      	movs	r2, #1
 810637e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8106382:	7afb      	ldrb	r3, [r7, #11]
}
 8106384:	4618      	mov	r0, r3
 8106386:	3710      	adds	r7, #16
 8106388:	46bd      	mov	sp, r7
 810638a:	bd80      	pop	{r7, pc}
 810638c:	ffe0f8fe 	.word	0xffe0f8fe

08106390 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8106390:	b480      	push	{r7}
 8106392:	b083      	sub	sp, #12
 8106394:	af00      	add	r7, sp, #0
 8106396:	6078      	str	r0, [r7, #4]
 8106398:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 810639a:	687b      	ldr	r3, [r7, #4]
 810639c:	683a      	ldr	r2, [r7, #0]
 810639e:	649a      	str	r2, [r3, #72]	; 0x48
}
 81063a0:	bf00      	nop
 81063a2:	370c      	adds	r7, #12
 81063a4:	46bd      	mov	sp, r7
 81063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81063aa:	4770      	bx	lr

081063ac <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 81063ac:	b580      	push	{r7, lr}
 81063ae:	b084      	sub	sp, #16
 81063b0:	af00      	add	r7, sp, #0
 81063b2:	60f8      	str	r0, [r7, #12]
 81063b4:	60b9      	str	r1, [r7, #8]
 81063b6:	603b      	str	r3, [r7, #0]
 81063b8:	4613      	mov	r3, r2
 81063ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 81063bc:	e01a      	b.n	81063f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81063be:	69bb      	ldr	r3, [r7, #24]
 81063c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81063c4:	d016      	beq.n	81063f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81063c6:	f7fb ff3f 	bl	8102248 <HAL_GetTick>
 81063ca:	4602      	mov	r2, r0
 81063cc:	683b      	ldr	r3, [r7, #0]
 81063ce:	1ad3      	subs	r3, r2, r3
 81063d0:	69ba      	ldr	r2, [r7, #24]
 81063d2:	429a      	cmp	r2, r3
 81063d4:	d302      	bcc.n	81063dc <QSPI_WaitFlagStateUntilTimeout+0x30>
 81063d6:	69bb      	ldr	r3, [r7, #24]
 81063d8:	2b00      	cmp	r3, #0
 81063da:	d10b      	bne.n	81063f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 81063dc:	68fb      	ldr	r3, [r7, #12]
 81063de:	2204      	movs	r2, #4
 81063e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 81063e4:	68fb      	ldr	r3, [r7, #12]
 81063e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81063e8:	f043 0201 	orr.w	r2, r3, #1
 81063ec:	68fb      	ldr	r3, [r7, #12]
 81063ee:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 81063f0:	2301      	movs	r3, #1
 81063f2:	e00e      	b.n	8106412 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 81063f4:	68fb      	ldr	r3, [r7, #12]
 81063f6:	681b      	ldr	r3, [r3, #0]
 81063f8:	689a      	ldr	r2, [r3, #8]
 81063fa:	68bb      	ldr	r3, [r7, #8]
 81063fc:	4013      	ands	r3, r2
 81063fe:	2b00      	cmp	r3, #0
 8106400:	bf14      	ite	ne
 8106402:	2301      	movne	r3, #1
 8106404:	2300      	moveq	r3, #0
 8106406:	b2db      	uxtb	r3, r3
 8106408:	461a      	mov	r2, r3
 810640a:	79fb      	ldrb	r3, [r7, #7]
 810640c:	429a      	cmp	r2, r3
 810640e:	d1d6      	bne.n	81063be <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8106410:	2300      	movs	r3, #0
}
 8106412:	4618      	mov	r0, r3
 8106414:	3710      	adds	r7, #16
 8106416:	46bd      	mov	sp, r7
 8106418:	bd80      	pop	{r7, pc}
	...

0810641c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810641c:	b480      	push	{r7}
 810641e:	b089      	sub	sp, #36	; 0x24
 8106420:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8106422:	4bb3      	ldr	r3, [pc, #716]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106424:	691b      	ldr	r3, [r3, #16]
 8106426:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810642a:	2b18      	cmp	r3, #24
 810642c:	f200 8155 	bhi.w	81066da <HAL_RCC_GetSysClockFreq+0x2be>
 8106430:	a201      	add	r2, pc, #4	; (adr r2, 8106438 <HAL_RCC_GetSysClockFreq+0x1c>)
 8106432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106436:	bf00      	nop
 8106438:	0810649d 	.word	0x0810649d
 810643c:	081066db 	.word	0x081066db
 8106440:	081066db 	.word	0x081066db
 8106444:	081066db 	.word	0x081066db
 8106448:	081066db 	.word	0x081066db
 810644c:	081066db 	.word	0x081066db
 8106450:	081066db 	.word	0x081066db
 8106454:	081066db 	.word	0x081066db
 8106458:	081064c3 	.word	0x081064c3
 810645c:	081066db 	.word	0x081066db
 8106460:	081066db 	.word	0x081066db
 8106464:	081066db 	.word	0x081066db
 8106468:	081066db 	.word	0x081066db
 810646c:	081066db 	.word	0x081066db
 8106470:	081066db 	.word	0x081066db
 8106474:	081066db 	.word	0x081066db
 8106478:	081064c9 	.word	0x081064c9
 810647c:	081066db 	.word	0x081066db
 8106480:	081066db 	.word	0x081066db
 8106484:	081066db 	.word	0x081066db
 8106488:	081066db 	.word	0x081066db
 810648c:	081066db 	.word	0x081066db
 8106490:	081066db 	.word	0x081066db
 8106494:	081066db 	.word	0x081066db
 8106498:	081064cf 	.word	0x081064cf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810649c:	4b94      	ldr	r3, [pc, #592]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810649e:	681b      	ldr	r3, [r3, #0]
 81064a0:	f003 0320 	and.w	r3, r3, #32
 81064a4:	2b00      	cmp	r3, #0
 81064a6:	d009      	beq.n	81064bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81064a8:	4b91      	ldr	r3, [pc, #580]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81064aa:	681b      	ldr	r3, [r3, #0]
 81064ac:	08db      	lsrs	r3, r3, #3
 81064ae:	f003 0303 	and.w	r3, r3, #3
 81064b2:	4a90      	ldr	r2, [pc, #576]	; (81066f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81064b4:	fa22 f303 	lsr.w	r3, r2, r3
 81064b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 81064ba:	e111      	b.n	81066e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81064bc:	4b8d      	ldr	r3, [pc, #564]	; (81066f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81064be:	61bb      	str	r3, [r7, #24]
      break;
 81064c0:	e10e      	b.n	81066e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 81064c2:	4b8d      	ldr	r3, [pc, #564]	; (81066f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81064c4:	61bb      	str	r3, [r7, #24]
      break;
 81064c6:	e10b      	b.n	81066e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 81064c8:	4b8c      	ldr	r3, [pc, #560]	; (81066fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 81064ca:	61bb      	str	r3, [r7, #24]
      break;
 81064cc:	e108      	b.n	81066e0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81064ce:	4b88      	ldr	r3, [pc, #544]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81064d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81064d2:	f003 0303 	and.w	r3, r3, #3
 81064d6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 81064d8:	4b85      	ldr	r3, [pc, #532]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81064da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81064dc:	091b      	lsrs	r3, r3, #4
 81064de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81064e2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 81064e4:	4b82      	ldr	r3, [pc, #520]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81064e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81064e8:	f003 0301 	and.w	r3, r3, #1
 81064ec:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81064ee:	4b80      	ldr	r3, [pc, #512]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81064f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81064f2:	08db      	lsrs	r3, r3, #3
 81064f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81064f8:	68fa      	ldr	r2, [r7, #12]
 81064fa:	fb02 f303 	mul.w	r3, r2, r3
 81064fe:	ee07 3a90 	vmov	s15, r3
 8106502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106506:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 810650a:	693b      	ldr	r3, [r7, #16]
 810650c:	2b00      	cmp	r3, #0
 810650e:	f000 80e1 	beq.w	81066d4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8106512:	697b      	ldr	r3, [r7, #20]
 8106514:	2b02      	cmp	r3, #2
 8106516:	f000 8083 	beq.w	8106620 <HAL_RCC_GetSysClockFreq+0x204>
 810651a:	697b      	ldr	r3, [r7, #20]
 810651c:	2b02      	cmp	r3, #2
 810651e:	f200 80a1 	bhi.w	8106664 <HAL_RCC_GetSysClockFreq+0x248>
 8106522:	697b      	ldr	r3, [r7, #20]
 8106524:	2b00      	cmp	r3, #0
 8106526:	d003      	beq.n	8106530 <HAL_RCC_GetSysClockFreq+0x114>
 8106528:	697b      	ldr	r3, [r7, #20]
 810652a:	2b01      	cmp	r3, #1
 810652c:	d056      	beq.n	81065dc <HAL_RCC_GetSysClockFreq+0x1c0>
 810652e:	e099      	b.n	8106664 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106530:	4b6f      	ldr	r3, [pc, #444]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106532:	681b      	ldr	r3, [r3, #0]
 8106534:	f003 0320 	and.w	r3, r3, #32
 8106538:	2b00      	cmp	r3, #0
 810653a:	d02d      	beq.n	8106598 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810653c:	4b6c      	ldr	r3, [pc, #432]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810653e:	681b      	ldr	r3, [r3, #0]
 8106540:	08db      	lsrs	r3, r3, #3
 8106542:	f003 0303 	and.w	r3, r3, #3
 8106546:	4a6b      	ldr	r2, [pc, #428]	; (81066f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8106548:	fa22 f303 	lsr.w	r3, r2, r3
 810654c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810654e:	687b      	ldr	r3, [r7, #4]
 8106550:	ee07 3a90 	vmov	s15, r3
 8106554:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106558:	693b      	ldr	r3, [r7, #16]
 810655a:	ee07 3a90 	vmov	s15, r3
 810655e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106562:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106566:	4b62      	ldr	r3, [pc, #392]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810656a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810656e:	ee07 3a90 	vmov	s15, r3
 8106572:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106576:	ed97 6a02 	vldr	s12, [r7, #8]
 810657a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8106700 <HAL_RCC_GetSysClockFreq+0x2e4>
 810657e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106582:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106586:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810658a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810658e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106592:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8106596:	e087      	b.n	81066a8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106598:	693b      	ldr	r3, [r7, #16]
 810659a:	ee07 3a90 	vmov	s15, r3
 810659e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81065a2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8106704 <HAL_RCC_GetSysClockFreq+0x2e8>
 81065a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81065aa:	4b51      	ldr	r3, [pc, #324]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81065ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81065ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81065b2:	ee07 3a90 	vmov	s15, r3
 81065b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81065ba:	ed97 6a02 	vldr	s12, [r7, #8]
 81065be:	eddf 5a50 	vldr	s11, [pc, #320]	; 8106700 <HAL_RCC_GetSysClockFreq+0x2e4>
 81065c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81065c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81065ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81065ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81065d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81065d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81065da:	e065      	b.n	81066a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81065dc:	693b      	ldr	r3, [r7, #16]
 81065de:	ee07 3a90 	vmov	s15, r3
 81065e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81065e6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8106708 <HAL_RCC_GetSysClockFreq+0x2ec>
 81065ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81065ee:	4b40      	ldr	r3, [pc, #256]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81065f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81065f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81065f6:	ee07 3a90 	vmov	s15, r3
 81065fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81065fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8106602:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8106700 <HAL_RCC_GetSysClockFreq+0x2e4>
 8106606:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810660a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810660e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106612:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106616:	ee67 7a27 	vmul.f32	s15, s14, s15
 810661a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810661e:	e043      	b.n	81066a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106620:	693b      	ldr	r3, [r7, #16]
 8106622:	ee07 3a90 	vmov	s15, r3
 8106626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810662a:	eddf 6a38 	vldr	s13, [pc, #224]	; 810670c <HAL_RCC_GetSysClockFreq+0x2f0>
 810662e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106632:	4b2f      	ldr	r3, [pc, #188]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810663a:	ee07 3a90 	vmov	s15, r3
 810663e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106642:	ed97 6a02 	vldr	s12, [r7, #8]
 8106646:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8106700 <HAL_RCC_GetSysClockFreq+0x2e4>
 810664a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810664e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106652:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106656:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810665a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810665e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8106662:	e021      	b.n	81066a8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106664:	693b      	ldr	r3, [r7, #16]
 8106666:	ee07 3a90 	vmov	s15, r3
 810666a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810666e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8106708 <HAL_RCC_GetSysClockFreq+0x2ec>
 8106672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106676:	4b1e      	ldr	r3, [pc, #120]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810667a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810667e:	ee07 3a90 	vmov	s15, r3
 8106682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106686:	ed97 6a02 	vldr	s12, [r7, #8]
 810668a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8106700 <HAL_RCC_GetSysClockFreq+0x2e4>
 810668e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106696:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810669a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810669e:	ee67 7a27 	vmul.f32	s15, s14, s15
 81066a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81066a6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 81066a8:	4b11      	ldr	r3, [pc, #68]	; (81066f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81066aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81066ac:	0a5b      	lsrs	r3, r3, #9
 81066ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81066b2:	3301      	adds	r3, #1
 81066b4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 81066b6:	683b      	ldr	r3, [r7, #0]
 81066b8:	ee07 3a90 	vmov	s15, r3
 81066bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81066c0:	edd7 6a07 	vldr	s13, [r7, #28]
 81066c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81066c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81066cc:	ee17 3a90 	vmov	r3, s15
 81066d0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 81066d2:	e005      	b.n	81066e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 81066d4:	2300      	movs	r3, #0
 81066d6:	61bb      	str	r3, [r7, #24]
      break;
 81066d8:	e002      	b.n	81066e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 81066da:	4b07      	ldr	r3, [pc, #28]	; (81066f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81066dc:	61bb      	str	r3, [r7, #24]
      break;
 81066de:	bf00      	nop
  }

  return sysclockfreq;
 81066e0:	69bb      	ldr	r3, [r7, #24]
}
 81066e2:	4618      	mov	r0, r3
 81066e4:	3724      	adds	r7, #36	; 0x24
 81066e6:	46bd      	mov	sp, r7
 81066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81066ec:	4770      	bx	lr
 81066ee:	bf00      	nop
 81066f0:	58024400 	.word	0x58024400
 81066f4:	03d09000 	.word	0x03d09000
 81066f8:	003d0900 	.word	0x003d0900
 81066fc:	017d7840 	.word	0x017d7840
 8106700:	46000000 	.word	0x46000000
 8106704:	4c742400 	.word	0x4c742400
 8106708:	4a742400 	.word	0x4a742400
 810670c:	4bbebc20 	.word	0x4bbebc20

08106710 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8106710:	b580      	push	{r7, lr}
 8106712:	b082      	sub	sp, #8
 8106714:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8106716:	f7ff fe81 	bl	810641c <HAL_RCC_GetSysClockFreq>
 810671a:	4602      	mov	r2, r0
 810671c:	4b11      	ldr	r3, [pc, #68]	; (8106764 <HAL_RCC_GetHCLKFreq+0x54>)
 810671e:	699b      	ldr	r3, [r3, #24]
 8106720:	0a1b      	lsrs	r3, r3, #8
 8106722:	f003 030f 	and.w	r3, r3, #15
 8106726:	4910      	ldr	r1, [pc, #64]	; (8106768 <HAL_RCC_GetHCLKFreq+0x58>)
 8106728:	5ccb      	ldrb	r3, [r1, r3]
 810672a:	f003 031f 	and.w	r3, r3, #31
 810672e:	fa22 f303 	lsr.w	r3, r2, r3
 8106732:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8106734:	4b0b      	ldr	r3, [pc, #44]	; (8106764 <HAL_RCC_GetHCLKFreq+0x54>)
 8106736:	699b      	ldr	r3, [r3, #24]
 8106738:	f003 030f 	and.w	r3, r3, #15
 810673c:	4a0a      	ldr	r2, [pc, #40]	; (8106768 <HAL_RCC_GetHCLKFreq+0x58>)
 810673e:	5cd3      	ldrb	r3, [r2, r3]
 8106740:	f003 031f 	and.w	r3, r3, #31
 8106744:	687a      	ldr	r2, [r7, #4]
 8106746:	fa22 f303 	lsr.w	r3, r2, r3
 810674a:	4a08      	ldr	r2, [pc, #32]	; (810676c <HAL_RCC_GetHCLKFreq+0x5c>)
 810674c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810674e:	4b07      	ldr	r3, [pc, #28]	; (810676c <HAL_RCC_GetHCLKFreq+0x5c>)
 8106750:	681b      	ldr	r3, [r3, #0]
 8106752:	4a07      	ldr	r2, [pc, #28]	; (8106770 <HAL_RCC_GetHCLKFreq+0x60>)
 8106754:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8106756:	4b05      	ldr	r3, [pc, #20]	; (810676c <HAL_RCC_GetHCLKFreq+0x5c>)
 8106758:	681b      	ldr	r3, [r3, #0]
}
 810675a:	4618      	mov	r0, r3
 810675c:	3708      	adds	r7, #8
 810675e:	46bd      	mov	sp, r7
 8106760:	bd80      	pop	{r7, pc}
 8106762:	bf00      	nop
 8106764:	58024400 	.word	0x58024400
 8106768:	0810c308 	.word	0x0810c308
 810676c:	10000004 	.word	0x10000004
 8106770:	10000000 	.word	0x10000000

08106774 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8106774:	b580      	push	{r7, lr}
 8106776:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8106778:	f7ff ffca 	bl	8106710 <HAL_RCC_GetHCLKFreq>
 810677c:	4602      	mov	r2, r0
 810677e:	4b06      	ldr	r3, [pc, #24]	; (8106798 <HAL_RCC_GetPCLK1Freq+0x24>)
 8106780:	69db      	ldr	r3, [r3, #28]
 8106782:	091b      	lsrs	r3, r3, #4
 8106784:	f003 0307 	and.w	r3, r3, #7
 8106788:	4904      	ldr	r1, [pc, #16]	; (810679c <HAL_RCC_GetPCLK1Freq+0x28>)
 810678a:	5ccb      	ldrb	r3, [r1, r3]
 810678c:	f003 031f 	and.w	r3, r3, #31
 8106790:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8106794:	4618      	mov	r0, r3
 8106796:	bd80      	pop	{r7, pc}
 8106798:	58024400 	.word	0x58024400
 810679c:	0810c308 	.word	0x0810c308

081067a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 81067a0:	b580      	push	{r7, lr}
 81067a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 81067a4:	f7ff ffb4 	bl	8106710 <HAL_RCC_GetHCLKFreq>
 81067a8:	4602      	mov	r2, r0
 81067aa:	4b06      	ldr	r3, [pc, #24]	; (81067c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 81067ac:	69db      	ldr	r3, [r3, #28]
 81067ae:	0a1b      	lsrs	r3, r3, #8
 81067b0:	f003 0307 	and.w	r3, r3, #7
 81067b4:	4904      	ldr	r1, [pc, #16]	; (81067c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 81067b6:	5ccb      	ldrb	r3, [r1, r3]
 81067b8:	f003 031f 	and.w	r3, r3, #31
 81067bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 81067c0:	4618      	mov	r0, r3
 81067c2:	bd80      	pop	{r7, pc}
 81067c4:	58024400 	.word	0x58024400
 81067c8:	0810c308 	.word	0x0810c308

081067cc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 81067cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81067d0:	b0ca      	sub	sp, #296	; 0x128
 81067d2:	af00      	add	r7, sp, #0
 81067d4:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 81067d8:	2300      	movs	r3, #0
 81067da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 81067de:	2300      	movs	r3, #0
 81067e0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 81067e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81067e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81067ec:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 81067f0:	2500      	movs	r5, #0
 81067f2:	ea54 0305 	orrs.w	r3, r4, r5
 81067f6:	d049      	beq.n	810688c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 81067f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81067fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81067fe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8106802:	d02f      	beq.n	8106864 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8106804:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8106808:	d828      	bhi.n	810685c <HAL_RCCEx_PeriphCLKConfig+0x90>
 810680a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810680e:	d01a      	beq.n	8106846 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8106810:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8106814:	d822      	bhi.n	810685c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8106816:	2b00      	cmp	r3, #0
 8106818:	d003      	beq.n	8106822 <HAL_RCCEx_PeriphCLKConfig+0x56>
 810681a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810681e:	d007      	beq.n	8106830 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8106820:	e01c      	b.n	810685c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106822:	4bb8      	ldr	r3, [pc, #736]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106826:	4ab7      	ldr	r2, [pc, #732]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810682c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 810682e:	e01a      	b.n	8106866 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8106830:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106834:	3308      	adds	r3, #8
 8106836:	2102      	movs	r1, #2
 8106838:	4618      	mov	r0, r3
 810683a:	f002 fb61 	bl	8108f00 <RCCEx_PLL2_Config>
 810683e:	4603      	mov	r3, r0
 8106840:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8106844:	e00f      	b.n	8106866 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8106846:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810684a:	3328      	adds	r3, #40	; 0x28
 810684c:	2102      	movs	r1, #2
 810684e:	4618      	mov	r0, r3
 8106850:	f002 fc08 	bl	8109064 <RCCEx_PLL3_Config>
 8106854:	4603      	mov	r3, r0
 8106856:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 810685a:	e004      	b.n	8106866 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810685c:	2301      	movs	r3, #1
 810685e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106862:	e000      	b.n	8106866 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8106864:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106866:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810686a:	2b00      	cmp	r3, #0
 810686c:	d10a      	bne.n	8106884 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 810686e:	4ba5      	ldr	r3, [pc, #660]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106870:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106872:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8106876:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810687a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810687c:	4aa1      	ldr	r2, [pc, #644]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810687e:	430b      	orrs	r3, r1
 8106880:	6513      	str	r3, [r2, #80]	; 0x50
 8106882:	e003      	b.n	810688c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106884:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106888:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 810688c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106894:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8106898:	f04f 0900 	mov.w	r9, #0
 810689c:	ea58 0309 	orrs.w	r3, r8, r9
 81068a0:	d047      	beq.n	8106932 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 81068a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81068a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81068a8:	2b04      	cmp	r3, #4
 81068aa:	d82a      	bhi.n	8106902 <HAL_RCCEx_PeriphCLKConfig+0x136>
 81068ac:	a201      	add	r2, pc, #4	; (adr r2, 81068b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 81068ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81068b2:	bf00      	nop
 81068b4:	081068c9 	.word	0x081068c9
 81068b8:	081068d7 	.word	0x081068d7
 81068bc:	081068ed 	.word	0x081068ed
 81068c0:	0810690b 	.word	0x0810690b
 81068c4:	0810690b 	.word	0x0810690b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81068c8:	4b8e      	ldr	r3, [pc, #568]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81068ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81068cc:	4a8d      	ldr	r2, [pc, #564]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81068ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81068d2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81068d4:	e01a      	b.n	810690c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81068d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81068da:	3308      	adds	r3, #8
 81068dc:	2100      	movs	r1, #0
 81068de:	4618      	mov	r0, r3
 81068e0:	f002 fb0e 	bl	8108f00 <RCCEx_PLL2_Config>
 81068e4:	4603      	mov	r3, r0
 81068e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81068ea:	e00f      	b.n	810690c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81068ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81068f0:	3328      	adds	r3, #40	; 0x28
 81068f2:	2100      	movs	r1, #0
 81068f4:	4618      	mov	r0, r3
 81068f6:	f002 fbb5 	bl	8109064 <RCCEx_PLL3_Config>
 81068fa:	4603      	mov	r3, r0
 81068fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8106900:	e004      	b.n	810690c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106902:	2301      	movs	r3, #1
 8106904:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106908:	e000      	b.n	810690c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 810690a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810690c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106910:	2b00      	cmp	r3, #0
 8106912:	d10a      	bne.n	810692a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8106914:	4b7b      	ldr	r3, [pc, #492]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106918:	f023 0107 	bic.w	r1, r3, #7
 810691c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106922:	4a78      	ldr	r2, [pc, #480]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106924:	430b      	orrs	r3, r1
 8106926:	6513      	str	r3, [r2, #80]	; 0x50
 8106928:	e003      	b.n	8106932 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810692a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810692e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8106932:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106936:	e9d3 2300 	ldrd	r2, r3, [r3]
 810693a:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 810693e:	f04f 0b00 	mov.w	fp, #0
 8106942:	ea5a 030b 	orrs.w	r3, sl, fp
 8106946:	d04c      	beq.n	81069e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8106948:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810694c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810694e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106952:	d030      	beq.n	81069b6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8106954:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106958:	d829      	bhi.n	81069ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810695a:	2bc0      	cmp	r3, #192	; 0xc0
 810695c:	d02d      	beq.n	81069ba <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 810695e:	2bc0      	cmp	r3, #192	; 0xc0
 8106960:	d825      	bhi.n	81069ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8106962:	2b80      	cmp	r3, #128	; 0x80
 8106964:	d018      	beq.n	8106998 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8106966:	2b80      	cmp	r3, #128	; 0x80
 8106968:	d821      	bhi.n	81069ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810696a:	2b00      	cmp	r3, #0
 810696c:	d002      	beq.n	8106974 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 810696e:	2b40      	cmp	r3, #64	; 0x40
 8106970:	d007      	beq.n	8106982 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8106972:	e01c      	b.n	81069ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106974:	4b63      	ldr	r3, [pc, #396]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106978:	4a62      	ldr	r2, [pc, #392]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810697a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810697e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8106980:	e01c      	b.n	81069bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106982:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106986:	3308      	adds	r3, #8
 8106988:	2100      	movs	r1, #0
 810698a:	4618      	mov	r0, r3
 810698c:	f002 fab8 	bl	8108f00 <RCCEx_PLL2_Config>
 8106990:	4603      	mov	r3, r0
 8106992:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8106996:	e011      	b.n	81069bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8106998:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810699c:	3328      	adds	r3, #40	; 0x28
 810699e:	2100      	movs	r1, #0
 81069a0:	4618      	mov	r0, r3
 81069a2:	f002 fb5f 	bl	8109064 <RCCEx_PLL3_Config>
 81069a6:	4603      	mov	r3, r0
 81069a8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 81069ac:	e006      	b.n	81069bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81069ae:	2301      	movs	r3, #1
 81069b0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81069b4:	e002      	b.n	81069bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 81069b6:	bf00      	nop
 81069b8:	e000      	b.n	81069bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 81069ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 81069bc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81069c0:	2b00      	cmp	r3, #0
 81069c2:	d10a      	bne.n	81069da <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 81069c4:	4b4f      	ldr	r3, [pc, #316]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81069c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81069c8:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 81069cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81069d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81069d2:	4a4c      	ldr	r2, [pc, #304]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81069d4:	430b      	orrs	r3, r1
 81069d6:	6513      	str	r3, [r2, #80]	; 0x50
 81069d8:	e003      	b.n	81069e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81069da:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81069de:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81069e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81069e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81069ea:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 81069ee:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 81069f2:	2300      	movs	r3, #0
 81069f4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 81069f8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 81069fc:	460b      	mov	r3, r1
 81069fe:	4313      	orrs	r3, r2
 8106a00:	d053      	beq.n	8106aaa <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8106a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106a06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8106a0a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8106a0e:	d035      	beq.n	8106a7c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8106a10:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8106a14:	d82e      	bhi.n	8106a74 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8106a16:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8106a1a:	d031      	beq.n	8106a80 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8106a1c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8106a20:	d828      	bhi.n	8106a74 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8106a22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8106a26:	d01a      	beq.n	8106a5e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8106a28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8106a2c:	d822      	bhi.n	8106a74 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8106a2e:	2b00      	cmp	r3, #0
 8106a30:	d003      	beq.n	8106a3a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8106a32:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8106a36:	d007      	beq.n	8106a48 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8106a38:	e01c      	b.n	8106a74 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106a3a:	4b32      	ldr	r3, [pc, #200]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106a3e:	4a31      	ldr	r2, [pc, #196]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8106a44:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8106a46:	e01c      	b.n	8106a82 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106a4c:	3308      	adds	r3, #8
 8106a4e:	2100      	movs	r1, #0
 8106a50:	4618      	mov	r0, r3
 8106a52:	f002 fa55 	bl	8108f00 <RCCEx_PLL2_Config>
 8106a56:	4603      	mov	r3, r0
 8106a58:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8106a5c:	e011      	b.n	8106a82 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8106a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106a62:	3328      	adds	r3, #40	; 0x28
 8106a64:	2100      	movs	r1, #0
 8106a66:	4618      	mov	r0, r3
 8106a68:	f002 fafc 	bl	8109064 <RCCEx_PLL3_Config>
 8106a6c:	4603      	mov	r3, r0
 8106a6e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8106a72:	e006      	b.n	8106a82 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8106a74:	2301      	movs	r3, #1
 8106a76:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106a7a:	e002      	b.n	8106a82 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8106a7c:	bf00      	nop
 8106a7e:	e000      	b.n	8106a82 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8106a80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106a82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106a86:	2b00      	cmp	r3, #0
 8106a88:	d10b      	bne.n	8106aa2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8106a8a:	4b1e      	ldr	r3, [pc, #120]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106a8e:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8106a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106a96:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8106a9a:	4a1a      	ldr	r2, [pc, #104]	; (8106b04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106a9c:	430b      	orrs	r3, r1
 8106a9e:	6593      	str	r3, [r2, #88]	; 0x58
 8106aa0:	e003      	b.n	8106aaa <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106aa2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106aa6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8106aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106ab2:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8106ab6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8106aba:	2300      	movs	r3, #0
 8106abc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8106ac0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8106ac4:	460b      	mov	r3, r1
 8106ac6:	4313      	orrs	r3, r2
 8106ac8:	d056      	beq.n	8106b78 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8106aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106ace:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8106ad2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8106ad6:	d038      	beq.n	8106b4a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8106ad8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8106adc:	d831      	bhi.n	8106b42 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8106ade:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8106ae2:	d034      	beq.n	8106b4e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8106ae4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8106ae8:	d82b      	bhi.n	8106b42 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8106aea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106aee:	d01d      	beq.n	8106b2c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8106af0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106af4:	d825      	bhi.n	8106b42 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8106af6:	2b00      	cmp	r3, #0
 8106af8:	d006      	beq.n	8106b08 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8106afa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8106afe:	d00a      	beq.n	8106b16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8106b00:	e01f      	b.n	8106b42 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8106b02:	bf00      	nop
 8106b04:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106b08:	4ba2      	ldr	r3, [pc, #648]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106b0c:	4aa1      	ldr	r2, [pc, #644]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106b0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8106b12:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8106b14:	e01c      	b.n	8106b50 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106b1a:	3308      	adds	r3, #8
 8106b1c:	2100      	movs	r1, #0
 8106b1e:	4618      	mov	r0, r3
 8106b20:	f002 f9ee 	bl	8108f00 <RCCEx_PLL2_Config>
 8106b24:	4603      	mov	r3, r0
 8106b26:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8106b2a:	e011      	b.n	8106b50 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8106b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106b30:	3328      	adds	r3, #40	; 0x28
 8106b32:	2100      	movs	r1, #0
 8106b34:	4618      	mov	r0, r3
 8106b36:	f002 fa95 	bl	8109064 <RCCEx_PLL3_Config>
 8106b3a:	4603      	mov	r3, r0
 8106b3c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8106b40:	e006      	b.n	8106b50 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8106b42:	2301      	movs	r3, #1
 8106b44:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106b48:	e002      	b.n	8106b50 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8106b4a:	bf00      	nop
 8106b4c:	e000      	b.n	8106b50 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8106b4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106b50:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106b54:	2b00      	cmp	r3, #0
 8106b56:	d10b      	bne.n	8106b70 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8106b58:	4b8e      	ldr	r3, [pc, #568]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106b5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106b5c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8106b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106b64:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8106b68:	4a8a      	ldr	r2, [pc, #552]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106b6a:	430b      	orrs	r3, r1
 8106b6c:	6593      	str	r3, [r2, #88]	; 0x58
 8106b6e:	e003      	b.n	8106b78 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106b70:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106b74:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8106b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106b80:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8106b84:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8106b88:	2300      	movs	r3, #0
 8106b8a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8106b8e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8106b92:	460b      	mov	r3, r1
 8106b94:	4313      	orrs	r3, r2
 8106b96:	d03a      	beq.n	8106c0e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8106b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106b9e:	2b30      	cmp	r3, #48	; 0x30
 8106ba0:	d01f      	beq.n	8106be2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8106ba2:	2b30      	cmp	r3, #48	; 0x30
 8106ba4:	d819      	bhi.n	8106bda <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8106ba6:	2b20      	cmp	r3, #32
 8106ba8:	d00c      	beq.n	8106bc4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8106baa:	2b20      	cmp	r3, #32
 8106bac:	d815      	bhi.n	8106bda <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8106bae:	2b00      	cmp	r3, #0
 8106bb0:	d019      	beq.n	8106be6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8106bb2:	2b10      	cmp	r3, #16
 8106bb4:	d111      	bne.n	8106bda <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106bb6:	4b77      	ldr	r3, [pc, #476]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106bba:	4a76      	ldr	r2, [pc, #472]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106bbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8106bc0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8106bc2:	e011      	b.n	8106be8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8106bc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106bc8:	3308      	adds	r3, #8
 8106bca:	2102      	movs	r1, #2
 8106bcc:	4618      	mov	r0, r3
 8106bce:	f002 f997 	bl	8108f00 <RCCEx_PLL2_Config>
 8106bd2:	4603      	mov	r3, r0
 8106bd4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8106bd8:	e006      	b.n	8106be8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8106bda:	2301      	movs	r3, #1
 8106bdc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106be0:	e002      	b.n	8106be8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8106be2:	bf00      	nop
 8106be4:	e000      	b.n	8106be8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8106be6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106be8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106bec:	2b00      	cmp	r3, #0
 8106bee:	d10a      	bne.n	8106c06 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8106bf0:	4b68      	ldr	r3, [pc, #416]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106bf4:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8106bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106bfe:	4a65      	ldr	r2, [pc, #404]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106c00:	430b      	orrs	r3, r1
 8106c02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8106c04:	e003      	b.n	8106c0e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106c06:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106c0a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8106c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106c16:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8106c1a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8106c1e:	2300      	movs	r3, #0
 8106c20:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8106c24:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8106c28:	460b      	mov	r3, r1
 8106c2a:	4313      	orrs	r3, r2
 8106c2c:	d051      	beq.n	8106cd2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8106c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8106c34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8106c38:	d035      	beq.n	8106ca6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8106c3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8106c3e:	d82e      	bhi.n	8106c9e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8106c40:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8106c44:	d031      	beq.n	8106caa <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8106c46:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8106c4a:	d828      	bhi.n	8106c9e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8106c4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106c50:	d01a      	beq.n	8106c88 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8106c52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106c56:	d822      	bhi.n	8106c9e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8106c58:	2b00      	cmp	r3, #0
 8106c5a:	d003      	beq.n	8106c64 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8106c5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8106c60:	d007      	beq.n	8106c72 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8106c62:	e01c      	b.n	8106c9e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106c64:	4b4b      	ldr	r3, [pc, #300]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106c68:	4a4a      	ldr	r2, [pc, #296]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106c6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8106c6e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8106c70:	e01c      	b.n	8106cac <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106c76:	3308      	adds	r3, #8
 8106c78:	2100      	movs	r1, #0
 8106c7a:	4618      	mov	r0, r3
 8106c7c:	f002 f940 	bl	8108f00 <RCCEx_PLL2_Config>
 8106c80:	4603      	mov	r3, r0
 8106c82:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8106c86:	e011      	b.n	8106cac <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8106c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106c8c:	3328      	adds	r3, #40	; 0x28
 8106c8e:	2100      	movs	r1, #0
 8106c90:	4618      	mov	r0, r3
 8106c92:	f002 f9e7 	bl	8109064 <RCCEx_PLL3_Config>
 8106c96:	4603      	mov	r3, r0
 8106c98:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8106c9c:	e006      	b.n	8106cac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106c9e:	2301      	movs	r3, #1
 8106ca0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106ca4:	e002      	b.n	8106cac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8106ca6:	bf00      	nop
 8106ca8:	e000      	b.n	8106cac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8106caa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106cac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106cb0:	2b00      	cmp	r3, #0
 8106cb2:	d10a      	bne.n	8106cca <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8106cb4:	4b37      	ldr	r3, [pc, #220]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106cb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106cb8:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8106cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8106cc2:	4a34      	ldr	r2, [pc, #208]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106cc4:	430b      	orrs	r3, r1
 8106cc6:	6513      	str	r3, [r2, #80]	; 0x50
 8106cc8:	e003      	b.n	8106cd2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106cca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106cce:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8106cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106cda:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8106cde:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8106ce2:	2300      	movs	r3, #0
 8106ce4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8106ce8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8106cec:	460b      	mov	r3, r1
 8106cee:	4313      	orrs	r3, r2
 8106cf0:	d056      	beq.n	8106da0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8106cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106cf6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8106cf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8106cfc:	d033      	beq.n	8106d66 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8106cfe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8106d02:	d82c      	bhi.n	8106d5e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8106d04:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8106d08:	d02f      	beq.n	8106d6a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8106d0a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8106d0e:	d826      	bhi.n	8106d5e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8106d10:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8106d14:	d02b      	beq.n	8106d6e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8106d16:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8106d1a:	d820      	bhi.n	8106d5e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8106d1c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106d20:	d012      	beq.n	8106d48 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8106d22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106d26:	d81a      	bhi.n	8106d5e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8106d28:	2b00      	cmp	r3, #0
 8106d2a:	d022      	beq.n	8106d72 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8106d2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106d30:	d115      	bne.n	8106d5e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106d36:	3308      	adds	r3, #8
 8106d38:	2101      	movs	r1, #1
 8106d3a:	4618      	mov	r0, r3
 8106d3c:	f002 f8e0 	bl	8108f00 <RCCEx_PLL2_Config>
 8106d40:	4603      	mov	r3, r0
 8106d42:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8106d46:	e015      	b.n	8106d74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8106d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106d4c:	3328      	adds	r3, #40	; 0x28
 8106d4e:	2101      	movs	r1, #1
 8106d50:	4618      	mov	r0, r3
 8106d52:	f002 f987 	bl	8109064 <RCCEx_PLL3_Config>
 8106d56:	4603      	mov	r3, r0
 8106d58:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8106d5c:	e00a      	b.n	8106d74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106d5e:	2301      	movs	r3, #1
 8106d60:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106d64:	e006      	b.n	8106d74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8106d66:	bf00      	nop
 8106d68:	e004      	b.n	8106d74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8106d6a:	bf00      	nop
 8106d6c:	e002      	b.n	8106d74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8106d6e:	bf00      	nop
 8106d70:	e000      	b.n	8106d74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8106d72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106d74:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106d78:	2b00      	cmp	r3, #0
 8106d7a:	d10d      	bne.n	8106d98 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8106d7c:	4b05      	ldr	r3, [pc, #20]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106d7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106d80:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8106d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106d88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8106d8a:	4a02      	ldr	r2, [pc, #8]	; (8106d94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106d8c:	430b      	orrs	r3, r1
 8106d8e:	6513      	str	r3, [r2, #80]	; 0x50
 8106d90:	e006      	b.n	8106da0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8106d92:	bf00      	nop
 8106d94:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106d98:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106d9c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8106da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106da8:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8106dac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8106db0:	2300      	movs	r3, #0
 8106db2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8106db6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8106dba:	460b      	mov	r3, r1
 8106dbc:	4313      	orrs	r3, r2
 8106dbe:	d055      	beq.n	8106e6c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8106dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106dc4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8106dc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106dcc:	d033      	beq.n	8106e36 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8106dce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106dd2:	d82c      	bhi.n	8106e2e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106dd8:	d02f      	beq.n	8106e3a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8106dda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106dde:	d826      	bhi.n	8106e2e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106de0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8106de4:	d02b      	beq.n	8106e3e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8106de6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8106dea:	d820      	bhi.n	8106e2e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106dec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106df0:	d012      	beq.n	8106e18 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8106df2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106df6:	d81a      	bhi.n	8106e2e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106df8:	2b00      	cmp	r3, #0
 8106dfa:	d022      	beq.n	8106e42 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8106dfc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106e00:	d115      	bne.n	8106e2e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106e06:	3308      	adds	r3, #8
 8106e08:	2101      	movs	r1, #1
 8106e0a:	4618      	mov	r0, r3
 8106e0c:	f002 f878 	bl	8108f00 <RCCEx_PLL2_Config>
 8106e10:	4603      	mov	r3, r0
 8106e12:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8106e16:	e015      	b.n	8106e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8106e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106e1c:	3328      	adds	r3, #40	; 0x28
 8106e1e:	2101      	movs	r1, #1
 8106e20:	4618      	mov	r0, r3
 8106e22:	f002 f91f 	bl	8109064 <RCCEx_PLL3_Config>
 8106e26:	4603      	mov	r3, r0
 8106e28:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8106e2c:	e00a      	b.n	8106e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8106e2e:	2301      	movs	r3, #1
 8106e30:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106e34:	e006      	b.n	8106e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8106e36:	bf00      	nop
 8106e38:	e004      	b.n	8106e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8106e3a:	bf00      	nop
 8106e3c:	e002      	b.n	8106e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8106e3e:	bf00      	nop
 8106e40:	e000      	b.n	8106e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8106e42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106e44:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106e48:	2b00      	cmp	r3, #0
 8106e4a:	d10b      	bne.n	8106e64 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8106e4c:	4ba4      	ldr	r3, [pc, #656]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106e50:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8106e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106e58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8106e5c:	4aa0      	ldr	r2, [pc, #640]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106e5e:	430b      	orrs	r3, r1
 8106e60:	6593      	str	r3, [r2, #88]	; 0x58
 8106e62:	e003      	b.n	8106e6c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106e64:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106e68:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8106e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106e74:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8106e78:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8106e7c:	2300      	movs	r3, #0
 8106e7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8106e82:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8106e86:	460b      	mov	r3, r1
 8106e88:	4313      	orrs	r3, r2
 8106e8a:	d037      	beq.n	8106efc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8106e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106e92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106e96:	d00e      	beq.n	8106eb6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8106e98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106e9c:	d816      	bhi.n	8106ecc <HAL_RCCEx_PeriphCLKConfig+0x700>
 8106e9e:	2b00      	cmp	r3, #0
 8106ea0:	d018      	beq.n	8106ed4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8106ea2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106ea6:	d111      	bne.n	8106ecc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106ea8:	4b8d      	ldr	r3, [pc, #564]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106eac:	4a8c      	ldr	r2, [pc, #560]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106eae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8106eb2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8106eb4:	e00f      	b.n	8106ed6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106eba:	3308      	adds	r3, #8
 8106ebc:	2101      	movs	r1, #1
 8106ebe:	4618      	mov	r0, r3
 8106ec0:	f002 f81e 	bl	8108f00 <RCCEx_PLL2_Config>
 8106ec4:	4603      	mov	r3, r0
 8106ec6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8106eca:	e004      	b.n	8106ed6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106ecc:	2301      	movs	r3, #1
 8106ece:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106ed2:	e000      	b.n	8106ed6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8106ed4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106ed6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106eda:	2b00      	cmp	r3, #0
 8106edc:	d10a      	bne.n	8106ef4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8106ede:	4b80      	ldr	r3, [pc, #512]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106ee0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106ee2:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8106ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106eec:	4a7c      	ldr	r2, [pc, #496]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106eee:	430b      	orrs	r3, r1
 8106ef0:	6513      	str	r3, [r2, #80]	; 0x50
 8106ef2:	e003      	b.n	8106efc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106ef4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106ef8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8106efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106f04:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8106f08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8106f0c:	2300      	movs	r3, #0
 8106f0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8106f12:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8106f16:	460b      	mov	r3, r1
 8106f18:	4313      	orrs	r3, r2
 8106f1a:	d039      	beq.n	8106f90 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8106f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106f20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8106f22:	2b03      	cmp	r3, #3
 8106f24:	d81c      	bhi.n	8106f60 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8106f26:	a201      	add	r2, pc, #4	; (adr r2, 8106f2c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8106f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106f2c:	08106f69 	.word	0x08106f69
 8106f30:	08106f3d 	.word	0x08106f3d
 8106f34:	08106f4b 	.word	0x08106f4b
 8106f38:	08106f69 	.word	0x08106f69
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106f3c:	4b68      	ldr	r3, [pc, #416]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f40:	4a67      	ldr	r2, [pc, #412]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106f42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8106f46:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8106f48:	e00f      	b.n	8106f6a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8106f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106f4e:	3308      	adds	r3, #8
 8106f50:	2102      	movs	r1, #2
 8106f52:	4618      	mov	r0, r3
 8106f54:	f001 ffd4 	bl	8108f00 <RCCEx_PLL2_Config>
 8106f58:	4603      	mov	r3, r0
 8106f5a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8106f5e:	e004      	b.n	8106f6a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8106f60:	2301      	movs	r3, #1
 8106f62:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106f66:	e000      	b.n	8106f6a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8106f68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106f6e:	2b00      	cmp	r3, #0
 8106f70:	d10a      	bne.n	8106f88 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8106f72:	4b5b      	ldr	r3, [pc, #364]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106f76:	f023 0103 	bic.w	r1, r3, #3
 8106f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8106f80:	4a57      	ldr	r2, [pc, #348]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106f82:	430b      	orrs	r3, r1
 8106f84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8106f86:	e003      	b.n	8106f90 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106f88:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106f8c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8106f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106f98:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8106f9c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8106fa0:	2300      	movs	r3, #0
 8106fa2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8106fa6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8106faa:	460b      	mov	r3, r1
 8106fac:	4313      	orrs	r3, r2
 8106fae:	f000 809f 	beq.w	81070f0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8106fb2:	4b4c      	ldr	r3, [pc, #304]	; (81070e4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8106fb4:	681b      	ldr	r3, [r3, #0]
 8106fb6:	4a4b      	ldr	r2, [pc, #300]	; (81070e4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8106fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8106fbc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8106fbe:	f7fb f943 	bl	8102248 <HAL_GetTick>
 8106fc2:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8106fc6:	e00b      	b.n	8106fe0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8106fc8:	f7fb f93e 	bl	8102248 <HAL_GetTick>
 8106fcc:	4602      	mov	r2, r0
 8106fce:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8106fd2:	1ad3      	subs	r3, r2, r3
 8106fd4:	2b64      	cmp	r3, #100	; 0x64
 8106fd6:	d903      	bls.n	8106fe0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8106fd8:	2303      	movs	r3, #3
 8106fda:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106fde:	e005      	b.n	8106fec <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8106fe0:	4b40      	ldr	r3, [pc, #256]	; (81070e4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8106fe2:	681b      	ldr	r3, [r3, #0]
 8106fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106fe8:	2b00      	cmp	r3, #0
 8106fea:	d0ed      	beq.n	8106fc8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8106fec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106ff0:	2b00      	cmp	r3, #0
 8106ff2:	d179      	bne.n	81070e8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8106ff4:	4b3a      	ldr	r3, [pc, #232]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106ff6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8106ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106ffc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8107000:	4053      	eors	r3, r2
 8107002:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8107006:	2b00      	cmp	r3, #0
 8107008:	d015      	beq.n	8107036 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810700a:	4b35      	ldr	r3, [pc, #212]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810700c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810700e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107012:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8107016:	4b32      	ldr	r3, [pc, #200]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810701a:	4a31      	ldr	r2, [pc, #196]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810701c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8107020:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8107022:	4b2f      	ldr	r3, [pc, #188]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8107026:	4a2e      	ldr	r2, [pc, #184]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107028:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810702c:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810702e:	4a2c      	ldr	r2, [pc, #176]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107030:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8107034:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8107036:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810703a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 810703e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107042:	d118      	bne.n	8107076 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8107044:	f7fb f900 	bl	8102248 <HAL_GetTick>
 8107048:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810704c:	e00d      	b.n	810706a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810704e:	f7fb f8fb 	bl	8102248 <HAL_GetTick>
 8107052:	4602      	mov	r2, r0
 8107054:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8107058:	1ad2      	subs	r2, r2, r3
 810705a:	f241 3388 	movw	r3, #5000	; 0x1388
 810705e:	429a      	cmp	r2, r3
 8107060:	d903      	bls.n	810706a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8107062:	2303      	movs	r3, #3
 8107064:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8107068:	e005      	b.n	8107076 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810706a:	4b1d      	ldr	r3, [pc, #116]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810706c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810706e:	f003 0302 	and.w	r3, r3, #2
 8107072:	2b00      	cmp	r3, #0
 8107074:	d0eb      	beq.n	810704e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8107076:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810707a:	2b00      	cmp	r3, #0
 810707c:	d12b      	bne.n	81070d6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810707e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107082:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8107086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810708a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810708e:	d110      	bne.n	81070b2 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8107090:	4b13      	ldr	r3, [pc, #76]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8107092:	691b      	ldr	r3, [r3, #16]
 8107094:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8107098:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810709c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81070a0:	091b      	lsrs	r3, r3, #4
 81070a2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81070a6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 81070aa:	4a0d      	ldr	r2, [pc, #52]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81070ac:	430b      	orrs	r3, r1
 81070ae:	6113      	str	r3, [r2, #16]
 81070b0:	e005      	b.n	81070be <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 81070b2:	4b0b      	ldr	r3, [pc, #44]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81070b4:	691b      	ldr	r3, [r3, #16]
 81070b6:	4a0a      	ldr	r2, [pc, #40]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81070b8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 81070bc:	6113      	str	r3, [r2, #16]
 81070be:	4b08      	ldr	r3, [pc, #32]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81070c0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 81070c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81070c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81070ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81070ce:	4a04      	ldr	r2, [pc, #16]	; (81070e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81070d0:	430b      	orrs	r3, r1
 81070d2:	6713      	str	r3, [r2, #112]	; 0x70
 81070d4:	e00c      	b.n	81070f0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81070d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81070da:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 81070de:	e007      	b.n	81070f0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 81070e0:	58024400 	.word	0x58024400
 81070e4:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81070e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81070ec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 81070f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81070f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81070f8:	f002 0301 	and.w	r3, r2, #1
 81070fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8107100:	2300      	movs	r3, #0
 8107102:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8107106:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 810710a:	460b      	mov	r3, r1
 810710c:	4313      	orrs	r3, r2
 810710e:	f000 8089 	beq.w	8107224 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8107112:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107116:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8107118:	2b28      	cmp	r3, #40	; 0x28
 810711a:	d86b      	bhi.n	81071f4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 810711c:	a201      	add	r2, pc, #4	; (adr r2, 8107124 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 810711e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107122:	bf00      	nop
 8107124:	081071fd 	.word	0x081071fd
 8107128:	081071f5 	.word	0x081071f5
 810712c:	081071f5 	.word	0x081071f5
 8107130:	081071f5 	.word	0x081071f5
 8107134:	081071f5 	.word	0x081071f5
 8107138:	081071f5 	.word	0x081071f5
 810713c:	081071f5 	.word	0x081071f5
 8107140:	081071f5 	.word	0x081071f5
 8107144:	081071c9 	.word	0x081071c9
 8107148:	081071f5 	.word	0x081071f5
 810714c:	081071f5 	.word	0x081071f5
 8107150:	081071f5 	.word	0x081071f5
 8107154:	081071f5 	.word	0x081071f5
 8107158:	081071f5 	.word	0x081071f5
 810715c:	081071f5 	.word	0x081071f5
 8107160:	081071f5 	.word	0x081071f5
 8107164:	081071df 	.word	0x081071df
 8107168:	081071f5 	.word	0x081071f5
 810716c:	081071f5 	.word	0x081071f5
 8107170:	081071f5 	.word	0x081071f5
 8107174:	081071f5 	.word	0x081071f5
 8107178:	081071f5 	.word	0x081071f5
 810717c:	081071f5 	.word	0x081071f5
 8107180:	081071f5 	.word	0x081071f5
 8107184:	081071fd 	.word	0x081071fd
 8107188:	081071f5 	.word	0x081071f5
 810718c:	081071f5 	.word	0x081071f5
 8107190:	081071f5 	.word	0x081071f5
 8107194:	081071f5 	.word	0x081071f5
 8107198:	081071f5 	.word	0x081071f5
 810719c:	081071f5 	.word	0x081071f5
 81071a0:	081071f5 	.word	0x081071f5
 81071a4:	081071fd 	.word	0x081071fd
 81071a8:	081071f5 	.word	0x081071f5
 81071ac:	081071f5 	.word	0x081071f5
 81071b0:	081071f5 	.word	0x081071f5
 81071b4:	081071f5 	.word	0x081071f5
 81071b8:	081071f5 	.word	0x081071f5
 81071bc:	081071f5 	.word	0x081071f5
 81071c0:	081071f5 	.word	0x081071f5
 81071c4:	081071fd 	.word	0x081071fd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81071c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81071cc:	3308      	adds	r3, #8
 81071ce:	2101      	movs	r1, #1
 81071d0:	4618      	mov	r0, r3
 81071d2:	f001 fe95 	bl	8108f00 <RCCEx_PLL2_Config>
 81071d6:	4603      	mov	r3, r0
 81071d8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81071dc:	e00f      	b.n	81071fe <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81071de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81071e2:	3328      	adds	r3, #40	; 0x28
 81071e4:	2101      	movs	r1, #1
 81071e6:	4618      	mov	r0, r3
 81071e8:	f001 ff3c 	bl	8109064 <RCCEx_PLL3_Config>
 81071ec:	4603      	mov	r3, r0
 81071ee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81071f2:	e004      	b.n	81071fe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81071f4:	2301      	movs	r3, #1
 81071f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81071fa:	e000      	b.n	81071fe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 81071fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 81071fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107202:	2b00      	cmp	r3, #0
 8107204:	d10a      	bne.n	810721c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8107206:	4bbf      	ldr	r3, [pc, #764]	; (8107504 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810720a:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 810720e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107212:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8107214:	4abb      	ldr	r2, [pc, #748]	; (8107504 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107216:	430b      	orrs	r3, r1
 8107218:	6553      	str	r3, [r2, #84]	; 0x54
 810721a:	e003      	b.n	8107224 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810721c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107220:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8107224:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107228:	e9d3 2300 	ldrd	r2, r3, [r3]
 810722c:	f002 0302 	and.w	r3, r2, #2
 8107230:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8107234:	2300      	movs	r3, #0
 8107236:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 810723a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 810723e:	460b      	mov	r3, r1
 8107240:	4313      	orrs	r3, r2
 8107242:	d041      	beq.n	81072c8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8107244:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107248:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810724a:	2b05      	cmp	r3, #5
 810724c:	d824      	bhi.n	8107298 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 810724e:	a201      	add	r2, pc, #4	; (adr r2, 8107254 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8107250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107254:	081072a1 	.word	0x081072a1
 8107258:	0810726d 	.word	0x0810726d
 810725c:	08107283 	.word	0x08107283
 8107260:	081072a1 	.word	0x081072a1
 8107264:	081072a1 	.word	0x081072a1
 8107268:	081072a1 	.word	0x081072a1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810726c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107270:	3308      	adds	r3, #8
 8107272:	2101      	movs	r1, #1
 8107274:	4618      	mov	r0, r3
 8107276:	f001 fe43 	bl	8108f00 <RCCEx_PLL2_Config>
 810727a:	4603      	mov	r3, r0
 810727c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8107280:	e00f      	b.n	81072a2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8107282:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107286:	3328      	adds	r3, #40	; 0x28
 8107288:	2101      	movs	r1, #1
 810728a:	4618      	mov	r0, r3
 810728c:	f001 feea 	bl	8109064 <RCCEx_PLL3_Config>
 8107290:	4603      	mov	r3, r0
 8107292:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8107296:	e004      	b.n	81072a2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107298:	2301      	movs	r3, #1
 810729a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810729e:	e000      	b.n	81072a2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 81072a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81072a2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81072a6:	2b00      	cmp	r3, #0
 81072a8:	d10a      	bne.n	81072c0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81072aa:	4b96      	ldr	r3, [pc, #600]	; (8107504 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81072ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81072ae:	f023 0107 	bic.w	r1, r3, #7
 81072b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81072b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 81072b8:	4a92      	ldr	r2, [pc, #584]	; (8107504 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81072ba:	430b      	orrs	r3, r1
 81072bc:	6553      	str	r3, [r2, #84]	; 0x54
 81072be:	e003      	b.n	81072c8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81072c0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81072c4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81072c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81072cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81072d0:	f002 0304 	and.w	r3, r2, #4
 81072d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 81072d8:	2300      	movs	r3, #0
 81072da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 81072de:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 81072e2:	460b      	mov	r3, r1
 81072e4:	4313      	orrs	r3, r2
 81072e6:	d044      	beq.n	8107372 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 81072e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81072ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81072f0:	2b05      	cmp	r3, #5
 81072f2:	d825      	bhi.n	8107340 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 81072f4:	a201      	add	r2, pc, #4	; (adr r2, 81072fc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 81072f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81072fa:	bf00      	nop
 81072fc:	08107349 	.word	0x08107349
 8107300:	08107315 	.word	0x08107315
 8107304:	0810732b 	.word	0x0810732b
 8107308:	08107349 	.word	0x08107349
 810730c:	08107349 	.word	0x08107349
 8107310:	08107349 	.word	0x08107349
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8107314:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107318:	3308      	adds	r3, #8
 810731a:	2101      	movs	r1, #1
 810731c:	4618      	mov	r0, r3
 810731e:	f001 fdef 	bl	8108f00 <RCCEx_PLL2_Config>
 8107322:	4603      	mov	r3, r0
 8107324:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8107328:	e00f      	b.n	810734a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810732a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810732e:	3328      	adds	r3, #40	; 0x28
 8107330:	2101      	movs	r1, #1
 8107332:	4618      	mov	r0, r3
 8107334:	f001 fe96 	bl	8109064 <RCCEx_PLL3_Config>
 8107338:	4603      	mov	r3, r0
 810733a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810733e:	e004      	b.n	810734a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107340:	2301      	movs	r3, #1
 8107342:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8107346:	e000      	b.n	810734a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8107348:	bf00      	nop
    }

    if (ret == HAL_OK)
 810734a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810734e:	2b00      	cmp	r3, #0
 8107350:	d10b      	bne.n	810736a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8107352:	4b6c      	ldr	r3, [pc, #432]	; (8107504 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107356:	f023 0107 	bic.w	r1, r3, #7
 810735a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810735e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8107362:	4a68      	ldr	r2, [pc, #416]	; (8107504 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107364:	430b      	orrs	r3, r1
 8107366:	6593      	str	r3, [r2, #88]	; 0x58
 8107368:	e003      	b.n	8107372 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810736a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810736e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8107372:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107376:	e9d3 2300 	ldrd	r2, r3, [r3]
 810737a:	f002 0320 	and.w	r3, r2, #32
 810737e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8107382:	2300      	movs	r3, #0
 8107384:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8107388:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 810738c:	460b      	mov	r3, r1
 810738e:	4313      	orrs	r3, r2
 8107390:	d055      	beq.n	810743e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8107392:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810739a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810739e:	d033      	beq.n	8107408 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 81073a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81073a4:	d82c      	bhi.n	8107400 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81073a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81073aa:	d02f      	beq.n	810740c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 81073ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81073b0:	d826      	bhi.n	8107400 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81073b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81073b6:	d02b      	beq.n	8107410 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 81073b8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81073bc:	d820      	bhi.n	8107400 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81073be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81073c2:	d012      	beq.n	81073ea <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 81073c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81073c8:	d81a      	bhi.n	8107400 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81073ca:	2b00      	cmp	r3, #0
 81073cc:	d022      	beq.n	8107414 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 81073ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81073d2:	d115      	bne.n	8107400 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81073d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81073d8:	3308      	adds	r3, #8
 81073da:	2100      	movs	r1, #0
 81073dc:	4618      	mov	r0, r3
 81073de:	f001 fd8f 	bl	8108f00 <RCCEx_PLL2_Config>
 81073e2:	4603      	mov	r3, r0
 81073e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81073e8:	e015      	b.n	8107416 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81073ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81073ee:	3328      	adds	r3, #40	; 0x28
 81073f0:	2102      	movs	r1, #2
 81073f2:	4618      	mov	r0, r3
 81073f4:	f001 fe36 	bl	8109064 <RCCEx_PLL3_Config>
 81073f8:	4603      	mov	r3, r0
 81073fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81073fe:	e00a      	b.n	8107416 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107400:	2301      	movs	r3, #1
 8107402:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8107406:	e006      	b.n	8107416 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8107408:	bf00      	nop
 810740a:	e004      	b.n	8107416 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810740c:	bf00      	nop
 810740e:	e002      	b.n	8107416 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8107410:	bf00      	nop
 8107412:	e000      	b.n	8107416 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8107414:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107416:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810741a:	2b00      	cmp	r3, #0
 810741c:	d10b      	bne.n	8107436 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 810741e:	4b39      	ldr	r3, [pc, #228]	; (8107504 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107422:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8107426:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810742a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810742e:	4a35      	ldr	r2, [pc, #212]	; (8107504 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107430:	430b      	orrs	r3, r1
 8107432:	6553      	str	r3, [r2, #84]	; 0x54
 8107434:	e003      	b.n	810743e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107436:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810743a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 810743e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107446:	f002 0340 	and.w	r3, r2, #64	; 0x40
 810744a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 810744e:	2300      	movs	r3, #0
 8107450:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8107454:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8107458:	460b      	mov	r3, r1
 810745a:	4313      	orrs	r3, r2
 810745c:	d058      	beq.n	8107510 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 810745e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107462:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8107466:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 810746a:	d033      	beq.n	81074d4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 810746c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8107470:	d82c      	bhi.n	81074cc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8107472:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107476:	d02f      	beq.n	81074d8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8107478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810747c:	d826      	bhi.n	81074cc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810747e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8107482:	d02b      	beq.n	81074dc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8107484:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8107488:	d820      	bhi.n	81074cc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810748a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810748e:	d012      	beq.n	81074b6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8107490:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8107494:	d81a      	bhi.n	81074cc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8107496:	2b00      	cmp	r3, #0
 8107498:	d022      	beq.n	81074e0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 810749a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810749e:	d115      	bne.n	81074cc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81074a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81074a4:	3308      	adds	r3, #8
 81074a6:	2100      	movs	r1, #0
 81074a8:	4618      	mov	r0, r3
 81074aa:	f001 fd29 	bl	8108f00 <RCCEx_PLL2_Config>
 81074ae:	4603      	mov	r3, r0
 81074b0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81074b4:	e015      	b.n	81074e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81074b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81074ba:	3328      	adds	r3, #40	; 0x28
 81074bc:	2102      	movs	r1, #2
 81074be:	4618      	mov	r0, r3
 81074c0:	f001 fdd0 	bl	8109064 <RCCEx_PLL3_Config>
 81074c4:	4603      	mov	r3, r0
 81074c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81074ca:	e00a      	b.n	81074e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81074cc:	2301      	movs	r3, #1
 81074ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81074d2:	e006      	b.n	81074e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81074d4:	bf00      	nop
 81074d6:	e004      	b.n	81074e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81074d8:	bf00      	nop
 81074da:	e002      	b.n	81074e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81074dc:	bf00      	nop
 81074de:	e000      	b.n	81074e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81074e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81074e2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81074e6:	2b00      	cmp	r3, #0
 81074e8:	d10e      	bne.n	8107508 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81074ea:	4b06      	ldr	r3, [pc, #24]	; (8107504 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81074ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81074ee:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 81074f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81074f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81074fa:	4a02      	ldr	r2, [pc, #8]	; (8107504 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81074fc:	430b      	orrs	r3, r1
 81074fe:	6593      	str	r3, [r2, #88]	; 0x58
 8107500:	e006      	b.n	8107510 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8107502:	bf00      	nop
 8107504:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107508:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810750c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8107510:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107518:	f002 0380 	and.w	r3, r2, #128	; 0x80
 810751c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8107520:	2300      	movs	r3, #0
 8107522:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8107526:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 810752a:	460b      	mov	r3, r1
 810752c:	4313      	orrs	r3, r2
 810752e:	d055      	beq.n	81075dc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8107530:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107534:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8107538:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810753c:	d033      	beq.n	81075a6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 810753e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8107542:	d82c      	bhi.n	810759e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8107544:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8107548:	d02f      	beq.n	81075aa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 810754a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810754e:	d826      	bhi.n	810759e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8107550:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8107554:	d02b      	beq.n	81075ae <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8107556:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 810755a:	d820      	bhi.n	810759e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 810755c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8107560:	d012      	beq.n	8107588 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8107562:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8107566:	d81a      	bhi.n	810759e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8107568:	2b00      	cmp	r3, #0
 810756a:	d022      	beq.n	81075b2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 810756c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8107570:	d115      	bne.n	810759e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107572:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107576:	3308      	adds	r3, #8
 8107578:	2100      	movs	r1, #0
 810757a:	4618      	mov	r0, r3
 810757c:	f001 fcc0 	bl	8108f00 <RCCEx_PLL2_Config>
 8107580:	4603      	mov	r3, r0
 8107582:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8107586:	e015      	b.n	81075b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8107588:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810758c:	3328      	adds	r3, #40	; 0x28
 810758e:	2102      	movs	r1, #2
 8107590:	4618      	mov	r0, r3
 8107592:	f001 fd67 	bl	8109064 <RCCEx_PLL3_Config>
 8107596:	4603      	mov	r3, r0
 8107598:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 810759c:	e00a      	b.n	81075b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810759e:	2301      	movs	r3, #1
 81075a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81075a4:	e006      	b.n	81075b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81075a6:	bf00      	nop
 81075a8:	e004      	b.n	81075b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81075aa:	bf00      	nop
 81075ac:	e002      	b.n	81075b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81075ae:	bf00      	nop
 81075b0:	e000      	b.n	81075b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81075b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81075b4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81075b8:	2b00      	cmp	r3, #0
 81075ba:	d10b      	bne.n	81075d4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81075bc:	4ba1      	ldr	r3, [pc, #644]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81075be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81075c0:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 81075c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81075c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81075cc:	4a9d      	ldr	r2, [pc, #628]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81075ce:	430b      	orrs	r3, r1
 81075d0:	6593      	str	r3, [r2, #88]	; 0x58
 81075d2:	e003      	b.n	81075dc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81075d4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81075d8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 81075dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81075e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81075e4:	f002 0308 	and.w	r3, r2, #8
 81075e8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 81075ec:	2300      	movs	r3, #0
 81075ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 81075f2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 81075f6:	460b      	mov	r3, r1
 81075f8:	4313      	orrs	r3, r2
 81075fa:	d01e      	beq.n	810763a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 81075fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107600:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107604:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107608:	d10c      	bne.n	8107624 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 810760a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810760e:	3328      	adds	r3, #40	; 0x28
 8107610:	2102      	movs	r1, #2
 8107612:	4618      	mov	r0, r3
 8107614:	f001 fd26 	bl	8109064 <RCCEx_PLL3_Config>
 8107618:	4603      	mov	r3, r0
 810761a:	2b00      	cmp	r3, #0
 810761c:	d002      	beq.n	8107624 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 810761e:	2301      	movs	r3, #1
 8107620:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8107624:	4b87      	ldr	r3, [pc, #540]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107628:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 810762c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107630:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107634:	4a83      	ldr	r2, [pc, #524]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107636:	430b      	orrs	r3, r1
 8107638:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810763a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810763e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107642:	f002 0310 	and.w	r3, r2, #16
 8107646:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 810764a:	2300      	movs	r3, #0
 810764c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8107650:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8107654:	460b      	mov	r3, r1
 8107656:	4313      	orrs	r3, r2
 8107658:	d01e      	beq.n	8107698 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 810765a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810765e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8107662:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107666:	d10c      	bne.n	8107682 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8107668:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810766c:	3328      	adds	r3, #40	; 0x28
 810766e:	2102      	movs	r1, #2
 8107670:	4618      	mov	r0, r3
 8107672:	f001 fcf7 	bl	8109064 <RCCEx_PLL3_Config>
 8107676:	4603      	mov	r3, r0
 8107678:	2b00      	cmp	r3, #0
 810767a:	d002      	beq.n	8107682 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 810767c:	2301      	movs	r3, #1
 810767e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8107682:	4b70      	ldr	r3, [pc, #448]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107686:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 810768a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810768e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8107692:	4a6c      	ldr	r2, [pc, #432]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107694:	430b      	orrs	r3, r1
 8107696:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8107698:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810769c:	e9d3 2300 	ldrd	r2, r3, [r3]
 81076a0:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 81076a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 81076a8:	2300      	movs	r3, #0
 81076aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 81076ae:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 81076b2:	460b      	mov	r3, r1
 81076b4:	4313      	orrs	r3, r2
 81076b6:	d03e      	beq.n	8107736 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 81076b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81076bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81076c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81076c4:	d022      	beq.n	810770c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 81076c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81076ca:	d81b      	bhi.n	8107704 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 81076cc:	2b00      	cmp	r3, #0
 81076ce:	d003      	beq.n	81076d8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 81076d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81076d4:	d00b      	beq.n	81076ee <HAL_RCCEx_PeriphCLKConfig+0xf22>
 81076d6:	e015      	b.n	8107704 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81076d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81076dc:	3308      	adds	r3, #8
 81076de:	2100      	movs	r1, #0
 81076e0:	4618      	mov	r0, r3
 81076e2:	f001 fc0d 	bl	8108f00 <RCCEx_PLL2_Config>
 81076e6:	4603      	mov	r3, r0
 81076e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 81076ec:	e00f      	b.n	810770e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81076ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81076f2:	3328      	adds	r3, #40	; 0x28
 81076f4:	2102      	movs	r1, #2
 81076f6:	4618      	mov	r0, r3
 81076f8:	f001 fcb4 	bl	8109064 <RCCEx_PLL3_Config>
 81076fc:	4603      	mov	r3, r0
 81076fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8107702:	e004      	b.n	810770e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107704:	2301      	movs	r3, #1
 8107706:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810770a:	e000      	b.n	810770e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 810770c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810770e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107712:	2b00      	cmp	r3, #0
 8107714:	d10b      	bne.n	810772e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8107716:	4b4b      	ldr	r3, [pc, #300]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810771a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 810771e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107722:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8107726:	4a47      	ldr	r2, [pc, #284]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107728:	430b      	orrs	r3, r1
 810772a:	6593      	str	r3, [r2, #88]	; 0x58
 810772c:	e003      	b.n	8107736 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810772e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107732:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8107736:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810773a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810773e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8107742:	67bb      	str	r3, [r7, #120]	; 0x78
 8107744:	2300      	movs	r3, #0
 8107746:	67fb      	str	r3, [r7, #124]	; 0x7c
 8107748:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 810774c:	460b      	mov	r3, r1
 810774e:	4313      	orrs	r3, r2
 8107750:	d03b      	beq.n	81077ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8107752:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810775a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810775e:	d01f      	beq.n	81077a0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8107760:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8107764:	d818      	bhi.n	8107798 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8107766:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810776a:	d003      	beq.n	8107774 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 810776c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8107770:	d007      	beq.n	8107782 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8107772:	e011      	b.n	8107798 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107774:	4b33      	ldr	r3, [pc, #204]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107778:	4a32      	ldr	r2, [pc, #200]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810777a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810777e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8107780:	e00f      	b.n	81077a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8107782:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107786:	3328      	adds	r3, #40	; 0x28
 8107788:	2101      	movs	r1, #1
 810778a:	4618      	mov	r0, r3
 810778c:	f001 fc6a 	bl	8109064 <RCCEx_PLL3_Config>
 8107790:	4603      	mov	r3, r0
 8107792:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8107796:	e004      	b.n	81077a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107798:	2301      	movs	r3, #1
 810779a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810779e:	e000      	b.n	81077a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 81077a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81077a2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81077a6:	2b00      	cmp	r3, #0
 81077a8:	d10b      	bne.n	81077c2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 81077aa:	4b26      	ldr	r3, [pc, #152]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81077ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81077ae:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 81077b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81077b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81077ba:	4a22      	ldr	r2, [pc, #136]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81077bc:	430b      	orrs	r3, r1
 81077be:	6553      	str	r3, [r2, #84]	; 0x54
 81077c0:	e003      	b.n	81077ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81077c2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81077c6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81077ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81077ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 81077d2:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 81077d6:	673b      	str	r3, [r7, #112]	; 0x70
 81077d8:	2300      	movs	r3, #0
 81077da:	677b      	str	r3, [r7, #116]	; 0x74
 81077dc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 81077e0:	460b      	mov	r3, r1
 81077e2:	4313      	orrs	r3, r2
 81077e4:	d034      	beq.n	8107850 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 81077e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81077ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81077ec:	2b00      	cmp	r3, #0
 81077ee:	d003      	beq.n	81077f8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 81077f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81077f4:	d007      	beq.n	8107806 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 81077f6:	e011      	b.n	810781c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81077f8:	4b12      	ldr	r3, [pc, #72]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81077fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81077fc:	4a11      	ldr	r2, [pc, #68]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81077fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8107802:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8107804:	e00e      	b.n	8107824 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8107806:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810780a:	3308      	adds	r3, #8
 810780c:	2102      	movs	r1, #2
 810780e:	4618      	mov	r0, r3
 8107810:	f001 fb76 	bl	8108f00 <RCCEx_PLL2_Config>
 8107814:	4603      	mov	r3, r0
 8107816:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 810781a:	e003      	b.n	8107824 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 810781c:	2301      	movs	r3, #1
 810781e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8107822:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107824:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107828:	2b00      	cmp	r3, #0
 810782a:	d10d      	bne.n	8107848 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 810782c:	4b05      	ldr	r3, [pc, #20]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810782e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107830:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8107834:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107838:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810783a:	4a02      	ldr	r2, [pc, #8]	; (8107844 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810783c:	430b      	orrs	r3, r1
 810783e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8107840:	e006      	b.n	8107850 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8107842:	bf00      	nop
 8107844:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107848:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810784c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8107850:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107858:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 810785c:	66bb      	str	r3, [r7, #104]	; 0x68
 810785e:	2300      	movs	r3, #0
 8107860:	66fb      	str	r3, [r7, #108]	; 0x6c
 8107862:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8107866:	460b      	mov	r3, r1
 8107868:	4313      	orrs	r3, r2
 810786a:	d00c      	beq.n	8107886 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 810786c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107870:	3328      	adds	r3, #40	; 0x28
 8107872:	2102      	movs	r1, #2
 8107874:	4618      	mov	r0, r3
 8107876:	f001 fbf5 	bl	8109064 <RCCEx_PLL3_Config>
 810787a:	4603      	mov	r3, r0
 810787c:	2b00      	cmp	r3, #0
 810787e:	d002      	beq.n	8107886 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8107880:	2301      	movs	r3, #1
 8107882:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8107886:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810788a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810788e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8107892:	663b      	str	r3, [r7, #96]	; 0x60
 8107894:	2300      	movs	r3, #0
 8107896:	667b      	str	r3, [r7, #100]	; 0x64
 8107898:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 810789c:	460b      	mov	r3, r1
 810789e:	4313      	orrs	r3, r2
 81078a0:	d038      	beq.n	8107914 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 81078a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81078a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81078aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81078ae:	d018      	beq.n	81078e2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 81078b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81078b4:	d811      	bhi.n	81078da <HAL_RCCEx_PeriphCLKConfig+0x110e>
 81078b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81078ba:	d014      	beq.n	81078e6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 81078bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81078c0:	d80b      	bhi.n	81078da <HAL_RCCEx_PeriphCLKConfig+0x110e>
 81078c2:	2b00      	cmp	r3, #0
 81078c4:	d011      	beq.n	81078ea <HAL_RCCEx_PeriphCLKConfig+0x111e>
 81078c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81078ca:	d106      	bne.n	81078da <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81078cc:	4bc3      	ldr	r3, [pc, #780]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81078ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81078d0:	4ac2      	ldr	r2, [pc, #776]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81078d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81078d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 81078d8:	e008      	b.n	81078ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81078da:	2301      	movs	r3, #1
 81078dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81078e0:	e004      	b.n	81078ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81078e2:	bf00      	nop
 81078e4:	e002      	b.n	81078ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81078e6:	bf00      	nop
 81078e8:	e000      	b.n	81078ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81078ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 81078ec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81078f0:	2b00      	cmp	r3, #0
 81078f2:	d10b      	bne.n	810790c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 81078f4:	4bb9      	ldr	r3, [pc, #740]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81078f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81078f8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 81078fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107900:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8107904:	4ab5      	ldr	r2, [pc, #724]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107906:	430b      	orrs	r3, r1
 8107908:	6553      	str	r3, [r2, #84]	; 0x54
 810790a:	e003      	b.n	8107914 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810790c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107910:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8107914:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107918:	e9d3 2300 	ldrd	r2, r3, [r3]
 810791c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8107920:	65bb      	str	r3, [r7, #88]	; 0x58
 8107922:	2300      	movs	r3, #0
 8107924:	65fb      	str	r3, [r7, #92]	; 0x5c
 8107926:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 810792a:	460b      	mov	r3, r1
 810792c:	4313      	orrs	r3, r2
 810792e:	d009      	beq.n	8107944 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8107930:	4baa      	ldr	r3, [pc, #680]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107932:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107934:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8107938:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810793c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810793e:	4aa7      	ldr	r2, [pc, #668]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107940:	430b      	orrs	r3, r1
 8107942:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8107944:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107948:	e9d3 2300 	ldrd	r2, r3, [r3]
 810794c:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8107950:	653b      	str	r3, [r7, #80]	; 0x50
 8107952:	2300      	movs	r3, #0
 8107954:	657b      	str	r3, [r7, #84]	; 0x54
 8107956:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 810795a:	460b      	mov	r3, r1
 810795c:	4313      	orrs	r3, r2
 810795e:	d00a      	beq.n	8107976 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8107960:	4b9e      	ldr	r3, [pc, #632]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107962:	691b      	ldr	r3, [r3, #16]
 8107964:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8107968:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810796c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8107970:	4a9a      	ldr	r2, [pc, #616]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107972:	430b      	orrs	r3, r1
 8107974:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8107976:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810797a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810797e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8107982:	64bb      	str	r3, [r7, #72]	; 0x48
 8107984:	2300      	movs	r3, #0
 8107986:	64fb      	str	r3, [r7, #76]	; 0x4c
 8107988:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 810798c:	460b      	mov	r3, r1
 810798e:	4313      	orrs	r3, r2
 8107990:	d009      	beq.n	81079a6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8107992:	4b92      	ldr	r3, [pc, #584]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107994:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107996:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 810799a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810799e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81079a0:	4a8e      	ldr	r2, [pc, #568]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81079a2:	430b      	orrs	r3, r1
 81079a4:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 81079a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81079aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81079ae:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 81079b2:	643b      	str	r3, [r7, #64]	; 0x40
 81079b4:	2300      	movs	r3, #0
 81079b6:	647b      	str	r3, [r7, #68]	; 0x44
 81079b8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 81079bc:	460b      	mov	r3, r1
 81079be:	4313      	orrs	r3, r2
 81079c0:	d00e      	beq.n	81079e0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 81079c2:	4b86      	ldr	r3, [pc, #536]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81079c4:	691b      	ldr	r3, [r3, #16]
 81079c6:	4a85      	ldr	r2, [pc, #532]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81079c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 81079cc:	6113      	str	r3, [r2, #16]
 81079ce:	4b83      	ldr	r3, [pc, #524]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81079d0:	6919      	ldr	r1, [r3, #16]
 81079d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81079d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 81079da:	4a80      	ldr	r2, [pc, #512]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81079dc:	430b      	orrs	r3, r1
 81079de:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 81079e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81079e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81079e8:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 81079ec:	63bb      	str	r3, [r7, #56]	; 0x38
 81079ee:	2300      	movs	r3, #0
 81079f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 81079f2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 81079f6:	460b      	mov	r3, r1
 81079f8:	4313      	orrs	r3, r2
 81079fa:	d009      	beq.n	8107a10 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 81079fc:	4b77      	ldr	r3, [pc, #476]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81079fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107a00:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8107a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107a0a:	4a74      	ldr	r2, [pc, #464]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107a0c:	430b      	orrs	r3, r1
 8107a0e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8107a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107a18:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8107a1c:	633b      	str	r3, [r7, #48]	; 0x30
 8107a1e:	2300      	movs	r3, #0
 8107a20:	637b      	str	r3, [r7, #52]	; 0x34
 8107a22:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8107a26:	460b      	mov	r3, r1
 8107a28:	4313      	orrs	r3, r2
 8107a2a:	d00a      	beq.n	8107a42 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8107a2c:	4b6b      	ldr	r3, [pc, #428]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107a30:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8107a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8107a3c:	4a67      	ldr	r2, [pc, #412]	; (8107bdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107a3e:	430b      	orrs	r3, r1
 8107a40:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8107a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107a4a:	2100      	movs	r1, #0
 8107a4c:	62b9      	str	r1, [r7, #40]	; 0x28
 8107a4e:	f003 0301 	and.w	r3, r3, #1
 8107a52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8107a54:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8107a58:	460b      	mov	r3, r1
 8107a5a:	4313      	orrs	r3, r2
 8107a5c:	d011      	beq.n	8107a82 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107a62:	3308      	adds	r3, #8
 8107a64:	2100      	movs	r1, #0
 8107a66:	4618      	mov	r0, r3
 8107a68:	f001 fa4a 	bl	8108f00 <RCCEx_PLL2_Config>
 8107a6c:	4603      	mov	r3, r0
 8107a6e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8107a72:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107a76:	2b00      	cmp	r3, #0
 8107a78:	d003      	beq.n	8107a82 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107a7a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107a7e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8107a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107a8a:	2100      	movs	r1, #0
 8107a8c:	6239      	str	r1, [r7, #32]
 8107a8e:	f003 0302 	and.w	r3, r3, #2
 8107a92:	627b      	str	r3, [r7, #36]	; 0x24
 8107a94:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8107a98:	460b      	mov	r3, r1
 8107a9a:	4313      	orrs	r3, r2
 8107a9c:	d011      	beq.n	8107ac2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8107a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107aa2:	3308      	adds	r3, #8
 8107aa4:	2101      	movs	r1, #1
 8107aa6:	4618      	mov	r0, r3
 8107aa8:	f001 fa2a 	bl	8108f00 <RCCEx_PLL2_Config>
 8107aac:	4603      	mov	r3, r0
 8107aae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8107ab2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107ab6:	2b00      	cmp	r3, #0
 8107ab8:	d003      	beq.n	8107ac2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107aba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107abe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8107ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107aca:	2100      	movs	r1, #0
 8107acc:	61b9      	str	r1, [r7, #24]
 8107ace:	f003 0304 	and.w	r3, r3, #4
 8107ad2:	61fb      	str	r3, [r7, #28]
 8107ad4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8107ad8:	460b      	mov	r3, r1
 8107ada:	4313      	orrs	r3, r2
 8107adc:	d011      	beq.n	8107b02 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8107ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107ae2:	3308      	adds	r3, #8
 8107ae4:	2102      	movs	r1, #2
 8107ae6:	4618      	mov	r0, r3
 8107ae8:	f001 fa0a 	bl	8108f00 <RCCEx_PLL2_Config>
 8107aec:	4603      	mov	r3, r0
 8107aee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8107af2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107af6:	2b00      	cmp	r3, #0
 8107af8:	d003      	beq.n	8107b02 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107afa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107afe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8107b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107b0a:	2100      	movs	r1, #0
 8107b0c:	6139      	str	r1, [r7, #16]
 8107b0e:	f003 0308 	and.w	r3, r3, #8
 8107b12:	617b      	str	r3, [r7, #20]
 8107b14:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8107b18:	460b      	mov	r3, r1
 8107b1a:	4313      	orrs	r3, r2
 8107b1c:	d011      	beq.n	8107b42 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8107b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107b22:	3328      	adds	r3, #40	; 0x28
 8107b24:	2100      	movs	r1, #0
 8107b26:	4618      	mov	r0, r3
 8107b28:	f001 fa9c 	bl	8109064 <RCCEx_PLL3_Config>
 8107b2c:	4603      	mov	r3, r0
 8107b2e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8107b32:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107b36:	2b00      	cmp	r3, #0
 8107b38:	d003      	beq.n	8107b42 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107b3e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8107b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107b4a:	2100      	movs	r1, #0
 8107b4c:	60b9      	str	r1, [r7, #8]
 8107b4e:	f003 0310 	and.w	r3, r3, #16
 8107b52:	60fb      	str	r3, [r7, #12]
 8107b54:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8107b58:	460b      	mov	r3, r1
 8107b5a:	4313      	orrs	r3, r2
 8107b5c:	d011      	beq.n	8107b82 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8107b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107b62:	3328      	adds	r3, #40	; 0x28
 8107b64:	2101      	movs	r1, #1
 8107b66:	4618      	mov	r0, r3
 8107b68:	f001 fa7c 	bl	8109064 <RCCEx_PLL3_Config>
 8107b6c:	4603      	mov	r3, r0
 8107b6e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8107b72:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107b76:	2b00      	cmp	r3, #0
 8107b78:	d003      	beq.n	8107b82 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107b7a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107b7e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8107b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107b8a:	2100      	movs	r1, #0
 8107b8c:	6039      	str	r1, [r7, #0]
 8107b8e:	f003 0320 	and.w	r3, r3, #32
 8107b92:	607b      	str	r3, [r7, #4]
 8107b94:	e9d7 1200 	ldrd	r1, r2, [r7]
 8107b98:	460b      	mov	r3, r1
 8107b9a:	4313      	orrs	r3, r2
 8107b9c:	d011      	beq.n	8107bc2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8107b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107ba2:	3328      	adds	r3, #40	; 0x28
 8107ba4:	2102      	movs	r1, #2
 8107ba6:	4618      	mov	r0, r3
 8107ba8:	f001 fa5c 	bl	8109064 <RCCEx_PLL3_Config>
 8107bac:	4603      	mov	r3, r0
 8107bae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8107bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107bb6:	2b00      	cmp	r3, #0
 8107bb8:	d003      	beq.n	8107bc2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107bba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107bbe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8107bc2:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8107bc6:	2b00      	cmp	r3, #0
 8107bc8:	d101      	bne.n	8107bce <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8107bca:	2300      	movs	r3, #0
 8107bcc:	e000      	b.n	8107bd0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8107bce:	2301      	movs	r3, #1
}
 8107bd0:	4618      	mov	r0, r3
 8107bd2:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8107bd6:	46bd      	mov	sp, r7
 8107bd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8107bdc:	58024400 	.word	0x58024400

08107be0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8107be0:	b580      	push	{r7, lr}
 8107be2:	b090      	sub	sp, #64	; 0x40
 8107be4:	af00      	add	r7, sp, #0
 8107be6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8107bea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107bee:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 8107bf2:	430b      	orrs	r3, r1
 8107bf4:	f040 8094 	bne.w	8107d20 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8107bf8:	4b9e      	ldr	r3, [pc, #632]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107bfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107bfc:	f003 0307 	and.w	r3, r3, #7
 8107c00:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8107c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107c04:	2b04      	cmp	r3, #4
 8107c06:	f200 8087 	bhi.w	8107d18 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8107c0a:	a201      	add	r2, pc, #4	; (adr r2, 8107c10 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8107c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107c10:	08107c25 	.word	0x08107c25
 8107c14:	08107c4d 	.word	0x08107c4d
 8107c18:	08107c75 	.word	0x08107c75
 8107c1c:	08107d11 	.word	0x08107d11
 8107c20:	08107c9d 	.word	0x08107c9d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107c24:	4b93      	ldr	r3, [pc, #588]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107c26:	681b      	ldr	r3, [r3, #0]
 8107c28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8107c2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8107c30:	d108      	bne.n	8107c44 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107c32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107c36:	4618      	mov	r0, r3
 8107c38:	f001 f810 	bl	8108c5c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8107c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107c40:	f000 bd45 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107c44:	2300      	movs	r3, #0
 8107c46:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107c48:	f000 bd41 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107c4c:	4b89      	ldr	r3, [pc, #548]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107c4e:	681b      	ldr	r3, [r3, #0]
 8107c50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8107c54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8107c58:	d108      	bne.n	8107c6c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107c5a:	f107 0318 	add.w	r3, r7, #24
 8107c5e:	4618      	mov	r0, r3
 8107c60:	f000 fd54 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107c64:	69bb      	ldr	r3, [r7, #24]
 8107c66:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107c68:	f000 bd31 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107c6c:	2300      	movs	r3, #0
 8107c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107c70:	f000 bd2d 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107c74:	4b7f      	ldr	r3, [pc, #508]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107c76:	681b      	ldr	r3, [r3, #0]
 8107c78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107c7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107c80:	d108      	bne.n	8107c94 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107c82:	f107 030c 	add.w	r3, r7, #12
 8107c86:	4618      	mov	r0, r3
 8107c88:	f000 fe94 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107c8c:	68fb      	ldr	r3, [r7, #12]
 8107c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107c90:	f000 bd1d 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107c94:	2300      	movs	r3, #0
 8107c96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107c98:	f000 bd19 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107c9c:	4b75      	ldr	r3, [pc, #468]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107ca0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8107ca4:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107ca6:	4b73      	ldr	r3, [pc, #460]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107ca8:	681b      	ldr	r3, [r3, #0]
 8107caa:	f003 0304 	and.w	r3, r3, #4
 8107cae:	2b04      	cmp	r3, #4
 8107cb0:	d10c      	bne.n	8107ccc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8107cb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107cb4:	2b00      	cmp	r3, #0
 8107cb6:	d109      	bne.n	8107ccc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107cb8:	4b6e      	ldr	r3, [pc, #440]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107cba:	681b      	ldr	r3, [r3, #0]
 8107cbc:	08db      	lsrs	r3, r3, #3
 8107cbe:	f003 0303 	and.w	r3, r3, #3
 8107cc2:	4a6d      	ldr	r2, [pc, #436]	; (8107e78 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8107cc4:	fa22 f303 	lsr.w	r3, r2, r3
 8107cc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107cca:	e01f      	b.n	8107d0c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107ccc:	4b69      	ldr	r3, [pc, #420]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107cce:	681b      	ldr	r3, [r3, #0]
 8107cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107cd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107cd8:	d106      	bne.n	8107ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8107cda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107cdc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8107ce0:	d102      	bne.n	8107ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107ce2:	4b66      	ldr	r3, [pc, #408]	; (8107e7c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8107ce4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107ce6:	e011      	b.n	8107d0c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107ce8:	4b62      	ldr	r3, [pc, #392]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107cea:	681b      	ldr	r3, [r3, #0]
 8107cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8107cf0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8107cf4:	d106      	bne.n	8107d04 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8107cf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107cf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107cfc:	d102      	bne.n	8107d04 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107cfe:	4b60      	ldr	r3, [pc, #384]	; (8107e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8107d00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107d02:	e003      	b.n	8107d0c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107d04:	2300      	movs	r3, #0
 8107d06:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8107d08:	f000 bce1 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107d0c:	f000 bcdf 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107d10:	4b5c      	ldr	r3, [pc, #368]	; (8107e84 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8107d12:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d14:	f000 bcdb 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8107d18:	2300      	movs	r3, #0
 8107d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d1c:	f000 bcd7 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8107d20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107d24:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8107d28:	430b      	orrs	r3, r1
 8107d2a:	f040 80ad 	bne.w	8107e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8107d2e:	4b51      	ldr	r3, [pc, #324]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107d32:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8107d36:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8107d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107d3e:	d056      	beq.n	8107dee <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8107d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107d46:	f200 8090 	bhi.w	8107e6a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8107d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d4c:	2bc0      	cmp	r3, #192	; 0xc0
 8107d4e:	f000 8088 	beq.w	8107e62 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8107d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d54:	2bc0      	cmp	r3, #192	; 0xc0
 8107d56:	f200 8088 	bhi.w	8107e6a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8107d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d5c:	2b80      	cmp	r3, #128	; 0x80
 8107d5e:	d032      	beq.n	8107dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8107d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d62:	2b80      	cmp	r3, #128	; 0x80
 8107d64:	f200 8081 	bhi.w	8107e6a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8107d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d6a:	2b00      	cmp	r3, #0
 8107d6c:	d003      	beq.n	8107d76 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8107d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d70:	2b40      	cmp	r3, #64	; 0x40
 8107d72:	d014      	beq.n	8107d9e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8107d74:	e079      	b.n	8107e6a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107d76:	4b3f      	ldr	r3, [pc, #252]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107d78:	681b      	ldr	r3, [r3, #0]
 8107d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8107d7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8107d82:	d108      	bne.n	8107d96 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107d84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107d88:	4618      	mov	r0, r3
 8107d8a:	f000 ff67 	bl	8108c5c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8107d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107d90:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107d92:	f000 bc9c 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107d96:	2300      	movs	r3, #0
 8107d98:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d9a:	f000 bc98 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107d9e:	4b35      	ldr	r3, [pc, #212]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107da0:	681b      	ldr	r3, [r3, #0]
 8107da2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8107da6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8107daa:	d108      	bne.n	8107dbe <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107dac:	f107 0318 	add.w	r3, r7, #24
 8107db0:	4618      	mov	r0, r3
 8107db2:	f000 fcab 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107db6:	69bb      	ldr	r3, [r7, #24]
 8107db8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107dba:	f000 bc88 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107dbe:	2300      	movs	r3, #0
 8107dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107dc2:	f000 bc84 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107dc6:	4b2b      	ldr	r3, [pc, #172]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107dc8:	681b      	ldr	r3, [r3, #0]
 8107dca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107dce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107dd2:	d108      	bne.n	8107de6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107dd4:	f107 030c 	add.w	r3, r7, #12
 8107dd8:	4618      	mov	r0, r3
 8107dda:	f000 fdeb 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107dde:	68fb      	ldr	r3, [r7, #12]
 8107de0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107de2:	f000 bc74 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107de6:	2300      	movs	r3, #0
 8107de8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107dea:	f000 bc70 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107dee:	4b21      	ldr	r3, [pc, #132]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107df2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8107df6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107df8:	4b1e      	ldr	r3, [pc, #120]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107dfa:	681b      	ldr	r3, [r3, #0]
 8107dfc:	f003 0304 	and.w	r3, r3, #4
 8107e00:	2b04      	cmp	r3, #4
 8107e02:	d10c      	bne.n	8107e1e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8107e04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107e06:	2b00      	cmp	r3, #0
 8107e08:	d109      	bne.n	8107e1e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107e0a:	4b1a      	ldr	r3, [pc, #104]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107e0c:	681b      	ldr	r3, [r3, #0]
 8107e0e:	08db      	lsrs	r3, r3, #3
 8107e10:	f003 0303 	and.w	r3, r3, #3
 8107e14:	4a18      	ldr	r2, [pc, #96]	; (8107e78 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8107e16:	fa22 f303 	lsr.w	r3, r2, r3
 8107e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107e1c:	e01f      	b.n	8107e5e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107e1e:	4b15      	ldr	r3, [pc, #84]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107e20:	681b      	ldr	r3, [r3, #0]
 8107e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107e26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107e2a:	d106      	bne.n	8107e3a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8107e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107e2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8107e32:	d102      	bne.n	8107e3a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107e34:	4b11      	ldr	r3, [pc, #68]	; (8107e7c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8107e36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107e38:	e011      	b.n	8107e5e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107e3a:	4b0e      	ldr	r3, [pc, #56]	; (8107e74 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107e3c:	681b      	ldr	r3, [r3, #0]
 8107e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8107e42:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8107e46:	d106      	bne.n	8107e56 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8107e48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107e4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107e4e:	d102      	bne.n	8107e56 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107e50:	4b0b      	ldr	r3, [pc, #44]	; (8107e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8107e52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107e54:	e003      	b.n	8107e5e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107e56:	2300      	movs	r3, #0
 8107e58:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8107e5a:	f000 bc38 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107e5e:	f000 bc36 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107e62:	4b08      	ldr	r3, [pc, #32]	; (8107e84 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8107e64:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e66:	f000 bc32 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8107e6a:	2300      	movs	r3, #0
 8107e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e6e:	f000 bc2e 	b.w	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107e72:	bf00      	nop
 8107e74:	58024400 	.word	0x58024400
 8107e78:	03d09000 	.word	0x03d09000
 8107e7c:	003d0900 	.word	0x003d0900
 8107e80:	017d7840 	.word	0x017d7840
 8107e84:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8107e88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107e8c:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8107e90:	430b      	orrs	r3, r1
 8107e92:	f040 809c 	bne.w	8107fce <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8107e96:	4b9e      	ldr	r3, [pc, #632]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107e9a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8107e9e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8107ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ea2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8107ea6:	d054      	beq.n	8107f52 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8107ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107eaa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8107eae:	f200 808b 	bhi.w	8107fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8107eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107eb4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8107eb8:	f000 8083 	beq.w	8107fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8107ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ebe:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8107ec2:	f200 8081 	bhi.w	8107fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8107ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ec8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8107ecc:	d02f      	beq.n	8107f2e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8107ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ed0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8107ed4:	d878      	bhi.n	8107fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8107ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ed8:	2b00      	cmp	r3, #0
 8107eda:	d004      	beq.n	8107ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8107edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ede:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8107ee2:	d012      	beq.n	8107f0a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8107ee4:	e070      	b.n	8107fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107ee6:	4b8a      	ldr	r3, [pc, #552]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107ee8:	681b      	ldr	r3, [r3, #0]
 8107eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8107eee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8107ef2:	d107      	bne.n	8107f04 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107ef4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107ef8:	4618      	mov	r0, r3
 8107efa:	f000 feaf 	bl	8108c5c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8107efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107f00:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107f02:	e3e4      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107f04:	2300      	movs	r3, #0
 8107f06:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107f08:	e3e1      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107f0a:	4b81      	ldr	r3, [pc, #516]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107f0c:	681b      	ldr	r3, [r3, #0]
 8107f0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8107f12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8107f16:	d107      	bne.n	8107f28 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107f18:	f107 0318 	add.w	r3, r7, #24
 8107f1c:	4618      	mov	r0, r3
 8107f1e:	f000 fbf5 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107f22:	69bb      	ldr	r3, [r7, #24]
 8107f24:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107f26:	e3d2      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107f28:	2300      	movs	r3, #0
 8107f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107f2c:	e3cf      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107f2e:	4b78      	ldr	r3, [pc, #480]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107f30:	681b      	ldr	r3, [r3, #0]
 8107f32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107f36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107f3a:	d107      	bne.n	8107f4c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107f3c:	f107 030c 	add.w	r3, r7, #12
 8107f40:	4618      	mov	r0, r3
 8107f42:	f000 fd37 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107f46:	68fb      	ldr	r3, [r7, #12]
 8107f48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107f4a:	e3c0      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107f4c:	2300      	movs	r3, #0
 8107f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107f50:	e3bd      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107f52:	4b6f      	ldr	r3, [pc, #444]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107f56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8107f5a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107f5c:	4b6c      	ldr	r3, [pc, #432]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107f5e:	681b      	ldr	r3, [r3, #0]
 8107f60:	f003 0304 	and.w	r3, r3, #4
 8107f64:	2b04      	cmp	r3, #4
 8107f66:	d10c      	bne.n	8107f82 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8107f68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107f6a:	2b00      	cmp	r3, #0
 8107f6c:	d109      	bne.n	8107f82 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107f6e:	4b68      	ldr	r3, [pc, #416]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107f70:	681b      	ldr	r3, [r3, #0]
 8107f72:	08db      	lsrs	r3, r3, #3
 8107f74:	f003 0303 	and.w	r3, r3, #3
 8107f78:	4a66      	ldr	r2, [pc, #408]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8107f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8107f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107f80:	e01e      	b.n	8107fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107f82:	4b63      	ldr	r3, [pc, #396]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107f84:	681b      	ldr	r3, [r3, #0]
 8107f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107f8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107f8e:	d106      	bne.n	8107f9e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8107f90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107f92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8107f96:	d102      	bne.n	8107f9e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107f98:	4b5f      	ldr	r3, [pc, #380]	; (8108118 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8107f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107f9c:	e010      	b.n	8107fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107f9e:	4b5c      	ldr	r3, [pc, #368]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107fa0:	681b      	ldr	r3, [r3, #0]
 8107fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8107fa6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8107faa:	d106      	bne.n	8107fba <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8107fac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107fae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107fb2:	d102      	bne.n	8107fba <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107fb4:	4b59      	ldr	r3, [pc, #356]	; (810811c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8107fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107fb8:	e002      	b.n	8107fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107fba:	2300      	movs	r3, #0
 8107fbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8107fbe:	e386      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107fc0:	e385      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107fc2:	4b57      	ldr	r3, [pc, #348]	; (8108120 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8107fc4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107fc6:	e382      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8107fc8:	2300      	movs	r3, #0
 8107fca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107fcc:	e37f      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8107fce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107fd2:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 8107fd6:	430b      	orrs	r3, r1
 8107fd8:	f040 80a7 	bne.w	810812a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8107fdc:	4b4c      	ldr	r3, [pc, #304]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107fe0:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8107fe4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8107fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107fe8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8107fec:	d055      	beq.n	810809a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8107fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ff0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8107ff4:	f200 8096 	bhi.w	8108124 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8107ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ffa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8107ffe:	f000 8084 	beq.w	810810a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8108002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108004:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8108008:	f200 808c 	bhi.w	8108124 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 810800c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810800e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8108012:	d030      	beq.n	8108076 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8108014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108016:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810801a:	f200 8083 	bhi.w	8108124 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 810801e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108020:	2b00      	cmp	r3, #0
 8108022:	d004      	beq.n	810802e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8108024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108026:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 810802a:	d012      	beq.n	8108052 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 810802c:	e07a      	b.n	8108124 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810802e:	4b38      	ldr	r3, [pc, #224]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108030:	681b      	ldr	r3, [r3, #0]
 8108032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8108036:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810803a:	d107      	bne.n	810804c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810803c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108040:	4618      	mov	r0, r3
 8108042:	f000 fe0b 	bl	8108c5c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8108046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108048:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810804a:	e340      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810804c:	2300      	movs	r3, #0
 810804e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108050:	e33d      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108052:	4b2f      	ldr	r3, [pc, #188]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108054:	681b      	ldr	r3, [r3, #0]
 8108056:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810805a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810805e:	d107      	bne.n	8108070 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108060:	f107 0318 	add.w	r3, r7, #24
 8108064:	4618      	mov	r0, r3
 8108066:	f000 fb51 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810806a:	69bb      	ldr	r3, [r7, #24]
 810806c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810806e:	e32e      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108070:	2300      	movs	r3, #0
 8108072:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108074:	e32b      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108076:	4b26      	ldr	r3, [pc, #152]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8108078:	681b      	ldr	r3, [r3, #0]
 810807a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810807e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108082:	d107      	bne.n	8108094 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108084:	f107 030c 	add.w	r3, r7, #12
 8108088:	4618      	mov	r0, r3
 810808a:	f000 fc93 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810808e:	68fb      	ldr	r3, [r7, #12]
 8108090:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108092:	e31c      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108094:	2300      	movs	r3, #0
 8108096:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108098:	e319      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810809a:	4b1d      	ldr	r3, [pc, #116]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810809c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810809e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81080a2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81080a4:	4b1a      	ldr	r3, [pc, #104]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81080a6:	681b      	ldr	r3, [r3, #0]
 81080a8:	f003 0304 	and.w	r3, r3, #4
 81080ac:	2b04      	cmp	r3, #4
 81080ae:	d10c      	bne.n	81080ca <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 81080b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81080b2:	2b00      	cmp	r3, #0
 81080b4:	d109      	bne.n	81080ca <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81080b6:	4b16      	ldr	r3, [pc, #88]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81080b8:	681b      	ldr	r3, [r3, #0]
 81080ba:	08db      	lsrs	r3, r3, #3
 81080bc:	f003 0303 	and.w	r3, r3, #3
 81080c0:	4a14      	ldr	r2, [pc, #80]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 81080c2:	fa22 f303 	lsr.w	r3, r2, r3
 81080c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 81080c8:	e01e      	b.n	8108108 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81080ca:	4b11      	ldr	r3, [pc, #68]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81080cc:	681b      	ldr	r3, [r3, #0]
 81080ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81080d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81080d6:	d106      	bne.n	81080e6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 81080d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81080da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81080de:	d102      	bne.n	81080e6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81080e0:	4b0d      	ldr	r3, [pc, #52]	; (8108118 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 81080e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 81080e4:	e010      	b.n	8108108 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81080e6:	4b0a      	ldr	r3, [pc, #40]	; (8108110 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81080e8:	681b      	ldr	r3, [r3, #0]
 81080ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81080ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81080f2:	d106      	bne.n	8108102 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 81080f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81080f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81080fa:	d102      	bne.n	8108102 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81080fc:	4b07      	ldr	r3, [pc, #28]	; (810811c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 81080fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108100:	e002      	b.n	8108108 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8108102:	2300      	movs	r3, #0
 8108104:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8108106:	e2e2      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108108:	e2e1      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 810810a:	4b05      	ldr	r3, [pc, #20]	; (8108120 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 810810c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810810e:	e2de      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108110:	58024400 	.word	0x58024400
 8108114:	03d09000 	.word	0x03d09000
 8108118:	003d0900 	.word	0x003d0900
 810811c:	017d7840 	.word	0x017d7840
 8108120:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8108124:	2300      	movs	r3, #0
 8108126:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108128:	e2d1      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 810812a:	e9d7 2300 	ldrd	r2, r3, [r7]
 810812e:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 8108132:	430b      	orrs	r3, r1
 8108134:	f040 809c 	bne.w	8108270 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8108138:	4b93      	ldr	r3, [pc, #588]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810813a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810813c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8108140:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8108142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108144:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8108148:	d054      	beq.n	81081f4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 810814a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810814c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8108150:	f200 808b 	bhi.w	810826a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8108154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108156:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 810815a:	f000 8083 	beq.w	8108264 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 810815e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108160:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8108164:	f200 8081 	bhi.w	810826a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8108168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810816a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810816e:	d02f      	beq.n	81081d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8108170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108172:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8108176:	d878      	bhi.n	810826a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8108178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810817a:	2b00      	cmp	r3, #0
 810817c:	d004      	beq.n	8108188 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 810817e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8108184:	d012      	beq.n	81081ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8108186:	e070      	b.n	810826a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108188:	4b7f      	ldr	r3, [pc, #508]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810818a:	681b      	ldr	r3, [r3, #0]
 810818c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8108190:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8108194:	d107      	bne.n	81081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108196:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810819a:	4618      	mov	r0, r3
 810819c:	f000 fd5e 	bl	8108c5c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81081a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81081a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81081a4:	e293      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81081a6:	2300      	movs	r3, #0
 81081a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81081aa:	e290      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81081ac:	4b76      	ldr	r3, [pc, #472]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81081ae:	681b      	ldr	r3, [r3, #0]
 81081b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81081b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81081b8:	d107      	bne.n	81081ca <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81081ba:	f107 0318 	add.w	r3, r7, #24
 81081be:	4618      	mov	r0, r3
 81081c0:	f000 faa4 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81081c4:	69bb      	ldr	r3, [r7, #24]
 81081c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81081c8:	e281      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81081ca:	2300      	movs	r3, #0
 81081cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81081ce:	e27e      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81081d0:	4b6d      	ldr	r3, [pc, #436]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81081d2:	681b      	ldr	r3, [r3, #0]
 81081d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81081d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81081dc:	d107      	bne.n	81081ee <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81081de:	f107 030c 	add.w	r3, r7, #12
 81081e2:	4618      	mov	r0, r3
 81081e4:	f000 fbe6 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81081e8:	68fb      	ldr	r3, [r7, #12]
 81081ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81081ec:	e26f      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81081ee:	2300      	movs	r3, #0
 81081f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81081f2:	e26c      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81081f4:	4b64      	ldr	r3, [pc, #400]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81081f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81081f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81081fc:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81081fe:	4b62      	ldr	r3, [pc, #392]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108200:	681b      	ldr	r3, [r3, #0]
 8108202:	f003 0304 	and.w	r3, r3, #4
 8108206:	2b04      	cmp	r3, #4
 8108208:	d10c      	bne.n	8108224 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 810820a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810820c:	2b00      	cmp	r3, #0
 810820e:	d109      	bne.n	8108224 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108210:	4b5d      	ldr	r3, [pc, #372]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108212:	681b      	ldr	r3, [r3, #0]
 8108214:	08db      	lsrs	r3, r3, #3
 8108216:	f003 0303 	and.w	r3, r3, #3
 810821a:	4a5c      	ldr	r2, [pc, #368]	; (810838c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 810821c:	fa22 f303 	lsr.w	r3, r2, r3
 8108220:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108222:	e01e      	b.n	8108262 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8108224:	4b58      	ldr	r3, [pc, #352]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108226:	681b      	ldr	r3, [r3, #0]
 8108228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810822c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108230:	d106      	bne.n	8108240 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8108232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108234:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8108238:	d102      	bne.n	8108240 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 810823a:	4b55      	ldr	r3, [pc, #340]	; (8108390 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 810823c:	63fb      	str	r3, [r7, #60]	; 0x3c
 810823e:	e010      	b.n	8108262 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8108240:	4b51      	ldr	r3, [pc, #324]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108242:	681b      	ldr	r3, [r3, #0]
 8108244:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8108248:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810824c:	d106      	bne.n	810825c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 810824e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108250:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108254:	d102      	bne.n	810825c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8108256:	4b4f      	ldr	r3, [pc, #316]	; (8108394 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8108258:	63fb      	str	r3, [r7, #60]	; 0x3c
 810825a:	e002      	b.n	8108262 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810825c:	2300      	movs	r3, #0
 810825e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8108260:	e235      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108262:	e234      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8108264:	4b4c      	ldr	r3, [pc, #304]	; (8108398 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8108266:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108268:	e231      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810826a:	2300      	movs	r3, #0
 810826c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810826e:	e22e      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8108270:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108274:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8108278:	430b      	orrs	r3, r1
 810827a:	f040 808f 	bne.w	810839c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 810827e:	4b42      	ldr	r3, [pc, #264]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8108282:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8108286:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 8108288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810828a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810828e:	d06b      	beq.n	8108368 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8108290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108292:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8108296:	d874      	bhi.n	8108382 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8108298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810829a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810829e:	d056      	beq.n	810834e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 81082a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082a2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81082a6:	d86c      	bhi.n	8108382 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81082a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082aa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81082ae:	d03b      	beq.n	8108328 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 81082b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082b2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81082b6:	d864      	bhi.n	8108382 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81082b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81082be:	d021      	beq.n	8108304 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 81082c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81082c6:	d85c      	bhi.n	8108382 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81082c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082ca:	2b00      	cmp	r3, #0
 81082cc:	d004      	beq.n	81082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 81082ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81082d4:	d004      	beq.n	81082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 81082d6:	e054      	b.n	8108382 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 81082d8:	f7fe fa4c 	bl	8106774 <HAL_RCC_GetPCLK1Freq>
 81082dc:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81082de:	e1f6      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81082e0:	4b29      	ldr	r3, [pc, #164]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81082e2:	681b      	ldr	r3, [r3, #0]
 81082e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81082e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81082ec:	d107      	bne.n	81082fe <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81082ee:	f107 0318 	add.w	r3, r7, #24
 81082f2:	4618      	mov	r0, r3
 81082f4:	f000 fa0a 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81082f8:	69fb      	ldr	r3, [r7, #28]
 81082fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81082fc:	e1e7      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81082fe:	2300      	movs	r3, #0
 8108300:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108302:	e1e4      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108304:	4b20      	ldr	r3, [pc, #128]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108306:	681b      	ldr	r3, [r3, #0]
 8108308:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810830c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108310:	d107      	bne.n	8108322 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108312:	f107 030c 	add.w	r3, r7, #12
 8108316:	4618      	mov	r0, r3
 8108318:	f000 fb4c 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 810831c:	693b      	ldr	r3, [r7, #16]
 810831e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108320:	e1d5      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108322:	2300      	movs	r3, #0
 8108324:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108326:	e1d2      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8108328:	4b17      	ldr	r3, [pc, #92]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810832a:	681b      	ldr	r3, [r3, #0]
 810832c:	f003 0304 	and.w	r3, r3, #4
 8108330:	2b04      	cmp	r3, #4
 8108332:	d109      	bne.n	8108348 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108334:	4b14      	ldr	r3, [pc, #80]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108336:	681b      	ldr	r3, [r3, #0]
 8108338:	08db      	lsrs	r3, r3, #3
 810833a:	f003 0303 	and.w	r3, r3, #3
 810833e:	4a13      	ldr	r2, [pc, #76]	; (810838c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8108340:	fa22 f303 	lsr.w	r3, r2, r3
 8108344:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108346:	e1c2      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108348:	2300      	movs	r3, #0
 810834a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810834c:	e1bf      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 810834e:	4b0e      	ldr	r3, [pc, #56]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108350:	681b      	ldr	r3, [r3, #0]
 8108352:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8108356:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810835a:	d102      	bne.n	8108362 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 810835c:	4b0c      	ldr	r3, [pc, #48]	; (8108390 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 810835e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108360:	e1b5      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108362:	2300      	movs	r3, #0
 8108364:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108366:	e1b2      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8108368:	4b07      	ldr	r3, [pc, #28]	; (8108388 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810836a:	681b      	ldr	r3, [r3, #0]
 810836c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8108370:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108374:	d102      	bne.n	810837c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8108376:	4b07      	ldr	r3, [pc, #28]	; (8108394 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8108378:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810837a:	e1a8      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810837c:	2300      	movs	r3, #0
 810837e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108380:	e1a5      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8108382:	2300      	movs	r3, #0
 8108384:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108386:	e1a2      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108388:	58024400 	.word	0x58024400
 810838c:	03d09000 	.word	0x03d09000
 8108390:	003d0900 	.word	0x003d0900
 8108394:	017d7840 	.word	0x017d7840
 8108398:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 810839c:	e9d7 2300 	ldrd	r2, r3, [r7]
 81083a0:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 81083a4:	430b      	orrs	r3, r1
 81083a6:	d173      	bne.n	8108490 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 81083a8:	4b9c      	ldr	r3, [pc, #624]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81083aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81083ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81083b0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 81083b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81083b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81083b8:	d02f      	beq.n	810841a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 81083ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81083bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81083c0:	d863      	bhi.n	810848a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 81083c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81083c4:	2b00      	cmp	r3, #0
 81083c6:	d004      	beq.n	81083d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 81083c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81083ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81083ce:	d012      	beq.n	81083f6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 81083d0:	e05b      	b.n	810848a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81083d2:	4b92      	ldr	r3, [pc, #584]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81083d4:	681b      	ldr	r3, [r3, #0]
 81083d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81083da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81083de:	d107      	bne.n	81083f0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81083e0:	f107 0318 	add.w	r3, r7, #24
 81083e4:	4618      	mov	r0, r3
 81083e6:	f000 f991 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81083ea:	69bb      	ldr	r3, [r7, #24]
 81083ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81083ee:	e16e      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81083f0:	2300      	movs	r3, #0
 81083f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81083f4:	e16b      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81083f6:	4b89      	ldr	r3, [pc, #548]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81083f8:	681b      	ldr	r3, [r3, #0]
 81083fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81083fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108402:	d107      	bne.n	8108414 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108404:	f107 030c 	add.w	r3, r7, #12
 8108408:	4618      	mov	r0, r3
 810840a:	f000 fad3 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 810840e:	697b      	ldr	r3, [r7, #20]
 8108410:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108412:	e15c      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108414:	2300      	movs	r3, #0
 8108416:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108418:	e159      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810841a:	4b80      	ldr	r3, [pc, #512]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810841c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810841e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8108422:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8108424:	4b7d      	ldr	r3, [pc, #500]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108426:	681b      	ldr	r3, [r3, #0]
 8108428:	f003 0304 	and.w	r3, r3, #4
 810842c:	2b04      	cmp	r3, #4
 810842e:	d10c      	bne.n	810844a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8108430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108432:	2b00      	cmp	r3, #0
 8108434:	d109      	bne.n	810844a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108436:	4b79      	ldr	r3, [pc, #484]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108438:	681b      	ldr	r3, [r3, #0]
 810843a:	08db      	lsrs	r3, r3, #3
 810843c:	f003 0303 	and.w	r3, r3, #3
 8108440:	4a77      	ldr	r2, [pc, #476]	; (8108620 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8108442:	fa22 f303 	lsr.w	r3, r2, r3
 8108446:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108448:	e01e      	b.n	8108488 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810844a:	4b74      	ldr	r3, [pc, #464]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810844c:	681b      	ldr	r3, [r3, #0]
 810844e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8108452:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108456:	d106      	bne.n	8108466 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8108458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810845a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810845e:	d102      	bne.n	8108466 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8108460:	4b70      	ldr	r3, [pc, #448]	; (8108624 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8108462:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108464:	e010      	b.n	8108488 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8108466:	4b6d      	ldr	r3, [pc, #436]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108468:	681b      	ldr	r3, [r3, #0]
 810846a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810846e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108472:	d106      	bne.n	8108482 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8108474:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108476:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810847a:	d102      	bne.n	8108482 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 810847c:	4b6a      	ldr	r3, [pc, #424]	; (8108628 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 810847e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8108480:	e002      	b.n	8108488 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8108482:	2300      	movs	r3, #0
 8108484:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8108486:	e122      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108488:	e121      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 810848a:	2300      	movs	r3, #0
 810848c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810848e:	e11e      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8108490:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108494:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8108498:	430b      	orrs	r3, r1
 810849a:	d133      	bne.n	8108504 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 810849c:	4b5f      	ldr	r3, [pc, #380]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810849e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81084a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81084a4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 81084a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81084a8:	2b00      	cmp	r3, #0
 81084aa:	d004      	beq.n	81084b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 81084ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81084ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81084b2:	d012      	beq.n	81084da <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 81084b4:	e023      	b.n	81084fe <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81084b6:	4b59      	ldr	r3, [pc, #356]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81084b8:	681b      	ldr	r3, [r3, #0]
 81084ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81084be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81084c2:	d107      	bne.n	81084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81084c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81084c8:	4618      	mov	r0, r3
 81084ca:	f000 fbc7 	bl	8108c5c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81084ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81084d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81084d2:	e0fc      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81084d4:	2300      	movs	r3, #0
 81084d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81084d8:	e0f9      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81084da:	4b50      	ldr	r3, [pc, #320]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81084dc:	681b      	ldr	r3, [r3, #0]
 81084de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81084e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81084e6:	d107      	bne.n	81084f8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81084e8:	f107 0318 	add.w	r3, r7, #24
 81084ec:	4618      	mov	r0, r3
 81084ee:	f000 f90d 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 81084f2:	6a3b      	ldr	r3, [r7, #32]
 81084f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81084f6:	e0ea      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81084f8:	2300      	movs	r3, #0
 81084fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81084fc:	e0e7      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 81084fe:	2300      	movs	r3, #0
 8108500:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108502:	e0e4      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8108504:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108508:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 810850c:	430b      	orrs	r3, r1
 810850e:	f040 808d 	bne.w	810862c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8108512:	4b42      	ldr	r3, [pc, #264]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108516:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 810851a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 810851c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810851e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8108522:	d06b      	beq.n	81085fc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8108524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108526:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810852a:	d874      	bhi.n	8108616 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 810852c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810852e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8108532:	d056      	beq.n	81085e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8108534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108536:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810853a:	d86c      	bhi.n	8108616 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 810853c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810853e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8108542:	d03b      	beq.n	81085bc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8108544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108546:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810854a:	d864      	bhi.n	8108616 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 810854c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810854e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108552:	d021      	beq.n	8108598 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8108554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108556:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810855a:	d85c      	bhi.n	8108616 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 810855c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810855e:	2b00      	cmp	r3, #0
 8108560:	d004      	beq.n	810856c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8108562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108564:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8108568:	d004      	beq.n	8108574 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 810856a:	e054      	b.n	8108616 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 810856c:	f000 f8b8 	bl	81086e0 <HAL_RCCEx_GetD3PCLK1Freq>
 8108570:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108572:	e0ac      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108574:	4b29      	ldr	r3, [pc, #164]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108576:	681b      	ldr	r3, [r3, #0]
 8108578:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810857c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8108580:	d107      	bne.n	8108592 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108582:	f107 0318 	add.w	r3, r7, #24
 8108586:	4618      	mov	r0, r3
 8108588:	f000 f8c0 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 810858c:	69fb      	ldr	r3, [r7, #28]
 810858e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108590:	e09d      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108592:	2300      	movs	r3, #0
 8108594:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108596:	e09a      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108598:	4b20      	ldr	r3, [pc, #128]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810859a:	681b      	ldr	r3, [r3, #0]
 810859c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81085a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81085a4:	d107      	bne.n	81085b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81085a6:	f107 030c 	add.w	r3, r7, #12
 81085aa:	4618      	mov	r0, r3
 81085ac:	f000 fa02 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 81085b0:	693b      	ldr	r3, [r7, #16]
 81085b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81085b4:	e08b      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81085b6:	2300      	movs	r3, #0
 81085b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81085ba:	e088      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 81085bc:	4b17      	ldr	r3, [pc, #92]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81085be:	681b      	ldr	r3, [r3, #0]
 81085c0:	f003 0304 	and.w	r3, r3, #4
 81085c4:	2b04      	cmp	r3, #4
 81085c6:	d109      	bne.n	81085dc <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81085c8:	4b14      	ldr	r3, [pc, #80]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81085ca:	681b      	ldr	r3, [r3, #0]
 81085cc:	08db      	lsrs	r3, r3, #3
 81085ce:	f003 0303 	and.w	r3, r3, #3
 81085d2:	4a13      	ldr	r2, [pc, #76]	; (8108620 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 81085d4:	fa22 f303 	lsr.w	r3, r2, r3
 81085d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81085da:	e078      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81085dc:	2300      	movs	r3, #0
 81085de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81085e0:	e075      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 81085e2:	4b0e      	ldr	r3, [pc, #56]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81085e4:	681b      	ldr	r3, [r3, #0]
 81085e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81085ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81085ee:	d102      	bne.n	81085f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 81085f0:	4b0c      	ldr	r3, [pc, #48]	; (8108624 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 81085f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81085f4:	e06b      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81085f6:	2300      	movs	r3, #0
 81085f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81085fa:	e068      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 81085fc:	4b07      	ldr	r3, [pc, #28]	; (810861c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81085fe:	681b      	ldr	r3, [r3, #0]
 8108600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8108604:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108608:	d102      	bne.n	8108610 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 810860a:	4b07      	ldr	r3, [pc, #28]	; (8108628 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 810860c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810860e:	e05e      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108610:	2300      	movs	r3, #0
 8108612:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108614:	e05b      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8108616:	2300      	movs	r3, #0
 8108618:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810861a:	e058      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810861c:	58024400 	.word	0x58024400
 8108620:	03d09000 	.word	0x03d09000
 8108624:	003d0900 	.word	0x003d0900
 8108628:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 810862c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108630:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8108634:	430b      	orrs	r3, r1
 8108636:	d148      	bne.n	81086ca <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8108638:	4b27      	ldr	r3, [pc, #156]	; (81086d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 810863a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810863c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8108640:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8108642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108644:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108648:	d02a      	beq.n	81086a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 810864a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810864c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108650:	d838      	bhi.n	81086c4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8108652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108654:	2b00      	cmp	r3, #0
 8108656:	d004      	beq.n	8108662 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8108658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810865a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810865e:	d00d      	beq.n	810867c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8108660:	e030      	b.n	81086c4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8108662:	4b1d      	ldr	r3, [pc, #116]	; (81086d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8108664:	681b      	ldr	r3, [r3, #0]
 8108666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810866a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810866e:	d102      	bne.n	8108676 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8108670:	4b1a      	ldr	r3, [pc, #104]	; (81086dc <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8108672:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108674:	e02b      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108676:	2300      	movs	r3, #0
 8108678:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810867a:	e028      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810867c:	4b16      	ldr	r3, [pc, #88]	; (81086d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 810867e:	681b      	ldr	r3, [r3, #0]
 8108680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8108684:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8108688:	d107      	bne.n	810869a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810868a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810868e:	4618      	mov	r0, r3
 8108690:	f000 fae4 	bl	8108c5c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8108694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108696:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108698:	e019      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810869a:	2300      	movs	r3, #0
 810869c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810869e:	e016      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81086a0:	4b0d      	ldr	r3, [pc, #52]	; (81086d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 81086a2:	681b      	ldr	r3, [r3, #0]
 81086a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81086a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81086ac:	d107      	bne.n	81086be <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81086ae:	f107 0318 	add.w	r3, r7, #24
 81086b2:	4618      	mov	r0, r3
 81086b4:	f000 f82a 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81086b8:	69fb      	ldr	r3, [r7, #28]
 81086ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81086bc:	e007      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81086be:	2300      	movs	r3, #0
 81086c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81086c2:	e004      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 81086c4:	2300      	movs	r3, #0
 81086c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81086c8:	e001      	b.n	81086ce <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 81086ca:	2300      	movs	r3, #0
 81086cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 81086ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 81086d0:	4618      	mov	r0, r3
 81086d2:	3740      	adds	r7, #64	; 0x40
 81086d4:	46bd      	mov	sp, r7
 81086d6:	bd80      	pop	{r7, pc}
 81086d8:	58024400 	.word	0x58024400
 81086dc:	017d7840 	.word	0x017d7840

081086e0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 81086e0:	b580      	push	{r7, lr}
 81086e2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 81086e4:	f7fe f814 	bl	8106710 <HAL_RCC_GetHCLKFreq>
 81086e8:	4602      	mov	r2, r0
 81086ea:	4b06      	ldr	r3, [pc, #24]	; (8108704 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 81086ec:	6a1b      	ldr	r3, [r3, #32]
 81086ee:	091b      	lsrs	r3, r3, #4
 81086f0:	f003 0307 	and.w	r3, r3, #7
 81086f4:	4904      	ldr	r1, [pc, #16]	; (8108708 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 81086f6:	5ccb      	ldrb	r3, [r1, r3]
 81086f8:	f003 031f 	and.w	r3, r3, #31
 81086fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8108700:	4618      	mov	r0, r3
 8108702:	bd80      	pop	{r7, pc}
 8108704:	58024400 	.word	0x58024400
 8108708:	0810c308 	.word	0x0810c308

0810870c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 810870c:	b480      	push	{r7}
 810870e:	b089      	sub	sp, #36	; 0x24
 8108710:	af00      	add	r7, sp, #0
 8108712:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8108714:	4ba1      	ldr	r3, [pc, #644]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108718:	f003 0303 	and.w	r3, r3, #3
 810871c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 810871e:	4b9f      	ldr	r3, [pc, #636]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108722:	0b1b      	lsrs	r3, r3, #12
 8108724:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8108728:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 810872a:	4b9c      	ldr	r3, [pc, #624]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810872c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810872e:	091b      	lsrs	r3, r3, #4
 8108730:	f003 0301 	and.w	r3, r3, #1
 8108734:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8108736:	4b99      	ldr	r3, [pc, #612]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810873a:	08db      	lsrs	r3, r3, #3
 810873c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8108740:	693a      	ldr	r2, [r7, #16]
 8108742:	fb02 f303 	mul.w	r3, r2, r3
 8108746:	ee07 3a90 	vmov	s15, r3
 810874a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810874e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8108752:	697b      	ldr	r3, [r7, #20]
 8108754:	2b00      	cmp	r3, #0
 8108756:	f000 8111 	beq.w	810897c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 810875a:	69bb      	ldr	r3, [r7, #24]
 810875c:	2b02      	cmp	r3, #2
 810875e:	f000 8083 	beq.w	8108868 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8108762:	69bb      	ldr	r3, [r7, #24]
 8108764:	2b02      	cmp	r3, #2
 8108766:	f200 80a1 	bhi.w	81088ac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 810876a:	69bb      	ldr	r3, [r7, #24]
 810876c:	2b00      	cmp	r3, #0
 810876e:	d003      	beq.n	8108778 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8108770:	69bb      	ldr	r3, [r7, #24]
 8108772:	2b01      	cmp	r3, #1
 8108774:	d056      	beq.n	8108824 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8108776:	e099      	b.n	81088ac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108778:	4b88      	ldr	r3, [pc, #544]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810877a:	681b      	ldr	r3, [r3, #0]
 810877c:	f003 0320 	and.w	r3, r3, #32
 8108780:	2b00      	cmp	r3, #0
 8108782:	d02d      	beq.n	81087e0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108784:	4b85      	ldr	r3, [pc, #532]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108786:	681b      	ldr	r3, [r3, #0]
 8108788:	08db      	lsrs	r3, r3, #3
 810878a:	f003 0303 	and.w	r3, r3, #3
 810878e:	4a84      	ldr	r2, [pc, #528]	; (81089a0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8108790:	fa22 f303 	lsr.w	r3, r2, r3
 8108794:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8108796:	68bb      	ldr	r3, [r7, #8]
 8108798:	ee07 3a90 	vmov	s15, r3
 810879c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81087a0:	697b      	ldr	r3, [r7, #20]
 81087a2:	ee07 3a90 	vmov	s15, r3
 81087a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81087aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81087ae:	4b7b      	ldr	r3, [pc, #492]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81087b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81087b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81087b6:	ee07 3a90 	vmov	s15, r3
 81087ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81087be:	ed97 6a03 	vldr	s12, [r7, #12]
 81087c2:	eddf 5a78 	vldr	s11, [pc, #480]	; 81089a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81087c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81087ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81087ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81087d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81087d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81087da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 81087de:	e087      	b.n	81088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81087e0:	697b      	ldr	r3, [r7, #20]
 81087e2:	ee07 3a90 	vmov	s15, r3
 81087e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81087ea:	eddf 6a6f 	vldr	s13, [pc, #444]	; 81089a8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 81087ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81087f2:	4b6a      	ldr	r3, [pc, #424]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81087f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81087f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81087fa:	ee07 3a90 	vmov	s15, r3
 81087fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108802:	ed97 6a03 	vldr	s12, [r7, #12]
 8108806:	eddf 5a67 	vldr	s11, [pc, #412]	; 81089a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810880a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810880e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108812:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108816:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810881a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810881e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108822:	e065      	b.n	81088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8108824:	697b      	ldr	r3, [r7, #20]
 8108826:	ee07 3a90 	vmov	s15, r3
 810882a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810882e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 81089ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8108832:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108836:	4b59      	ldr	r3, [pc, #356]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810883a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810883e:	ee07 3a90 	vmov	s15, r3
 8108842:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108846:	ed97 6a03 	vldr	s12, [r7, #12]
 810884a:	eddf 5a56 	vldr	s11, [pc, #344]	; 81089a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810884e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108852:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108856:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810885a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810885e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108862:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108866:	e043      	b.n	81088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8108868:	697b      	ldr	r3, [r7, #20]
 810886a:	ee07 3a90 	vmov	s15, r3
 810886e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108872:	eddf 6a4f 	vldr	s13, [pc, #316]	; 81089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8108876:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810887a:	4b48      	ldr	r3, [pc, #288]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810887c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810887e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108882:	ee07 3a90 	vmov	s15, r3
 8108886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810888a:	ed97 6a03 	vldr	s12, [r7, #12]
 810888e:	eddf 5a45 	vldr	s11, [pc, #276]	; 81089a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8108892:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108896:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810889a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810889e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81088a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81088a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81088aa:	e021      	b.n	81088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81088ac:	697b      	ldr	r3, [r7, #20]
 81088ae:	ee07 3a90 	vmov	s15, r3
 81088b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81088b6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 81089ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81088ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81088be:	4b37      	ldr	r3, [pc, #220]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81088c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81088c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81088c6:	ee07 3a90 	vmov	s15, r3
 81088ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81088ce:	ed97 6a03 	vldr	s12, [r7, #12]
 81088d2:	eddf 5a34 	vldr	s11, [pc, #208]	; 81089a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81088d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81088da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81088de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81088e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81088e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81088ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81088ee:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 81088f0:	4b2a      	ldr	r3, [pc, #168]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81088f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81088f4:	0a5b      	lsrs	r3, r3, #9
 81088f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81088fa:	ee07 3a90 	vmov	s15, r3
 81088fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108902:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108906:	ee37 7a87 	vadd.f32	s14, s15, s14
 810890a:	edd7 6a07 	vldr	s13, [r7, #28]
 810890e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108912:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108916:	ee17 2a90 	vmov	r2, s15
 810891a:	687b      	ldr	r3, [r7, #4]
 810891c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 810891e:	4b1f      	ldr	r3, [pc, #124]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108922:	0c1b      	lsrs	r3, r3, #16
 8108924:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108928:	ee07 3a90 	vmov	s15, r3
 810892c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108930:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108934:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108938:	edd7 6a07 	vldr	s13, [r7, #28]
 810893c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108940:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108944:	ee17 2a90 	vmov	r2, s15
 8108948:	687b      	ldr	r3, [r7, #4]
 810894a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 810894c:	4b13      	ldr	r3, [pc, #76]	; (810899c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810894e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108950:	0e1b      	lsrs	r3, r3, #24
 8108952:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108956:	ee07 3a90 	vmov	s15, r3
 810895a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810895e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108962:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108966:	edd7 6a07 	vldr	s13, [r7, #28]
 810896a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810896e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108972:	ee17 2a90 	vmov	r2, s15
 8108976:	687b      	ldr	r3, [r7, #4]
 8108978:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 810897a:	e008      	b.n	810898e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 810897c:	687b      	ldr	r3, [r7, #4]
 810897e:	2200      	movs	r2, #0
 8108980:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8108982:	687b      	ldr	r3, [r7, #4]
 8108984:	2200      	movs	r2, #0
 8108986:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8108988:	687b      	ldr	r3, [r7, #4]
 810898a:	2200      	movs	r2, #0
 810898c:	609a      	str	r2, [r3, #8]
}
 810898e:	bf00      	nop
 8108990:	3724      	adds	r7, #36	; 0x24
 8108992:	46bd      	mov	sp, r7
 8108994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108998:	4770      	bx	lr
 810899a:	bf00      	nop
 810899c:	58024400 	.word	0x58024400
 81089a0:	03d09000 	.word	0x03d09000
 81089a4:	46000000 	.word	0x46000000
 81089a8:	4c742400 	.word	0x4c742400
 81089ac:	4a742400 	.word	0x4a742400
 81089b0:	4bbebc20 	.word	0x4bbebc20

081089b4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 81089b4:	b480      	push	{r7}
 81089b6:	b089      	sub	sp, #36	; 0x24
 81089b8:	af00      	add	r7, sp, #0
 81089ba:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81089bc:	4ba1      	ldr	r3, [pc, #644]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81089be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81089c0:	f003 0303 	and.w	r3, r3, #3
 81089c4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 81089c6:	4b9f      	ldr	r3, [pc, #636]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81089c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81089ca:	0d1b      	lsrs	r3, r3, #20
 81089cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81089d0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81089d2:	4b9c      	ldr	r3, [pc, #624]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81089d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81089d6:	0a1b      	lsrs	r3, r3, #8
 81089d8:	f003 0301 	and.w	r3, r3, #1
 81089dc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 81089de:	4b99      	ldr	r3, [pc, #612]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81089e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81089e2:	08db      	lsrs	r3, r3, #3
 81089e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81089e8:	693a      	ldr	r2, [r7, #16]
 81089ea:	fb02 f303 	mul.w	r3, r2, r3
 81089ee:	ee07 3a90 	vmov	s15, r3
 81089f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81089f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 81089fa:	697b      	ldr	r3, [r7, #20]
 81089fc:	2b00      	cmp	r3, #0
 81089fe:	f000 8111 	beq.w	8108c24 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8108a02:	69bb      	ldr	r3, [r7, #24]
 8108a04:	2b02      	cmp	r3, #2
 8108a06:	f000 8083 	beq.w	8108b10 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8108a0a:	69bb      	ldr	r3, [r7, #24]
 8108a0c:	2b02      	cmp	r3, #2
 8108a0e:	f200 80a1 	bhi.w	8108b54 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8108a12:	69bb      	ldr	r3, [r7, #24]
 8108a14:	2b00      	cmp	r3, #0
 8108a16:	d003      	beq.n	8108a20 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8108a18:	69bb      	ldr	r3, [r7, #24]
 8108a1a:	2b01      	cmp	r3, #1
 8108a1c:	d056      	beq.n	8108acc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8108a1e:	e099      	b.n	8108b54 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108a20:	4b88      	ldr	r3, [pc, #544]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108a22:	681b      	ldr	r3, [r3, #0]
 8108a24:	f003 0320 	and.w	r3, r3, #32
 8108a28:	2b00      	cmp	r3, #0
 8108a2a:	d02d      	beq.n	8108a88 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108a2c:	4b85      	ldr	r3, [pc, #532]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108a2e:	681b      	ldr	r3, [r3, #0]
 8108a30:	08db      	lsrs	r3, r3, #3
 8108a32:	f003 0303 	and.w	r3, r3, #3
 8108a36:	4a84      	ldr	r2, [pc, #528]	; (8108c48 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8108a38:	fa22 f303 	lsr.w	r3, r2, r3
 8108a3c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8108a3e:	68bb      	ldr	r3, [r7, #8]
 8108a40:	ee07 3a90 	vmov	s15, r3
 8108a44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108a48:	697b      	ldr	r3, [r7, #20]
 8108a4a:	ee07 3a90 	vmov	s15, r3
 8108a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108a56:	4b7b      	ldr	r3, [pc, #492]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108a5e:	ee07 3a90 	vmov	s15, r3
 8108a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108a66:	ed97 6a03 	vldr	s12, [r7, #12]
 8108a6a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8108c4c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8108a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108a76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108a82:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8108a86:	e087      	b.n	8108b98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8108a88:	697b      	ldr	r3, [r7, #20]
 8108a8a:	ee07 3a90 	vmov	s15, r3
 8108a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108a92:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8108c50 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8108a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108a9a:	4b6a      	ldr	r3, [pc, #424]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108aa2:	ee07 3a90 	vmov	s15, r3
 8108aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108aaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8108aae:	eddf 5a67 	vldr	s11, [pc, #412]	; 8108c4c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8108ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108aba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108ac6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108aca:	e065      	b.n	8108b98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8108acc:	697b      	ldr	r3, [r7, #20]
 8108ace:	ee07 3a90 	vmov	s15, r3
 8108ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108ad6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8108c54 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8108ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108ade:	4b59      	ldr	r3, [pc, #356]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108ae6:	ee07 3a90 	vmov	s15, r3
 8108aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108aee:	ed97 6a03 	vldr	s12, [r7, #12]
 8108af2:	eddf 5a56 	vldr	s11, [pc, #344]	; 8108c4c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8108af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108afe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108b0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108b0e:	e043      	b.n	8108b98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8108b10:	697b      	ldr	r3, [r7, #20]
 8108b12:	ee07 3a90 	vmov	s15, r3
 8108b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108b1a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8108c58 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8108b1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108b22:	4b48      	ldr	r3, [pc, #288]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108b2a:	ee07 3a90 	vmov	s15, r3
 8108b2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108b32:	ed97 6a03 	vldr	s12, [r7, #12]
 8108b36:	eddf 5a45 	vldr	s11, [pc, #276]	; 8108c4c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8108b3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108b42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108b46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108b4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108b52:	e021      	b.n	8108b98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8108b54:	697b      	ldr	r3, [r7, #20]
 8108b56:	ee07 3a90 	vmov	s15, r3
 8108b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108b5e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8108c54 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8108b62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108b66:	4b37      	ldr	r3, [pc, #220]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108b6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108b6e:	ee07 3a90 	vmov	s15, r3
 8108b72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108b76:	ed97 6a03 	vldr	s12, [r7, #12]
 8108b7a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8108c4c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8108b7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108b82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108b86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108b8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108b92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108b96:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8108b98:	4b2a      	ldr	r3, [pc, #168]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108b9c:	0a5b      	lsrs	r3, r3, #9
 8108b9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108ba2:	ee07 3a90 	vmov	s15, r3
 8108ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108baa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108bae:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108bb2:	edd7 6a07 	vldr	s13, [r7, #28]
 8108bb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108bba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108bbe:	ee17 2a90 	vmov	r2, s15
 8108bc2:	687b      	ldr	r3, [r7, #4]
 8108bc4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8108bc6:	4b1f      	ldr	r3, [pc, #124]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108bca:	0c1b      	lsrs	r3, r3, #16
 8108bcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108bd0:	ee07 3a90 	vmov	s15, r3
 8108bd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108bd8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108bdc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108be0:	edd7 6a07 	vldr	s13, [r7, #28]
 8108be4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108be8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108bec:	ee17 2a90 	vmov	r2, s15
 8108bf0:	687b      	ldr	r3, [r7, #4]
 8108bf2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8108bf4:	4b13      	ldr	r3, [pc, #76]	; (8108c44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108bf8:	0e1b      	lsrs	r3, r3, #24
 8108bfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108bfe:	ee07 3a90 	vmov	s15, r3
 8108c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108c06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108c0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108c0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8108c12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108c16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108c1a:	ee17 2a90 	vmov	r2, s15
 8108c1e:	687b      	ldr	r3, [r7, #4]
 8108c20:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8108c22:	e008      	b.n	8108c36 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8108c24:	687b      	ldr	r3, [r7, #4]
 8108c26:	2200      	movs	r2, #0
 8108c28:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8108c2a:	687b      	ldr	r3, [r7, #4]
 8108c2c:	2200      	movs	r2, #0
 8108c2e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8108c30:	687b      	ldr	r3, [r7, #4]
 8108c32:	2200      	movs	r2, #0
 8108c34:	609a      	str	r2, [r3, #8]
}
 8108c36:	bf00      	nop
 8108c38:	3724      	adds	r7, #36	; 0x24
 8108c3a:	46bd      	mov	sp, r7
 8108c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108c40:	4770      	bx	lr
 8108c42:	bf00      	nop
 8108c44:	58024400 	.word	0x58024400
 8108c48:	03d09000 	.word	0x03d09000
 8108c4c:	46000000 	.word	0x46000000
 8108c50:	4c742400 	.word	0x4c742400
 8108c54:	4a742400 	.word	0x4a742400
 8108c58:	4bbebc20 	.word	0x4bbebc20

08108c5c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8108c5c:	b480      	push	{r7}
 8108c5e:	b089      	sub	sp, #36	; 0x24
 8108c60:	af00      	add	r7, sp, #0
 8108c62:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8108c64:	4ba0      	ldr	r3, [pc, #640]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108c68:	f003 0303 	and.w	r3, r3, #3
 8108c6c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8108c6e:	4b9e      	ldr	r3, [pc, #632]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108c72:	091b      	lsrs	r3, r3, #4
 8108c74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8108c78:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8108c7a:	4b9b      	ldr	r3, [pc, #620]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108c7e:	f003 0301 	and.w	r3, r3, #1
 8108c82:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8108c84:	4b98      	ldr	r3, [pc, #608]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8108c88:	08db      	lsrs	r3, r3, #3
 8108c8a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8108c8e:	693a      	ldr	r2, [r7, #16]
 8108c90:	fb02 f303 	mul.w	r3, r2, r3
 8108c94:	ee07 3a90 	vmov	s15, r3
 8108c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108c9c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8108ca0:	697b      	ldr	r3, [r7, #20]
 8108ca2:	2b00      	cmp	r3, #0
 8108ca4:	f000 8111 	beq.w	8108eca <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8108ca8:	69bb      	ldr	r3, [r7, #24]
 8108caa:	2b02      	cmp	r3, #2
 8108cac:	f000 8083 	beq.w	8108db6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8108cb0:	69bb      	ldr	r3, [r7, #24]
 8108cb2:	2b02      	cmp	r3, #2
 8108cb4:	f200 80a1 	bhi.w	8108dfa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8108cb8:	69bb      	ldr	r3, [r7, #24]
 8108cba:	2b00      	cmp	r3, #0
 8108cbc:	d003      	beq.n	8108cc6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8108cbe:	69bb      	ldr	r3, [r7, #24]
 8108cc0:	2b01      	cmp	r3, #1
 8108cc2:	d056      	beq.n	8108d72 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8108cc4:	e099      	b.n	8108dfa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108cc6:	4b88      	ldr	r3, [pc, #544]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108cc8:	681b      	ldr	r3, [r3, #0]
 8108cca:	f003 0320 	and.w	r3, r3, #32
 8108cce:	2b00      	cmp	r3, #0
 8108cd0:	d02d      	beq.n	8108d2e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108cd2:	4b85      	ldr	r3, [pc, #532]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108cd4:	681b      	ldr	r3, [r3, #0]
 8108cd6:	08db      	lsrs	r3, r3, #3
 8108cd8:	f003 0303 	and.w	r3, r3, #3
 8108cdc:	4a83      	ldr	r2, [pc, #524]	; (8108eec <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8108cde:	fa22 f303 	lsr.w	r3, r2, r3
 8108ce2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108ce4:	68bb      	ldr	r3, [r7, #8]
 8108ce6:	ee07 3a90 	vmov	s15, r3
 8108cea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108cee:	697b      	ldr	r3, [r7, #20]
 8108cf0:	ee07 3a90 	vmov	s15, r3
 8108cf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108cf8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108cfc:	4b7a      	ldr	r3, [pc, #488]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108d00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108d04:	ee07 3a90 	vmov	s15, r3
 8108d08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108d0c:	ed97 6a03 	vldr	s12, [r7, #12]
 8108d10:	eddf 5a77 	vldr	s11, [pc, #476]	; 8108ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108d14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108d18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108d1c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108d20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108d28:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8108d2c:	e087      	b.n	8108e3e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108d2e:	697b      	ldr	r3, [r7, #20]
 8108d30:	ee07 3a90 	vmov	s15, r3
 8108d34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108d38:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8108ef4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8108d3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108d40:	4b69      	ldr	r3, [pc, #420]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108d48:	ee07 3a90 	vmov	s15, r3
 8108d4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108d50:	ed97 6a03 	vldr	s12, [r7, #12]
 8108d54:	eddf 5a66 	vldr	s11, [pc, #408]	; 8108ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108d58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108d5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108d60:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108d64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108d68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108d6c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108d70:	e065      	b.n	8108e3e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108d72:	697b      	ldr	r3, [r7, #20]
 8108d74:	ee07 3a90 	vmov	s15, r3
 8108d78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108d7c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8108ef8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8108d80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108d84:	4b58      	ldr	r3, [pc, #352]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108d88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108d8c:	ee07 3a90 	vmov	s15, r3
 8108d90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108d94:	ed97 6a03 	vldr	s12, [r7, #12]
 8108d98:	eddf 5a55 	vldr	s11, [pc, #340]	; 8108ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108d9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108da0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108da4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108da8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108dac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108db0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108db4:	e043      	b.n	8108e3e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108db6:	697b      	ldr	r3, [r7, #20]
 8108db8:	ee07 3a90 	vmov	s15, r3
 8108dbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108dc0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8108efc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8108dc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108dc8:	4b47      	ldr	r3, [pc, #284]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108dd0:	ee07 3a90 	vmov	s15, r3
 8108dd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108dd8:	ed97 6a03 	vldr	s12, [r7, #12]
 8108ddc:	eddf 5a44 	vldr	s11, [pc, #272]	; 8108ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108de0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108de4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108de8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108dec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108df0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108df4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108df8:	e021      	b.n	8108e3e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108dfa:	697b      	ldr	r3, [r7, #20]
 8108dfc:	ee07 3a90 	vmov	s15, r3
 8108e00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108e04:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8108ef4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8108e08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108e0c:	4b36      	ldr	r3, [pc, #216]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108e10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108e14:	ee07 3a90 	vmov	s15, r3
 8108e18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108e1c:	ed97 6a03 	vldr	s12, [r7, #12]
 8108e20:	eddf 5a33 	vldr	s11, [pc, #204]	; 8108ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108e24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108e28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108e2c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108e30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108e34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108e38:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108e3c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8108e3e:	4b2a      	ldr	r3, [pc, #168]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108e42:	0a5b      	lsrs	r3, r3, #9
 8108e44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108e48:	ee07 3a90 	vmov	s15, r3
 8108e4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108e50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108e54:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108e58:	edd7 6a07 	vldr	s13, [r7, #28]
 8108e5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108e60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108e64:	ee17 2a90 	vmov	r2, s15
 8108e68:	687b      	ldr	r3, [r7, #4]
 8108e6a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8108e6c:	4b1e      	ldr	r3, [pc, #120]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108e70:	0c1b      	lsrs	r3, r3, #16
 8108e72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108e76:	ee07 3a90 	vmov	s15, r3
 8108e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108e7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108e82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108e86:	edd7 6a07 	vldr	s13, [r7, #28]
 8108e8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108e8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108e92:	ee17 2a90 	vmov	r2, s15
 8108e96:	687b      	ldr	r3, [r7, #4]
 8108e98:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8108e9a:	4b13      	ldr	r3, [pc, #76]	; (8108ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108e9e:	0e1b      	lsrs	r3, r3, #24
 8108ea0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108ea4:	ee07 3a90 	vmov	s15, r3
 8108ea8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108eac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108eb0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108eb4:	edd7 6a07 	vldr	s13, [r7, #28]
 8108eb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108ebc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108ec0:	ee17 2a90 	vmov	r2, s15
 8108ec4:	687b      	ldr	r3, [r7, #4]
 8108ec6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8108ec8:	e008      	b.n	8108edc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8108eca:	687b      	ldr	r3, [r7, #4]
 8108ecc:	2200      	movs	r2, #0
 8108ece:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8108ed0:	687b      	ldr	r3, [r7, #4]
 8108ed2:	2200      	movs	r2, #0
 8108ed4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8108ed6:	687b      	ldr	r3, [r7, #4]
 8108ed8:	2200      	movs	r2, #0
 8108eda:	609a      	str	r2, [r3, #8]
}
 8108edc:	bf00      	nop
 8108ede:	3724      	adds	r7, #36	; 0x24
 8108ee0:	46bd      	mov	sp, r7
 8108ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108ee6:	4770      	bx	lr
 8108ee8:	58024400 	.word	0x58024400
 8108eec:	03d09000 	.word	0x03d09000
 8108ef0:	46000000 	.word	0x46000000
 8108ef4:	4c742400 	.word	0x4c742400
 8108ef8:	4a742400 	.word	0x4a742400
 8108efc:	4bbebc20 	.word	0x4bbebc20

08108f00 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8108f00:	b580      	push	{r7, lr}
 8108f02:	b084      	sub	sp, #16
 8108f04:	af00      	add	r7, sp, #0
 8108f06:	6078      	str	r0, [r7, #4]
 8108f08:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8108f0a:	2300      	movs	r3, #0
 8108f0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8108f0e:	4b54      	ldr	r3, [pc, #336]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108f12:	f003 0303 	and.w	r3, r3, #3
 8108f16:	2b03      	cmp	r3, #3
 8108f18:	d101      	bne.n	8108f1e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8108f1a:	2301      	movs	r3, #1
 8108f1c:	e09b      	b.n	8109056 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8108f1e:	4b50      	ldr	r3, [pc, #320]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108f20:	681b      	ldr	r3, [r3, #0]
 8108f22:	4a4f      	ldr	r2, [pc, #316]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108f24:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8108f28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8108f2a:	f7f9 f98d 	bl	8102248 <HAL_GetTick>
 8108f2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8108f30:	e008      	b.n	8108f44 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8108f32:	f7f9 f989 	bl	8102248 <HAL_GetTick>
 8108f36:	4602      	mov	r2, r0
 8108f38:	68bb      	ldr	r3, [r7, #8]
 8108f3a:	1ad3      	subs	r3, r2, r3
 8108f3c:	2b02      	cmp	r3, #2
 8108f3e:	d901      	bls.n	8108f44 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8108f40:	2303      	movs	r3, #3
 8108f42:	e088      	b.n	8109056 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8108f44:	4b46      	ldr	r3, [pc, #280]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108f46:	681b      	ldr	r3, [r3, #0]
 8108f48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8108f4c:	2b00      	cmp	r3, #0
 8108f4e:	d1f0      	bne.n	8108f32 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8108f50:	4b43      	ldr	r3, [pc, #268]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108f54:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8108f58:	687b      	ldr	r3, [r7, #4]
 8108f5a:	681b      	ldr	r3, [r3, #0]
 8108f5c:	031b      	lsls	r3, r3, #12
 8108f5e:	4940      	ldr	r1, [pc, #256]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108f60:	4313      	orrs	r3, r2
 8108f62:	628b      	str	r3, [r1, #40]	; 0x28
 8108f64:	687b      	ldr	r3, [r7, #4]
 8108f66:	685b      	ldr	r3, [r3, #4]
 8108f68:	3b01      	subs	r3, #1
 8108f6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8108f6e:	687b      	ldr	r3, [r7, #4]
 8108f70:	689b      	ldr	r3, [r3, #8]
 8108f72:	3b01      	subs	r3, #1
 8108f74:	025b      	lsls	r3, r3, #9
 8108f76:	b29b      	uxth	r3, r3
 8108f78:	431a      	orrs	r2, r3
 8108f7a:	687b      	ldr	r3, [r7, #4]
 8108f7c:	68db      	ldr	r3, [r3, #12]
 8108f7e:	3b01      	subs	r3, #1
 8108f80:	041b      	lsls	r3, r3, #16
 8108f82:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8108f86:	431a      	orrs	r2, r3
 8108f88:	687b      	ldr	r3, [r7, #4]
 8108f8a:	691b      	ldr	r3, [r3, #16]
 8108f8c:	3b01      	subs	r3, #1
 8108f8e:	061b      	lsls	r3, r3, #24
 8108f90:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8108f94:	4932      	ldr	r1, [pc, #200]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108f96:	4313      	orrs	r3, r2
 8108f98:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8108f9a:	4b31      	ldr	r3, [pc, #196]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108f9e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8108fa2:	687b      	ldr	r3, [r7, #4]
 8108fa4:	695b      	ldr	r3, [r3, #20]
 8108fa6:	492e      	ldr	r1, [pc, #184]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108fa8:	4313      	orrs	r3, r2
 8108faa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8108fac:	4b2c      	ldr	r3, [pc, #176]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108fb0:	f023 0220 	bic.w	r2, r3, #32
 8108fb4:	687b      	ldr	r3, [r7, #4]
 8108fb6:	699b      	ldr	r3, [r3, #24]
 8108fb8:	4929      	ldr	r1, [pc, #164]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108fba:	4313      	orrs	r3, r2
 8108fbc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8108fbe:	4b28      	ldr	r3, [pc, #160]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108fc2:	4a27      	ldr	r2, [pc, #156]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108fc4:	f023 0310 	bic.w	r3, r3, #16
 8108fc8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8108fca:	4b25      	ldr	r3, [pc, #148]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8108fce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8108fd2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8108fd6:	687a      	ldr	r2, [r7, #4]
 8108fd8:	69d2      	ldr	r2, [r2, #28]
 8108fda:	00d2      	lsls	r2, r2, #3
 8108fdc:	4920      	ldr	r1, [pc, #128]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108fde:	4313      	orrs	r3, r2
 8108fe0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8108fe2:	4b1f      	ldr	r3, [pc, #124]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108fe6:	4a1e      	ldr	r2, [pc, #120]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108fe8:	f043 0310 	orr.w	r3, r3, #16
 8108fec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8108fee:	683b      	ldr	r3, [r7, #0]
 8108ff0:	2b00      	cmp	r3, #0
 8108ff2:	d106      	bne.n	8109002 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8108ff4:	4b1a      	ldr	r3, [pc, #104]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108ff8:	4a19      	ldr	r2, [pc, #100]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8108ffa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8108ffe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8109000:	e00f      	b.n	8109022 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8109002:	683b      	ldr	r3, [r7, #0]
 8109004:	2b01      	cmp	r3, #1
 8109006:	d106      	bne.n	8109016 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8109008:	4b15      	ldr	r3, [pc, #84]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 810900a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810900c:	4a14      	ldr	r2, [pc, #80]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 810900e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8109012:	62d3      	str	r3, [r2, #44]	; 0x2c
 8109014:	e005      	b.n	8109022 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8109016:	4b12      	ldr	r3, [pc, #72]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8109018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810901a:	4a11      	ldr	r2, [pc, #68]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 810901c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8109020:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8109022:	4b0f      	ldr	r3, [pc, #60]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8109024:	681b      	ldr	r3, [r3, #0]
 8109026:	4a0e      	ldr	r2, [pc, #56]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 8109028:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 810902c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810902e:	f7f9 f90b 	bl	8102248 <HAL_GetTick>
 8109032:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8109034:	e008      	b.n	8109048 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8109036:	f7f9 f907 	bl	8102248 <HAL_GetTick>
 810903a:	4602      	mov	r2, r0
 810903c:	68bb      	ldr	r3, [r7, #8]
 810903e:	1ad3      	subs	r3, r2, r3
 8109040:	2b02      	cmp	r3, #2
 8109042:	d901      	bls.n	8109048 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8109044:	2303      	movs	r3, #3
 8109046:	e006      	b.n	8109056 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8109048:	4b05      	ldr	r3, [pc, #20]	; (8109060 <RCCEx_PLL2_Config+0x160>)
 810904a:	681b      	ldr	r3, [r3, #0]
 810904c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8109050:	2b00      	cmp	r3, #0
 8109052:	d0f0      	beq.n	8109036 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8109054:	7bfb      	ldrb	r3, [r7, #15]
}
 8109056:	4618      	mov	r0, r3
 8109058:	3710      	adds	r7, #16
 810905a:	46bd      	mov	sp, r7
 810905c:	bd80      	pop	{r7, pc}
 810905e:	bf00      	nop
 8109060:	58024400 	.word	0x58024400

08109064 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8109064:	b580      	push	{r7, lr}
 8109066:	b084      	sub	sp, #16
 8109068:	af00      	add	r7, sp, #0
 810906a:	6078      	str	r0, [r7, #4]
 810906c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810906e:	2300      	movs	r3, #0
 8109070:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8109072:	4b54      	ldr	r3, [pc, #336]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109076:	f003 0303 	and.w	r3, r3, #3
 810907a:	2b03      	cmp	r3, #3
 810907c:	d101      	bne.n	8109082 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810907e:	2301      	movs	r3, #1
 8109080:	e09b      	b.n	81091ba <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8109082:	4b50      	ldr	r3, [pc, #320]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109084:	681b      	ldr	r3, [r3, #0]
 8109086:	4a4f      	ldr	r2, [pc, #316]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109088:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810908c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810908e:	f7f9 f8db 	bl	8102248 <HAL_GetTick>
 8109092:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8109094:	e008      	b.n	81090a8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8109096:	f7f9 f8d7 	bl	8102248 <HAL_GetTick>
 810909a:	4602      	mov	r2, r0
 810909c:	68bb      	ldr	r3, [r7, #8]
 810909e:	1ad3      	subs	r3, r2, r3
 81090a0:	2b02      	cmp	r3, #2
 81090a2:	d901      	bls.n	81090a8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81090a4:	2303      	movs	r3, #3
 81090a6:	e088      	b.n	81091ba <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81090a8:	4b46      	ldr	r3, [pc, #280]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 81090aa:	681b      	ldr	r3, [r3, #0]
 81090ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81090b0:	2b00      	cmp	r3, #0
 81090b2:	d1f0      	bne.n	8109096 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81090b4:	4b43      	ldr	r3, [pc, #268]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 81090b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81090b8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 81090bc:	687b      	ldr	r3, [r7, #4]
 81090be:	681b      	ldr	r3, [r3, #0]
 81090c0:	051b      	lsls	r3, r3, #20
 81090c2:	4940      	ldr	r1, [pc, #256]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 81090c4:	4313      	orrs	r3, r2
 81090c6:	628b      	str	r3, [r1, #40]	; 0x28
 81090c8:	687b      	ldr	r3, [r7, #4]
 81090ca:	685b      	ldr	r3, [r3, #4]
 81090cc:	3b01      	subs	r3, #1
 81090ce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81090d2:	687b      	ldr	r3, [r7, #4]
 81090d4:	689b      	ldr	r3, [r3, #8]
 81090d6:	3b01      	subs	r3, #1
 81090d8:	025b      	lsls	r3, r3, #9
 81090da:	b29b      	uxth	r3, r3
 81090dc:	431a      	orrs	r2, r3
 81090de:	687b      	ldr	r3, [r7, #4]
 81090e0:	68db      	ldr	r3, [r3, #12]
 81090e2:	3b01      	subs	r3, #1
 81090e4:	041b      	lsls	r3, r3, #16
 81090e6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81090ea:	431a      	orrs	r2, r3
 81090ec:	687b      	ldr	r3, [r7, #4]
 81090ee:	691b      	ldr	r3, [r3, #16]
 81090f0:	3b01      	subs	r3, #1
 81090f2:	061b      	lsls	r3, r3, #24
 81090f4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81090f8:	4932      	ldr	r1, [pc, #200]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 81090fa:	4313      	orrs	r3, r2
 81090fc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81090fe:	4b31      	ldr	r3, [pc, #196]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109102:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8109106:	687b      	ldr	r3, [r7, #4]
 8109108:	695b      	ldr	r3, [r3, #20]
 810910a:	492e      	ldr	r1, [pc, #184]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 810910c:	4313      	orrs	r3, r2
 810910e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8109110:	4b2c      	ldr	r3, [pc, #176]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109114:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8109118:	687b      	ldr	r3, [r7, #4]
 810911a:	699b      	ldr	r3, [r3, #24]
 810911c:	4929      	ldr	r1, [pc, #164]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 810911e:	4313      	orrs	r3, r2
 8109120:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8109122:	4b28      	ldr	r3, [pc, #160]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109126:	4a27      	ldr	r2, [pc, #156]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109128:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810912c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810912e:	4b25      	ldr	r3, [pc, #148]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8109132:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8109136:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 810913a:	687a      	ldr	r2, [r7, #4]
 810913c:	69d2      	ldr	r2, [r2, #28]
 810913e:	00d2      	lsls	r2, r2, #3
 8109140:	4920      	ldr	r1, [pc, #128]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109142:	4313      	orrs	r3, r2
 8109144:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8109146:	4b1f      	ldr	r3, [pc, #124]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810914a:	4a1e      	ldr	r2, [pc, #120]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 810914c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8109150:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8109152:	683b      	ldr	r3, [r7, #0]
 8109154:	2b00      	cmp	r3, #0
 8109156:	d106      	bne.n	8109166 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8109158:	4b1a      	ldr	r3, [pc, #104]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 810915a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810915c:	4a19      	ldr	r2, [pc, #100]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 810915e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8109162:	62d3      	str	r3, [r2, #44]	; 0x2c
 8109164:	e00f      	b.n	8109186 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8109166:	683b      	ldr	r3, [r7, #0]
 8109168:	2b01      	cmp	r3, #1
 810916a:	d106      	bne.n	810917a <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810916c:	4b15      	ldr	r3, [pc, #84]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 810916e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109170:	4a14      	ldr	r2, [pc, #80]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109172:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8109176:	62d3      	str	r3, [r2, #44]	; 0x2c
 8109178:	e005      	b.n	8109186 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810917a:	4b12      	ldr	r3, [pc, #72]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 810917c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810917e:	4a11      	ldr	r2, [pc, #68]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109180:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8109184:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8109186:	4b0f      	ldr	r3, [pc, #60]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 8109188:	681b      	ldr	r3, [r3, #0]
 810918a:	4a0e      	ldr	r2, [pc, #56]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 810918c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8109190:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8109192:	f7f9 f859 	bl	8102248 <HAL_GetTick>
 8109196:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8109198:	e008      	b.n	81091ac <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810919a:	f7f9 f855 	bl	8102248 <HAL_GetTick>
 810919e:	4602      	mov	r2, r0
 81091a0:	68bb      	ldr	r3, [r7, #8]
 81091a2:	1ad3      	subs	r3, r2, r3
 81091a4:	2b02      	cmp	r3, #2
 81091a6:	d901      	bls.n	81091ac <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81091a8:	2303      	movs	r3, #3
 81091aa:	e006      	b.n	81091ba <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81091ac:	4b05      	ldr	r3, [pc, #20]	; (81091c4 <RCCEx_PLL3_Config+0x160>)
 81091ae:	681b      	ldr	r3, [r3, #0]
 81091b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81091b4:	2b00      	cmp	r3, #0
 81091b6:	d0f0      	beq.n	810919a <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81091b8:	7bfb      	ldrb	r3, [r7, #15]
}
 81091ba:	4618      	mov	r0, r3
 81091bc:	3710      	adds	r7, #16
 81091be:	46bd      	mov	sp, r7
 81091c0:	bd80      	pop	{r7, pc}
 81091c2:	bf00      	nop
 81091c4:	58024400 	.word	0x58024400

081091c8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 81091c8:	b580      	push	{r7, lr}
 81091ca:	b08a      	sub	sp, #40	; 0x28
 81091cc:	af00      	add	r7, sp, #0
 81091ce:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 81091d0:	687b      	ldr	r3, [r7, #4]
 81091d2:	2b00      	cmp	r3, #0
 81091d4:	d101      	bne.n	81091da <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 81091d6:	2301      	movs	r3, #1
 81091d8:	e290      	b.n	81096fc <HAL_SAI_Init+0x534>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 81091da:	f7f9 f865 	bl	81022a8 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 81091de:	687b      	ldr	r3, [r7, #4]
 81091e0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 81091e4:	2b01      	cmp	r3, #1
 81091e6:	d113      	bne.n	8109210 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 81091e8:	687b      	ldr	r3, [r7, #4]
 81091ea:	681b      	ldr	r3, [r3, #0]
 81091ec:	4a96      	ldr	r2, [pc, #600]	; (8109448 <HAL_SAI_Init+0x280>)
 81091ee:	4293      	cmp	r3, r2
 81091f0:	d004      	beq.n	81091fc <HAL_SAI_Init+0x34>
 81091f2:	687b      	ldr	r3, [r7, #4]
 81091f4:	681b      	ldr	r3, [r3, #0]
 81091f6:	4a95      	ldr	r2, [pc, #596]	; (810944c <HAL_SAI_Init+0x284>)
 81091f8:	4293      	cmp	r3, r2
 81091fa:	d107      	bne.n	810920c <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 81091fc:	687b      	ldr	r3, [r7, #4]
 81091fe:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8109200:	2b01      	cmp	r3, #1
 8109202:	d103      	bne.n	810920c <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8109204:	687b      	ldr	r3, [r7, #4]
 8109206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8109208:	2b00      	cmp	r3, #0
 810920a:	d001      	beq.n	8109210 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 810920c:	2301      	movs	r3, #1
 810920e:	e275      	b.n	81096fc <HAL_SAI_Init+0x534>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8109210:	687b      	ldr	r3, [r7, #4]
 8109212:	681b      	ldr	r3, [r3, #0]
 8109214:	4a8c      	ldr	r2, [pc, #560]	; (8109448 <HAL_SAI_Init+0x280>)
 8109216:	4293      	cmp	r3, r2
 8109218:	d004      	beq.n	8109224 <HAL_SAI_Init+0x5c>
 810921a:	687b      	ldr	r3, [r7, #4]
 810921c:	681b      	ldr	r3, [r3, #0]
 810921e:	4a8c      	ldr	r2, [pc, #560]	; (8109450 <HAL_SAI_Init+0x288>)
 8109220:	4293      	cmp	r3, r2
 8109222:	d102      	bne.n	810922a <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8109224:	4b8b      	ldr	r3, [pc, #556]	; (8109454 <HAL_SAI_Init+0x28c>)
 8109226:	61bb      	str	r3, [r7, #24]
 8109228:	e028      	b.n	810927c <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 810922a:	687b      	ldr	r3, [r7, #4]
 810922c:	681b      	ldr	r3, [r3, #0]
 810922e:	4a8a      	ldr	r2, [pc, #552]	; (8109458 <HAL_SAI_Init+0x290>)
 8109230:	4293      	cmp	r3, r2
 8109232:	d004      	beq.n	810923e <HAL_SAI_Init+0x76>
 8109234:	687b      	ldr	r3, [r7, #4]
 8109236:	681b      	ldr	r3, [r3, #0]
 8109238:	4a88      	ldr	r2, [pc, #544]	; (810945c <HAL_SAI_Init+0x294>)
 810923a:	4293      	cmp	r3, r2
 810923c:	d102      	bne.n	8109244 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 810923e:	4b88      	ldr	r3, [pc, #544]	; (8109460 <HAL_SAI_Init+0x298>)
 8109240:	61bb      	str	r3, [r7, #24]
 8109242:	e01b      	b.n	810927c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8109244:	687b      	ldr	r3, [r7, #4]
 8109246:	681b      	ldr	r3, [r3, #0]
 8109248:	4a86      	ldr	r2, [pc, #536]	; (8109464 <HAL_SAI_Init+0x29c>)
 810924a:	4293      	cmp	r3, r2
 810924c:	d004      	beq.n	8109258 <HAL_SAI_Init+0x90>
 810924e:	687b      	ldr	r3, [r7, #4]
 8109250:	681b      	ldr	r3, [r3, #0]
 8109252:	4a85      	ldr	r2, [pc, #532]	; (8109468 <HAL_SAI_Init+0x2a0>)
 8109254:	4293      	cmp	r3, r2
 8109256:	d102      	bne.n	810925e <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8109258:	4b84      	ldr	r3, [pc, #528]	; (810946c <HAL_SAI_Init+0x2a4>)
 810925a:	61bb      	str	r3, [r7, #24]
 810925c:	e00e      	b.n	810927c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 810925e:	687b      	ldr	r3, [r7, #4]
 8109260:	681b      	ldr	r3, [r3, #0]
 8109262:	4a7a      	ldr	r2, [pc, #488]	; (810944c <HAL_SAI_Init+0x284>)
 8109264:	4293      	cmp	r3, r2
 8109266:	d004      	beq.n	8109272 <HAL_SAI_Init+0xaa>
 8109268:	687b      	ldr	r3, [r7, #4]
 810926a:	681b      	ldr	r3, [r3, #0]
 810926c:	4a80      	ldr	r2, [pc, #512]	; (8109470 <HAL_SAI_Init+0x2a8>)
 810926e:	4293      	cmp	r3, r2
 8109270:	d102      	bne.n	8109278 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8109272:	4b80      	ldr	r3, [pc, #512]	; (8109474 <HAL_SAI_Init+0x2ac>)
 8109274:	61bb      	str	r3, [r7, #24]
 8109276:	e001      	b.n	810927c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8109278:	2301      	movs	r3, #1
 810927a:	e23f      	b.n	81096fc <HAL_SAI_Init+0x534>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 810927c:	687b      	ldr	r3, [r7, #4]
 810927e:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8109282:	b2db      	uxtb	r3, r3
 8109284:	2b00      	cmp	r3, #0
 8109286:	d106      	bne.n	8109296 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8109288:	687b      	ldr	r3, [r7, #4]
 810928a:	2200      	movs	r2, #0
 810928c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8109290:	6878      	ldr	r0, [r7, #4]
 8109292:	f7f8 fb8b 	bl	81019ac <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8109296:	6878      	ldr	r0, [r7, #4]
 8109298:	f000 fb2c 	bl	81098f4 <SAI_Disable>
 810929c:	4603      	mov	r3, r0
 810929e:	2b00      	cmp	r3, #0
 81092a0:	d001      	beq.n	81092a6 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 81092a2:	2301      	movs	r3, #1
 81092a4:	e22a      	b.n	81096fc <HAL_SAI_Init+0x534>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 81092a6:	687b      	ldr	r3, [r7, #4]
 81092a8:	2202      	movs	r2, #2
 81092aa:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 81092ae:	687b      	ldr	r3, [r7, #4]
 81092b0:	68db      	ldr	r3, [r3, #12]
 81092b2:	2b02      	cmp	r3, #2
 81092b4:	d00c      	beq.n	81092d0 <HAL_SAI_Init+0x108>
 81092b6:	2b02      	cmp	r3, #2
 81092b8:	d80d      	bhi.n	81092d6 <HAL_SAI_Init+0x10e>
 81092ba:	2b00      	cmp	r3, #0
 81092bc:	d002      	beq.n	81092c4 <HAL_SAI_Init+0xfc>
 81092be:	2b01      	cmp	r3, #1
 81092c0:	d003      	beq.n	81092ca <HAL_SAI_Init+0x102>
 81092c2:	e008      	b.n	81092d6 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 81092c4:	2300      	movs	r3, #0
 81092c6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81092c8:	e008      	b.n	81092dc <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 81092ca:	2310      	movs	r3, #16
 81092cc:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81092ce:	e005      	b.n	81092dc <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 81092d0:	2320      	movs	r3, #32
 81092d2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81092d4:	e002      	b.n	81092dc <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 81092d6:	2300      	movs	r3, #0
 81092d8:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81092da:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 81092dc:	687b      	ldr	r3, [r7, #4]
 81092de:	689b      	ldr	r3, [r3, #8]
 81092e0:	2b05      	cmp	r3, #5
 81092e2:	d832      	bhi.n	810934a <HAL_SAI_Init+0x182>
 81092e4:	a201      	add	r2, pc, #4	; (adr r2, 81092ec <HAL_SAI_Init+0x124>)
 81092e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81092ea:	bf00      	nop
 81092ec:	08109305 	.word	0x08109305
 81092f0:	0810930b 	.word	0x0810930b
 81092f4:	08109313 	.word	0x08109313
 81092f8:	0810931b 	.word	0x0810931b
 81092fc:	0810932b 	.word	0x0810932b
 8109300:	0810933b 	.word	0x0810933b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8109304:	2300      	movs	r3, #0
 8109306:	61fb      	str	r3, [r7, #28]
      break;
 8109308:	e022      	b.n	8109350 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 810930a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810930e:	61fb      	str	r3, [r7, #28]
      break;
 8109310:	e01e      	b.n	8109350 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8109312:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8109316:	61fb      	str	r3, [r7, #28]
      break;
 8109318:	e01a      	b.n	8109350 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 810931a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810931e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8109320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109322:	f043 0301 	orr.w	r3, r3, #1
 8109326:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8109328:	e012      	b.n	8109350 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 810932a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810932e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8109330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109332:	f043 0302 	orr.w	r3, r3, #2
 8109336:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8109338:	e00a      	b.n	8109350 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 810933a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810933e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8109340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109342:	f043 0303 	orr.w	r3, r3, #3
 8109346:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8109348:	e002      	b.n	8109350 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 810934a:	2300      	movs	r3, #0
 810934c:	61fb      	str	r3, [r7, #28]
      break;
 810934e:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8109350:	69bb      	ldr	r3, [r7, #24]
 8109352:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8109354:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8109356:	687b      	ldr	r3, [r7, #4]
 8109358:	6a1b      	ldr	r3, [r3, #32]
 810935a:	2b00      	cmp	r3, #0
 810935c:	f000 80c5 	beq.w	81094ea <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 8109360:	2300      	movs	r3, #0
 8109362:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8109364:	687b      	ldr	r3, [r7, #4]
 8109366:	681b      	ldr	r3, [r3, #0]
 8109368:	4a37      	ldr	r2, [pc, #220]	; (8109448 <HAL_SAI_Init+0x280>)
 810936a:	4293      	cmp	r3, r2
 810936c:	d004      	beq.n	8109378 <HAL_SAI_Init+0x1b0>
 810936e:	687b      	ldr	r3, [r7, #4]
 8109370:	681b      	ldr	r3, [r3, #0]
 8109372:	4a37      	ldr	r2, [pc, #220]	; (8109450 <HAL_SAI_Init+0x288>)
 8109374:	4293      	cmp	r3, r2
 8109376:	d106      	bne.n	8109386 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8109378:	f44f 7080 	mov.w	r0, #256	; 0x100
 810937c:	f04f 0100 	mov.w	r1, #0
 8109380:	f7fe fc2e 	bl	8107be0 <HAL_RCCEx_GetPeriphCLKFreq>
 8109384:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8109386:	687b      	ldr	r3, [r7, #4]
 8109388:	681b      	ldr	r3, [r3, #0]
 810938a:	4a33      	ldr	r2, [pc, #204]	; (8109458 <HAL_SAI_Init+0x290>)
 810938c:	4293      	cmp	r3, r2
 810938e:	d004      	beq.n	810939a <HAL_SAI_Init+0x1d2>
 8109390:	687b      	ldr	r3, [r7, #4]
 8109392:	681b      	ldr	r3, [r3, #0]
 8109394:	4a31      	ldr	r2, [pc, #196]	; (810945c <HAL_SAI_Init+0x294>)
 8109396:	4293      	cmp	r3, r2
 8109398:	d106      	bne.n	81093a8 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 810939a:	f44f 7000 	mov.w	r0, #512	; 0x200
 810939e:	f04f 0100 	mov.w	r1, #0
 81093a2:	f7fe fc1d 	bl	8107be0 <HAL_RCCEx_GetPeriphCLKFreq>
 81093a6:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 81093a8:	687b      	ldr	r3, [r7, #4]
 81093aa:	681b      	ldr	r3, [r3, #0]
 81093ac:	4a2d      	ldr	r2, [pc, #180]	; (8109464 <HAL_SAI_Init+0x29c>)
 81093ae:	4293      	cmp	r3, r2
 81093b0:	d004      	beq.n	81093bc <HAL_SAI_Init+0x1f4>
 81093b2:	687b      	ldr	r3, [r7, #4]
 81093b4:	681b      	ldr	r3, [r3, #0]
 81093b6:	4a2c      	ldr	r2, [pc, #176]	; (8109468 <HAL_SAI_Init+0x2a0>)
 81093b8:	4293      	cmp	r3, r2
 81093ba:	d106      	bne.n	81093ca <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 81093bc:	f44f 7000 	mov.w	r0, #512	; 0x200
 81093c0:	f04f 0100 	mov.w	r1, #0
 81093c4:	f7fe fc0c 	bl	8107be0 <HAL_RCCEx_GetPeriphCLKFreq>
 81093c8:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 81093ca:	687b      	ldr	r3, [r7, #4]
 81093cc:	681b      	ldr	r3, [r3, #0]
 81093ce:	4a1f      	ldr	r2, [pc, #124]	; (810944c <HAL_SAI_Init+0x284>)
 81093d0:	4293      	cmp	r3, r2
 81093d2:	d106      	bne.n	81093e2 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 81093d4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 81093d8:	f04f 0100 	mov.w	r1, #0
 81093dc:	f7fe fc00 	bl	8107be0 <HAL_RCCEx_GetPeriphCLKFreq>
 81093e0:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 81093e2:	687b      	ldr	r3, [r7, #4]
 81093e4:	681b      	ldr	r3, [r3, #0]
 81093e6:	4a22      	ldr	r2, [pc, #136]	; (8109470 <HAL_SAI_Init+0x2a8>)
 81093e8:	4293      	cmp	r3, r2
 81093ea:	d106      	bne.n	81093fa <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 81093ec:	f44f 6000 	mov.w	r0, #2048	; 0x800
 81093f0:	f04f 0100 	mov.w	r1, #0
 81093f4:	f7fe fbf4 	bl	8107be0 <HAL_RCCEx_GetPeriphCLKFreq>
 81093f8:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 81093fa:	687b      	ldr	r3, [r7, #4]
 81093fc:	699b      	ldr	r3, [r3, #24]
 81093fe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8109402:	d139      	bne.n	8109478 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8109404:	687b      	ldr	r3, [r7, #4]
 8109406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8109408:	2b04      	cmp	r3, #4
 810940a:	d102      	bne.n	8109412 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 810940c:	2340      	movs	r3, #64	; 0x40
 810940e:	60fb      	str	r3, [r7, #12]
 8109410:	e00a      	b.n	8109428 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8109412:	687b      	ldr	r3, [r7, #4]
 8109414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8109416:	2b08      	cmp	r3, #8
 8109418:	d103      	bne.n	8109422 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 810941a:	f44f 7380 	mov.w	r3, #256	; 0x100
 810941e:	60fb      	str	r3, [r7, #12]
 8109420:	e002      	b.n	8109428 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8109422:	687b      	ldr	r3, [r7, #4]
 8109424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109426:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8109428:	697a      	ldr	r2, [r7, #20]
 810942a:	4613      	mov	r3, r2
 810942c:	009b      	lsls	r3, r3, #2
 810942e:	4413      	add	r3, r2
 8109430:	005b      	lsls	r3, r3, #1
 8109432:	4619      	mov	r1, r3
 8109434:	687b      	ldr	r3, [r7, #4]
 8109436:	6a1b      	ldr	r3, [r3, #32]
 8109438:	68fa      	ldr	r2, [r7, #12]
 810943a:	fb02 f303 	mul.w	r3, r2, r3
 810943e:	fbb1 f3f3 	udiv	r3, r1, r3
 8109442:	613b      	str	r3, [r7, #16]
 8109444:	e030      	b.n	81094a8 <HAL_SAI_Init+0x2e0>
 8109446:	bf00      	nop
 8109448:	40015804 	.word	0x40015804
 810944c:	58005404 	.word	0x58005404
 8109450:	40015824 	.word	0x40015824
 8109454:	40015800 	.word	0x40015800
 8109458:	40015c04 	.word	0x40015c04
 810945c:	40015c24 	.word	0x40015c24
 8109460:	40015c00 	.word	0x40015c00
 8109464:	40016004 	.word	0x40016004
 8109468:	40016024 	.word	0x40016024
 810946c:	40016000 	.word	0x40016000
 8109470:	58005424 	.word	0x58005424
 8109474:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8109478:	687b      	ldr	r3, [r7, #4]
 810947a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810947c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8109480:	d101      	bne.n	8109486 <HAL_SAI_Init+0x2be>
 8109482:	2302      	movs	r3, #2
 8109484:	e000      	b.n	8109488 <HAL_SAI_Init+0x2c0>
 8109486:	2301      	movs	r3, #1
 8109488:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 810948a:	697a      	ldr	r2, [r7, #20]
 810948c:	4613      	mov	r3, r2
 810948e:	009b      	lsls	r3, r3, #2
 8109490:	4413      	add	r3, r2
 8109492:	005b      	lsls	r3, r3, #1
 8109494:	4619      	mov	r1, r3
 8109496:	687b      	ldr	r3, [r7, #4]
 8109498:	6a1b      	ldr	r3, [r3, #32]
 810949a:	68ba      	ldr	r2, [r7, #8]
 810949c:	fb02 f303 	mul.w	r3, r2, r3
 81094a0:	021b      	lsls	r3, r3, #8
 81094a2:	fbb1 f3f3 	udiv	r3, r1, r3
 81094a6:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 81094a8:	693b      	ldr	r3, [r7, #16]
 81094aa:	4a96      	ldr	r2, [pc, #600]	; (8109704 <HAL_SAI_Init+0x53c>)
 81094ac:	fba2 2303 	umull	r2, r3, r2, r3
 81094b0:	08da      	lsrs	r2, r3, #3
 81094b2:	687b      	ldr	r3, [r7, #4]
 81094b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 81094b6:	6939      	ldr	r1, [r7, #16]
 81094b8:	4b92      	ldr	r3, [pc, #584]	; (8109704 <HAL_SAI_Init+0x53c>)
 81094ba:	fba3 2301 	umull	r2, r3, r3, r1
 81094be:	08da      	lsrs	r2, r3, #3
 81094c0:	4613      	mov	r3, r2
 81094c2:	009b      	lsls	r3, r3, #2
 81094c4:	4413      	add	r3, r2
 81094c6:	005b      	lsls	r3, r3, #1
 81094c8:	1aca      	subs	r2, r1, r3
 81094ca:	2a08      	cmp	r2, #8
 81094cc:	d904      	bls.n	81094d8 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 81094ce:	687b      	ldr	r3, [r7, #4]
 81094d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81094d2:	1c5a      	adds	r2, r3, #1
 81094d4:	687b      	ldr	r3, [r7, #4]
 81094d6:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 81094d8:	687b      	ldr	r3, [r7, #4]
 81094da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81094dc:	2b04      	cmp	r3, #4
 81094de:	d104      	bne.n	81094ea <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 81094e0:	687b      	ldr	r3, [r7, #4]
 81094e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81094e4:	085a      	lsrs	r2, r3, #1
 81094e6:	687b      	ldr	r3, [r7, #4]
 81094e8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 81094ea:	687b      	ldr	r3, [r7, #4]
 81094ec:	685b      	ldr	r3, [r3, #4]
 81094ee:	2b00      	cmp	r3, #0
 81094f0:	d003      	beq.n	81094fa <HAL_SAI_Init+0x332>
 81094f2:	687b      	ldr	r3, [r7, #4]
 81094f4:	685b      	ldr	r3, [r3, #4]
 81094f6:	2b02      	cmp	r3, #2
 81094f8:	d109      	bne.n	810950e <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 81094fa:	687b      	ldr	r3, [r7, #4]
 81094fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81094fe:	2b01      	cmp	r3, #1
 8109500:	d101      	bne.n	8109506 <HAL_SAI_Init+0x33e>
 8109502:	2300      	movs	r3, #0
 8109504:	e001      	b.n	810950a <HAL_SAI_Init+0x342>
 8109506:	f44f 7300 	mov.w	r3, #512	; 0x200
 810950a:	623b      	str	r3, [r7, #32]
 810950c:	e008      	b.n	8109520 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 810950e:	687b      	ldr	r3, [r7, #4]
 8109510:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8109512:	2b01      	cmp	r3, #1
 8109514:	d102      	bne.n	810951c <HAL_SAI_Init+0x354>
 8109516:	f44f 7300 	mov.w	r3, #512	; 0x200
 810951a:	e000      	b.n	810951e <HAL_SAI_Init+0x356>
 810951c:	2300      	movs	r3, #0
 810951e:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8109520:	f7f8 fec2 	bl	81022a8 <HAL_GetREVID>
 8109524:	4603      	mov	r3, r0
 8109526:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810952a:	d331      	bcc.n	8109590 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 810952c:	687b      	ldr	r3, [r7, #4]
 810952e:	681b      	ldr	r3, [r3, #0]
 8109530:	6819      	ldr	r1, [r3, #0]
 8109532:	687b      	ldr	r3, [r7, #4]
 8109534:	681a      	ldr	r2, [r3, #0]
 8109536:	4b74      	ldr	r3, [pc, #464]	; (8109708 <HAL_SAI_Init+0x540>)
 8109538:	400b      	ands	r3, r1
 810953a:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 810953c:	687b      	ldr	r3, [r7, #4]
 810953e:	681b      	ldr	r3, [r3, #0]
 8109540:	6819      	ldr	r1, [r3, #0]
 8109542:	687b      	ldr	r3, [r7, #4]
 8109544:	685a      	ldr	r2, [r3, #4]
 8109546:	687b      	ldr	r3, [r7, #4]
 8109548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810954a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 810954c:	687b      	ldr	r3, [r7, #4]
 810954e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8109550:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8109552:	687b      	ldr	r3, [r7, #4]
 8109554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8109556:	431a      	orrs	r2, r3
 8109558:	6a3b      	ldr	r3, [r7, #32]
 810955a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 810955c:	69fb      	ldr	r3, [r7, #28]
 810955e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8109560:	687b      	ldr	r3, [r7, #4]
 8109562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 8109564:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8109566:	687b      	ldr	r3, [r7, #4]
 8109568:	695b      	ldr	r3, [r3, #20]
 810956a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810956c:	687b      	ldr	r3, [r7, #4]
 810956e:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8109570:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8109572:	687b      	ldr	r3, [r7, #4]
 8109574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8109576:	051b      	lsls	r3, r3, #20
 8109578:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 810957a:	687b      	ldr	r3, [r7, #4]
 810957c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810957e:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8109580:	687b      	ldr	r3, [r7, #4]
 8109582:	691b      	ldr	r3, [r3, #16]
 8109584:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8109586:	687b      	ldr	r3, [r7, #4]
 8109588:	681b      	ldr	r3, [r3, #0]
 810958a:	430a      	orrs	r2, r1
 810958c:	601a      	str	r2, [r3, #0]
 810958e:	e02d      	b.n	81095ec <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8109590:	687b      	ldr	r3, [r7, #4]
 8109592:	681b      	ldr	r3, [r3, #0]
 8109594:	6819      	ldr	r1, [r3, #0]
 8109596:	687b      	ldr	r3, [r7, #4]
 8109598:	681a      	ldr	r2, [r3, #0]
 810959a:	4b5c      	ldr	r3, [pc, #368]	; (810970c <HAL_SAI_Init+0x544>)
 810959c:	400b      	ands	r3, r1
 810959e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81095a0:	687b      	ldr	r3, [r7, #4]
 81095a2:	681b      	ldr	r3, [r3, #0]
 81095a4:	6819      	ldr	r1, [r3, #0]
 81095a6:	687b      	ldr	r3, [r7, #4]
 81095a8:	685a      	ldr	r2, [r3, #4]
 81095aa:	687b      	ldr	r3, [r7, #4]
 81095ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81095ae:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 81095b0:	687b      	ldr	r3, [r7, #4]
 81095b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81095b4:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 81095b6:	687b      	ldr	r3, [r7, #4]
 81095b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81095ba:	431a      	orrs	r2, r3
 81095bc:	6a3b      	ldr	r3, [r7, #32]
 81095be:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 81095c0:	69fb      	ldr	r3, [r7, #28]
 81095c2:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81095c4:	687b      	ldr	r3, [r7, #4]
 81095c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 81095c8:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81095ca:	687b      	ldr	r3, [r7, #4]
 81095cc:	695b      	ldr	r3, [r3, #20]
 81095ce:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81095d0:	687b      	ldr	r3, [r7, #4]
 81095d2:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81095d4:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81095d6:	687b      	ldr	r3, [r7, #4]
 81095d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81095da:	051b      	lsls	r3, r3, #20
 81095dc:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 81095de:	687b      	ldr	r3, [r7, #4]
 81095e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81095e2:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81095e4:	687b      	ldr	r3, [r7, #4]
 81095e6:	681b      	ldr	r3, [r3, #0]
 81095e8:	430a      	orrs	r2, r1
 81095ea:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 81095ec:	687b      	ldr	r3, [r7, #4]
 81095ee:	681b      	ldr	r3, [r3, #0]
 81095f0:	685b      	ldr	r3, [r3, #4]
 81095f2:	687a      	ldr	r2, [r7, #4]
 81095f4:	6812      	ldr	r2, [r2, #0]
 81095f6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 81095fa:	f023 030f 	bic.w	r3, r3, #15
 81095fe:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8109600:	687b      	ldr	r3, [r7, #4]
 8109602:	681b      	ldr	r3, [r3, #0]
 8109604:	6859      	ldr	r1, [r3, #4]
 8109606:	687b      	ldr	r3, [r7, #4]
 8109608:	69da      	ldr	r2, [r3, #28]
 810960a:	687b      	ldr	r3, [r7, #4]
 810960c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810960e:	431a      	orrs	r2, r3
 8109610:	687b      	ldr	r3, [r7, #4]
 8109612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109614:	431a      	orrs	r2, r3
 8109616:	687b      	ldr	r3, [r7, #4]
 8109618:	681b      	ldr	r3, [r3, #0]
 810961a:	430a      	orrs	r2, r1
 810961c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 810961e:	687b      	ldr	r3, [r7, #4]
 8109620:	681b      	ldr	r3, [r3, #0]
 8109622:	6899      	ldr	r1, [r3, #8]
 8109624:	687b      	ldr	r3, [r7, #4]
 8109626:	681a      	ldr	r2, [r3, #0]
 8109628:	4b39      	ldr	r3, [pc, #228]	; (8109710 <HAL_SAI_Init+0x548>)
 810962a:	400b      	ands	r3, r1
 810962c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 810962e:	687b      	ldr	r3, [r7, #4]
 8109630:	681b      	ldr	r3, [r3, #0]
 8109632:	6899      	ldr	r1, [r3, #8]
 8109634:	687b      	ldr	r3, [r7, #4]
 8109636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109638:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 810963a:	687b      	ldr	r3, [r7, #4]
 810963c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 810963e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8109640:	687b      	ldr	r3, [r7, #4]
 8109642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 8109644:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8109646:	687b      	ldr	r3, [r7, #4]
 8109648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 810964a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 810964c:	687b      	ldr	r3, [r7, #4]
 810964e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8109650:	3b01      	subs	r3, #1
 8109652:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8109654:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8109656:	687b      	ldr	r3, [r7, #4]
 8109658:	681b      	ldr	r3, [r3, #0]
 810965a:	430a      	orrs	r2, r1
 810965c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 810965e:	687b      	ldr	r3, [r7, #4]
 8109660:	681b      	ldr	r3, [r3, #0]
 8109662:	68d9      	ldr	r1, [r3, #12]
 8109664:	687b      	ldr	r3, [r7, #4]
 8109666:	681a      	ldr	r2, [r3, #0]
 8109668:	f24f 0320 	movw	r3, #61472	; 0xf020
 810966c:	400b      	ands	r3, r1
 810966e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8109670:	687b      	ldr	r3, [r7, #4]
 8109672:	681b      	ldr	r3, [r3, #0]
 8109674:	68d9      	ldr	r1, [r3, #12]
 8109676:	687b      	ldr	r3, [r7, #4]
 8109678:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 810967a:	687b      	ldr	r3, [r7, #4]
 810967c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810967e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8109680:	687b      	ldr	r3, [r7, #4]
 8109682:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8109684:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8109686:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8109688:	687b      	ldr	r3, [r7, #4]
 810968a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810968c:	3b01      	subs	r3, #1
 810968e:	021b      	lsls	r3, r3, #8
 8109690:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8109692:	687b      	ldr	r3, [r7, #4]
 8109694:	681b      	ldr	r3, [r3, #0]
 8109696:	430a      	orrs	r2, r1
 8109698:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 810969a:	687b      	ldr	r3, [r7, #4]
 810969c:	681b      	ldr	r3, [r3, #0]
 810969e:	4a1d      	ldr	r2, [pc, #116]	; (8109714 <HAL_SAI_Init+0x54c>)
 81096a0:	4293      	cmp	r3, r2
 81096a2:	d004      	beq.n	81096ae <HAL_SAI_Init+0x4e6>
 81096a4:	687b      	ldr	r3, [r7, #4]
 81096a6:	681b      	ldr	r3, [r3, #0]
 81096a8:	4a1b      	ldr	r2, [pc, #108]	; (8109718 <HAL_SAI_Init+0x550>)
 81096aa:	4293      	cmp	r3, r2
 81096ac:	d119      	bne.n	81096e2 <HAL_SAI_Init+0x51a>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 81096ae:	69bb      	ldr	r3, [r7, #24]
 81096b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81096b2:	f023 0201 	bic.w	r2, r3, #1
 81096b6:	69bb      	ldr	r3, [r7, #24]
 81096b8:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 81096ba:	687b      	ldr	r3, [r7, #4]
 81096bc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 81096c0:	2b01      	cmp	r3, #1
 81096c2:	d10e      	bne.n	81096e2 <HAL_SAI_Init+0x51a>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 81096c4:	687b      	ldr	r3, [r7, #4]
 81096c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 81096c8:	687b      	ldr	r3, [r7, #4]
 81096ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81096cc:	3b01      	subs	r3, #1
 81096ce:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 81096d0:	431a      	orrs	r2, r3
 81096d2:	69bb      	ldr	r3, [r7, #24]
 81096d4:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 81096d6:	69bb      	ldr	r3, [r7, #24]
 81096d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81096da:	f043 0201 	orr.w	r2, r3, #1
 81096de:	69bb      	ldr	r3, [r7, #24]
 81096e0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 81096e2:	687b      	ldr	r3, [r7, #4]
 81096e4:	2200      	movs	r2, #0
 81096e6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 81096ea:	687b      	ldr	r3, [r7, #4]
 81096ec:	2201      	movs	r2, #1
 81096ee:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 81096f2:	687b      	ldr	r3, [r7, #4]
 81096f4:	2200      	movs	r2, #0
 81096f6:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 81096fa:	2300      	movs	r3, #0
}
 81096fc:	4618      	mov	r0, r3
 81096fe:	3728      	adds	r7, #40	; 0x28
 8109700:	46bd      	mov	sp, r7
 8109702:	bd80      	pop	{r7, pc}
 8109704:	cccccccd 	.word	0xcccccccd
 8109708:	f005c010 	.word	0xf005c010
 810970c:	f805c010 	.word	0xf805c010
 8109710:	fff88000 	.word	0xfff88000
 8109714:	40015804 	.word	0x40015804
 8109718:	58005404 	.word	0x58005404

0810971c <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 810971c:	b580      	push	{r7, lr}
 810971e:	b084      	sub	sp, #16
 8109720:	af00      	add	r7, sp, #0
 8109722:	60f8      	str	r0, [r7, #12]
 8109724:	60b9      	str	r1, [r7, #8]
 8109726:	4613      	mov	r3, r2
 8109728:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 810972a:	68bb      	ldr	r3, [r7, #8]
 810972c:	2b00      	cmp	r3, #0
 810972e:	d002      	beq.n	8109736 <HAL_SAI_Receive_DMA+0x1a>
 8109730:	88fb      	ldrh	r3, [r7, #6]
 8109732:	2b00      	cmp	r3, #0
 8109734:	d101      	bne.n	810973a <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8109736:	2301      	movs	r3, #1
 8109738:	e079      	b.n	810982e <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 810973a:	68fb      	ldr	r3, [r7, #12]
 810973c:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8109740:	b2db      	uxtb	r3, r3
 8109742:	2b01      	cmp	r3, #1
 8109744:	d172      	bne.n	810982c <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8109746:	68fb      	ldr	r3, [r7, #12]
 8109748:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 810974c:	2b01      	cmp	r3, #1
 810974e:	d101      	bne.n	8109754 <HAL_SAI_Receive_DMA+0x38>
 8109750:	2302      	movs	r3, #2
 8109752:	e06c      	b.n	810982e <HAL_SAI_Receive_DMA+0x112>
 8109754:	68fb      	ldr	r3, [r7, #12]
 8109756:	2201      	movs	r2, #1
 8109758:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 810975c:	68fb      	ldr	r3, [r7, #12]
 810975e:	68ba      	ldr	r2, [r7, #8]
 8109760:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 8109762:	68fb      	ldr	r3, [r7, #12]
 8109764:	88fa      	ldrh	r2, [r7, #6]
 8109766:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 810976a:	68fb      	ldr	r3, [r7, #12]
 810976c:	88fa      	ldrh	r2, [r7, #6]
 810976e:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8109772:	68fb      	ldr	r3, [r7, #12]
 8109774:	2200      	movs	r2, #0
 8109776:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 810977a:	68fb      	ldr	r3, [r7, #12]
 810977c:	2222      	movs	r2, #34	; 0x22
 810977e:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8109782:	68fb      	ldr	r3, [r7, #12]
 8109784:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8109788:	4a2b      	ldr	r2, [pc, #172]	; (8109838 <HAL_SAI_Receive_DMA+0x11c>)
 810978a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 810978c:	68fb      	ldr	r3, [r7, #12]
 810978e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8109792:	4a2a      	ldr	r2, [pc, #168]	; (810983c <HAL_SAI_Receive_DMA+0x120>)
 8109794:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8109796:	68fb      	ldr	r3, [r7, #12]
 8109798:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810979c:	4a28      	ldr	r2, [pc, #160]	; (8109840 <HAL_SAI_Receive_DMA+0x124>)
 810979e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 81097a0:	68fb      	ldr	r3, [r7, #12]
 81097a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81097a6:	2200      	movs	r2, #0
 81097a8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 81097aa:	68fb      	ldr	r3, [r7, #12]
 81097ac:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 81097b0:	68fb      	ldr	r3, [r7, #12]
 81097b2:	681b      	ldr	r3, [r3, #0]
 81097b4:	331c      	adds	r3, #28
 81097b6:	4619      	mov	r1, r3
 81097b8:	68fb      	ldr	r3, [r7, #12]
 81097ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 81097bc:	461a      	mov	r2, r3
 81097be:	68fb      	ldr	r3, [r7, #12]
 81097c0:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 81097c4:	f7f9 fa0e 	bl	8102be4 <HAL_DMA_Start_IT>
 81097c8:	4603      	mov	r3, r0
 81097ca:	2b00      	cmp	r3, #0
 81097cc:	d005      	beq.n	81097da <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 81097ce:	68fb      	ldr	r3, [r7, #12]
 81097d0:	2200      	movs	r2, #0
 81097d2:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 81097d6:	2301      	movs	r3, #1
 81097d8:	e029      	b.n	810982e <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 81097da:	2100      	movs	r1, #0
 81097dc:	68f8      	ldr	r0, [r7, #12]
 81097de:	f000 f852 	bl	8109886 <SAI_InterruptFlag>
 81097e2:	4601      	mov	r1, r0
 81097e4:	68fb      	ldr	r3, [r7, #12]
 81097e6:	681b      	ldr	r3, [r3, #0]
 81097e8:	691a      	ldr	r2, [r3, #16]
 81097ea:	68fb      	ldr	r3, [r7, #12]
 81097ec:	681b      	ldr	r3, [r3, #0]
 81097ee:	430a      	orrs	r2, r1
 81097f0:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 81097f2:	68fb      	ldr	r3, [r7, #12]
 81097f4:	681b      	ldr	r3, [r3, #0]
 81097f6:	681a      	ldr	r2, [r3, #0]
 81097f8:	68fb      	ldr	r3, [r7, #12]
 81097fa:	681b      	ldr	r3, [r3, #0]
 81097fc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8109800:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8109802:	68fb      	ldr	r3, [r7, #12]
 8109804:	681b      	ldr	r3, [r3, #0]
 8109806:	681b      	ldr	r3, [r3, #0]
 8109808:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810980c:	2b00      	cmp	r3, #0
 810980e:	d107      	bne.n	8109820 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8109810:	68fb      	ldr	r3, [r7, #12]
 8109812:	681b      	ldr	r3, [r3, #0]
 8109814:	681a      	ldr	r2, [r3, #0]
 8109816:	68fb      	ldr	r3, [r7, #12]
 8109818:	681b      	ldr	r3, [r3, #0]
 810981a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 810981e:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8109820:	68fb      	ldr	r3, [r7, #12]
 8109822:	2200      	movs	r2, #0
 8109824:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 8109828:	2300      	movs	r3, #0
 810982a:	e000      	b.n	810982e <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 810982c:	2302      	movs	r3, #2
  }
}
 810982e:	4618      	mov	r0, r3
 8109830:	3710      	adds	r7, #16
 8109832:	46bd      	mov	sp, r7
 8109834:	bd80      	pop	{r7, pc}
 8109836:	bf00      	nop
 8109838:	081099c9 	.word	0x081099c9
 810983c:	08109969 	.word	0x08109969
 8109840:	081099e5 	.word	0x081099e5

08109844 <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8109844:	b480      	push	{r7}
 8109846:	b083      	sub	sp, #12
 8109848:	af00      	add	r7, sp, #0
 810984a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 810984c:	bf00      	nop
 810984e:	370c      	adds	r7, #12
 8109850:	46bd      	mov	sp, r7
 8109852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109856:	4770      	bx	lr

08109858 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8109858:	b480      	push	{r7}
 810985a:	b083      	sub	sp, #12
 810985c:	af00      	add	r7, sp, #0
 810985e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8109860:	bf00      	nop
 8109862:	370c      	adds	r7, #12
 8109864:	46bd      	mov	sp, r7
 8109866:	f85d 7b04 	ldr.w	r7, [sp], #4
 810986a:	4770      	bx	lr

0810986c <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 810986c:	b480      	push	{r7}
 810986e:	b083      	sub	sp, #12
 8109870:	af00      	add	r7, sp, #0
 8109872:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 8109874:	687b      	ldr	r3, [r7, #4]
 8109876:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 810987a:	4618      	mov	r0, r3
 810987c:	370c      	adds	r7, #12
 810987e:	46bd      	mov	sp, r7
 8109880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109884:	4770      	bx	lr

08109886 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8109886:	b480      	push	{r7}
 8109888:	b085      	sub	sp, #20
 810988a:	af00      	add	r7, sp, #0
 810988c:	6078      	str	r0, [r7, #4]
 810988e:	460b      	mov	r3, r1
 8109890:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8109892:	2301      	movs	r3, #1
 8109894:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8109896:	78fb      	ldrb	r3, [r7, #3]
 8109898:	2b01      	cmp	r3, #1
 810989a:	d103      	bne.n	81098a4 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 810989c:	68fb      	ldr	r3, [r7, #12]
 810989e:	f043 0308 	orr.w	r3, r3, #8
 81098a2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 81098a4:	687b      	ldr	r3, [r7, #4]
 81098a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81098a8:	2b08      	cmp	r3, #8
 81098aa:	d10b      	bne.n	81098c4 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 81098ac:	687b      	ldr	r3, [r7, #4]
 81098ae:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 81098b0:	2b03      	cmp	r3, #3
 81098b2:	d003      	beq.n	81098bc <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 81098b4:	687b      	ldr	r3, [r7, #4]
 81098b6:	685b      	ldr	r3, [r3, #4]
 81098b8:	2b01      	cmp	r3, #1
 81098ba:	d103      	bne.n	81098c4 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 81098bc:	68fb      	ldr	r3, [r7, #12]
 81098be:	f043 0310 	orr.w	r3, r3, #16
 81098c2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 81098c4:	687b      	ldr	r3, [r7, #4]
 81098c6:	685b      	ldr	r3, [r3, #4]
 81098c8:	2b03      	cmp	r3, #3
 81098ca:	d003      	beq.n	81098d4 <SAI_InterruptFlag+0x4e>
 81098cc:	687b      	ldr	r3, [r7, #4]
 81098ce:	685b      	ldr	r3, [r3, #4]
 81098d0:	2b02      	cmp	r3, #2
 81098d2:	d104      	bne.n	81098de <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 81098d4:	68fb      	ldr	r3, [r7, #12]
 81098d6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 81098da:	60fb      	str	r3, [r7, #12]
 81098dc:	e003      	b.n	81098e6 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 81098de:	68fb      	ldr	r3, [r7, #12]
 81098e0:	f043 0304 	orr.w	r3, r3, #4
 81098e4:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 81098e6:	68fb      	ldr	r3, [r7, #12]
}
 81098e8:	4618      	mov	r0, r3
 81098ea:	3714      	adds	r7, #20
 81098ec:	46bd      	mov	sp, r7
 81098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81098f2:	4770      	bx	lr

081098f4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 81098f4:	b480      	push	{r7}
 81098f6:	b085      	sub	sp, #20
 81098f8:	af00      	add	r7, sp, #0
 81098fa:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 81098fc:	4b18      	ldr	r3, [pc, #96]	; (8109960 <SAI_Disable+0x6c>)
 81098fe:	681b      	ldr	r3, [r3, #0]
 8109900:	4a18      	ldr	r2, [pc, #96]	; (8109964 <SAI_Disable+0x70>)
 8109902:	fba2 2303 	umull	r2, r3, r2, r3
 8109906:	0b1b      	lsrs	r3, r3, #12
 8109908:	009b      	lsls	r3, r3, #2
 810990a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 810990c:	2300      	movs	r3, #0
 810990e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8109910:	687b      	ldr	r3, [r7, #4]
 8109912:	681b      	ldr	r3, [r3, #0]
 8109914:	681a      	ldr	r2, [r3, #0]
 8109916:	687b      	ldr	r3, [r7, #4]
 8109918:	681b      	ldr	r3, [r3, #0]
 810991a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 810991e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8109920:	68fb      	ldr	r3, [r7, #12]
 8109922:	2b00      	cmp	r3, #0
 8109924:	d10a      	bne.n	810993c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8109926:	687b      	ldr	r3, [r7, #4]
 8109928:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 810992c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8109930:	687b      	ldr	r3, [r7, #4]
 8109932:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 8109936:	2303      	movs	r3, #3
 8109938:	72fb      	strb	r3, [r7, #11]
      break;
 810993a:	e009      	b.n	8109950 <SAI_Disable+0x5c>
    }
    count--;
 810993c:	68fb      	ldr	r3, [r7, #12]
 810993e:	3b01      	subs	r3, #1
 8109940:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8109942:	687b      	ldr	r3, [r7, #4]
 8109944:	681b      	ldr	r3, [r3, #0]
 8109946:	681b      	ldr	r3, [r3, #0]
 8109948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810994c:	2b00      	cmp	r3, #0
 810994e:	d1e7      	bne.n	8109920 <SAI_Disable+0x2c>

  return status;
 8109950:	7afb      	ldrb	r3, [r7, #11]
}
 8109952:	4618      	mov	r0, r3
 8109954:	3714      	adds	r7, #20
 8109956:	46bd      	mov	sp, r7
 8109958:	f85d 7b04 	ldr.w	r7, [sp], #4
 810995c:	4770      	bx	lr
 810995e:	bf00      	nop
 8109960:	10000000 	.word	0x10000000
 8109964:	95cbec1b 	.word	0x95cbec1b

08109968 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8109968:	b580      	push	{r7, lr}
 810996a:	b084      	sub	sp, #16
 810996c:	af00      	add	r7, sp, #0
 810996e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8109970:	687b      	ldr	r3, [r7, #4]
 8109972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8109974:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8109976:	687b      	ldr	r3, [r7, #4]
 8109978:	69db      	ldr	r3, [r3, #28]
 810997a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810997e:	d01c      	beq.n	81099ba <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8109980:	68fb      	ldr	r3, [r7, #12]
 8109982:	681b      	ldr	r3, [r3, #0]
 8109984:	681a      	ldr	r2, [r3, #0]
 8109986:	68fb      	ldr	r3, [r7, #12]
 8109988:	681b      	ldr	r3, [r3, #0]
 810998a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 810998e:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8109990:	68fb      	ldr	r3, [r7, #12]
 8109992:	2200      	movs	r2, #0
 8109994:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8109998:	2100      	movs	r1, #0
 810999a:	68f8      	ldr	r0, [r7, #12]
 810999c:	f7ff ff73 	bl	8109886 <SAI_InterruptFlag>
 81099a0:	4603      	mov	r3, r0
 81099a2:	43d9      	mvns	r1, r3
 81099a4:	68fb      	ldr	r3, [r7, #12]
 81099a6:	681b      	ldr	r3, [r3, #0]
 81099a8:	691a      	ldr	r2, [r3, #16]
 81099aa:	68fb      	ldr	r3, [r7, #12]
 81099ac:	681b      	ldr	r3, [r3, #0]
 81099ae:	400a      	ands	r2, r1
 81099b0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 81099b2:	68fb      	ldr	r3, [r7, #12]
 81099b4:	2201      	movs	r2, #1
 81099b6:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 81099ba:	68f8      	ldr	r0, [r7, #12]
 81099bc:	f7f7 fdc8 	bl	8101550 <HAL_SAI_RxCpltCallback>
#endif
}
 81099c0:	bf00      	nop
 81099c2:	3710      	adds	r7, #16
 81099c4:	46bd      	mov	sp, r7
 81099c6:	bd80      	pop	{r7, pc}

081099c8 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 81099c8:	b580      	push	{r7, lr}
 81099ca:	b084      	sub	sp, #16
 81099cc:	af00      	add	r7, sp, #0
 81099ce:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 81099d0:	687b      	ldr	r3, [r7, #4]
 81099d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81099d4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 81099d6:	68f8      	ldr	r0, [r7, #12]
 81099d8:	f7ff ff34 	bl	8109844 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 81099dc:	bf00      	nop
 81099de:	3710      	adds	r7, #16
 81099e0:	46bd      	mov	sp, r7
 81099e2:	bd80      	pop	{r7, pc}

081099e4 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 81099e4:	b580      	push	{r7, lr}
 81099e6:	b084      	sub	sp, #16
 81099e8:	af00      	add	r7, sp, #0
 81099ea:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 81099ec:	687b      	ldr	r3, [r7, #4]
 81099ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81099f0:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 81099f2:	6878      	ldr	r0, [r7, #4]
 81099f4:	f7fa fa8a 	bl	8103f0c <HAL_DMA_GetError>
 81099f8:	4603      	mov	r3, r0
 81099fa:	2b02      	cmp	r3, #2
 81099fc:	d01d      	beq.n	8109a3a <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 81099fe:	68fb      	ldr	r3, [r7, #12]
 8109a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8109a04:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8109a08:	68fb      	ldr	r3, [r7, #12]
 8109a0a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8109a0e:	68fb      	ldr	r3, [r7, #12]
 8109a10:	681b      	ldr	r3, [r3, #0]
 8109a12:	681a      	ldr	r2, [r3, #0]
 8109a14:	68fb      	ldr	r3, [r7, #12]
 8109a16:	681b      	ldr	r3, [r3, #0]
 8109a18:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8109a1c:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8109a1e:	68f8      	ldr	r0, [r7, #12]
 8109a20:	f7ff ff68 	bl	81098f4 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8109a24:	68fb      	ldr	r3, [r7, #12]
 8109a26:	2201      	movs	r2, #1
 8109a28:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8109a2c:	68fb      	ldr	r3, [r7, #12]
 8109a2e:	2200      	movs	r2, #0
 8109a30:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8109a34:	68f8      	ldr	r0, [r7, #12]
 8109a36:	f7ff ff0f 	bl	8109858 <HAL_SAI_ErrorCallback>
#endif
  }
}
 8109a3a:	bf00      	nop
 8109a3c:	3710      	adds	r7, #16
 8109a3e:	46bd      	mov	sp, r7
 8109a40:	bd80      	pop	{r7, pc}
	...

08109a44 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8109a44:	b580      	push	{r7, lr}
 8109a46:	b082      	sub	sp, #8
 8109a48:	af00      	add	r7, sp, #0
 8109a4a:	6078      	str	r0, [r7, #4]
 8109a4c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8109a4e:	687b      	ldr	r3, [r7, #4]
 8109a50:	2b00      	cmp	r3, #0
 8109a52:	d101      	bne.n	8109a58 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8109a54:	2301      	movs	r3, #1
 8109a56:	e02b      	b.n	8109ab0 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8109a58:	687b      	ldr	r3, [r7, #4]
 8109a5a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8109a5e:	b2db      	uxtb	r3, r3
 8109a60:	2b00      	cmp	r3, #0
 8109a62:	d106      	bne.n	8109a72 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8109a64:	687b      	ldr	r3, [r7, #4]
 8109a66:	2200      	movs	r2, #0
 8109a68:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8109a6c:	6878      	ldr	r0, [r7, #4]
 8109a6e:	f7f7 fa5b 	bl	8100f28 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8109a72:	687b      	ldr	r3, [r7, #4]
 8109a74:	2202      	movs	r2, #2
 8109a76:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8109a7a:	687b      	ldr	r3, [r7, #4]
 8109a7c:	681a      	ldr	r2, [r3, #0]
 8109a7e:	687b      	ldr	r3, [r7, #4]
 8109a80:	3304      	adds	r3, #4
 8109a82:	4619      	mov	r1, r3
 8109a84:	4610      	mov	r0, r2
 8109a86:	f001 f8ed 	bl	810ac64 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8109a8a:	687b      	ldr	r3, [r7, #4]
 8109a8c:	6818      	ldr	r0, [r3, #0]
 8109a8e:	687b      	ldr	r3, [r7, #4]
 8109a90:	685b      	ldr	r3, [r3, #4]
 8109a92:	461a      	mov	r2, r3
 8109a94:	6839      	ldr	r1, [r7, #0]
 8109a96:	f001 f942 	bl	810ad1e <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8109a9a:	4b07      	ldr	r3, [pc, #28]	; (8109ab8 <HAL_SDRAM_Init+0x74>)
 8109a9c:	681b      	ldr	r3, [r3, #0]
 8109a9e:	4a06      	ldr	r2, [pc, #24]	; (8109ab8 <HAL_SDRAM_Init+0x74>)
 8109aa0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8109aa4:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8109aa6:	687b      	ldr	r3, [r7, #4]
 8109aa8:	2201      	movs	r2, #1
 8109aaa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8109aae:	2300      	movs	r3, #0
}
 8109ab0:	4618      	mov	r0, r3
 8109ab2:	3708      	adds	r7, #8
 8109ab4:	46bd      	mov	sp, r7
 8109ab6:	bd80      	pop	{r7, pc}
 8109ab8:	52004000 	.word	0x52004000

08109abc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8109abc:	b580      	push	{r7, lr}
 8109abe:	b082      	sub	sp, #8
 8109ac0:	af00      	add	r7, sp, #0
 8109ac2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8109ac4:	687b      	ldr	r3, [r7, #4]
 8109ac6:	2b00      	cmp	r3, #0
 8109ac8:	d101      	bne.n	8109ace <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8109aca:	2301      	movs	r3, #1
 8109acc:	e042      	b.n	8109b54 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8109ace:	687b      	ldr	r3, [r7, #4]
 8109ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8109ad4:	2b00      	cmp	r3, #0
 8109ad6:	d106      	bne.n	8109ae6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8109ad8:	687b      	ldr	r3, [r7, #4]
 8109ada:	2200      	movs	r2, #0
 8109adc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8109ae0:	6878      	ldr	r0, [r7, #4]
 8109ae2:	f7f8 f9c7 	bl	8101e74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8109ae6:	687b      	ldr	r3, [r7, #4]
 8109ae8:	2224      	movs	r2, #36	; 0x24
 8109aea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8109aee:	687b      	ldr	r3, [r7, #4]
 8109af0:	681b      	ldr	r3, [r3, #0]
 8109af2:	681a      	ldr	r2, [r3, #0]
 8109af4:	687b      	ldr	r3, [r7, #4]
 8109af6:	681b      	ldr	r3, [r3, #0]
 8109af8:	f022 0201 	bic.w	r2, r2, #1
 8109afc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8109afe:	6878      	ldr	r0, [r7, #4]
 8109b00:	f000 f82c 	bl	8109b5c <UART_SetConfig>
 8109b04:	4603      	mov	r3, r0
 8109b06:	2b01      	cmp	r3, #1
 8109b08:	d101      	bne.n	8109b0e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8109b0a:	2301      	movs	r3, #1
 8109b0c:	e022      	b.n	8109b54 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8109b0e:	687b      	ldr	r3, [r7, #4]
 8109b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109b12:	2b00      	cmp	r3, #0
 8109b14:	d002      	beq.n	8109b1c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8109b16:	6878      	ldr	r0, [r7, #4]
 8109b18:	f000 fd88 	bl	810a62c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8109b1c:	687b      	ldr	r3, [r7, #4]
 8109b1e:	681b      	ldr	r3, [r3, #0]
 8109b20:	685a      	ldr	r2, [r3, #4]
 8109b22:	687b      	ldr	r3, [r7, #4]
 8109b24:	681b      	ldr	r3, [r3, #0]
 8109b26:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8109b2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8109b2c:	687b      	ldr	r3, [r7, #4]
 8109b2e:	681b      	ldr	r3, [r3, #0]
 8109b30:	689a      	ldr	r2, [r3, #8]
 8109b32:	687b      	ldr	r3, [r7, #4]
 8109b34:	681b      	ldr	r3, [r3, #0]
 8109b36:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8109b3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8109b3c:	687b      	ldr	r3, [r7, #4]
 8109b3e:	681b      	ldr	r3, [r3, #0]
 8109b40:	681a      	ldr	r2, [r3, #0]
 8109b42:	687b      	ldr	r3, [r7, #4]
 8109b44:	681b      	ldr	r3, [r3, #0]
 8109b46:	f042 0201 	orr.w	r2, r2, #1
 8109b4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8109b4c:	6878      	ldr	r0, [r7, #4]
 8109b4e:	f000 fe0f 	bl	810a770 <UART_CheckIdleState>
 8109b52:	4603      	mov	r3, r0
}
 8109b54:	4618      	mov	r0, r3
 8109b56:	3708      	adds	r7, #8
 8109b58:	46bd      	mov	sp, r7
 8109b5a:	bd80      	pop	{r7, pc}

08109b5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8109b5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8109b60:	b092      	sub	sp, #72	; 0x48
 8109b62:	af00      	add	r7, sp, #0
 8109b64:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8109b66:	2300      	movs	r3, #0
 8109b68:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8109b6c:	697b      	ldr	r3, [r7, #20]
 8109b6e:	689a      	ldr	r2, [r3, #8]
 8109b70:	697b      	ldr	r3, [r7, #20]
 8109b72:	691b      	ldr	r3, [r3, #16]
 8109b74:	431a      	orrs	r2, r3
 8109b76:	697b      	ldr	r3, [r7, #20]
 8109b78:	695b      	ldr	r3, [r3, #20]
 8109b7a:	431a      	orrs	r2, r3
 8109b7c:	697b      	ldr	r3, [r7, #20]
 8109b7e:	69db      	ldr	r3, [r3, #28]
 8109b80:	4313      	orrs	r3, r2
 8109b82:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8109b84:	697b      	ldr	r3, [r7, #20]
 8109b86:	681b      	ldr	r3, [r3, #0]
 8109b88:	681a      	ldr	r2, [r3, #0]
 8109b8a:	4bbd      	ldr	r3, [pc, #756]	; (8109e80 <UART_SetConfig+0x324>)
 8109b8c:	4013      	ands	r3, r2
 8109b8e:	697a      	ldr	r2, [r7, #20]
 8109b90:	6812      	ldr	r2, [r2, #0]
 8109b92:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8109b94:	430b      	orrs	r3, r1
 8109b96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8109b98:	697b      	ldr	r3, [r7, #20]
 8109b9a:	681b      	ldr	r3, [r3, #0]
 8109b9c:	685b      	ldr	r3, [r3, #4]
 8109b9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8109ba2:	697b      	ldr	r3, [r7, #20]
 8109ba4:	68da      	ldr	r2, [r3, #12]
 8109ba6:	697b      	ldr	r3, [r7, #20]
 8109ba8:	681b      	ldr	r3, [r3, #0]
 8109baa:	430a      	orrs	r2, r1
 8109bac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8109bae:	697b      	ldr	r3, [r7, #20]
 8109bb0:	699b      	ldr	r3, [r3, #24]
 8109bb2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8109bb4:	697b      	ldr	r3, [r7, #20]
 8109bb6:	681b      	ldr	r3, [r3, #0]
 8109bb8:	4ab2      	ldr	r2, [pc, #712]	; (8109e84 <UART_SetConfig+0x328>)
 8109bba:	4293      	cmp	r3, r2
 8109bbc:	d004      	beq.n	8109bc8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8109bbe:	697b      	ldr	r3, [r7, #20]
 8109bc0:	6a1b      	ldr	r3, [r3, #32]
 8109bc2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8109bc4:	4313      	orrs	r3, r2
 8109bc6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8109bc8:	697b      	ldr	r3, [r7, #20]
 8109bca:	681b      	ldr	r3, [r3, #0]
 8109bcc:	689b      	ldr	r3, [r3, #8]
 8109bce:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8109bd2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8109bd6:	697a      	ldr	r2, [r7, #20]
 8109bd8:	6812      	ldr	r2, [r2, #0]
 8109bda:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8109bdc:	430b      	orrs	r3, r1
 8109bde:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8109be0:	697b      	ldr	r3, [r7, #20]
 8109be2:	681b      	ldr	r3, [r3, #0]
 8109be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8109be6:	f023 010f 	bic.w	r1, r3, #15
 8109bea:	697b      	ldr	r3, [r7, #20]
 8109bec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8109bee:	697b      	ldr	r3, [r7, #20]
 8109bf0:	681b      	ldr	r3, [r3, #0]
 8109bf2:	430a      	orrs	r2, r1
 8109bf4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8109bf6:	697b      	ldr	r3, [r7, #20]
 8109bf8:	681b      	ldr	r3, [r3, #0]
 8109bfa:	4aa3      	ldr	r2, [pc, #652]	; (8109e88 <UART_SetConfig+0x32c>)
 8109bfc:	4293      	cmp	r3, r2
 8109bfe:	d177      	bne.n	8109cf0 <UART_SetConfig+0x194>
 8109c00:	4ba2      	ldr	r3, [pc, #648]	; (8109e8c <UART_SetConfig+0x330>)
 8109c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109c04:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8109c08:	2b28      	cmp	r3, #40	; 0x28
 8109c0a:	d86d      	bhi.n	8109ce8 <UART_SetConfig+0x18c>
 8109c0c:	a201      	add	r2, pc, #4	; (adr r2, 8109c14 <UART_SetConfig+0xb8>)
 8109c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109c12:	bf00      	nop
 8109c14:	08109cb9 	.word	0x08109cb9
 8109c18:	08109ce9 	.word	0x08109ce9
 8109c1c:	08109ce9 	.word	0x08109ce9
 8109c20:	08109ce9 	.word	0x08109ce9
 8109c24:	08109ce9 	.word	0x08109ce9
 8109c28:	08109ce9 	.word	0x08109ce9
 8109c2c:	08109ce9 	.word	0x08109ce9
 8109c30:	08109ce9 	.word	0x08109ce9
 8109c34:	08109cc1 	.word	0x08109cc1
 8109c38:	08109ce9 	.word	0x08109ce9
 8109c3c:	08109ce9 	.word	0x08109ce9
 8109c40:	08109ce9 	.word	0x08109ce9
 8109c44:	08109ce9 	.word	0x08109ce9
 8109c48:	08109ce9 	.word	0x08109ce9
 8109c4c:	08109ce9 	.word	0x08109ce9
 8109c50:	08109ce9 	.word	0x08109ce9
 8109c54:	08109cc9 	.word	0x08109cc9
 8109c58:	08109ce9 	.word	0x08109ce9
 8109c5c:	08109ce9 	.word	0x08109ce9
 8109c60:	08109ce9 	.word	0x08109ce9
 8109c64:	08109ce9 	.word	0x08109ce9
 8109c68:	08109ce9 	.word	0x08109ce9
 8109c6c:	08109ce9 	.word	0x08109ce9
 8109c70:	08109ce9 	.word	0x08109ce9
 8109c74:	08109cd1 	.word	0x08109cd1
 8109c78:	08109ce9 	.word	0x08109ce9
 8109c7c:	08109ce9 	.word	0x08109ce9
 8109c80:	08109ce9 	.word	0x08109ce9
 8109c84:	08109ce9 	.word	0x08109ce9
 8109c88:	08109ce9 	.word	0x08109ce9
 8109c8c:	08109ce9 	.word	0x08109ce9
 8109c90:	08109ce9 	.word	0x08109ce9
 8109c94:	08109cd9 	.word	0x08109cd9
 8109c98:	08109ce9 	.word	0x08109ce9
 8109c9c:	08109ce9 	.word	0x08109ce9
 8109ca0:	08109ce9 	.word	0x08109ce9
 8109ca4:	08109ce9 	.word	0x08109ce9
 8109ca8:	08109ce9 	.word	0x08109ce9
 8109cac:	08109ce9 	.word	0x08109ce9
 8109cb0:	08109ce9 	.word	0x08109ce9
 8109cb4:	08109ce1 	.word	0x08109ce1
 8109cb8:	2301      	movs	r3, #1
 8109cba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109cbe:	e220      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109cc0:	2304      	movs	r3, #4
 8109cc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109cc6:	e21c      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109cc8:	2308      	movs	r3, #8
 8109cca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109cce:	e218      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109cd0:	2310      	movs	r3, #16
 8109cd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109cd6:	e214      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109cd8:	2320      	movs	r3, #32
 8109cda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109cde:	e210      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109ce0:	2340      	movs	r3, #64	; 0x40
 8109ce2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109ce6:	e20c      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109ce8:	2380      	movs	r3, #128	; 0x80
 8109cea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109cee:	e208      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109cf0:	697b      	ldr	r3, [r7, #20]
 8109cf2:	681b      	ldr	r3, [r3, #0]
 8109cf4:	4a66      	ldr	r2, [pc, #408]	; (8109e90 <UART_SetConfig+0x334>)
 8109cf6:	4293      	cmp	r3, r2
 8109cf8:	d130      	bne.n	8109d5c <UART_SetConfig+0x200>
 8109cfa:	4b64      	ldr	r3, [pc, #400]	; (8109e8c <UART_SetConfig+0x330>)
 8109cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109cfe:	f003 0307 	and.w	r3, r3, #7
 8109d02:	2b05      	cmp	r3, #5
 8109d04:	d826      	bhi.n	8109d54 <UART_SetConfig+0x1f8>
 8109d06:	a201      	add	r2, pc, #4	; (adr r2, 8109d0c <UART_SetConfig+0x1b0>)
 8109d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109d0c:	08109d25 	.word	0x08109d25
 8109d10:	08109d2d 	.word	0x08109d2d
 8109d14:	08109d35 	.word	0x08109d35
 8109d18:	08109d3d 	.word	0x08109d3d
 8109d1c:	08109d45 	.word	0x08109d45
 8109d20:	08109d4d 	.word	0x08109d4d
 8109d24:	2300      	movs	r3, #0
 8109d26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d2a:	e1ea      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109d2c:	2304      	movs	r3, #4
 8109d2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d32:	e1e6      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109d34:	2308      	movs	r3, #8
 8109d36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d3a:	e1e2      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109d3c:	2310      	movs	r3, #16
 8109d3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d42:	e1de      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109d44:	2320      	movs	r3, #32
 8109d46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d4a:	e1da      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109d4c:	2340      	movs	r3, #64	; 0x40
 8109d4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d52:	e1d6      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109d54:	2380      	movs	r3, #128	; 0x80
 8109d56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d5a:	e1d2      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109d5c:	697b      	ldr	r3, [r7, #20]
 8109d5e:	681b      	ldr	r3, [r3, #0]
 8109d60:	4a4c      	ldr	r2, [pc, #304]	; (8109e94 <UART_SetConfig+0x338>)
 8109d62:	4293      	cmp	r3, r2
 8109d64:	d130      	bne.n	8109dc8 <UART_SetConfig+0x26c>
 8109d66:	4b49      	ldr	r3, [pc, #292]	; (8109e8c <UART_SetConfig+0x330>)
 8109d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109d6a:	f003 0307 	and.w	r3, r3, #7
 8109d6e:	2b05      	cmp	r3, #5
 8109d70:	d826      	bhi.n	8109dc0 <UART_SetConfig+0x264>
 8109d72:	a201      	add	r2, pc, #4	; (adr r2, 8109d78 <UART_SetConfig+0x21c>)
 8109d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109d78:	08109d91 	.word	0x08109d91
 8109d7c:	08109d99 	.word	0x08109d99
 8109d80:	08109da1 	.word	0x08109da1
 8109d84:	08109da9 	.word	0x08109da9
 8109d88:	08109db1 	.word	0x08109db1
 8109d8c:	08109db9 	.word	0x08109db9
 8109d90:	2300      	movs	r3, #0
 8109d92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d96:	e1b4      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109d98:	2304      	movs	r3, #4
 8109d9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d9e:	e1b0      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109da0:	2308      	movs	r3, #8
 8109da2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109da6:	e1ac      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109da8:	2310      	movs	r3, #16
 8109daa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109dae:	e1a8      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109db0:	2320      	movs	r3, #32
 8109db2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109db6:	e1a4      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109db8:	2340      	movs	r3, #64	; 0x40
 8109dba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109dbe:	e1a0      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109dc0:	2380      	movs	r3, #128	; 0x80
 8109dc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109dc6:	e19c      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109dc8:	697b      	ldr	r3, [r7, #20]
 8109dca:	681b      	ldr	r3, [r3, #0]
 8109dcc:	4a32      	ldr	r2, [pc, #200]	; (8109e98 <UART_SetConfig+0x33c>)
 8109dce:	4293      	cmp	r3, r2
 8109dd0:	d130      	bne.n	8109e34 <UART_SetConfig+0x2d8>
 8109dd2:	4b2e      	ldr	r3, [pc, #184]	; (8109e8c <UART_SetConfig+0x330>)
 8109dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109dd6:	f003 0307 	and.w	r3, r3, #7
 8109dda:	2b05      	cmp	r3, #5
 8109ddc:	d826      	bhi.n	8109e2c <UART_SetConfig+0x2d0>
 8109dde:	a201      	add	r2, pc, #4	; (adr r2, 8109de4 <UART_SetConfig+0x288>)
 8109de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109de4:	08109dfd 	.word	0x08109dfd
 8109de8:	08109e05 	.word	0x08109e05
 8109dec:	08109e0d 	.word	0x08109e0d
 8109df0:	08109e15 	.word	0x08109e15
 8109df4:	08109e1d 	.word	0x08109e1d
 8109df8:	08109e25 	.word	0x08109e25
 8109dfc:	2300      	movs	r3, #0
 8109dfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e02:	e17e      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109e04:	2304      	movs	r3, #4
 8109e06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e0a:	e17a      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109e0c:	2308      	movs	r3, #8
 8109e0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e12:	e176      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109e14:	2310      	movs	r3, #16
 8109e16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e1a:	e172      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109e1c:	2320      	movs	r3, #32
 8109e1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e22:	e16e      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109e24:	2340      	movs	r3, #64	; 0x40
 8109e26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e2a:	e16a      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109e2c:	2380      	movs	r3, #128	; 0x80
 8109e2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e32:	e166      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109e34:	697b      	ldr	r3, [r7, #20]
 8109e36:	681b      	ldr	r3, [r3, #0]
 8109e38:	4a18      	ldr	r2, [pc, #96]	; (8109e9c <UART_SetConfig+0x340>)
 8109e3a:	4293      	cmp	r3, r2
 8109e3c:	d140      	bne.n	8109ec0 <UART_SetConfig+0x364>
 8109e3e:	4b13      	ldr	r3, [pc, #76]	; (8109e8c <UART_SetConfig+0x330>)
 8109e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109e42:	f003 0307 	and.w	r3, r3, #7
 8109e46:	2b05      	cmp	r3, #5
 8109e48:	d836      	bhi.n	8109eb8 <UART_SetConfig+0x35c>
 8109e4a:	a201      	add	r2, pc, #4	; (adr r2, 8109e50 <UART_SetConfig+0x2f4>)
 8109e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109e50:	08109e69 	.word	0x08109e69
 8109e54:	08109e71 	.word	0x08109e71
 8109e58:	08109e79 	.word	0x08109e79
 8109e5c:	08109ea1 	.word	0x08109ea1
 8109e60:	08109ea9 	.word	0x08109ea9
 8109e64:	08109eb1 	.word	0x08109eb1
 8109e68:	2300      	movs	r3, #0
 8109e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e6e:	e148      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109e70:	2304      	movs	r3, #4
 8109e72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e76:	e144      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109e78:	2308      	movs	r3, #8
 8109e7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e7e:	e140      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109e80:	cfff69f3 	.word	0xcfff69f3
 8109e84:	58000c00 	.word	0x58000c00
 8109e88:	40011000 	.word	0x40011000
 8109e8c:	58024400 	.word	0x58024400
 8109e90:	40004400 	.word	0x40004400
 8109e94:	40004800 	.word	0x40004800
 8109e98:	40004c00 	.word	0x40004c00
 8109e9c:	40005000 	.word	0x40005000
 8109ea0:	2310      	movs	r3, #16
 8109ea2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109ea6:	e12c      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109ea8:	2320      	movs	r3, #32
 8109eaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109eae:	e128      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109eb0:	2340      	movs	r3, #64	; 0x40
 8109eb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109eb6:	e124      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109eb8:	2380      	movs	r3, #128	; 0x80
 8109eba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109ebe:	e120      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109ec0:	697b      	ldr	r3, [r7, #20]
 8109ec2:	681b      	ldr	r3, [r3, #0]
 8109ec4:	4acb      	ldr	r2, [pc, #812]	; (810a1f4 <UART_SetConfig+0x698>)
 8109ec6:	4293      	cmp	r3, r2
 8109ec8:	d176      	bne.n	8109fb8 <UART_SetConfig+0x45c>
 8109eca:	4bcb      	ldr	r3, [pc, #812]	; (810a1f8 <UART_SetConfig+0x69c>)
 8109ecc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109ece:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8109ed2:	2b28      	cmp	r3, #40	; 0x28
 8109ed4:	d86c      	bhi.n	8109fb0 <UART_SetConfig+0x454>
 8109ed6:	a201      	add	r2, pc, #4	; (adr r2, 8109edc <UART_SetConfig+0x380>)
 8109ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109edc:	08109f81 	.word	0x08109f81
 8109ee0:	08109fb1 	.word	0x08109fb1
 8109ee4:	08109fb1 	.word	0x08109fb1
 8109ee8:	08109fb1 	.word	0x08109fb1
 8109eec:	08109fb1 	.word	0x08109fb1
 8109ef0:	08109fb1 	.word	0x08109fb1
 8109ef4:	08109fb1 	.word	0x08109fb1
 8109ef8:	08109fb1 	.word	0x08109fb1
 8109efc:	08109f89 	.word	0x08109f89
 8109f00:	08109fb1 	.word	0x08109fb1
 8109f04:	08109fb1 	.word	0x08109fb1
 8109f08:	08109fb1 	.word	0x08109fb1
 8109f0c:	08109fb1 	.word	0x08109fb1
 8109f10:	08109fb1 	.word	0x08109fb1
 8109f14:	08109fb1 	.word	0x08109fb1
 8109f18:	08109fb1 	.word	0x08109fb1
 8109f1c:	08109f91 	.word	0x08109f91
 8109f20:	08109fb1 	.word	0x08109fb1
 8109f24:	08109fb1 	.word	0x08109fb1
 8109f28:	08109fb1 	.word	0x08109fb1
 8109f2c:	08109fb1 	.word	0x08109fb1
 8109f30:	08109fb1 	.word	0x08109fb1
 8109f34:	08109fb1 	.word	0x08109fb1
 8109f38:	08109fb1 	.word	0x08109fb1
 8109f3c:	08109f99 	.word	0x08109f99
 8109f40:	08109fb1 	.word	0x08109fb1
 8109f44:	08109fb1 	.word	0x08109fb1
 8109f48:	08109fb1 	.word	0x08109fb1
 8109f4c:	08109fb1 	.word	0x08109fb1
 8109f50:	08109fb1 	.word	0x08109fb1
 8109f54:	08109fb1 	.word	0x08109fb1
 8109f58:	08109fb1 	.word	0x08109fb1
 8109f5c:	08109fa1 	.word	0x08109fa1
 8109f60:	08109fb1 	.word	0x08109fb1
 8109f64:	08109fb1 	.word	0x08109fb1
 8109f68:	08109fb1 	.word	0x08109fb1
 8109f6c:	08109fb1 	.word	0x08109fb1
 8109f70:	08109fb1 	.word	0x08109fb1
 8109f74:	08109fb1 	.word	0x08109fb1
 8109f78:	08109fb1 	.word	0x08109fb1
 8109f7c:	08109fa9 	.word	0x08109fa9
 8109f80:	2301      	movs	r3, #1
 8109f82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109f86:	e0bc      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109f88:	2304      	movs	r3, #4
 8109f8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109f8e:	e0b8      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109f90:	2308      	movs	r3, #8
 8109f92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109f96:	e0b4      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109f98:	2310      	movs	r3, #16
 8109f9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109f9e:	e0b0      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109fa0:	2320      	movs	r3, #32
 8109fa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109fa6:	e0ac      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109fa8:	2340      	movs	r3, #64	; 0x40
 8109faa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109fae:	e0a8      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109fb0:	2380      	movs	r3, #128	; 0x80
 8109fb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109fb6:	e0a4      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109fb8:	697b      	ldr	r3, [r7, #20]
 8109fba:	681b      	ldr	r3, [r3, #0]
 8109fbc:	4a8f      	ldr	r2, [pc, #572]	; (810a1fc <UART_SetConfig+0x6a0>)
 8109fbe:	4293      	cmp	r3, r2
 8109fc0:	d130      	bne.n	810a024 <UART_SetConfig+0x4c8>
 8109fc2:	4b8d      	ldr	r3, [pc, #564]	; (810a1f8 <UART_SetConfig+0x69c>)
 8109fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109fc6:	f003 0307 	and.w	r3, r3, #7
 8109fca:	2b05      	cmp	r3, #5
 8109fcc:	d826      	bhi.n	810a01c <UART_SetConfig+0x4c0>
 8109fce:	a201      	add	r2, pc, #4	; (adr r2, 8109fd4 <UART_SetConfig+0x478>)
 8109fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109fd4:	08109fed 	.word	0x08109fed
 8109fd8:	08109ff5 	.word	0x08109ff5
 8109fdc:	08109ffd 	.word	0x08109ffd
 8109fe0:	0810a005 	.word	0x0810a005
 8109fe4:	0810a00d 	.word	0x0810a00d
 8109fe8:	0810a015 	.word	0x0810a015
 8109fec:	2300      	movs	r3, #0
 8109fee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109ff2:	e086      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109ff4:	2304      	movs	r3, #4
 8109ff6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109ffa:	e082      	b.n	810a102 <UART_SetConfig+0x5a6>
 8109ffc:	2308      	movs	r3, #8
 8109ffe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a002:	e07e      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a004:	2310      	movs	r3, #16
 810a006:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a00a:	e07a      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a00c:	2320      	movs	r3, #32
 810a00e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a012:	e076      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a014:	2340      	movs	r3, #64	; 0x40
 810a016:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a01a:	e072      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a01c:	2380      	movs	r3, #128	; 0x80
 810a01e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a022:	e06e      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a024:	697b      	ldr	r3, [r7, #20]
 810a026:	681b      	ldr	r3, [r3, #0]
 810a028:	4a75      	ldr	r2, [pc, #468]	; (810a200 <UART_SetConfig+0x6a4>)
 810a02a:	4293      	cmp	r3, r2
 810a02c:	d130      	bne.n	810a090 <UART_SetConfig+0x534>
 810a02e:	4b72      	ldr	r3, [pc, #456]	; (810a1f8 <UART_SetConfig+0x69c>)
 810a030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810a032:	f003 0307 	and.w	r3, r3, #7
 810a036:	2b05      	cmp	r3, #5
 810a038:	d826      	bhi.n	810a088 <UART_SetConfig+0x52c>
 810a03a:	a201      	add	r2, pc, #4	; (adr r2, 810a040 <UART_SetConfig+0x4e4>)
 810a03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a040:	0810a059 	.word	0x0810a059
 810a044:	0810a061 	.word	0x0810a061
 810a048:	0810a069 	.word	0x0810a069
 810a04c:	0810a071 	.word	0x0810a071
 810a050:	0810a079 	.word	0x0810a079
 810a054:	0810a081 	.word	0x0810a081
 810a058:	2300      	movs	r3, #0
 810a05a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a05e:	e050      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a060:	2304      	movs	r3, #4
 810a062:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a066:	e04c      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a068:	2308      	movs	r3, #8
 810a06a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a06e:	e048      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a070:	2310      	movs	r3, #16
 810a072:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a076:	e044      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a078:	2320      	movs	r3, #32
 810a07a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a07e:	e040      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a080:	2340      	movs	r3, #64	; 0x40
 810a082:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a086:	e03c      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a088:	2380      	movs	r3, #128	; 0x80
 810a08a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a08e:	e038      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a090:	697b      	ldr	r3, [r7, #20]
 810a092:	681b      	ldr	r3, [r3, #0]
 810a094:	4a5b      	ldr	r2, [pc, #364]	; (810a204 <UART_SetConfig+0x6a8>)
 810a096:	4293      	cmp	r3, r2
 810a098:	d130      	bne.n	810a0fc <UART_SetConfig+0x5a0>
 810a09a:	4b57      	ldr	r3, [pc, #348]	; (810a1f8 <UART_SetConfig+0x69c>)
 810a09c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810a09e:	f003 0307 	and.w	r3, r3, #7
 810a0a2:	2b05      	cmp	r3, #5
 810a0a4:	d826      	bhi.n	810a0f4 <UART_SetConfig+0x598>
 810a0a6:	a201      	add	r2, pc, #4	; (adr r2, 810a0ac <UART_SetConfig+0x550>)
 810a0a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a0ac:	0810a0c5 	.word	0x0810a0c5
 810a0b0:	0810a0cd 	.word	0x0810a0cd
 810a0b4:	0810a0d5 	.word	0x0810a0d5
 810a0b8:	0810a0dd 	.word	0x0810a0dd
 810a0bc:	0810a0e5 	.word	0x0810a0e5
 810a0c0:	0810a0ed 	.word	0x0810a0ed
 810a0c4:	2302      	movs	r3, #2
 810a0c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a0ca:	e01a      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a0cc:	2304      	movs	r3, #4
 810a0ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a0d2:	e016      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a0d4:	2308      	movs	r3, #8
 810a0d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a0da:	e012      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a0dc:	2310      	movs	r3, #16
 810a0de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a0e2:	e00e      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a0e4:	2320      	movs	r3, #32
 810a0e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a0ea:	e00a      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a0ec:	2340      	movs	r3, #64	; 0x40
 810a0ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a0f2:	e006      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a0f4:	2380      	movs	r3, #128	; 0x80
 810a0f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810a0fa:	e002      	b.n	810a102 <UART_SetConfig+0x5a6>
 810a0fc:	2380      	movs	r3, #128	; 0x80
 810a0fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 810a102:	697b      	ldr	r3, [r7, #20]
 810a104:	681b      	ldr	r3, [r3, #0]
 810a106:	4a3f      	ldr	r2, [pc, #252]	; (810a204 <UART_SetConfig+0x6a8>)
 810a108:	4293      	cmp	r3, r2
 810a10a:	f040 80f8 	bne.w	810a2fe <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810a10e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 810a112:	2b20      	cmp	r3, #32
 810a114:	dc46      	bgt.n	810a1a4 <UART_SetConfig+0x648>
 810a116:	2b02      	cmp	r3, #2
 810a118:	f2c0 8082 	blt.w	810a220 <UART_SetConfig+0x6c4>
 810a11c:	3b02      	subs	r3, #2
 810a11e:	2b1e      	cmp	r3, #30
 810a120:	d87e      	bhi.n	810a220 <UART_SetConfig+0x6c4>
 810a122:	a201      	add	r2, pc, #4	; (adr r2, 810a128 <UART_SetConfig+0x5cc>)
 810a124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a128:	0810a1ab 	.word	0x0810a1ab
 810a12c:	0810a221 	.word	0x0810a221
 810a130:	0810a1b3 	.word	0x0810a1b3
 810a134:	0810a221 	.word	0x0810a221
 810a138:	0810a221 	.word	0x0810a221
 810a13c:	0810a221 	.word	0x0810a221
 810a140:	0810a1c3 	.word	0x0810a1c3
 810a144:	0810a221 	.word	0x0810a221
 810a148:	0810a221 	.word	0x0810a221
 810a14c:	0810a221 	.word	0x0810a221
 810a150:	0810a221 	.word	0x0810a221
 810a154:	0810a221 	.word	0x0810a221
 810a158:	0810a221 	.word	0x0810a221
 810a15c:	0810a221 	.word	0x0810a221
 810a160:	0810a1d3 	.word	0x0810a1d3
 810a164:	0810a221 	.word	0x0810a221
 810a168:	0810a221 	.word	0x0810a221
 810a16c:	0810a221 	.word	0x0810a221
 810a170:	0810a221 	.word	0x0810a221
 810a174:	0810a221 	.word	0x0810a221
 810a178:	0810a221 	.word	0x0810a221
 810a17c:	0810a221 	.word	0x0810a221
 810a180:	0810a221 	.word	0x0810a221
 810a184:	0810a221 	.word	0x0810a221
 810a188:	0810a221 	.word	0x0810a221
 810a18c:	0810a221 	.word	0x0810a221
 810a190:	0810a221 	.word	0x0810a221
 810a194:	0810a221 	.word	0x0810a221
 810a198:	0810a221 	.word	0x0810a221
 810a19c:	0810a221 	.word	0x0810a221
 810a1a0:	0810a213 	.word	0x0810a213
 810a1a4:	2b40      	cmp	r3, #64	; 0x40
 810a1a6:	d037      	beq.n	810a218 <UART_SetConfig+0x6bc>
 810a1a8:	e03a      	b.n	810a220 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 810a1aa:	f7fe fa99 	bl	81086e0 <HAL_RCCEx_GetD3PCLK1Freq>
 810a1ae:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810a1b0:	e03c      	b.n	810a22c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810a1b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810a1b6:	4618      	mov	r0, r3
 810a1b8:	f7fe faa8 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810a1bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a1be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a1c0:	e034      	b.n	810a22c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810a1c2:	f107 0318 	add.w	r3, r7, #24
 810a1c6:	4618      	mov	r0, r3
 810a1c8:	f7fe fbf4 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810a1cc:	69fb      	ldr	r3, [r7, #28]
 810a1ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a1d0:	e02c      	b.n	810a22c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810a1d2:	4b09      	ldr	r3, [pc, #36]	; (810a1f8 <UART_SetConfig+0x69c>)
 810a1d4:	681b      	ldr	r3, [r3, #0]
 810a1d6:	f003 0320 	and.w	r3, r3, #32
 810a1da:	2b00      	cmp	r3, #0
 810a1dc:	d016      	beq.n	810a20c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810a1de:	4b06      	ldr	r3, [pc, #24]	; (810a1f8 <UART_SetConfig+0x69c>)
 810a1e0:	681b      	ldr	r3, [r3, #0]
 810a1e2:	08db      	lsrs	r3, r3, #3
 810a1e4:	f003 0303 	and.w	r3, r3, #3
 810a1e8:	4a07      	ldr	r2, [pc, #28]	; (810a208 <UART_SetConfig+0x6ac>)
 810a1ea:	fa22 f303 	lsr.w	r3, r2, r3
 810a1ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810a1f0:	e01c      	b.n	810a22c <UART_SetConfig+0x6d0>
 810a1f2:	bf00      	nop
 810a1f4:	40011400 	.word	0x40011400
 810a1f8:	58024400 	.word	0x58024400
 810a1fc:	40007800 	.word	0x40007800
 810a200:	40007c00 	.word	0x40007c00
 810a204:	58000c00 	.word	0x58000c00
 810a208:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 810a20c:	4b9d      	ldr	r3, [pc, #628]	; (810a484 <UART_SetConfig+0x928>)
 810a20e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a210:	e00c      	b.n	810a22c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810a212:	4b9d      	ldr	r3, [pc, #628]	; (810a488 <UART_SetConfig+0x92c>)
 810a214:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a216:	e009      	b.n	810a22c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810a218:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810a21c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a21e:	e005      	b.n	810a22c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 810a220:	2300      	movs	r3, #0
 810a222:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 810a224:	2301      	movs	r3, #1
 810a226:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810a22a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 810a22c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a22e:	2b00      	cmp	r3, #0
 810a230:	f000 81de 	beq.w	810a5f0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 810a234:	697b      	ldr	r3, [r7, #20]
 810a236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a238:	4a94      	ldr	r2, [pc, #592]	; (810a48c <UART_SetConfig+0x930>)
 810a23a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810a23e:	461a      	mov	r2, r3
 810a240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a242:	fbb3 f3f2 	udiv	r3, r3, r2
 810a246:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810a248:	697b      	ldr	r3, [r7, #20]
 810a24a:	685a      	ldr	r2, [r3, #4]
 810a24c:	4613      	mov	r3, r2
 810a24e:	005b      	lsls	r3, r3, #1
 810a250:	4413      	add	r3, r2
 810a252:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a254:	429a      	cmp	r2, r3
 810a256:	d305      	bcc.n	810a264 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 810a258:	697b      	ldr	r3, [r7, #20]
 810a25a:	685b      	ldr	r3, [r3, #4]
 810a25c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810a25e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a260:	429a      	cmp	r2, r3
 810a262:	d903      	bls.n	810a26c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 810a264:	2301      	movs	r3, #1
 810a266:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 810a26a:	e1c1      	b.n	810a5f0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810a26c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a26e:	2200      	movs	r2, #0
 810a270:	60bb      	str	r3, [r7, #8]
 810a272:	60fa      	str	r2, [r7, #12]
 810a274:	697b      	ldr	r3, [r7, #20]
 810a276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a278:	4a84      	ldr	r2, [pc, #528]	; (810a48c <UART_SetConfig+0x930>)
 810a27a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810a27e:	b29b      	uxth	r3, r3
 810a280:	2200      	movs	r2, #0
 810a282:	603b      	str	r3, [r7, #0]
 810a284:	607a      	str	r2, [r7, #4]
 810a286:	e9d7 2300 	ldrd	r2, r3, [r7]
 810a28a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810a28e:	f7f6 f877 	bl	8100380 <__aeabi_uldivmod>
 810a292:	4602      	mov	r2, r0
 810a294:	460b      	mov	r3, r1
 810a296:	4610      	mov	r0, r2
 810a298:	4619      	mov	r1, r3
 810a29a:	f04f 0200 	mov.w	r2, #0
 810a29e:	f04f 0300 	mov.w	r3, #0
 810a2a2:	020b      	lsls	r3, r1, #8
 810a2a4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 810a2a8:	0202      	lsls	r2, r0, #8
 810a2aa:	6979      	ldr	r1, [r7, #20]
 810a2ac:	6849      	ldr	r1, [r1, #4]
 810a2ae:	0849      	lsrs	r1, r1, #1
 810a2b0:	2000      	movs	r0, #0
 810a2b2:	460c      	mov	r4, r1
 810a2b4:	4605      	mov	r5, r0
 810a2b6:	eb12 0804 	adds.w	r8, r2, r4
 810a2ba:	eb43 0905 	adc.w	r9, r3, r5
 810a2be:	697b      	ldr	r3, [r7, #20]
 810a2c0:	685b      	ldr	r3, [r3, #4]
 810a2c2:	2200      	movs	r2, #0
 810a2c4:	469a      	mov	sl, r3
 810a2c6:	4693      	mov	fp, r2
 810a2c8:	4652      	mov	r2, sl
 810a2ca:	465b      	mov	r3, fp
 810a2cc:	4640      	mov	r0, r8
 810a2ce:	4649      	mov	r1, r9
 810a2d0:	f7f6 f856 	bl	8100380 <__aeabi_uldivmod>
 810a2d4:	4602      	mov	r2, r0
 810a2d6:	460b      	mov	r3, r1
 810a2d8:	4613      	mov	r3, r2
 810a2da:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 810a2dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a2de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810a2e2:	d308      	bcc.n	810a2f6 <UART_SetConfig+0x79a>
 810a2e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a2e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810a2ea:	d204      	bcs.n	810a2f6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 810a2ec:	697b      	ldr	r3, [r7, #20]
 810a2ee:	681b      	ldr	r3, [r3, #0]
 810a2f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 810a2f2:	60da      	str	r2, [r3, #12]
 810a2f4:	e17c      	b.n	810a5f0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 810a2f6:	2301      	movs	r3, #1
 810a2f8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 810a2fc:	e178      	b.n	810a5f0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810a2fe:	697b      	ldr	r3, [r7, #20]
 810a300:	69db      	ldr	r3, [r3, #28]
 810a302:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810a306:	f040 80c5 	bne.w	810a494 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 810a30a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 810a30e:	2b20      	cmp	r3, #32
 810a310:	dc48      	bgt.n	810a3a4 <UART_SetConfig+0x848>
 810a312:	2b00      	cmp	r3, #0
 810a314:	db7b      	blt.n	810a40e <UART_SetConfig+0x8b2>
 810a316:	2b20      	cmp	r3, #32
 810a318:	d879      	bhi.n	810a40e <UART_SetConfig+0x8b2>
 810a31a:	a201      	add	r2, pc, #4	; (adr r2, 810a320 <UART_SetConfig+0x7c4>)
 810a31c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a320:	0810a3ab 	.word	0x0810a3ab
 810a324:	0810a3b3 	.word	0x0810a3b3
 810a328:	0810a40f 	.word	0x0810a40f
 810a32c:	0810a40f 	.word	0x0810a40f
 810a330:	0810a3bb 	.word	0x0810a3bb
 810a334:	0810a40f 	.word	0x0810a40f
 810a338:	0810a40f 	.word	0x0810a40f
 810a33c:	0810a40f 	.word	0x0810a40f
 810a340:	0810a3cb 	.word	0x0810a3cb
 810a344:	0810a40f 	.word	0x0810a40f
 810a348:	0810a40f 	.word	0x0810a40f
 810a34c:	0810a40f 	.word	0x0810a40f
 810a350:	0810a40f 	.word	0x0810a40f
 810a354:	0810a40f 	.word	0x0810a40f
 810a358:	0810a40f 	.word	0x0810a40f
 810a35c:	0810a40f 	.word	0x0810a40f
 810a360:	0810a3db 	.word	0x0810a3db
 810a364:	0810a40f 	.word	0x0810a40f
 810a368:	0810a40f 	.word	0x0810a40f
 810a36c:	0810a40f 	.word	0x0810a40f
 810a370:	0810a40f 	.word	0x0810a40f
 810a374:	0810a40f 	.word	0x0810a40f
 810a378:	0810a40f 	.word	0x0810a40f
 810a37c:	0810a40f 	.word	0x0810a40f
 810a380:	0810a40f 	.word	0x0810a40f
 810a384:	0810a40f 	.word	0x0810a40f
 810a388:	0810a40f 	.word	0x0810a40f
 810a38c:	0810a40f 	.word	0x0810a40f
 810a390:	0810a40f 	.word	0x0810a40f
 810a394:	0810a40f 	.word	0x0810a40f
 810a398:	0810a40f 	.word	0x0810a40f
 810a39c:	0810a40f 	.word	0x0810a40f
 810a3a0:	0810a401 	.word	0x0810a401
 810a3a4:	2b40      	cmp	r3, #64	; 0x40
 810a3a6:	d02e      	beq.n	810a406 <UART_SetConfig+0x8aa>
 810a3a8:	e031      	b.n	810a40e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810a3aa:	f7fc f9e3 	bl	8106774 <HAL_RCC_GetPCLK1Freq>
 810a3ae:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810a3b0:	e033      	b.n	810a41a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810a3b2:	f7fc f9f5 	bl	81067a0 <HAL_RCC_GetPCLK2Freq>
 810a3b6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810a3b8:	e02f      	b.n	810a41a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810a3ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810a3be:	4618      	mov	r0, r3
 810a3c0:	f7fe f9a4 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810a3c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a3c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a3c8:	e027      	b.n	810a41a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810a3ca:	f107 0318 	add.w	r3, r7, #24
 810a3ce:	4618      	mov	r0, r3
 810a3d0:	f7fe faf0 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810a3d4:	69fb      	ldr	r3, [r7, #28]
 810a3d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a3d8:	e01f      	b.n	810a41a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810a3da:	4b2d      	ldr	r3, [pc, #180]	; (810a490 <UART_SetConfig+0x934>)
 810a3dc:	681b      	ldr	r3, [r3, #0]
 810a3de:	f003 0320 	and.w	r3, r3, #32
 810a3e2:	2b00      	cmp	r3, #0
 810a3e4:	d009      	beq.n	810a3fa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810a3e6:	4b2a      	ldr	r3, [pc, #168]	; (810a490 <UART_SetConfig+0x934>)
 810a3e8:	681b      	ldr	r3, [r3, #0]
 810a3ea:	08db      	lsrs	r3, r3, #3
 810a3ec:	f003 0303 	and.w	r3, r3, #3
 810a3f0:	4a24      	ldr	r2, [pc, #144]	; (810a484 <UART_SetConfig+0x928>)
 810a3f2:	fa22 f303 	lsr.w	r3, r2, r3
 810a3f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810a3f8:	e00f      	b.n	810a41a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 810a3fa:	4b22      	ldr	r3, [pc, #136]	; (810a484 <UART_SetConfig+0x928>)
 810a3fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a3fe:	e00c      	b.n	810a41a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810a400:	4b21      	ldr	r3, [pc, #132]	; (810a488 <UART_SetConfig+0x92c>)
 810a402:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a404:	e009      	b.n	810a41a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810a406:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810a40a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a40c:	e005      	b.n	810a41a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 810a40e:	2300      	movs	r3, #0
 810a410:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 810a412:	2301      	movs	r3, #1
 810a414:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810a418:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 810a41a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a41c:	2b00      	cmp	r3, #0
 810a41e:	f000 80e7 	beq.w	810a5f0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810a422:	697b      	ldr	r3, [r7, #20]
 810a424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a426:	4a19      	ldr	r2, [pc, #100]	; (810a48c <UART_SetConfig+0x930>)
 810a428:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810a42c:	461a      	mov	r2, r3
 810a42e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a430:	fbb3 f3f2 	udiv	r3, r3, r2
 810a434:	005a      	lsls	r2, r3, #1
 810a436:	697b      	ldr	r3, [r7, #20]
 810a438:	685b      	ldr	r3, [r3, #4]
 810a43a:	085b      	lsrs	r3, r3, #1
 810a43c:	441a      	add	r2, r3
 810a43e:	697b      	ldr	r3, [r7, #20]
 810a440:	685b      	ldr	r3, [r3, #4]
 810a442:	fbb2 f3f3 	udiv	r3, r2, r3
 810a446:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810a448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a44a:	2b0f      	cmp	r3, #15
 810a44c:	d916      	bls.n	810a47c <UART_SetConfig+0x920>
 810a44e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810a454:	d212      	bcs.n	810a47c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810a456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a458:	b29b      	uxth	r3, r3
 810a45a:	f023 030f 	bic.w	r3, r3, #15
 810a45e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 810a460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a462:	085b      	lsrs	r3, r3, #1
 810a464:	b29b      	uxth	r3, r3
 810a466:	f003 0307 	and.w	r3, r3, #7
 810a46a:	b29a      	uxth	r2, r3
 810a46c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 810a46e:	4313      	orrs	r3, r2
 810a470:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 810a472:	697b      	ldr	r3, [r7, #20]
 810a474:	681b      	ldr	r3, [r3, #0]
 810a476:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 810a478:	60da      	str	r2, [r3, #12]
 810a47a:	e0b9      	b.n	810a5f0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810a47c:	2301      	movs	r3, #1
 810a47e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 810a482:	e0b5      	b.n	810a5f0 <UART_SetConfig+0xa94>
 810a484:	03d09000 	.word	0x03d09000
 810a488:	003d0900 	.word	0x003d0900
 810a48c:	0810c320 	.word	0x0810c320
 810a490:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 810a494:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 810a498:	2b20      	cmp	r3, #32
 810a49a:	dc49      	bgt.n	810a530 <UART_SetConfig+0x9d4>
 810a49c:	2b00      	cmp	r3, #0
 810a49e:	db7c      	blt.n	810a59a <UART_SetConfig+0xa3e>
 810a4a0:	2b20      	cmp	r3, #32
 810a4a2:	d87a      	bhi.n	810a59a <UART_SetConfig+0xa3e>
 810a4a4:	a201      	add	r2, pc, #4	; (adr r2, 810a4ac <UART_SetConfig+0x950>)
 810a4a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a4aa:	bf00      	nop
 810a4ac:	0810a537 	.word	0x0810a537
 810a4b0:	0810a53f 	.word	0x0810a53f
 810a4b4:	0810a59b 	.word	0x0810a59b
 810a4b8:	0810a59b 	.word	0x0810a59b
 810a4bc:	0810a547 	.word	0x0810a547
 810a4c0:	0810a59b 	.word	0x0810a59b
 810a4c4:	0810a59b 	.word	0x0810a59b
 810a4c8:	0810a59b 	.word	0x0810a59b
 810a4cc:	0810a557 	.word	0x0810a557
 810a4d0:	0810a59b 	.word	0x0810a59b
 810a4d4:	0810a59b 	.word	0x0810a59b
 810a4d8:	0810a59b 	.word	0x0810a59b
 810a4dc:	0810a59b 	.word	0x0810a59b
 810a4e0:	0810a59b 	.word	0x0810a59b
 810a4e4:	0810a59b 	.word	0x0810a59b
 810a4e8:	0810a59b 	.word	0x0810a59b
 810a4ec:	0810a567 	.word	0x0810a567
 810a4f0:	0810a59b 	.word	0x0810a59b
 810a4f4:	0810a59b 	.word	0x0810a59b
 810a4f8:	0810a59b 	.word	0x0810a59b
 810a4fc:	0810a59b 	.word	0x0810a59b
 810a500:	0810a59b 	.word	0x0810a59b
 810a504:	0810a59b 	.word	0x0810a59b
 810a508:	0810a59b 	.word	0x0810a59b
 810a50c:	0810a59b 	.word	0x0810a59b
 810a510:	0810a59b 	.word	0x0810a59b
 810a514:	0810a59b 	.word	0x0810a59b
 810a518:	0810a59b 	.word	0x0810a59b
 810a51c:	0810a59b 	.word	0x0810a59b
 810a520:	0810a59b 	.word	0x0810a59b
 810a524:	0810a59b 	.word	0x0810a59b
 810a528:	0810a59b 	.word	0x0810a59b
 810a52c:	0810a58d 	.word	0x0810a58d
 810a530:	2b40      	cmp	r3, #64	; 0x40
 810a532:	d02e      	beq.n	810a592 <UART_SetConfig+0xa36>
 810a534:	e031      	b.n	810a59a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810a536:	f7fc f91d 	bl	8106774 <HAL_RCC_GetPCLK1Freq>
 810a53a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810a53c:	e033      	b.n	810a5a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810a53e:	f7fc f92f 	bl	81067a0 <HAL_RCC_GetPCLK2Freq>
 810a542:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810a544:	e02f      	b.n	810a5a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810a546:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810a54a:	4618      	mov	r0, r3
 810a54c:	f7fe f8de 	bl	810870c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810a550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a552:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a554:	e027      	b.n	810a5a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810a556:	f107 0318 	add.w	r3, r7, #24
 810a55a:	4618      	mov	r0, r3
 810a55c:	f7fe fa2a 	bl	81089b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810a560:	69fb      	ldr	r3, [r7, #28]
 810a562:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a564:	e01f      	b.n	810a5a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810a566:	4b2d      	ldr	r3, [pc, #180]	; (810a61c <UART_SetConfig+0xac0>)
 810a568:	681b      	ldr	r3, [r3, #0]
 810a56a:	f003 0320 	and.w	r3, r3, #32
 810a56e:	2b00      	cmp	r3, #0
 810a570:	d009      	beq.n	810a586 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810a572:	4b2a      	ldr	r3, [pc, #168]	; (810a61c <UART_SetConfig+0xac0>)
 810a574:	681b      	ldr	r3, [r3, #0]
 810a576:	08db      	lsrs	r3, r3, #3
 810a578:	f003 0303 	and.w	r3, r3, #3
 810a57c:	4a28      	ldr	r2, [pc, #160]	; (810a620 <UART_SetConfig+0xac4>)
 810a57e:	fa22 f303 	lsr.w	r3, r2, r3
 810a582:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810a584:	e00f      	b.n	810a5a6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 810a586:	4b26      	ldr	r3, [pc, #152]	; (810a620 <UART_SetConfig+0xac4>)
 810a588:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a58a:	e00c      	b.n	810a5a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810a58c:	4b25      	ldr	r3, [pc, #148]	; (810a624 <UART_SetConfig+0xac8>)
 810a58e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a590:	e009      	b.n	810a5a6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810a592:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810a596:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a598:	e005      	b.n	810a5a6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 810a59a:	2300      	movs	r3, #0
 810a59c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 810a59e:	2301      	movs	r3, #1
 810a5a0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810a5a4:	bf00      	nop
    }

    if (pclk != 0U)
 810a5a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a5a8:	2b00      	cmp	r3, #0
 810a5aa:	d021      	beq.n	810a5f0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810a5ac:	697b      	ldr	r3, [r7, #20]
 810a5ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a5b0:	4a1d      	ldr	r2, [pc, #116]	; (810a628 <UART_SetConfig+0xacc>)
 810a5b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810a5b6:	461a      	mov	r2, r3
 810a5b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a5ba:	fbb3 f2f2 	udiv	r2, r3, r2
 810a5be:	697b      	ldr	r3, [r7, #20]
 810a5c0:	685b      	ldr	r3, [r3, #4]
 810a5c2:	085b      	lsrs	r3, r3, #1
 810a5c4:	441a      	add	r2, r3
 810a5c6:	697b      	ldr	r3, [r7, #20]
 810a5c8:	685b      	ldr	r3, [r3, #4]
 810a5ca:	fbb2 f3f3 	udiv	r3, r2, r3
 810a5ce:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810a5d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a5d2:	2b0f      	cmp	r3, #15
 810a5d4:	d909      	bls.n	810a5ea <UART_SetConfig+0xa8e>
 810a5d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a5d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810a5dc:	d205      	bcs.n	810a5ea <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 810a5de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a5e0:	b29a      	uxth	r2, r3
 810a5e2:	697b      	ldr	r3, [r7, #20]
 810a5e4:	681b      	ldr	r3, [r3, #0]
 810a5e6:	60da      	str	r2, [r3, #12]
 810a5e8:	e002      	b.n	810a5f0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810a5ea:	2301      	movs	r3, #1
 810a5ec:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 810a5f0:	697b      	ldr	r3, [r7, #20]
 810a5f2:	2201      	movs	r2, #1
 810a5f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 810a5f8:	697b      	ldr	r3, [r7, #20]
 810a5fa:	2201      	movs	r2, #1
 810a5fc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 810a600:	697b      	ldr	r3, [r7, #20]
 810a602:	2200      	movs	r2, #0
 810a604:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 810a606:	697b      	ldr	r3, [r7, #20]
 810a608:	2200      	movs	r2, #0
 810a60a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 810a60c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 810a610:	4618      	mov	r0, r3
 810a612:	3748      	adds	r7, #72	; 0x48
 810a614:	46bd      	mov	sp, r7
 810a616:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 810a61a:	bf00      	nop
 810a61c:	58024400 	.word	0x58024400
 810a620:	03d09000 	.word	0x03d09000
 810a624:	003d0900 	.word	0x003d0900
 810a628:	0810c320 	.word	0x0810c320

0810a62c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 810a62c:	b480      	push	{r7}
 810a62e:	b083      	sub	sp, #12
 810a630:	af00      	add	r7, sp, #0
 810a632:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810a634:	687b      	ldr	r3, [r7, #4]
 810a636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a638:	f003 0301 	and.w	r3, r3, #1
 810a63c:	2b00      	cmp	r3, #0
 810a63e:	d00a      	beq.n	810a656 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 810a640:	687b      	ldr	r3, [r7, #4]
 810a642:	681b      	ldr	r3, [r3, #0]
 810a644:	685b      	ldr	r3, [r3, #4]
 810a646:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 810a64a:	687b      	ldr	r3, [r7, #4]
 810a64c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810a64e:	687b      	ldr	r3, [r7, #4]
 810a650:	681b      	ldr	r3, [r3, #0]
 810a652:	430a      	orrs	r2, r1
 810a654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810a656:	687b      	ldr	r3, [r7, #4]
 810a658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a65a:	f003 0302 	and.w	r3, r3, #2
 810a65e:	2b00      	cmp	r3, #0
 810a660:	d00a      	beq.n	810a678 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810a662:	687b      	ldr	r3, [r7, #4]
 810a664:	681b      	ldr	r3, [r3, #0]
 810a666:	685b      	ldr	r3, [r3, #4]
 810a668:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 810a66c:	687b      	ldr	r3, [r7, #4]
 810a66e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810a670:	687b      	ldr	r3, [r7, #4]
 810a672:	681b      	ldr	r3, [r3, #0]
 810a674:	430a      	orrs	r2, r1
 810a676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 810a678:	687b      	ldr	r3, [r7, #4]
 810a67a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a67c:	f003 0304 	and.w	r3, r3, #4
 810a680:	2b00      	cmp	r3, #0
 810a682:	d00a      	beq.n	810a69a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810a684:	687b      	ldr	r3, [r7, #4]
 810a686:	681b      	ldr	r3, [r3, #0]
 810a688:	685b      	ldr	r3, [r3, #4]
 810a68a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 810a68e:	687b      	ldr	r3, [r7, #4]
 810a690:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810a692:	687b      	ldr	r3, [r7, #4]
 810a694:	681b      	ldr	r3, [r3, #0]
 810a696:	430a      	orrs	r2, r1
 810a698:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 810a69a:	687b      	ldr	r3, [r7, #4]
 810a69c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a69e:	f003 0308 	and.w	r3, r3, #8
 810a6a2:	2b00      	cmp	r3, #0
 810a6a4:	d00a      	beq.n	810a6bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 810a6a6:	687b      	ldr	r3, [r7, #4]
 810a6a8:	681b      	ldr	r3, [r3, #0]
 810a6aa:	685b      	ldr	r3, [r3, #4]
 810a6ac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 810a6b0:	687b      	ldr	r3, [r7, #4]
 810a6b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810a6b4:	687b      	ldr	r3, [r7, #4]
 810a6b6:	681b      	ldr	r3, [r3, #0]
 810a6b8:	430a      	orrs	r2, r1
 810a6ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 810a6bc:	687b      	ldr	r3, [r7, #4]
 810a6be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a6c0:	f003 0310 	and.w	r3, r3, #16
 810a6c4:	2b00      	cmp	r3, #0
 810a6c6:	d00a      	beq.n	810a6de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 810a6c8:	687b      	ldr	r3, [r7, #4]
 810a6ca:	681b      	ldr	r3, [r3, #0]
 810a6cc:	689b      	ldr	r3, [r3, #8]
 810a6ce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 810a6d2:	687b      	ldr	r3, [r7, #4]
 810a6d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 810a6d6:	687b      	ldr	r3, [r7, #4]
 810a6d8:	681b      	ldr	r3, [r3, #0]
 810a6da:	430a      	orrs	r2, r1
 810a6dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810a6de:	687b      	ldr	r3, [r7, #4]
 810a6e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a6e2:	f003 0320 	and.w	r3, r3, #32
 810a6e6:	2b00      	cmp	r3, #0
 810a6e8:	d00a      	beq.n	810a700 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810a6ea:	687b      	ldr	r3, [r7, #4]
 810a6ec:	681b      	ldr	r3, [r3, #0]
 810a6ee:	689b      	ldr	r3, [r3, #8]
 810a6f0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 810a6f4:	687b      	ldr	r3, [r7, #4]
 810a6f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810a6f8:	687b      	ldr	r3, [r7, #4]
 810a6fa:	681b      	ldr	r3, [r3, #0]
 810a6fc:	430a      	orrs	r2, r1
 810a6fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 810a700:	687b      	ldr	r3, [r7, #4]
 810a702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810a708:	2b00      	cmp	r3, #0
 810a70a:	d01a      	beq.n	810a742 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 810a70c:	687b      	ldr	r3, [r7, #4]
 810a70e:	681b      	ldr	r3, [r3, #0]
 810a710:	685b      	ldr	r3, [r3, #4]
 810a712:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810a716:	687b      	ldr	r3, [r7, #4]
 810a718:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810a71a:	687b      	ldr	r3, [r7, #4]
 810a71c:	681b      	ldr	r3, [r3, #0]
 810a71e:	430a      	orrs	r2, r1
 810a720:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810a722:	687b      	ldr	r3, [r7, #4]
 810a724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810a726:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810a72a:	d10a      	bne.n	810a742 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 810a72c:	687b      	ldr	r3, [r7, #4]
 810a72e:	681b      	ldr	r3, [r3, #0]
 810a730:	685b      	ldr	r3, [r3, #4]
 810a732:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810a736:	687b      	ldr	r3, [r7, #4]
 810a738:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810a73a:	687b      	ldr	r3, [r7, #4]
 810a73c:	681b      	ldr	r3, [r3, #0]
 810a73e:	430a      	orrs	r2, r1
 810a740:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810a742:	687b      	ldr	r3, [r7, #4]
 810a744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810a74a:	2b00      	cmp	r3, #0
 810a74c:	d00a      	beq.n	810a764 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 810a74e:	687b      	ldr	r3, [r7, #4]
 810a750:	681b      	ldr	r3, [r3, #0]
 810a752:	685b      	ldr	r3, [r3, #4]
 810a754:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 810a758:	687b      	ldr	r3, [r7, #4]
 810a75a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 810a75c:	687b      	ldr	r3, [r7, #4]
 810a75e:	681b      	ldr	r3, [r3, #0]
 810a760:	430a      	orrs	r2, r1
 810a762:	605a      	str	r2, [r3, #4]
  }
}
 810a764:	bf00      	nop
 810a766:	370c      	adds	r7, #12
 810a768:	46bd      	mov	sp, r7
 810a76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a76e:	4770      	bx	lr

0810a770 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 810a770:	b580      	push	{r7, lr}
 810a772:	b098      	sub	sp, #96	; 0x60
 810a774:	af02      	add	r7, sp, #8
 810a776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 810a778:	687b      	ldr	r3, [r7, #4]
 810a77a:	2200      	movs	r2, #0
 810a77c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 810a780:	f7f7 fd62 	bl	8102248 <HAL_GetTick>
 810a784:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810a786:	687b      	ldr	r3, [r7, #4]
 810a788:	681b      	ldr	r3, [r3, #0]
 810a78a:	681b      	ldr	r3, [r3, #0]
 810a78c:	f003 0308 	and.w	r3, r3, #8
 810a790:	2b08      	cmp	r3, #8
 810a792:	d12f      	bne.n	810a7f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810a794:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810a798:	9300      	str	r3, [sp, #0]
 810a79a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810a79c:	2200      	movs	r2, #0
 810a79e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810a7a2:	6878      	ldr	r0, [r7, #4]
 810a7a4:	f000 f88e 	bl	810a8c4 <UART_WaitOnFlagUntilTimeout>
 810a7a8:	4603      	mov	r3, r0
 810a7aa:	2b00      	cmp	r3, #0
 810a7ac:	d022      	beq.n	810a7f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 810a7ae:	687b      	ldr	r3, [r7, #4]
 810a7b0:	681b      	ldr	r3, [r3, #0]
 810a7b2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a7b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a7b6:	e853 3f00 	ldrex	r3, [r3]
 810a7ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 810a7bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a7be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 810a7c2:	653b      	str	r3, [r7, #80]	; 0x50
 810a7c4:	687b      	ldr	r3, [r7, #4]
 810a7c6:	681b      	ldr	r3, [r3, #0]
 810a7c8:	461a      	mov	r2, r3
 810a7ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 810a7cc:	647b      	str	r3, [r7, #68]	; 0x44
 810a7ce:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a7d0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 810a7d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 810a7d4:	e841 2300 	strex	r3, r2, [r1]
 810a7d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 810a7da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a7dc:	2b00      	cmp	r3, #0
 810a7de:	d1e6      	bne.n	810a7ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 810a7e0:	687b      	ldr	r3, [r7, #4]
 810a7e2:	2220      	movs	r2, #32
 810a7e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 810a7e8:	687b      	ldr	r3, [r7, #4]
 810a7ea:	2200      	movs	r2, #0
 810a7ec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810a7f0:	2303      	movs	r3, #3
 810a7f2:	e063      	b.n	810a8bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810a7f4:	687b      	ldr	r3, [r7, #4]
 810a7f6:	681b      	ldr	r3, [r3, #0]
 810a7f8:	681b      	ldr	r3, [r3, #0]
 810a7fa:	f003 0304 	and.w	r3, r3, #4
 810a7fe:	2b04      	cmp	r3, #4
 810a800:	d149      	bne.n	810a896 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810a802:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810a806:	9300      	str	r3, [sp, #0]
 810a808:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810a80a:	2200      	movs	r2, #0
 810a80c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 810a810:	6878      	ldr	r0, [r7, #4]
 810a812:	f000 f857 	bl	810a8c4 <UART_WaitOnFlagUntilTimeout>
 810a816:	4603      	mov	r3, r0
 810a818:	2b00      	cmp	r3, #0
 810a81a:	d03c      	beq.n	810a896 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810a81c:	687b      	ldr	r3, [r7, #4]
 810a81e:	681b      	ldr	r3, [r3, #0]
 810a820:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810a824:	e853 3f00 	ldrex	r3, [r3]
 810a828:	623b      	str	r3, [r7, #32]
   return(result);
 810a82a:	6a3b      	ldr	r3, [r7, #32]
 810a82c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 810a830:	64fb      	str	r3, [r7, #76]	; 0x4c
 810a832:	687b      	ldr	r3, [r7, #4]
 810a834:	681b      	ldr	r3, [r3, #0]
 810a836:	461a      	mov	r2, r3
 810a838:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810a83a:	633b      	str	r3, [r7, #48]	; 0x30
 810a83c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a83e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 810a840:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a842:	e841 2300 	strex	r3, r2, [r1]
 810a846:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 810a848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a84a:	2b00      	cmp	r3, #0
 810a84c:	d1e6      	bne.n	810a81c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810a84e:	687b      	ldr	r3, [r7, #4]
 810a850:	681b      	ldr	r3, [r3, #0]
 810a852:	3308      	adds	r3, #8
 810a854:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a856:	693b      	ldr	r3, [r7, #16]
 810a858:	e853 3f00 	ldrex	r3, [r3]
 810a85c:	60fb      	str	r3, [r7, #12]
   return(result);
 810a85e:	68fb      	ldr	r3, [r7, #12]
 810a860:	f023 0301 	bic.w	r3, r3, #1
 810a864:	64bb      	str	r3, [r7, #72]	; 0x48
 810a866:	687b      	ldr	r3, [r7, #4]
 810a868:	681b      	ldr	r3, [r3, #0]
 810a86a:	3308      	adds	r3, #8
 810a86c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810a86e:	61fa      	str	r2, [r7, #28]
 810a870:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a872:	69b9      	ldr	r1, [r7, #24]
 810a874:	69fa      	ldr	r2, [r7, #28]
 810a876:	e841 2300 	strex	r3, r2, [r1]
 810a87a:	617b      	str	r3, [r7, #20]
   return(result);
 810a87c:	697b      	ldr	r3, [r7, #20]
 810a87e:	2b00      	cmp	r3, #0
 810a880:	d1e5      	bne.n	810a84e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 810a882:	687b      	ldr	r3, [r7, #4]
 810a884:	2220      	movs	r2, #32
 810a886:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 810a88a:	687b      	ldr	r3, [r7, #4]
 810a88c:	2200      	movs	r2, #0
 810a88e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810a892:	2303      	movs	r3, #3
 810a894:	e012      	b.n	810a8bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810a896:	687b      	ldr	r3, [r7, #4]
 810a898:	2220      	movs	r2, #32
 810a89a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 810a89e:	687b      	ldr	r3, [r7, #4]
 810a8a0:	2220      	movs	r2, #32
 810a8a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810a8a6:	687b      	ldr	r3, [r7, #4]
 810a8a8:	2200      	movs	r2, #0
 810a8aa:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 810a8ac:	687b      	ldr	r3, [r7, #4]
 810a8ae:	2200      	movs	r2, #0
 810a8b0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 810a8b2:	687b      	ldr	r3, [r7, #4]
 810a8b4:	2200      	movs	r2, #0
 810a8b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810a8ba:	2300      	movs	r3, #0
}
 810a8bc:	4618      	mov	r0, r3
 810a8be:	3758      	adds	r7, #88	; 0x58
 810a8c0:	46bd      	mov	sp, r7
 810a8c2:	bd80      	pop	{r7, pc}

0810a8c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810a8c4:	b580      	push	{r7, lr}
 810a8c6:	b084      	sub	sp, #16
 810a8c8:	af00      	add	r7, sp, #0
 810a8ca:	60f8      	str	r0, [r7, #12]
 810a8cc:	60b9      	str	r1, [r7, #8]
 810a8ce:	603b      	str	r3, [r7, #0]
 810a8d0:	4613      	mov	r3, r2
 810a8d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810a8d4:	e049      	b.n	810a96a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810a8d6:	69bb      	ldr	r3, [r7, #24]
 810a8d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a8dc:	d045      	beq.n	810a96a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810a8de:	f7f7 fcb3 	bl	8102248 <HAL_GetTick>
 810a8e2:	4602      	mov	r2, r0
 810a8e4:	683b      	ldr	r3, [r7, #0]
 810a8e6:	1ad3      	subs	r3, r2, r3
 810a8e8:	69ba      	ldr	r2, [r7, #24]
 810a8ea:	429a      	cmp	r2, r3
 810a8ec:	d302      	bcc.n	810a8f4 <UART_WaitOnFlagUntilTimeout+0x30>
 810a8ee:	69bb      	ldr	r3, [r7, #24]
 810a8f0:	2b00      	cmp	r3, #0
 810a8f2:	d101      	bne.n	810a8f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 810a8f4:	2303      	movs	r3, #3
 810a8f6:	e048      	b.n	810a98a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 810a8f8:	68fb      	ldr	r3, [r7, #12]
 810a8fa:	681b      	ldr	r3, [r3, #0]
 810a8fc:	681b      	ldr	r3, [r3, #0]
 810a8fe:	f003 0304 	and.w	r3, r3, #4
 810a902:	2b00      	cmp	r3, #0
 810a904:	d031      	beq.n	810a96a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 810a906:	68fb      	ldr	r3, [r7, #12]
 810a908:	681b      	ldr	r3, [r3, #0]
 810a90a:	69db      	ldr	r3, [r3, #28]
 810a90c:	f003 0308 	and.w	r3, r3, #8
 810a910:	2b08      	cmp	r3, #8
 810a912:	d110      	bne.n	810a936 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 810a914:	68fb      	ldr	r3, [r7, #12]
 810a916:	681b      	ldr	r3, [r3, #0]
 810a918:	2208      	movs	r2, #8
 810a91a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 810a91c:	68f8      	ldr	r0, [r7, #12]
 810a91e:	f000 f838 	bl	810a992 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 810a922:	68fb      	ldr	r3, [r7, #12]
 810a924:	2208      	movs	r2, #8
 810a926:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 810a92a:	68fb      	ldr	r3, [r7, #12]
 810a92c:	2200      	movs	r2, #0
 810a92e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 810a932:	2301      	movs	r3, #1
 810a934:	e029      	b.n	810a98a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810a936:	68fb      	ldr	r3, [r7, #12]
 810a938:	681b      	ldr	r3, [r3, #0]
 810a93a:	69db      	ldr	r3, [r3, #28]
 810a93c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810a940:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810a944:	d111      	bne.n	810a96a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810a946:	68fb      	ldr	r3, [r7, #12]
 810a948:	681b      	ldr	r3, [r3, #0]
 810a94a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 810a94e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 810a950:	68f8      	ldr	r0, [r7, #12]
 810a952:	f000 f81e 	bl	810a992 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810a956:	68fb      	ldr	r3, [r7, #12]
 810a958:	2220      	movs	r2, #32
 810a95a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810a95e:	68fb      	ldr	r3, [r7, #12]
 810a960:	2200      	movs	r2, #0
 810a962:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 810a966:	2303      	movs	r3, #3
 810a968:	e00f      	b.n	810a98a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810a96a:	68fb      	ldr	r3, [r7, #12]
 810a96c:	681b      	ldr	r3, [r3, #0]
 810a96e:	69da      	ldr	r2, [r3, #28]
 810a970:	68bb      	ldr	r3, [r7, #8]
 810a972:	4013      	ands	r3, r2
 810a974:	68ba      	ldr	r2, [r7, #8]
 810a976:	429a      	cmp	r2, r3
 810a978:	bf0c      	ite	eq
 810a97a:	2301      	moveq	r3, #1
 810a97c:	2300      	movne	r3, #0
 810a97e:	b2db      	uxtb	r3, r3
 810a980:	461a      	mov	r2, r3
 810a982:	79fb      	ldrb	r3, [r7, #7]
 810a984:	429a      	cmp	r2, r3
 810a986:	d0a6      	beq.n	810a8d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 810a988:	2300      	movs	r3, #0
}
 810a98a:	4618      	mov	r0, r3
 810a98c:	3710      	adds	r7, #16
 810a98e:	46bd      	mov	sp, r7
 810a990:	bd80      	pop	{r7, pc}

0810a992 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 810a992:	b480      	push	{r7}
 810a994:	b095      	sub	sp, #84	; 0x54
 810a996:	af00      	add	r7, sp, #0
 810a998:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810a99a:	687b      	ldr	r3, [r7, #4]
 810a99c:	681b      	ldr	r3, [r3, #0]
 810a99e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a9a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a9a2:	e853 3f00 	ldrex	r3, [r3]
 810a9a6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 810a9a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a9aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 810a9ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 810a9b0:	687b      	ldr	r3, [r7, #4]
 810a9b2:	681b      	ldr	r3, [r3, #0]
 810a9b4:	461a      	mov	r2, r3
 810a9b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810a9b8:	643b      	str	r3, [r7, #64]	; 0x40
 810a9ba:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a9bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 810a9be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 810a9c0:	e841 2300 	strex	r3, r2, [r1]
 810a9c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 810a9c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a9c8:	2b00      	cmp	r3, #0
 810a9ca:	d1e6      	bne.n	810a99a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 810a9cc:	687b      	ldr	r3, [r7, #4]
 810a9ce:	681b      	ldr	r3, [r3, #0]
 810a9d0:	3308      	adds	r3, #8
 810a9d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a9d4:	6a3b      	ldr	r3, [r7, #32]
 810a9d6:	e853 3f00 	ldrex	r3, [r3]
 810a9da:	61fb      	str	r3, [r7, #28]
   return(result);
 810a9dc:	69fb      	ldr	r3, [r7, #28]
 810a9de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810a9e2:	f023 0301 	bic.w	r3, r3, #1
 810a9e6:	64bb      	str	r3, [r7, #72]	; 0x48
 810a9e8:	687b      	ldr	r3, [r7, #4]
 810a9ea:	681b      	ldr	r3, [r3, #0]
 810a9ec:	3308      	adds	r3, #8
 810a9ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810a9f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 810a9f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a9f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810a9f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 810a9f8:	e841 2300 	strex	r3, r2, [r1]
 810a9fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 810a9fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810aa00:	2b00      	cmp	r3, #0
 810aa02:	d1e3      	bne.n	810a9cc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 810aa04:	687b      	ldr	r3, [r7, #4]
 810aa06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810aa08:	2b01      	cmp	r3, #1
 810aa0a:	d118      	bne.n	810aa3e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 810aa0c:	687b      	ldr	r3, [r7, #4]
 810aa0e:	681b      	ldr	r3, [r3, #0]
 810aa10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810aa12:	68fb      	ldr	r3, [r7, #12]
 810aa14:	e853 3f00 	ldrex	r3, [r3]
 810aa18:	60bb      	str	r3, [r7, #8]
   return(result);
 810aa1a:	68bb      	ldr	r3, [r7, #8]
 810aa1c:	f023 0310 	bic.w	r3, r3, #16
 810aa20:	647b      	str	r3, [r7, #68]	; 0x44
 810aa22:	687b      	ldr	r3, [r7, #4]
 810aa24:	681b      	ldr	r3, [r3, #0]
 810aa26:	461a      	mov	r2, r3
 810aa28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810aa2a:	61bb      	str	r3, [r7, #24]
 810aa2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810aa2e:	6979      	ldr	r1, [r7, #20]
 810aa30:	69ba      	ldr	r2, [r7, #24]
 810aa32:	e841 2300 	strex	r3, r2, [r1]
 810aa36:	613b      	str	r3, [r7, #16]
   return(result);
 810aa38:	693b      	ldr	r3, [r7, #16]
 810aa3a:	2b00      	cmp	r3, #0
 810aa3c:	d1e6      	bne.n	810aa0c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 810aa3e:	687b      	ldr	r3, [r7, #4]
 810aa40:	2220      	movs	r2, #32
 810aa42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810aa46:	687b      	ldr	r3, [r7, #4]
 810aa48:	2200      	movs	r2, #0
 810aa4a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 810aa4c:	687b      	ldr	r3, [r7, #4]
 810aa4e:	2200      	movs	r2, #0
 810aa50:	675a      	str	r2, [r3, #116]	; 0x74
}
 810aa52:	bf00      	nop
 810aa54:	3754      	adds	r7, #84	; 0x54
 810aa56:	46bd      	mov	sp, r7
 810aa58:	f85d 7b04 	ldr.w	r7, [sp], #4
 810aa5c:	4770      	bx	lr

0810aa5e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810aa5e:	b480      	push	{r7}
 810aa60:	b085      	sub	sp, #20
 810aa62:	af00      	add	r7, sp, #0
 810aa64:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810aa66:	687b      	ldr	r3, [r7, #4]
 810aa68:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 810aa6c:	2b01      	cmp	r3, #1
 810aa6e:	d101      	bne.n	810aa74 <HAL_UARTEx_DisableFifoMode+0x16>
 810aa70:	2302      	movs	r3, #2
 810aa72:	e027      	b.n	810aac4 <HAL_UARTEx_DisableFifoMode+0x66>
 810aa74:	687b      	ldr	r3, [r7, #4]
 810aa76:	2201      	movs	r2, #1
 810aa78:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810aa7c:	687b      	ldr	r3, [r7, #4]
 810aa7e:	2224      	movs	r2, #36	; 0x24
 810aa80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810aa84:	687b      	ldr	r3, [r7, #4]
 810aa86:	681b      	ldr	r3, [r3, #0]
 810aa88:	681b      	ldr	r3, [r3, #0]
 810aa8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810aa8c:	687b      	ldr	r3, [r7, #4]
 810aa8e:	681b      	ldr	r3, [r3, #0]
 810aa90:	681a      	ldr	r2, [r3, #0]
 810aa92:	687b      	ldr	r3, [r7, #4]
 810aa94:	681b      	ldr	r3, [r3, #0]
 810aa96:	f022 0201 	bic.w	r2, r2, #1
 810aa9a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 810aa9c:	68fb      	ldr	r3, [r7, #12]
 810aa9e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 810aaa2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 810aaa4:	687b      	ldr	r3, [r7, #4]
 810aaa6:	2200      	movs	r2, #0
 810aaa8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810aaaa:	687b      	ldr	r3, [r7, #4]
 810aaac:	681b      	ldr	r3, [r3, #0]
 810aaae:	68fa      	ldr	r2, [r7, #12]
 810aab0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810aab2:	687b      	ldr	r3, [r7, #4]
 810aab4:	2220      	movs	r2, #32
 810aab6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810aaba:	687b      	ldr	r3, [r7, #4]
 810aabc:	2200      	movs	r2, #0
 810aabe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810aac2:	2300      	movs	r3, #0
}
 810aac4:	4618      	mov	r0, r3
 810aac6:	3714      	adds	r7, #20
 810aac8:	46bd      	mov	sp, r7
 810aaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 810aace:	4770      	bx	lr

0810aad0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810aad0:	b580      	push	{r7, lr}
 810aad2:	b084      	sub	sp, #16
 810aad4:	af00      	add	r7, sp, #0
 810aad6:	6078      	str	r0, [r7, #4]
 810aad8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810aada:	687b      	ldr	r3, [r7, #4]
 810aadc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 810aae0:	2b01      	cmp	r3, #1
 810aae2:	d101      	bne.n	810aae8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810aae4:	2302      	movs	r3, #2
 810aae6:	e02d      	b.n	810ab44 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810aae8:	687b      	ldr	r3, [r7, #4]
 810aaea:	2201      	movs	r2, #1
 810aaec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810aaf0:	687b      	ldr	r3, [r7, #4]
 810aaf2:	2224      	movs	r2, #36	; 0x24
 810aaf4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810aaf8:	687b      	ldr	r3, [r7, #4]
 810aafa:	681b      	ldr	r3, [r3, #0]
 810aafc:	681b      	ldr	r3, [r3, #0]
 810aafe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810ab00:	687b      	ldr	r3, [r7, #4]
 810ab02:	681b      	ldr	r3, [r3, #0]
 810ab04:	681a      	ldr	r2, [r3, #0]
 810ab06:	687b      	ldr	r3, [r7, #4]
 810ab08:	681b      	ldr	r3, [r3, #0]
 810ab0a:	f022 0201 	bic.w	r2, r2, #1
 810ab0e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 810ab10:	687b      	ldr	r3, [r7, #4]
 810ab12:	681b      	ldr	r3, [r3, #0]
 810ab14:	689b      	ldr	r3, [r3, #8]
 810ab16:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 810ab1a:	687b      	ldr	r3, [r7, #4]
 810ab1c:	681b      	ldr	r3, [r3, #0]
 810ab1e:	683a      	ldr	r2, [r7, #0]
 810ab20:	430a      	orrs	r2, r1
 810ab22:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810ab24:	6878      	ldr	r0, [r7, #4]
 810ab26:	f000 f84f 	bl	810abc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810ab2a:	687b      	ldr	r3, [r7, #4]
 810ab2c:	681b      	ldr	r3, [r3, #0]
 810ab2e:	68fa      	ldr	r2, [r7, #12]
 810ab30:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810ab32:	687b      	ldr	r3, [r7, #4]
 810ab34:	2220      	movs	r2, #32
 810ab36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810ab3a:	687b      	ldr	r3, [r7, #4]
 810ab3c:	2200      	movs	r2, #0
 810ab3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810ab42:	2300      	movs	r3, #0
}
 810ab44:	4618      	mov	r0, r3
 810ab46:	3710      	adds	r7, #16
 810ab48:	46bd      	mov	sp, r7
 810ab4a:	bd80      	pop	{r7, pc}

0810ab4c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810ab4c:	b580      	push	{r7, lr}
 810ab4e:	b084      	sub	sp, #16
 810ab50:	af00      	add	r7, sp, #0
 810ab52:	6078      	str	r0, [r7, #4]
 810ab54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810ab56:	687b      	ldr	r3, [r7, #4]
 810ab58:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 810ab5c:	2b01      	cmp	r3, #1
 810ab5e:	d101      	bne.n	810ab64 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 810ab60:	2302      	movs	r3, #2
 810ab62:	e02d      	b.n	810abc0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 810ab64:	687b      	ldr	r3, [r7, #4]
 810ab66:	2201      	movs	r2, #1
 810ab68:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810ab6c:	687b      	ldr	r3, [r7, #4]
 810ab6e:	2224      	movs	r2, #36	; 0x24
 810ab70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810ab74:	687b      	ldr	r3, [r7, #4]
 810ab76:	681b      	ldr	r3, [r3, #0]
 810ab78:	681b      	ldr	r3, [r3, #0]
 810ab7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810ab7c:	687b      	ldr	r3, [r7, #4]
 810ab7e:	681b      	ldr	r3, [r3, #0]
 810ab80:	681a      	ldr	r2, [r3, #0]
 810ab82:	687b      	ldr	r3, [r7, #4]
 810ab84:	681b      	ldr	r3, [r3, #0]
 810ab86:	f022 0201 	bic.w	r2, r2, #1
 810ab8a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 810ab8c:	687b      	ldr	r3, [r7, #4]
 810ab8e:	681b      	ldr	r3, [r3, #0]
 810ab90:	689b      	ldr	r3, [r3, #8]
 810ab92:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 810ab96:	687b      	ldr	r3, [r7, #4]
 810ab98:	681b      	ldr	r3, [r3, #0]
 810ab9a:	683a      	ldr	r2, [r7, #0]
 810ab9c:	430a      	orrs	r2, r1
 810ab9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810aba0:	6878      	ldr	r0, [r7, #4]
 810aba2:	f000 f811 	bl	810abc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810aba6:	687b      	ldr	r3, [r7, #4]
 810aba8:	681b      	ldr	r3, [r3, #0]
 810abaa:	68fa      	ldr	r2, [r7, #12]
 810abac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810abae:	687b      	ldr	r3, [r7, #4]
 810abb0:	2220      	movs	r2, #32
 810abb2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810abb6:	687b      	ldr	r3, [r7, #4]
 810abb8:	2200      	movs	r2, #0
 810abba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810abbe:	2300      	movs	r3, #0
}
 810abc0:	4618      	mov	r0, r3
 810abc2:	3710      	adds	r7, #16
 810abc4:	46bd      	mov	sp, r7
 810abc6:	bd80      	pop	{r7, pc}

0810abc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 810abc8:	b480      	push	{r7}
 810abca:	b085      	sub	sp, #20
 810abcc:	af00      	add	r7, sp, #0
 810abce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 810abd0:	687b      	ldr	r3, [r7, #4]
 810abd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810abd4:	2b00      	cmp	r3, #0
 810abd6:	d108      	bne.n	810abea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 810abd8:	687b      	ldr	r3, [r7, #4]
 810abda:	2201      	movs	r2, #1
 810abdc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 810abe0:	687b      	ldr	r3, [r7, #4]
 810abe2:	2201      	movs	r2, #1
 810abe4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810abe8:	e031      	b.n	810ac4e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810abea:	2310      	movs	r3, #16
 810abec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 810abee:	2310      	movs	r3, #16
 810abf0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 810abf2:	687b      	ldr	r3, [r7, #4]
 810abf4:	681b      	ldr	r3, [r3, #0]
 810abf6:	689b      	ldr	r3, [r3, #8]
 810abf8:	0e5b      	lsrs	r3, r3, #25
 810abfa:	b2db      	uxtb	r3, r3
 810abfc:	f003 0307 	and.w	r3, r3, #7
 810ac00:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810ac02:	687b      	ldr	r3, [r7, #4]
 810ac04:	681b      	ldr	r3, [r3, #0]
 810ac06:	689b      	ldr	r3, [r3, #8]
 810ac08:	0f5b      	lsrs	r3, r3, #29
 810ac0a:	b2db      	uxtb	r3, r3
 810ac0c:	f003 0307 	and.w	r3, r3, #7
 810ac10:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810ac12:	7bbb      	ldrb	r3, [r7, #14]
 810ac14:	7b3a      	ldrb	r2, [r7, #12]
 810ac16:	4911      	ldr	r1, [pc, #68]	; (810ac5c <UARTEx_SetNbDataToProcess+0x94>)
 810ac18:	5c8a      	ldrb	r2, [r1, r2]
 810ac1a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 810ac1e:	7b3a      	ldrb	r2, [r7, #12]
 810ac20:	490f      	ldr	r1, [pc, #60]	; (810ac60 <UARTEx_SetNbDataToProcess+0x98>)
 810ac22:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810ac24:	fb93 f3f2 	sdiv	r3, r3, r2
 810ac28:	b29a      	uxth	r2, r3
 810ac2a:	687b      	ldr	r3, [r7, #4]
 810ac2c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810ac30:	7bfb      	ldrb	r3, [r7, #15]
 810ac32:	7b7a      	ldrb	r2, [r7, #13]
 810ac34:	4909      	ldr	r1, [pc, #36]	; (810ac5c <UARTEx_SetNbDataToProcess+0x94>)
 810ac36:	5c8a      	ldrb	r2, [r1, r2]
 810ac38:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 810ac3c:	7b7a      	ldrb	r2, [r7, #13]
 810ac3e:	4908      	ldr	r1, [pc, #32]	; (810ac60 <UARTEx_SetNbDataToProcess+0x98>)
 810ac40:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810ac42:	fb93 f3f2 	sdiv	r3, r3, r2
 810ac46:	b29a      	uxth	r2, r3
 810ac48:	687b      	ldr	r3, [r7, #4]
 810ac4a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 810ac4e:	bf00      	nop
 810ac50:	3714      	adds	r7, #20
 810ac52:	46bd      	mov	sp, r7
 810ac54:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ac58:	4770      	bx	lr
 810ac5a:	bf00      	nop
 810ac5c:	0810c338 	.word	0x0810c338
 810ac60:	0810c340 	.word	0x0810c340

0810ac64 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 810ac64:	b480      	push	{r7}
 810ac66:	b083      	sub	sp, #12
 810ac68:	af00      	add	r7, sp, #0
 810ac6a:	6078      	str	r0, [r7, #4]
 810ac6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 810ac6e:	683b      	ldr	r3, [r7, #0]
 810ac70:	681b      	ldr	r3, [r3, #0]
 810ac72:	2b00      	cmp	r3, #0
 810ac74:	d123      	bne.n	810acbe <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 810ac76:	687b      	ldr	r3, [r7, #4]
 810ac78:	681b      	ldr	r3, [r3, #0]
 810ac7a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 810ac7e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 810ac82:	683a      	ldr	r2, [r7, #0]
 810ac84:	6851      	ldr	r1, [r2, #4]
 810ac86:	683a      	ldr	r2, [r7, #0]
 810ac88:	6892      	ldr	r2, [r2, #8]
 810ac8a:	4311      	orrs	r1, r2
 810ac8c:	683a      	ldr	r2, [r7, #0]
 810ac8e:	68d2      	ldr	r2, [r2, #12]
 810ac90:	4311      	orrs	r1, r2
 810ac92:	683a      	ldr	r2, [r7, #0]
 810ac94:	6912      	ldr	r2, [r2, #16]
 810ac96:	4311      	orrs	r1, r2
 810ac98:	683a      	ldr	r2, [r7, #0]
 810ac9a:	6952      	ldr	r2, [r2, #20]
 810ac9c:	4311      	orrs	r1, r2
 810ac9e:	683a      	ldr	r2, [r7, #0]
 810aca0:	6992      	ldr	r2, [r2, #24]
 810aca2:	4311      	orrs	r1, r2
 810aca4:	683a      	ldr	r2, [r7, #0]
 810aca6:	69d2      	ldr	r2, [r2, #28]
 810aca8:	4311      	orrs	r1, r2
 810acaa:	683a      	ldr	r2, [r7, #0]
 810acac:	6a12      	ldr	r2, [r2, #32]
 810acae:	4311      	orrs	r1, r2
 810acb0:	683a      	ldr	r2, [r7, #0]
 810acb2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 810acb4:	430a      	orrs	r2, r1
 810acb6:	431a      	orrs	r2, r3
 810acb8:	687b      	ldr	r3, [r7, #4]
 810acba:	601a      	str	r2, [r3, #0]
 810acbc:	e028      	b.n	810ad10 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 810acbe:	687b      	ldr	r3, [r7, #4]
 810acc0:	681b      	ldr	r3, [r3, #0]
 810acc2:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 810acc6:	683b      	ldr	r3, [r7, #0]
 810acc8:	69d9      	ldr	r1, [r3, #28]
 810acca:	683b      	ldr	r3, [r7, #0]
 810accc:	6a1b      	ldr	r3, [r3, #32]
 810acce:	4319      	orrs	r1, r3
 810acd0:	683b      	ldr	r3, [r7, #0]
 810acd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810acd4:	430b      	orrs	r3, r1
 810acd6:	431a      	orrs	r2, r3
 810acd8:	687b      	ldr	r3, [r7, #4]
 810acda:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 810acdc:	687b      	ldr	r3, [r7, #4]
 810acde:	685b      	ldr	r3, [r3, #4]
 810ace0:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 810ace4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 810ace8:	683a      	ldr	r2, [r7, #0]
 810acea:	6851      	ldr	r1, [r2, #4]
 810acec:	683a      	ldr	r2, [r7, #0]
 810acee:	6892      	ldr	r2, [r2, #8]
 810acf0:	4311      	orrs	r1, r2
 810acf2:	683a      	ldr	r2, [r7, #0]
 810acf4:	68d2      	ldr	r2, [r2, #12]
 810acf6:	4311      	orrs	r1, r2
 810acf8:	683a      	ldr	r2, [r7, #0]
 810acfa:	6912      	ldr	r2, [r2, #16]
 810acfc:	4311      	orrs	r1, r2
 810acfe:	683a      	ldr	r2, [r7, #0]
 810ad00:	6952      	ldr	r2, [r2, #20]
 810ad02:	4311      	orrs	r1, r2
 810ad04:	683a      	ldr	r2, [r7, #0]
 810ad06:	6992      	ldr	r2, [r2, #24]
 810ad08:	430a      	orrs	r2, r1
 810ad0a:	431a      	orrs	r2, r3
 810ad0c:	687b      	ldr	r3, [r7, #4]
 810ad0e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 810ad10:	2300      	movs	r3, #0
}
 810ad12:	4618      	mov	r0, r3
 810ad14:	370c      	adds	r7, #12
 810ad16:	46bd      	mov	sp, r7
 810ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ad1c:	4770      	bx	lr

0810ad1e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 810ad1e:	b480      	push	{r7}
 810ad20:	b085      	sub	sp, #20
 810ad22:	af00      	add	r7, sp, #0
 810ad24:	60f8      	str	r0, [r7, #12]
 810ad26:	60b9      	str	r1, [r7, #8]
 810ad28:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 810ad2a:	687b      	ldr	r3, [r7, #4]
 810ad2c:	2b00      	cmp	r3, #0
 810ad2e:	d128      	bne.n	810ad82 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 810ad30:	68fb      	ldr	r3, [r7, #12]
 810ad32:	689b      	ldr	r3, [r3, #8]
 810ad34:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 810ad38:	68bb      	ldr	r3, [r7, #8]
 810ad3a:	681b      	ldr	r3, [r3, #0]
 810ad3c:	1e59      	subs	r1, r3, #1
 810ad3e:	68bb      	ldr	r3, [r7, #8]
 810ad40:	685b      	ldr	r3, [r3, #4]
 810ad42:	3b01      	subs	r3, #1
 810ad44:	011b      	lsls	r3, r3, #4
 810ad46:	4319      	orrs	r1, r3
 810ad48:	68bb      	ldr	r3, [r7, #8]
 810ad4a:	689b      	ldr	r3, [r3, #8]
 810ad4c:	3b01      	subs	r3, #1
 810ad4e:	021b      	lsls	r3, r3, #8
 810ad50:	4319      	orrs	r1, r3
 810ad52:	68bb      	ldr	r3, [r7, #8]
 810ad54:	68db      	ldr	r3, [r3, #12]
 810ad56:	3b01      	subs	r3, #1
 810ad58:	031b      	lsls	r3, r3, #12
 810ad5a:	4319      	orrs	r1, r3
 810ad5c:	68bb      	ldr	r3, [r7, #8]
 810ad5e:	691b      	ldr	r3, [r3, #16]
 810ad60:	3b01      	subs	r3, #1
 810ad62:	041b      	lsls	r3, r3, #16
 810ad64:	4319      	orrs	r1, r3
 810ad66:	68bb      	ldr	r3, [r7, #8]
 810ad68:	695b      	ldr	r3, [r3, #20]
 810ad6a:	3b01      	subs	r3, #1
 810ad6c:	051b      	lsls	r3, r3, #20
 810ad6e:	4319      	orrs	r1, r3
 810ad70:	68bb      	ldr	r3, [r7, #8]
 810ad72:	699b      	ldr	r3, [r3, #24]
 810ad74:	3b01      	subs	r3, #1
 810ad76:	061b      	lsls	r3, r3, #24
 810ad78:	430b      	orrs	r3, r1
 810ad7a:	431a      	orrs	r2, r3
 810ad7c:	68fb      	ldr	r3, [r7, #12]
 810ad7e:	609a      	str	r2, [r3, #8]
 810ad80:	e02f      	b.n	810ade2 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 810ad82:	68fb      	ldr	r3, [r7, #12]
 810ad84:	689b      	ldr	r3, [r3, #8]
 810ad86:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 810ad8a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 810ad8e:	68ba      	ldr	r2, [r7, #8]
 810ad90:	68d2      	ldr	r2, [r2, #12]
 810ad92:	3a01      	subs	r2, #1
 810ad94:	0311      	lsls	r1, r2, #12
 810ad96:	68ba      	ldr	r2, [r7, #8]
 810ad98:	6952      	ldr	r2, [r2, #20]
 810ad9a:	3a01      	subs	r2, #1
 810ad9c:	0512      	lsls	r2, r2, #20
 810ad9e:	430a      	orrs	r2, r1
 810ada0:	431a      	orrs	r2, r3
 810ada2:	68fb      	ldr	r3, [r7, #12]
 810ada4:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 810ada6:	68fb      	ldr	r3, [r7, #12]
 810ada8:	68db      	ldr	r3, [r3, #12]
 810adaa:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 810adae:	68bb      	ldr	r3, [r7, #8]
 810adb0:	681b      	ldr	r3, [r3, #0]
 810adb2:	1e59      	subs	r1, r3, #1
 810adb4:	68bb      	ldr	r3, [r7, #8]
 810adb6:	685b      	ldr	r3, [r3, #4]
 810adb8:	3b01      	subs	r3, #1
 810adba:	011b      	lsls	r3, r3, #4
 810adbc:	4319      	orrs	r1, r3
 810adbe:	68bb      	ldr	r3, [r7, #8]
 810adc0:	689b      	ldr	r3, [r3, #8]
 810adc2:	3b01      	subs	r3, #1
 810adc4:	021b      	lsls	r3, r3, #8
 810adc6:	4319      	orrs	r1, r3
 810adc8:	68bb      	ldr	r3, [r7, #8]
 810adca:	691b      	ldr	r3, [r3, #16]
 810adcc:	3b01      	subs	r3, #1
 810adce:	041b      	lsls	r3, r3, #16
 810add0:	4319      	orrs	r1, r3
 810add2:	68bb      	ldr	r3, [r7, #8]
 810add4:	699b      	ldr	r3, [r3, #24]
 810add6:	3b01      	subs	r3, #1
 810add8:	061b      	lsls	r3, r3, #24
 810adda:	430b      	orrs	r3, r1
 810addc:	431a      	orrs	r2, r3
 810adde:	68fb      	ldr	r3, [r7, #12]
 810ade0:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 810ade2:	2300      	movs	r3, #0
}
 810ade4:	4618      	mov	r0, r3
 810ade6:	3714      	adds	r7, #20
 810ade8:	46bd      	mov	sp, r7
 810adea:	f85d 7b04 	ldr.w	r7, [sp], #4
 810adee:	4770      	bx	lr

0810adf0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 810adf0:	b084      	sub	sp, #16
 810adf2:	b580      	push	{r7, lr}
 810adf4:	b084      	sub	sp, #16
 810adf6:	af00      	add	r7, sp, #0
 810adf8:	6078      	str	r0, [r7, #4]
 810adfa:	f107 001c 	add.w	r0, r7, #28
 810adfe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 810ae02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ae04:	2b01      	cmp	r3, #1
 810ae06:	d122      	bne.n	810ae4e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 810ae08:	687b      	ldr	r3, [r7, #4]
 810ae0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810ae0c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810ae10:	687b      	ldr	r3, [r7, #4]
 810ae12:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 810ae14:	687b      	ldr	r3, [r7, #4]
 810ae16:	68db      	ldr	r3, [r3, #12]
 810ae18:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 810ae1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 810ae20:	687a      	ldr	r2, [r7, #4]
 810ae22:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 810ae24:	687b      	ldr	r3, [r7, #4]
 810ae26:	68db      	ldr	r3, [r3, #12]
 810ae28:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 810ae2c:	687b      	ldr	r3, [r7, #4]
 810ae2e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 810ae30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810ae32:	2b01      	cmp	r3, #1
 810ae34:	d105      	bne.n	810ae42 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 810ae36:	687b      	ldr	r3, [r7, #4]
 810ae38:	68db      	ldr	r3, [r3, #12]
 810ae3a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 810ae3e:	687b      	ldr	r3, [r7, #4]
 810ae40:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 810ae42:	6878      	ldr	r0, [r7, #4]
 810ae44:	f000 faaa 	bl	810b39c <USB_CoreReset>
 810ae48:	4603      	mov	r3, r0
 810ae4a:	73fb      	strb	r3, [r7, #15]
 810ae4c:	e01a      	b.n	810ae84 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 810ae4e:	687b      	ldr	r3, [r7, #4]
 810ae50:	68db      	ldr	r3, [r3, #12]
 810ae52:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810ae56:	687b      	ldr	r3, [r7, #4]
 810ae58:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 810ae5a:	6878      	ldr	r0, [r7, #4]
 810ae5c:	f000 fa9e 	bl	810b39c <USB_CoreReset>
 810ae60:	4603      	mov	r3, r0
 810ae62:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 810ae64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810ae66:	2b00      	cmp	r3, #0
 810ae68:	d106      	bne.n	810ae78 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 810ae6a:	687b      	ldr	r3, [r7, #4]
 810ae6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810ae6e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 810ae72:	687b      	ldr	r3, [r7, #4]
 810ae74:	639a      	str	r2, [r3, #56]	; 0x38
 810ae76:	e005      	b.n	810ae84 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 810ae78:	687b      	ldr	r3, [r7, #4]
 810ae7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810ae7c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810ae80:	687b      	ldr	r3, [r7, #4]
 810ae82:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 810ae84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810ae86:	2b01      	cmp	r3, #1
 810ae88:	d118      	bne.n	810aebc <USB_CoreInit+0xcc>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 810ae8a:	687b      	ldr	r3, [r7, #4]
 810ae8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810ae8e:	b29a      	uxth	r2, r3
 810ae90:	687b      	ldr	r3, [r7, #4]
 810ae92:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 810ae94:	687b      	ldr	r3, [r7, #4]
 810ae96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810ae98:	f043 737b 	orr.w	r3, r3, #65798144	; 0x3ec0000
 810ae9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810aea0:	687a      	ldr	r2, [r7, #4]
 810aea2:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 810aea4:	687b      	ldr	r3, [r7, #4]
 810aea6:	689b      	ldr	r3, [r3, #8]
 810aea8:	f043 0206 	orr.w	r2, r3, #6
 810aeac:	687b      	ldr	r3, [r7, #4]
 810aeae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 810aeb0:	687b      	ldr	r3, [r7, #4]
 810aeb2:	689b      	ldr	r3, [r3, #8]
 810aeb4:	f043 0220 	orr.w	r2, r3, #32
 810aeb8:	687b      	ldr	r3, [r7, #4]
 810aeba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 810aebc:	7bfb      	ldrb	r3, [r7, #15]
}
 810aebe:	4618      	mov	r0, r3
 810aec0:	3710      	adds	r7, #16
 810aec2:	46bd      	mov	sp, r7
 810aec4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 810aec8:	b004      	add	sp, #16
 810aeca:	4770      	bx	lr

0810aecc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 810aecc:	b480      	push	{r7}
 810aece:	b083      	sub	sp, #12
 810aed0:	af00      	add	r7, sp, #0
 810aed2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 810aed4:	687b      	ldr	r3, [r7, #4]
 810aed6:	689b      	ldr	r3, [r3, #8]
 810aed8:	f023 0201 	bic.w	r2, r3, #1
 810aedc:	687b      	ldr	r3, [r7, #4]
 810aede:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 810aee0:	2300      	movs	r3, #0
}
 810aee2:	4618      	mov	r0, r3
 810aee4:	370c      	adds	r7, #12
 810aee6:	46bd      	mov	sp, r7
 810aee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810aeec:	4770      	bx	lr

0810aeee <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 810aeee:	b580      	push	{r7, lr}
 810aef0:	b084      	sub	sp, #16
 810aef2:	af00      	add	r7, sp, #0
 810aef4:	6078      	str	r0, [r7, #4]
 810aef6:	460b      	mov	r3, r1
 810aef8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 810aefa:	2300      	movs	r3, #0
 810aefc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 810aefe:	687b      	ldr	r3, [r7, #4]
 810af00:	68db      	ldr	r3, [r3, #12]
 810af02:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 810af06:	687b      	ldr	r3, [r7, #4]
 810af08:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 810af0a:	78fb      	ldrb	r3, [r7, #3]
 810af0c:	2b01      	cmp	r3, #1
 810af0e:	d115      	bne.n	810af3c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 810af10:	687b      	ldr	r3, [r7, #4]
 810af12:	68db      	ldr	r3, [r3, #12]
 810af14:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 810af18:	687b      	ldr	r3, [r7, #4]
 810af1a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 810af1c:	2001      	movs	r0, #1
 810af1e:	f7f7 f99f 	bl	8102260 <HAL_Delay>
      ms++;
 810af22:	68fb      	ldr	r3, [r7, #12]
 810af24:	3301      	adds	r3, #1
 810af26:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 810af28:	6878      	ldr	r0, [r7, #4]
 810af2a:	f000 fa29 	bl	810b380 <USB_GetMode>
 810af2e:	4603      	mov	r3, r0
 810af30:	2b01      	cmp	r3, #1
 810af32:	d01e      	beq.n	810af72 <USB_SetCurrentMode+0x84>
 810af34:	68fb      	ldr	r3, [r7, #12]
 810af36:	2b31      	cmp	r3, #49	; 0x31
 810af38:	d9f0      	bls.n	810af1c <USB_SetCurrentMode+0x2e>
 810af3a:	e01a      	b.n	810af72 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 810af3c:	78fb      	ldrb	r3, [r7, #3]
 810af3e:	2b00      	cmp	r3, #0
 810af40:	d115      	bne.n	810af6e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 810af42:	687b      	ldr	r3, [r7, #4]
 810af44:	68db      	ldr	r3, [r3, #12]
 810af46:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 810af4a:	687b      	ldr	r3, [r7, #4]
 810af4c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 810af4e:	2001      	movs	r0, #1
 810af50:	f7f7 f986 	bl	8102260 <HAL_Delay>
      ms++;
 810af54:	68fb      	ldr	r3, [r7, #12]
 810af56:	3301      	adds	r3, #1
 810af58:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 810af5a:	6878      	ldr	r0, [r7, #4]
 810af5c:	f000 fa10 	bl	810b380 <USB_GetMode>
 810af60:	4603      	mov	r3, r0
 810af62:	2b00      	cmp	r3, #0
 810af64:	d005      	beq.n	810af72 <USB_SetCurrentMode+0x84>
 810af66:	68fb      	ldr	r3, [r7, #12]
 810af68:	2b31      	cmp	r3, #49	; 0x31
 810af6a:	d9f0      	bls.n	810af4e <USB_SetCurrentMode+0x60>
 810af6c:	e001      	b.n	810af72 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 810af6e:	2301      	movs	r3, #1
 810af70:	e005      	b.n	810af7e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 810af72:	68fb      	ldr	r3, [r7, #12]
 810af74:	2b32      	cmp	r3, #50	; 0x32
 810af76:	d101      	bne.n	810af7c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 810af78:	2301      	movs	r3, #1
 810af7a:	e000      	b.n	810af7e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 810af7c:	2300      	movs	r3, #0
}
 810af7e:	4618      	mov	r0, r3
 810af80:	3710      	adds	r7, #16
 810af82:	46bd      	mov	sp, r7
 810af84:	bd80      	pop	{r7, pc}
	...

0810af88 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 810af88:	b084      	sub	sp, #16
 810af8a:	b580      	push	{r7, lr}
 810af8c:	b086      	sub	sp, #24
 810af8e:	af00      	add	r7, sp, #0
 810af90:	6078      	str	r0, [r7, #4]
 810af92:	f107 0024 	add.w	r0, r7, #36	; 0x24
 810af96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 810af9a:	2300      	movs	r3, #0
 810af9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 810af9e:	687b      	ldr	r3, [r7, #4]
 810afa0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 810afa2:	2300      	movs	r3, #0
 810afa4:	613b      	str	r3, [r7, #16]
 810afa6:	e009      	b.n	810afbc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 810afa8:	687a      	ldr	r2, [r7, #4]
 810afaa:	693b      	ldr	r3, [r7, #16]
 810afac:	3340      	adds	r3, #64	; 0x40
 810afae:	009b      	lsls	r3, r3, #2
 810afb0:	4413      	add	r3, r2
 810afb2:	2200      	movs	r2, #0
 810afb4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 810afb6:	693b      	ldr	r3, [r7, #16]
 810afb8:	3301      	adds	r3, #1
 810afba:	613b      	str	r3, [r7, #16]
 810afbc:	693b      	ldr	r3, [r7, #16]
 810afbe:	2b0e      	cmp	r3, #14
 810afc0:	d9f2      	bls.n	810afa8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 810afc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810afc4:	2b00      	cmp	r3, #0
 810afc6:	d11c      	bne.n	810b002 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 810afc8:	68fb      	ldr	r3, [r7, #12]
 810afca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810afce:	685b      	ldr	r3, [r3, #4]
 810afd0:	68fa      	ldr	r2, [r7, #12]
 810afd2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 810afd6:	f043 0302 	orr.w	r3, r3, #2
 810afda:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 810afdc:	687b      	ldr	r3, [r7, #4]
 810afde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810afe0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 810afe4:	687b      	ldr	r3, [r7, #4]
 810afe6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 810afe8:	687b      	ldr	r3, [r7, #4]
 810afea:	681b      	ldr	r3, [r3, #0]
 810afec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810aff0:	687b      	ldr	r3, [r7, #4]
 810aff2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 810aff4:	687b      	ldr	r3, [r7, #4]
 810aff6:	681b      	ldr	r3, [r3, #0]
 810aff8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 810affc:	687b      	ldr	r3, [r7, #4]
 810affe:	601a      	str	r2, [r3, #0]
 810b000:	e005      	b.n	810b00e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 810b002:	687b      	ldr	r3, [r7, #4]
 810b004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810b006:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 810b00a:	687b      	ldr	r3, [r7, #4]
 810b00c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 810b00e:	68fb      	ldr	r3, [r7, #12]
 810b010:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 810b014:	461a      	mov	r2, r3
 810b016:	2300      	movs	r3, #0
 810b018:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 810b01a:	68fb      	ldr	r3, [r7, #12]
 810b01c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810b020:	4619      	mov	r1, r3
 810b022:	68fb      	ldr	r3, [r7, #12]
 810b024:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810b028:	461a      	mov	r2, r3
 810b02a:	680b      	ldr	r3, [r1, #0]
 810b02c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 810b02e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810b030:	2b01      	cmp	r3, #1
 810b032:	d10c      	bne.n	810b04e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 810b034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810b036:	2b00      	cmp	r3, #0
 810b038:	d104      	bne.n	810b044 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 810b03a:	2100      	movs	r1, #0
 810b03c:	6878      	ldr	r0, [r7, #4]
 810b03e:	f000 f965 	bl	810b30c <USB_SetDevSpeed>
 810b042:	e008      	b.n	810b056 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 810b044:	2101      	movs	r1, #1
 810b046:	6878      	ldr	r0, [r7, #4]
 810b048:	f000 f960 	bl	810b30c <USB_SetDevSpeed>
 810b04c:	e003      	b.n	810b056 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 810b04e:	2103      	movs	r1, #3
 810b050:	6878      	ldr	r0, [r7, #4]
 810b052:	f000 f95b 	bl	810b30c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 810b056:	2110      	movs	r1, #16
 810b058:	6878      	ldr	r0, [r7, #4]
 810b05a:	f000 f8f3 	bl	810b244 <USB_FlushTxFifo>
 810b05e:	4603      	mov	r3, r0
 810b060:	2b00      	cmp	r3, #0
 810b062:	d001      	beq.n	810b068 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 810b064:	2301      	movs	r3, #1
 810b066:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 810b068:	6878      	ldr	r0, [r7, #4]
 810b06a:	f000 f91f 	bl	810b2ac <USB_FlushRxFifo>
 810b06e:	4603      	mov	r3, r0
 810b070:	2b00      	cmp	r3, #0
 810b072:	d001      	beq.n	810b078 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 810b074:	2301      	movs	r3, #1
 810b076:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 810b078:	68fb      	ldr	r3, [r7, #12]
 810b07a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810b07e:	461a      	mov	r2, r3
 810b080:	2300      	movs	r3, #0
 810b082:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 810b084:	68fb      	ldr	r3, [r7, #12]
 810b086:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810b08a:	461a      	mov	r2, r3
 810b08c:	2300      	movs	r3, #0
 810b08e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 810b090:	68fb      	ldr	r3, [r7, #12]
 810b092:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810b096:	461a      	mov	r2, r3
 810b098:	2300      	movs	r3, #0
 810b09a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 810b09c:	2300      	movs	r3, #0
 810b09e:	613b      	str	r3, [r7, #16]
 810b0a0:	e043      	b.n	810b12a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 810b0a2:	693b      	ldr	r3, [r7, #16]
 810b0a4:	015a      	lsls	r2, r3, #5
 810b0a6:	68fb      	ldr	r3, [r7, #12]
 810b0a8:	4413      	add	r3, r2
 810b0aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810b0ae:	681b      	ldr	r3, [r3, #0]
 810b0b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 810b0b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 810b0b8:	d118      	bne.n	810b0ec <USB_DevInit+0x164>
    {
      if (i == 0U)
 810b0ba:	693b      	ldr	r3, [r7, #16]
 810b0bc:	2b00      	cmp	r3, #0
 810b0be:	d10a      	bne.n	810b0d6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 810b0c0:	693b      	ldr	r3, [r7, #16]
 810b0c2:	015a      	lsls	r2, r3, #5
 810b0c4:	68fb      	ldr	r3, [r7, #12]
 810b0c6:	4413      	add	r3, r2
 810b0c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810b0cc:	461a      	mov	r2, r3
 810b0ce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 810b0d2:	6013      	str	r3, [r2, #0]
 810b0d4:	e013      	b.n	810b0fe <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 810b0d6:	693b      	ldr	r3, [r7, #16]
 810b0d8:	015a      	lsls	r2, r3, #5
 810b0da:	68fb      	ldr	r3, [r7, #12]
 810b0dc:	4413      	add	r3, r2
 810b0de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810b0e2:	461a      	mov	r2, r3
 810b0e4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 810b0e8:	6013      	str	r3, [r2, #0]
 810b0ea:	e008      	b.n	810b0fe <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 810b0ec:	693b      	ldr	r3, [r7, #16]
 810b0ee:	015a      	lsls	r2, r3, #5
 810b0f0:	68fb      	ldr	r3, [r7, #12]
 810b0f2:	4413      	add	r3, r2
 810b0f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810b0f8:	461a      	mov	r2, r3
 810b0fa:	2300      	movs	r3, #0
 810b0fc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 810b0fe:	693b      	ldr	r3, [r7, #16]
 810b100:	015a      	lsls	r2, r3, #5
 810b102:	68fb      	ldr	r3, [r7, #12]
 810b104:	4413      	add	r3, r2
 810b106:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810b10a:	461a      	mov	r2, r3
 810b10c:	2300      	movs	r3, #0
 810b10e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 810b110:	693b      	ldr	r3, [r7, #16]
 810b112:	015a      	lsls	r2, r3, #5
 810b114:	68fb      	ldr	r3, [r7, #12]
 810b116:	4413      	add	r3, r2
 810b118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810b11c:	461a      	mov	r2, r3
 810b11e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 810b122:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 810b124:	693b      	ldr	r3, [r7, #16]
 810b126:	3301      	adds	r3, #1
 810b128:	613b      	str	r3, [r7, #16]
 810b12a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810b12c:	693a      	ldr	r2, [r7, #16]
 810b12e:	429a      	cmp	r2, r3
 810b130:	d3b7      	bcc.n	810b0a2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 810b132:	2300      	movs	r3, #0
 810b134:	613b      	str	r3, [r7, #16]
 810b136:	e043      	b.n	810b1c0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 810b138:	693b      	ldr	r3, [r7, #16]
 810b13a:	015a      	lsls	r2, r3, #5
 810b13c:	68fb      	ldr	r3, [r7, #12]
 810b13e:	4413      	add	r3, r2
 810b140:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810b144:	681b      	ldr	r3, [r3, #0]
 810b146:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 810b14a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 810b14e:	d118      	bne.n	810b182 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 810b150:	693b      	ldr	r3, [r7, #16]
 810b152:	2b00      	cmp	r3, #0
 810b154:	d10a      	bne.n	810b16c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 810b156:	693b      	ldr	r3, [r7, #16]
 810b158:	015a      	lsls	r2, r3, #5
 810b15a:	68fb      	ldr	r3, [r7, #12]
 810b15c:	4413      	add	r3, r2
 810b15e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810b162:	461a      	mov	r2, r3
 810b164:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 810b168:	6013      	str	r3, [r2, #0]
 810b16a:	e013      	b.n	810b194 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 810b16c:	693b      	ldr	r3, [r7, #16]
 810b16e:	015a      	lsls	r2, r3, #5
 810b170:	68fb      	ldr	r3, [r7, #12]
 810b172:	4413      	add	r3, r2
 810b174:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810b178:	461a      	mov	r2, r3
 810b17a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 810b17e:	6013      	str	r3, [r2, #0]
 810b180:	e008      	b.n	810b194 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 810b182:	693b      	ldr	r3, [r7, #16]
 810b184:	015a      	lsls	r2, r3, #5
 810b186:	68fb      	ldr	r3, [r7, #12]
 810b188:	4413      	add	r3, r2
 810b18a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810b18e:	461a      	mov	r2, r3
 810b190:	2300      	movs	r3, #0
 810b192:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 810b194:	693b      	ldr	r3, [r7, #16]
 810b196:	015a      	lsls	r2, r3, #5
 810b198:	68fb      	ldr	r3, [r7, #12]
 810b19a:	4413      	add	r3, r2
 810b19c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810b1a0:	461a      	mov	r2, r3
 810b1a2:	2300      	movs	r3, #0
 810b1a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 810b1a6:	693b      	ldr	r3, [r7, #16]
 810b1a8:	015a      	lsls	r2, r3, #5
 810b1aa:	68fb      	ldr	r3, [r7, #12]
 810b1ac:	4413      	add	r3, r2
 810b1ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810b1b2:	461a      	mov	r2, r3
 810b1b4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 810b1b8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 810b1ba:	693b      	ldr	r3, [r7, #16]
 810b1bc:	3301      	adds	r3, #1
 810b1be:	613b      	str	r3, [r7, #16]
 810b1c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810b1c2:	693a      	ldr	r2, [r7, #16]
 810b1c4:	429a      	cmp	r2, r3
 810b1c6:	d3b7      	bcc.n	810b138 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 810b1c8:	68fb      	ldr	r3, [r7, #12]
 810b1ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810b1ce:	691b      	ldr	r3, [r3, #16]
 810b1d0:	68fa      	ldr	r2, [r7, #12]
 810b1d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 810b1d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810b1da:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 810b1dc:	687b      	ldr	r3, [r7, #4]
 810b1de:	2200      	movs	r2, #0
 810b1e0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 810b1e2:	687b      	ldr	r3, [r7, #4]
 810b1e4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 810b1e8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 810b1ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810b1ec:	2b00      	cmp	r3, #0
 810b1ee:	d105      	bne.n	810b1fc <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 810b1f0:	687b      	ldr	r3, [r7, #4]
 810b1f2:	699b      	ldr	r3, [r3, #24]
 810b1f4:	f043 0210 	orr.w	r2, r3, #16
 810b1f8:	687b      	ldr	r3, [r7, #4]
 810b1fa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 810b1fc:	687b      	ldr	r3, [r7, #4]
 810b1fe:	699a      	ldr	r2, [r3, #24]
 810b200:	4b0f      	ldr	r3, [pc, #60]	; (810b240 <USB_DevInit+0x2b8>)
 810b202:	4313      	orrs	r3, r2
 810b204:	687a      	ldr	r2, [r7, #4]
 810b206:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 810b208:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810b20a:	2b00      	cmp	r3, #0
 810b20c:	d005      	beq.n	810b21a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 810b20e:	687b      	ldr	r3, [r7, #4]
 810b210:	699b      	ldr	r3, [r3, #24]
 810b212:	f043 0208 	orr.w	r2, r3, #8
 810b216:	687b      	ldr	r3, [r7, #4]
 810b218:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 810b21a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810b21c:	2b01      	cmp	r3, #1
 810b21e:	d107      	bne.n	810b230 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 810b220:	687b      	ldr	r3, [r7, #4]
 810b222:	699b      	ldr	r3, [r3, #24]
 810b224:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 810b228:	f043 0304 	orr.w	r3, r3, #4
 810b22c:	687a      	ldr	r2, [r7, #4]
 810b22e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 810b230:	7dfb      	ldrb	r3, [r7, #23]
}
 810b232:	4618      	mov	r0, r3
 810b234:	3718      	adds	r7, #24
 810b236:	46bd      	mov	sp, r7
 810b238:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 810b23c:	b004      	add	sp, #16
 810b23e:	4770      	bx	lr
 810b240:	803c3800 	.word	0x803c3800

0810b244 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 810b244:	b480      	push	{r7}
 810b246:	b085      	sub	sp, #20
 810b248:	af00      	add	r7, sp, #0
 810b24a:	6078      	str	r0, [r7, #4]
 810b24c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 810b24e:	2300      	movs	r3, #0
 810b250:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 810b252:	68fb      	ldr	r3, [r7, #12]
 810b254:	3301      	adds	r3, #1
 810b256:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810b258:	68fb      	ldr	r3, [r7, #12]
 810b25a:	4a13      	ldr	r2, [pc, #76]	; (810b2a8 <USB_FlushTxFifo+0x64>)
 810b25c:	4293      	cmp	r3, r2
 810b25e:	d901      	bls.n	810b264 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 810b260:	2303      	movs	r3, #3
 810b262:	e01b      	b.n	810b29c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810b264:	687b      	ldr	r3, [r7, #4]
 810b266:	691b      	ldr	r3, [r3, #16]
 810b268:	2b00      	cmp	r3, #0
 810b26a:	daf2      	bge.n	810b252 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 810b26c:	2300      	movs	r3, #0
 810b26e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 810b270:	683b      	ldr	r3, [r7, #0]
 810b272:	019b      	lsls	r3, r3, #6
 810b274:	f043 0220 	orr.w	r2, r3, #32
 810b278:	687b      	ldr	r3, [r7, #4]
 810b27a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 810b27c:	68fb      	ldr	r3, [r7, #12]
 810b27e:	3301      	adds	r3, #1
 810b280:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810b282:	68fb      	ldr	r3, [r7, #12]
 810b284:	4a08      	ldr	r2, [pc, #32]	; (810b2a8 <USB_FlushTxFifo+0x64>)
 810b286:	4293      	cmp	r3, r2
 810b288:	d901      	bls.n	810b28e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 810b28a:	2303      	movs	r3, #3
 810b28c:	e006      	b.n	810b29c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 810b28e:	687b      	ldr	r3, [r7, #4]
 810b290:	691b      	ldr	r3, [r3, #16]
 810b292:	f003 0320 	and.w	r3, r3, #32
 810b296:	2b20      	cmp	r3, #32
 810b298:	d0f0      	beq.n	810b27c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 810b29a:	2300      	movs	r3, #0
}
 810b29c:	4618      	mov	r0, r3
 810b29e:	3714      	adds	r7, #20
 810b2a0:	46bd      	mov	sp, r7
 810b2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b2a6:	4770      	bx	lr
 810b2a8:	00030d40 	.word	0x00030d40

0810b2ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 810b2ac:	b480      	push	{r7}
 810b2ae:	b085      	sub	sp, #20
 810b2b0:	af00      	add	r7, sp, #0
 810b2b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 810b2b4:	2300      	movs	r3, #0
 810b2b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 810b2b8:	68fb      	ldr	r3, [r7, #12]
 810b2ba:	3301      	adds	r3, #1
 810b2bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810b2be:	68fb      	ldr	r3, [r7, #12]
 810b2c0:	4a11      	ldr	r2, [pc, #68]	; (810b308 <USB_FlushRxFifo+0x5c>)
 810b2c2:	4293      	cmp	r3, r2
 810b2c4:	d901      	bls.n	810b2ca <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 810b2c6:	2303      	movs	r3, #3
 810b2c8:	e018      	b.n	810b2fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810b2ca:	687b      	ldr	r3, [r7, #4]
 810b2cc:	691b      	ldr	r3, [r3, #16]
 810b2ce:	2b00      	cmp	r3, #0
 810b2d0:	daf2      	bge.n	810b2b8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 810b2d2:	2300      	movs	r3, #0
 810b2d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 810b2d6:	687b      	ldr	r3, [r7, #4]
 810b2d8:	2210      	movs	r2, #16
 810b2da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 810b2dc:	68fb      	ldr	r3, [r7, #12]
 810b2de:	3301      	adds	r3, #1
 810b2e0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810b2e2:	68fb      	ldr	r3, [r7, #12]
 810b2e4:	4a08      	ldr	r2, [pc, #32]	; (810b308 <USB_FlushRxFifo+0x5c>)
 810b2e6:	4293      	cmp	r3, r2
 810b2e8:	d901      	bls.n	810b2ee <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 810b2ea:	2303      	movs	r3, #3
 810b2ec:	e006      	b.n	810b2fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 810b2ee:	687b      	ldr	r3, [r7, #4]
 810b2f0:	691b      	ldr	r3, [r3, #16]
 810b2f2:	f003 0310 	and.w	r3, r3, #16
 810b2f6:	2b10      	cmp	r3, #16
 810b2f8:	d0f0      	beq.n	810b2dc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 810b2fa:	2300      	movs	r3, #0
}
 810b2fc:	4618      	mov	r0, r3
 810b2fe:	3714      	adds	r7, #20
 810b300:	46bd      	mov	sp, r7
 810b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b306:	4770      	bx	lr
 810b308:	00030d40 	.word	0x00030d40

0810b30c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 810b30c:	b480      	push	{r7}
 810b30e:	b085      	sub	sp, #20
 810b310:	af00      	add	r7, sp, #0
 810b312:	6078      	str	r0, [r7, #4]
 810b314:	460b      	mov	r3, r1
 810b316:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 810b318:	687b      	ldr	r3, [r7, #4]
 810b31a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 810b31c:	68fb      	ldr	r3, [r7, #12]
 810b31e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810b322:	681a      	ldr	r2, [r3, #0]
 810b324:	78fb      	ldrb	r3, [r7, #3]
 810b326:	68f9      	ldr	r1, [r7, #12]
 810b328:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 810b32c:	4313      	orrs	r3, r2
 810b32e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 810b330:	2300      	movs	r3, #0
}
 810b332:	4618      	mov	r0, r3
 810b334:	3714      	adds	r7, #20
 810b336:	46bd      	mov	sp, r7
 810b338:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b33c:	4770      	bx	lr

0810b33e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 810b33e:	b480      	push	{r7}
 810b340:	b085      	sub	sp, #20
 810b342:	af00      	add	r7, sp, #0
 810b344:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 810b346:	687b      	ldr	r3, [r7, #4]
 810b348:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 810b34a:	68fb      	ldr	r3, [r7, #12]
 810b34c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 810b350:	681b      	ldr	r3, [r3, #0]
 810b352:	68fa      	ldr	r2, [r7, #12]
 810b354:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 810b358:	f023 0303 	bic.w	r3, r3, #3
 810b35c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 810b35e:	68fb      	ldr	r3, [r7, #12]
 810b360:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810b364:	685b      	ldr	r3, [r3, #4]
 810b366:	68fa      	ldr	r2, [r7, #12]
 810b368:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 810b36c:	f043 0302 	orr.w	r3, r3, #2
 810b370:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 810b372:	2300      	movs	r3, #0
}
 810b374:	4618      	mov	r0, r3
 810b376:	3714      	adds	r7, #20
 810b378:	46bd      	mov	sp, r7
 810b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b37e:	4770      	bx	lr

0810b380 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 810b380:	b480      	push	{r7}
 810b382:	b083      	sub	sp, #12
 810b384:	af00      	add	r7, sp, #0
 810b386:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 810b388:	687b      	ldr	r3, [r7, #4]
 810b38a:	695b      	ldr	r3, [r3, #20]
 810b38c:	f003 0301 	and.w	r3, r3, #1
}
 810b390:	4618      	mov	r0, r3
 810b392:	370c      	adds	r7, #12
 810b394:	46bd      	mov	sp, r7
 810b396:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b39a:	4770      	bx	lr

0810b39c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 810b39c:	b480      	push	{r7}
 810b39e:	b085      	sub	sp, #20
 810b3a0:	af00      	add	r7, sp, #0
 810b3a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 810b3a4:	2300      	movs	r3, #0
 810b3a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 810b3a8:	68fb      	ldr	r3, [r7, #12]
 810b3aa:	3301      	adds	r3, #1
 810b3ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810b3ae:	68fb      	ldr	r3, [r7, #12]
 810b3b0:	4a13      	ldr	r2, [pc, #76]	; (810b400 <USB_CoreReset+0x64>)
 810b3b2:	4293      	cmp	r3, r2
 810b3b4:	d901      	bls.n	810b3ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 810b3b6:	2303      	movs	r3, #3
 810b3b8:	e01b      	b.n	810b3f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810b3ba:	687b      	ldr	r3, [r7, #4]
 810b3bc:	691b      	ldr	r3, [r3, #16]
 810b3be:	2b00      	cmp	r3, #0
 810b3c0:	daf2      	bge.n	810b3a8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 810b3c2:	2300      	movs	r3, #0
 810b3c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 810b3c6:	687b      	ldr	r3, [r7, #4]
 810b3c8:	691b      	ldr	r3, [r3, #16]
 810b3ca:	f043 0201 	orr.w	r2, r3, #1
 810b3ce:	687b      	ldr	r3, [r7, #4]
 810b3d0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 810b3d2:	68fb      	ldr	r3, [r7, #12]
 810b3d4:	3301      	adds	r3, #1
 810b3d6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810b3d8:	68fb      	ldr	r3, [r7, #12]
 810b3da:	4a09      	ldr	r2, [pc, #36]	; (810b400 <USB_CoreReset+0x64>)
 810b3dc:	4293      	cmp	r3, r2
 810b3de:	d901      	bls.n	810b3e4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 810b3e0:	2303      	movs	r3, #3
 810b3e2:	e006      	b.n	810b3f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 810b3e4:	687b      	ldr	r3, [r7, #4]
 810b3e6:	691b      	ldr	r3, [r3, #16]
 810b3e8:	f003 0301 	and.w	r3, r3, #1
 810b3ec:	2b01      	cmp	r3, #1
 810b3ee:	d0f0      	beq.n	810b3d2 <USB_CoreReset+0x36>

  return HAL_OK;
 810b3f0:	2300      	movs	r3, #0
}
 810b3f2:	4618      	mov	r0, r3
 810b3f4:	3714      	adds	r7, #20
 810b3f6:	46bd      	mov	sp, r7
 810b3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b3fc:	4770      	bx	lr
 810b3fe:	bf00      	nop
 810b400:	00030d40 	.word	0x00030d40

0810b404 <std>:
 810b404:	2300      	movs	r3, #0
 810b406:	b510      	push	{r4, lr}
 810b408:	4604      	mov	r4, r0
 810b40a:	e9c0 3300 	strd	r3, r3, [r0]
 810b40e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810b412:	6083      	str	r3, [r0, #8]
 810b414:	8181      	strh	r1, [r0, #12]
 810b416:	6643      	str	r3, [r0, #100]	; 0x64
 810b418:	81c2      	strh	r2, [r0, #14]
 810b41a:	6183      	str	r3, [r0, #24]
 810b41c:	4619      	mov	r1, r3
 810b41e:	2208      	movs	r2, #8
 810b420:	305c      	adds	r0, #92	; 0x5c
 810b422:	f000 f906 	bl	810b632 <memset>
 810b426:	4b0d      	ldr	r3, [pc, #52]	; (810b45c <std+0x58>)
 810b428:	6263      	str	r3, [r4, #36]	; 0x24
 810b42a:	4b0d      	ldr	r3, [pc, #52]	; (810b460 <std+0x5c>)
 810b42c:	62a3      	str	r3, [r4, #40]	; 0x28
 810b42e:	4b0d      	ldr	r3, [pc, #52]	; (810b464 <std+0x60>)
 810b430:	62e3      	str	r3, [r4, #44]	; 0x2c
 810b432:	4b0d      	ldr	r3, [pc, #52]	; (810b468 <std+0x64>)
 810b434:	6323      	str	r3, [r4, #48]	; 0x30
 810b436:	4b0d      	ldr	r3, [pc, #52]	; (810b46c <std+0x68>)
 810b438:	6224      	str	r4, [r4, #32]
 810b43a:	429c      	cmp	r4, r3
 810b43c:	d006      	beq.n	810b44c <std+0x48>
 810b43e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 810b442:	4294      	cmp	r4, r2
 810b444:	d002      	beq.n	810b44c <std+0x48>
 810b446:	33d0      	adds	r3, #208	; 0xd0
 810b448:	429c      	cmp	r4, r3
 810b44a:	d105      	bne.n	810b458 <std+0x54>
 810b44c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 810b450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b454:	f000 b966 	b.w	810b724 <__retarget_lock_init_recursive>
 810b458:	bd10      	pop	{r4, pc}
 810b45a:	bf00      	nop
 810b45c:	0810b5ad 	.word	0x0810b5ad
 810b460:	0810b5cf 	.word	0x0810b5cf
 810b464:	0810b607 	.word	0x0810b607
 810b468:	0810b62b 	.word	0x0810b62b
 810b46c:	10000d00 	.word	0x10000d00

0810b470 <stdio_exit_handler>:
 810b470:	4a02      	ldr	r2, [pc, #8]	; (810b47c <stdio_exit_handler+0xc>)
 810b472:	4903      	ldr	r1, [pc, #12]	; (810b480 <stdio_exit_handler+0x10>)
 810b474:	4803      	ldr	r0, [pc, #12]	; (810b484 <stdio_exit_handler+0x14>)
 810b476:	f000 b869 	b.w	810b54c <_fwalk_sglue>
 810b47a:	bf00      	nop
 810b47c:	10000010 	.word	0x10000010
 810b480:	0810bfed 	.word	0x0810bfed
 810b484:	1000001c 	.word	0x1000001c

0810b488 <cleanup_stdio>:
 810b488:	6841      	ldr	r1, [r0, #4]
 810b48a:	4b0c      	ldr	r3, [pc, #48]	; (810b4bc <cleanup_stdio+0x34>)
 810b48c:	4299      	cmp	r1, r3
 810b48e:	b510      	push	{r4, lr}
 810b490:	4604      	mov	r4, r0
 810b492:	d001      	beq.n	810b498 <cleanup_stdio+0x10>
 810b494:	f000 fdaa 	bl	810bfec <_fflush_r>
 810b498:	68a1      	ldr	r1, [r4, #8]
 810b49a:	4b09      	ldr	r3, [pc, #36]	; (810b4c0 <cleanup_stdio+0x38>)
 810b49c:	4299      	cmp	r1, r3
 810b49e:	d002      	beq.n	810b4a6 <cleanup_stdio+0x1e>
 810b4a0:	4620      	mov	r0, r4
 810b4a2:	f000 fda3 	bl	810bfec <_fflush_r>
 810b4a6:	68e1      	ldr	r1, [r4, #12]
 810b4a8:	4b06      	ldr	r3, [pc, #24]	; (810b4c4 <cleanup_stdio+0x3c>)
 810b4aa:	4299      	cmp	r1, r3
 810b4ac:	d004      	beq.n	810b4b8 <cleanup_stdio+0x30>
 810b4ae:	4620      	mov	r0, r4
 810b4b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b4b4:	f000 bd9a 	b.w	810bfec <_fflush_r>
 810b4b8:	bd10      	pop	{r4, pc}
 810b4ba:	bf00      	nop
 810b4bc:	10000d00 	.word	0x10000d00
 810b4c0:	10000d68 	.word	0x10000d68
 810b4c4:	10000dd0 	.word	0x10000dd0

0810b4c8 <global_stdio_init.part.0>:
 810b4c8:	b510      	push	{r4, lr}
 810b4ca:	4b0b      	ldr	r3, [pc, #44]	; (810b4f8 <global_stdio_init.part.0+0x30>)
 810b4cc:	4c0b      	ldr	r4, [pc, #44]	; (810b4fc <global_stdio_init.part.0+0x34>)
 810b4ce:	4a0c      	ldr	r2, [pc, #48]	; (810b500 <global_stdio_init.part.0+0x38>)
 810b4d0:	601a      	str	r2, [r3, #0]
 810b4d2:	4620      	mov	r0, r4
 810b4d4:	2200      	movs	r2, #0
 810b4d6:	2104      	movs	r1, #4
 810b4d8:	f7ff ff94 	bl	810b404 <std>
 810b4dc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 810b4e0:	2201      	movs	r2, #1
 810b4e2:	2109      	movs	r1, #9
 810b4e4:	f7ff ff8e 	bl	810b404 <std>
 810b4e8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 810b4ec:	2202      	movs	r2, #2
 810b4ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b4f2:	2112      	movs	r1, #18
 810b4f4:	f7ff bf86 	b.w	810b404 <std>
 810b4f8:	10000e38 	.word	0x10000e38
 810b4fc:	10000d00 	.word	0x10000d00
 810b500:	0810b471 	.word	0x0810b471

0810b504 <__sfp_lock_acquire>:
 810b504:	4801      	ldr	r0, [pc, #4]	; (810b50c <__sfp_lock_acquire+0x8>)
 810b506:	f000 b90e 	b.w	810b726 <__retarget_lock_acquire_recursive>
 810b50a:	bf00      	nop
 810b50c:	10000e41 	.word	0x10000e41

0810b510 <__sfp_lock_release>:
 810b510:	4801      	ldr	r0, [pc, #4]	; (810b518 <__sfp_lock_release+0x8>)
 810b512:	f000 b909 	b.w	810b728 <__retarget_lock_release_recursive>
 810b516:	bf00      	nop
 810b518:	10000e41 	.word	0x10000e41

0810b51c <__sinit>:
 810b51c:	b510      	push	{r4, lr}
 810b51e:	4604      	mov	r4, r0
 810b520:	f7ff fff0 	bl	810b504 <__sfp_lock_acquire>
 810b524:	6a23      	ldr	r3, [r4, #32]
 810b526:	b11b      	cbz	r3, 810b530 <__sinit+0x14>
 810b528:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b52c:	f7ff bff0 	b.w	810b510 <__sfp_lock_release>
 810b530:	4b04      	ldr	r3, [pc, #16]	; (810b544 <__sinit+0x28>)
 810b532:	6223      	str	r3, [r4, #32]
 810b534:	4b04      	ldr	r3, [pc, #16]	; (810b548 <__sinit+0x2c>)
 810b536:	681b      	ldr	r3, [r3, #0]
 810b538:	2b00      	cmp	r3, #0
 810b53a:	d1f5      	bne.n	810b528 <__sinit+0xc>
 810b53c:	f7ff ffc4 	bl	810b4c8 <global_stdio_init.part.0>
 810b540:	e7f2      	b.n	810b528 <__sinit+0xc>
 810b542:	bf00      	nop
 810b544:	0810b489 	.word	0x0810b489
 810b548:	10000e38 	.word	0x10000e38

0810b54c <_fwalk_sglue>:
 810b54c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b550:	4607      	mov	r7, r0
 810b552:	4688      	mov	r8, r1
 810b554:	4614      	mov	r4, r2
 810b556:	2600      	movs	r6, #0
 810b558:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810b55c:	f1b9 0901 	subs.w	r9, r9, #1
 810b560:	d505      	bpl.n	810b56e <_fwalk_sglue+0x22>
 810b562:	6824      	ldr	r4, [r4, #0]
 810b564:	2c00      	cmp	r4, #0
 810b566:	d1f7      	bne.n	810b558 <_fwalk_sglue+0xc>
 810b568:	4630      	mov	r0, r6
 810b56a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b56e:	89ab      	ldrh	r3, [r5, #12]
 810b570:	2b01      	cmp	r3, #1
 810b572:	d907      	bls.n	810b584 <_fwalk_sglue+0x38>
 810b574:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810b578:	3301      	adds	r3, #1
 810b57a:	d003      	beq.n	810b584 <_fwalk_sglue+0x38>
 810b57c:	4629      	mov	r1, r5
 810b57e:	4638      	mov	r0, r7
 810b580:	47c0      	blx	r8
 810b582:	4306      	orrs	r6, r0
 810b584:	3568      	adds	r5, #104	; 0x68
 810b586:	e7e9      	b.n	810b55c <_fwalk_sglue+0x10>

0810b588 <iprintf>:
 810b588:	b40f      	push	{r0, r1, r2, r3}
 810b58a:	b507      	push	{r0, r1, r2, lr}
 810b58c:	4906      	ldr	r1, [pc, #24]	; (810b5a8 <iprintf+0x20>)
 810b58e:	ab04      	add	r3, sp, #16
 810b590:	6808      	ldr	r0, [r1, #0]
 810b592:	f853 2b04 	ldr.w	r2, [r3], #4
 810b596:	6881      	ldr	r1, [r0, #8]
 810b598:	9301      	str	r3, [sp, #4]
 810b59a:	f000 f9f7 	bl	810b98c <_vfiprintf_r>
 810b59e:	b003      	add	sp, #12
 810b5a0:	f85d eb04 	ldr.w	lr, [sp], #4
 810b5a4:	b004      	add	sp, #16
 810b5a6:	4770      	bx	lr
 810b5a8:	10000068 	.word	0x10000068

0810b5ac <__sread>:
 810b5ac:	b510      	push	{r4, lr}
 810b5ae:	460c      	mov	r4, r1
 810b5b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b5b4:	f000 f868 	bl	810b688 <_read_r>
 810b5b8:	2800      	cmp	r0, #0
 810b5ba:	bfab      	itete	ge
 810b5bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810b5be:	89a3      	ldrhlt	r3, [r4, #12]
 810b5c0:	181b      	addge	r3, r3, r0
 810b5c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810b5c6:	bfac      	ite	ge
 810b5c8:	6563      	strge	r3, [r4, #84]	; 0x54
 810b5ca:	81a3      	strhlt	r3, [r4, #12]
 810b5cc:	bd10      	pop	{r4, pc}

0810b5ce <__swrite>:
 810b5ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b5d2:	461f      	mov	r7, r3
 810b5d4:	898b      	ldrh	r3, [r1, #12]
 810b5d6:	05db      	lsls	r3, r3, #23
 810b5d8:	4605      	mov	r5, r0
 810b5da:	460c      	mov	r4, r1
 810b5dc:	4616      	mov	r6, r2
 810b5de:	d505      	bpl.n	810b5ec <__swrite+0x1e>
 810b5e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b5e4:	2302      	movs	r3, #2
 810b5e6:	2200      	movs	r2, #0
 810b5e8:	f000 f83c 	bl	810b664 <_lseek_r>
 810b5ec:	89a3      	ldrh	r3, [r4, #12]
 810b5ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810b5f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810b5f6:	81a3      	strh	r3, [r4, #12]
 810b5f8:	4632      	mov	r2, r6
 810b5fa:	463b      	mov	r3, r7
 810b5fc:	4628      	mov	r0, r5
 810b5fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810b602:	f000 b853 	b.w	810b6ac <_write_r>

0810b606 <__sseek>:
 810b606:	b510      	push	{r4, lr}
 810b608:	460c      	mov	r4, r1
 810b60a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b60e:	f000 f829 	bl	810b664 <_lseek_r>
 810b612:	1c43      	adds	r3, r0, #1
 810b614:	89a3      	ldrh	r3, [r4, #12]
 810b616:	bf15      	itete	ne
 810b618:	6560      	strne	r0, [r4, #84]	; 0x54
 810b61a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810b61e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810b622:	81a3      	strheq	r3, [r4, #12]
 810b624:	bf18      	it	ne
 810b626:	81a3      	strhne	r3, [r4, #12]
 810b628:	bd10      	pop	{r4, pc}

0810b62a <__sclose>:
 810b62a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b62e:	f000 b809 	b.w	810b644 <_close_r>

0810b632 <memset>:
 810b632:	4402      	add	r2, r0
 810b634:	4603      	mov	r3, r0
 810b636:	4293      	cmp	r3, r2
 810b638:	d100      	bne.n	810b63c <memset+0xa>
 810b63a:	4770      	bx	lr
 810b63c:	f803 1b01 	strb.w	r1, [r3], #1
 810b640:	e7f9      	b.n	810b636 <memset+0x4>
	...

0810b644 <_close_r>:
 810b644:	b538      	push	{r3, r4, r5, lr}
 810b646:	4d06      	ldr	r5, [pc, #24]	; (810b660 <_close_r+0x1c>)
 810b648:	2300      	movs	r3, #0
 810b64a:	4604      	mov	r4, r0
 810b64c:	4608      	mov	r0, r1
 810b64e:	602b      	str	r3, [r5, #0]
 810b650:	f7f6 fb59 	bl	8101d06 <_close>
 810b654:	1c43      	adds	r3, r0, #1
 810b656:	d102      	bne.n	810b65e <_close_r+0x1a>
 810b658:	682b      	ldr	r3, [r5, #0]
 810b65a:	b103      	cbz	r3, 810b65e <_close_r+0x1a>
 810b65c:	6023      	str	r3, [r4, #0]
 810b65e:	bd38      	pop	{r3, r4, r5, pc}
 810b660:	10000e3c 	.word	0x10000e3c

0810b664 <_lseek_r>:
 810b664:	b538      	push	{r3, r4, r5, lr}
 810b666:	4d07      	ldr	r5, [pc, #28]	; (810b684 <_lseek_r+0x20>)
 810b668:	4604      	mov	r4, r0
 810b66a:	4608      	mov	r0, r1
 810b66c:	4611      	mov	r1, r2
 810b66e:	2200      	movs	r2, #0
 810b670:	602a      	str	r2, [r5, #0]
 810b672:	461a      	mov	r2, r3
 810b674:	f7f6 fb6e 	bl	8101d54 <_lseek>
 810b678:	1c43      	adds	r3, r0, #1
 810b67a:	d102      	bne.n	810b682 <_lseek_r+0x1e>
 810b67c:	682b      	ldr	r3, [r5, #0]
 810b67e:	b103      	cbz	r3, 810b682 <_lseek_r+0x1e>
 810b680:	6023      	str	r3, [r4, #0]
 810b682:	bd38      	pop	{r3, r4, r5, pc}
 810b684:	10000e3c 	.word	0x10000e3c

0810b688 <_read_r>:
 810b688:	b538      	push	{r3, r4, r5, lr}
 810b68a:	4d07      	ldr	r5, [pc, #28]	; (810b6a8 <_read_r+0x20>)
 810b68c:	4604      	mov	r4, r0
 810b68e:	4608      	mov	r0, r1
 810b690:	4611      	mov	r1, r2
 810b692:	2200      	movs	r2, #0
 810b694:	602a      	str	r2, [r5, #0]
 810b696:	461a      	mov	r2, r3
 810b698:	f7f6 fb18 	bl	8101ccc <_read>
 810b69c:	1c43      	adds	r3, r0, #1
 810b69e:	d102      	bne.n	810b6a6 <_read_r+0x1e>
 810b6a0:	682b      	ldr	r3, [r5, #0]
 810b6a2:	b103      	cbz	r3, 810b6a6 <_read_r+0x1e>
 810b6a4:	6023      	str	r3, [r4, #0]
 810b6a6:	bd38      	pop	{r3, r4, r5, pc}
 810b6a8:	10000e3c 	.word	0x10000e3c

0810b6ac <_write_r>:
 810b6ac:	b538      	push	{r3, r4, r5, lr}
 810b6ae:	4d07      	ldr	r5, [pc, #28]	; (810b6cc <_write_r+0x20>)
 810b6b0:	4604      	mov	r4, r0
 810b6b2:	4608      	mov	r0, r1
 810b6b4:	4611      	mov	r1, r2
 810b6b6:	2200      	movs	r2, #0
 810b6b8:	602a      	str	r2, [r5, #0]
 810b6ba:	461a      	mov	r2, r3
 810b6bc:	f7f5 ff2c 	bl	8101518 <_write>
 810b6c0:	1c43      	adds	r3, r0, #1
 810b6c2:	d102      	bne.n	810b6ca <_write_r+0x1e>
 810b6c4:	682b      	ldr	r3, [r5, #0]
 810b6c6:	b103      	cbz	r3, 810b6ca <_write_r+0x1e>
 810b6c8:	6023      	str	r3, [r4, #0]
 810b6ca:	bd38      	pop	{r3, r4, r5, pc}
 810b6cc:	10000e3c 	.word	0x10000e3c

0810b6d0 <__errno>:
 810b6d0:	4b01      	ldr	r3, [pc, #4]	; (810b6d8 <__errno+0x8>)
 810b6d2:	6818      	ldr	r0, [r3, #0]
 810b6d4:	4770      	bx	lr
 810b6d6:	bf00      	nop
 810b6d8:	10000068 	.word	0x10000068

0810b6dc <__libc_init_array>:
 810b6dc:	b570      	push	{r4, r5, r6, lr}
 810b6de:	4d0d      	ldr	r5, [pc, #52]	; (810b714 <__libc_init_array+0x38>)
 810b6e0:	4c0d      	ldr	r4, [pc, #52]	; (810b718 <__libc_init_array+0x3c>)
 810b6e2:	1b64      	subs	r4, r4, r5
 810b6e4:	10a4      	asrs	r4, r4, #2
 810b6e6:	2600      	movs	r6, #0
 810b6e8:	42a6      	cmp	r6, r4
 810b6ea:	d109      	bne.n	810b700 <__libc_init_array+0x24>
 810b6ec:	4d0b      	ldr	r5, [pc, #44]	; (810b71c <__libc_init_array+0x40>)
 810b6ee:	4c0c      	ldr	r4, [pc, #48]	; (810b720 <__libc_init_array+0x44>)
 810b6f0:	f000 fdce 	bl	810c290 <_init>
 810b6f4:	1b64      	subs	r4, r4, r5
 810b6f6:	10a4      	asrs	r4, r4, #2
 810b6f8:	2600      	movs	r6, #0
 810b6fa:	42a6      	cmp	r6, r4
 810b6fc:	d105      	bne.n	810b70a <__libc_init_array+0x2e>
 810b6fe:	bd70      	pop	{r4, r5, r6, pc}
 810b700:	f855 3b04 	ldr.w	r3, [r5], #4
 810b704:	4798      	blx	r3
 810b706:	3601      	adds	r6, #1
 810b708:	e7ee      	b.n	810b6e8 <__libc_init_array+0xc>
 810b70a:	f855 3b04 	ldr.w	r3, [r5], #4
 810b70e:	4798      	blx	r3
 810b710:	3601      	adds	r6, #1
 810b712:	e7f2      	b.n	810b6fa <__libc_init_array+0x1e>
 810b714:	0810c384 	.word	0x0810c384
 810b718:	0810c384 	.word	0x0810c384
 810b71c:	0810c384 	.word	0x0810c384
 810b720:	0810c388 	.word	0x0810c388

0810b724 <__retarget_lock_init_recursive>:
 810b724:	4770      	bx	lr

0810b726 <__retarget_lock_acquire_recursive>:
 810b726:	4770      	bx	lr

0810b728 <__retarget_lock_release_recursive>:
 810b728:	4770      	bx	lr

0810b72a <memcpy>:
 810b72a:	440a      	add	r2, r1
 810b72c:	4291      	cmp	r1, r2
 810b72e:	f100 33ff 	add.w	r3, r0, #4294967295
 810b732:	d100      	bne.n	810b736 <memcpy+0xc>
 810b734:	4770      	bx	lr
 810b736:	b510      	push	{r4, lr}
 810b738:	f811 4b01 	ldrb.w	r4, [r1], #1
 810b73c:	f803 4f01 	strb.w	r4, [r3, #1]!
 810b740:	4291      	cmp	r1, r2
 810b742:	d1f9      	bne.n	810b738 <memcpy+0xe>
 810b744:	bd10      	pop	{r4, pc}
	...

0810b748 <_free_r>:
 810b748:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810b74a:	2900      	cmp	r1, #0
 810b74c:	d044      	beq.n	810b7d8 <_free_r+0x90>
 810b74e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810b752:	9001      	str	r0, [sp, #4]
 810b754:	2b00      	cmp	r3, #0
 810b756:	f1a1 0404 	sub.w	r4, r1, #4
 810b75a:	bfb8      	it	lt
 810b75c:	18e4      	addlt	r4, r4, r3
 810b75e:	f000 f8df 	bl	810b920 <__malloc_lock>
 810b762:	4a1e      	ldr	r2, [pc, #120]	; (810b7dc <_free_r+0x94>)
 810b764:	9801      	ldr	r0, [sp, #4]
 810b766:	6813      	ldr	r3, [r2, #0]
 810b768:	b933      	cbnz	r3, 810b778 <_free_r+0x30>
 810b76a:	6063      	str	r3, [r4, #4]
 810b76c:	6014      	str	r4, [r2, #0]
 810b76e:	b003      	add	sp, #12
 810b770:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 810b774:	f000 b8da 	b.w	810b92c <__malloc_unlock>
 810b778:	42a3      	cmp	r3, r4
 810b77a:	d908      	bls.n	810b78e <_free_r+0x46>
 810b77c:	6825      	ldr	r5, [r4, #0]
 810b77e:	1961      	adds	r1, r4, r5
 810b780:	428b      	cmp	r3, r1
 810b782:	bf01      	itttt	eq
 810b784:	6819      	ldreq	r1, [r3, #0]
 810b786:	685b      	ldreq	r3, [r3, #4]
 810b788:	1949      	addeq	r1, r1, r5
 810b78a:	6021      	streq	r1, [r4, #0]
 810b78c:	e7ed      	b.n	810b76a <_free_r+0x22>
 810b78e:	461a      	mov	r2, r3
 810b790:	685b      	ldr	r3, [r3, #4]
 810b792:	b10b      	cbz	r3, 810b798 <_free_r+0x50>
 810b794:	42a3      	cmp	r3, r4
 810b796:	d9fa      	bls.n	810b78e <_free_r+0x46>
 810b798:	6811      	ldr	r1, [r2, #0]
 810b79a:	1855      	adds	r5, r2, r1
 810b79c:	42a5      	cmp	r5, r4
 810b79e:	d10b      	bne.n	810b7b8 <_free_r+0x70>
 810b7a0:	6824      	ldr	r4, [r4, #0]
 810b7a2:	4421      	add	r1, r4
 810b7a4:	1854      	adds	r4, r2, r1
 810b7a6:	42a3      	cmp	r3, r4
 810b7a8:	6011      	str	r1, [r2, #0]
 810b7aa:	d1e0      	bne.n	810b76e <_free_r+0x26>
 810b7ac:	681c      	ldr	r4, [r3, #0]
 810b7ae:	685b      	ldr	r3, [r3, #4]
 810b7b0:	6053      	str	r3, [r2, #4]
 810b7b2:	440c      	add	r4, r1
 810b7b4:	6014      	str	r4, [r2, #0]
 810b7b6:	e7da      	b.n	810b76e <_free_r+0x26>
 810b7b8:	d902      	bls.n	810b7c0 <_free_r+0x78>
 810b7ba:	230c      	movs	r3, #12
 810b7bc:	6003      	str	r3, [r0, #0]
 810b7be:	e7d6      	b.n	810b76e <_free_r+0x26>
 810b7c0:	6825      	ldr	r5, [r4, #0]
 810b7c2:	1961      	adds	r1, r4, r5
 810b7c4:	428b      	cmp	r3, r1
 810b7c6:	bf04      	itt	eq
 810b7c8:	6819      	ldreq	r1, [r3, #0]
 810b7ca:	685b      	ldreq	r3, [r3, #4]
 810b7cc:	6063      	str	r3, [r4, #4]
 810b7ce:	bf04      	itt	eq
 810b7d0:	1949      	addeq	r1, r1, r5
 810b7d2:	6021      	streq	r1, [r4, #0]
 810b7d4:	6054      	str	r4, [r2, #4]
 810b7d6:	e7ca      	b.n	810b76e <_free_r+0x26>
 810b7d8:	b003      	add	sp, #12
 810b7da:	bd30      	pop	{r4, r5, pc}
 810b7dc:	10000e44 	.word	0x10000e44

0810b7e0 <sbrk_aligned>:
 810b7e0:	b570      	push	{r4, r5, r6, lr}
 810b7e2:	4e0e      	ldr	r6, [pc, #56]	; (810b81c <sbrk_aligned+0x3c>)
 810b7e4:	460c      	mov	r4, r1
 810b7e6:	6831      	ldr	r1, [r6, #0]
 810b7e8:	4605      	mov	r5, r0
 810b7ea:	b911      	cbnz	r1, 810b7f2 <sbrk_aligned+0x12>
 810b7ec:	f000 fcbc 	bl	810c168 <_sbrk_r>
 810b7f0:	6030      	str	r0, [r6, #0]
 810b7f2:	4621      	mov	r1, r4
 810b7f4:	4628      	mov	r0, r5
 810b7f6:	f000 fcb7 	bl	810c168 <_sbrk_r>
 810b7fa:	1c43      	adds	r3, r0, #1
 810b7fc:	d00a      	beq.n	810b814 <sbrk_aligned+0x34>
 810b7fe:	1cc4      	adds	r4, r0, #3
 810b800:	f024 0403 	bic.w	r4, r4, #3
 810b804:	42a0      	cmp	r0, r4
 810b806:	d007      	beq.n	810b818 <sbrk_aligned+0x38>
 810b808:	1a21      	subs	r1, r4, r0
 810b80a:	4628      	mov	r0, r5
 810b80c:	f000 fcac 	bl	810c168 <_sbrk_r>
 810b810:	3001      	adds	r0, #1
 810b812:	d101      	bne.n	810b818 <sbrk_aligned+0x38>
 810b814:	f04f 34ff 	mov.w	r4, #4294967295
 810b818:	4620      	mov	r0, r4
 810b81a:	bd70      	pop	{r4, r5, r6, pc}
 810b81c:	10000e48 	.word	0x10000e48

0810b820 <_malloc_r>:
 810b820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b824:	1ccd      	adds	r5, r1, #3
 810b826:	f025 0503 	bic.w	r5, r5, #3
 810b82a:	3508      	adds	r5, #8
 810b82c:	2d0c      	cmp	r5, #12
 810b82e:	bf38      	it	cc
 810b830:	250c      	movcc	r5, #12
 810b832:	2d00      	cmp	r5, #0
 810b834:	4607      	mov	r7, r0
 810b836:	db01      	blt.n	810b83c <_malloc_r+0x1c>
 810b838:	42a9      	cmp	r1, r5
 810b83a:	d905      	bls.n	810b848 <_malloc_r+0x28>
 810b83c:	230c      	movs	r3, #12
 810b83e:	603b      	str	r3, [r7, #0]
 810b840:	2600      	movs	r6, #0
 810b842:	4630      	mov	r0, r6
 810b844:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b848:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 810b91c <_malloc_r+0xfc>
 810b84c:	f000 f868 	bl	810b920 <__malloc_lock>
 810b850:	f8d8 3000 	ldr.w	r3, [r8]
 810b854:	461c      	mov	r4, r3
 810b856:	bb5c      	cbnz	r4, 810b8b0 <_malloc_r+0x90>
 810b858:	4629      	mov	r1, r5
 810b85a:	4638      	mov	r0, r7
 810b85c:	f7ff ffc0 	bl	810b7e0 <sbrk_aligned>
 810b860:	1c43      	adds	r3, r0, #1
 810b862:	4604      	mov	r4, r0
 810b864:	d155      	bne.n	810b912 <_malloc_r+0xf2>
 810b866:	f8d8 4000 	ldr.w	r4, [r8]
 810b86a:	4626      	mov	r6, r4
 810b86c:	2e00      	cmp	r6, #0
 810b86e:	d145      	bne.n	810b8fc <_malloc_r+0xdc>
 810b870:	2c00      	cmp	r4, #0
 810b872:	d048      	beq.n	810b906 <_malloc_r+0xe6>
 810b874:	6823      	ldr	r3, [r4, #0]
 810b876:	4631      	mov	r1, r6
 810b878:	4638      	mov	r0, r7
 810b87a:	eb04 0903 	add.w	r9, r4, r3
 810b87e:	f000 fc73 	bl	810c168 <_sbrk_r>
 810b882:	4581      	cmp	r9, r0
 810b884:	d13f      	bne.n	810b906 <_malloc_r+0xe6>
 810b886:	6821      	ldr	r1, [r4, #0]
 810b888:	1a6d      	subs	r5, r5, r1
 810b88a:	4629      	mov	r1, r5
 810b88c:	4638      	mov	r0, r7
 810b88e:	f7ff ffa7 	bl	810b7e0 <sbrk_aligned>
 810b892:	3001      	adds	r0, #1
 810b894:	d037      	beq.n	810b906 <_malloc_r+0xe6>
 810b896:	6823      	ldr	r3, [r4, #0]
 810b898:	442b      	add	r3, r5
 810b89a:	6023      	str	r3, [r4, #0]
 810b89c:	f8d8 3000 	ldr.w	r3, [r8]
 810b8a0:	2b00      	cmp	r3, #0
 810b8a2:	d038      	beq.n	810b916 <_malloc_r+0xf6>
 810b8a4:	685a      	ldr	r2, [r3, #4]
 810b8a6:	42a2      	cmp	r2, r4
 810b8a8:	d12b      	bne.n	810b902 <_malloc_r+0xe2>
 810b8aa:	2200      	movs	r2, #0
 810b8ac:	605a      	str	r2, [r3, #4]
 810b8ae:	e00f      	b.n	810b8d0 <_malloc_r+0xb0>
 810b8b0:	6822      	ldr	r2, [r4, #0]
 810b8b2:	1b52      	subs	r2, r2, r5
 810b8b4:	d41f      	bmi.n	810b8f6 <_malloc_r+0xd6>
 810b8b6:	2a0b      	cmp	r2, #11
 810b8b8:	d917      	bls.n	810b8ea <_malloc_r+0xca>
 810b8ba:	1961      	adds	r1, r4, r5
 810b8bc:	42a3      	cmp	r3, r4
 810b8be:	6025      	str	r5, [r4, #0]
 810b8c0:	bf18      	it	ne
 810b8c2:	6059      	strne	r1, [r3, #4]
 810b8c4:	6863      	ldr	r3, [r4, #4]
 810b8c6:	bf08      	it	eq
 810b8c8:	f8c8 1000 	streq.w	r1, [r8]
 810b8cc:	5162      	str	r2, [r4, r5]
 810b8ce:	604b      	str	r3, [r1, #4]
 810b8d0:	4638      	mov	r0, r7
 810b8d2:	f104 060b 	add.w	r6, r4, #11
 810b8d6:	f000 f829 	bl	810b92c <__malloc_unlock>
 810b8da:	f026 0607 	bic.w	r6, r6, #7
 810b8de:	1d23      	adds	r3, r4, #4
 810b8e0:	1af2      	subs	r2, r6, r3
 810b8e2:	d0ae      	beq.n	810b842 <_malloc_r+0x22>
 810b8e4:	1b9b      	subs	r3, r3, r6
 810b8e6:	50a3      	str	r3, [r4, r2]
 810b8e8:	e7ab      	b.n	810b842 <_malloc_r+0x22>
 810b8ea:	42a3      	cmp	r3, r4
 810b8ec:	6862      	ldr	r2, [r4, #4]
 810b8ee:	d1dd      	bne.n	810b8ac <_malloc_r+0x8c>
 810b8f0:	f8c8 2000 	str.w	r2, [r8]
 810b8f4:	e7ec      	b.n	810b8d0 <_malloc_r+0xb0>
 810b8f6:	4623      	mov	r3, r4
 810b8f8:	6864      	ldr	r4, [r4, #4]
 810b8fa:	e7ac      	b.n	810b856 <_malloc_r+0x36>
 810b8fc:	4634      	mov	r4, r6
 810b8fe:	6876      	ldr	r6, [r6, #4]
 810b900:	e7b4      	b.n	810b86c <_malloc_r+0x4c>
 810b902:	4613      	mov	r3, r2
 810b904:	e7cc      	b.n	810b8a0 <_malloc_r+0x80>
 810b906:	230c      	movs	r3, #12
 810b908:	603b      	str	r3, [r7, #0]
 810b90a:	4638      	mov	r0, r7
 810b90c:	f000 f80e 	bl	810b92c <__malloc_unlock>
 810b910:	e797      	b.n	810b842 <_malloc_r+0x22>
 810b912:	6025      	str	r5, [r4, #0]
 810b914:	e7dc      	b.n	810b8d0 <_malloc_r+0xb0>
 810b916:	605b      	str	r3, [r3, #4]
 810b918:	deff      	udf	#255	; 0xff
 810b91a:	bf00      	nop
 810b91c:	10000e44 	.word	0x10000e44

0810b920 <__malloc_lock>:
 810b920:	4801      	ldr	r0, [pc, #4]	; (810b928 <__malloc_lock+0x8>)
 810b922:	f7ff bf00 	b.w	810b726 <__retarget_lock_acquire_recursive>
 810b926:	bf00      	nop
 810b928:	10000e40 	.word	0x10000e40

0810b92c <__malloc_unlock>:
 810b92c:	4801      	ldr	r0, [pc, #4]	; (810b934 <__malloc_unlock+0x8>)
 810b92e:	f7ff befb 	b.w	810b728 <__retarget_lock_release_recursive>
 810b932:	bf00      	nop
 810b934:	10000e40 	.word	0x10000e40

0810b938 <__sfputc_r>:
 810b938:	6893      	ldr	r3, [r2, #8]
 810b93a:	3b01      	subs	r3, #1
 810b93c:	2b00      	cmp	r3, #0
 810b93e:	b410      	push	{r4}
 810b940:	6093      	str	r3, [r2, #8]
 810b942:	da08      	bge.n	810b956 <__sfputc_r+0x1e>
 810b944:	6994      	ldr	r4, [r2, #24]
 810b946:	42a3      	cmp	r3, r4
 810b948:	db01      	blt.n	810b94e <__sfputc_r+0x16>
 810b94a:	290a      	cmp	r1, #10
 810b94c:	d103      	bne.n	810b956 <__sfputc_r+0x1e>
 810b94e:	f85d 4b04 	ldr.w	r4, [sp], #4
 810b952:	f000 bb73 	b.w	810c03c <__swbuf_r>
 810b956:	6813      	ldr	r3, [r2, #0]
 810b958:	1c58      	adds	r0, r3, #1
 810b95a:	6010      	str	r0, [r2, #0]
 810b95c:	7019      	strb	r1, [r3, #0]
 810b95e:	4608      	mov	r0, r1
 810b960:	f85d 4b04 	ldr.w	r4, [sp], #4
 810b964:	4770      	bx	lr

0810b966 <__sfputs_r>:
 810b966:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b968:	4606      	mov	r6, r0
 810b96a:	460f      	mov	r7, r1
 810b96c:	4614      	mov	r4, r2
 810b96e:	18d5      	adds	r5, r2, r3
 810b970:	42ac      	cmp	r4, r5
 810b972:	d101      	bne.n	810b978 <__sfputs_r+0x12>
 810b974:	2000      	movs	r0, #0
 810b976:	e007      	b.n	810b988 <__sfputs_r+0x22>
 810b978:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b97c:	463a      	mov	r2, r7
 810b97e:	4630      	mov	r0, r6
 810b980:	f7ff ffda 	bl	810b938 <__sfputc_r>
 810b984:	1c43      	adds	r3, r0, #1
 810b986:	d1f3      	bne.n	810b970 <__sfputs_r+0xa>
 810b988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810b98c <_vfiprintf_r>:
 810b98c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b990:	460d      	mov	r5, r1
 810b992:	b09d      	sub	sp, #116	; 0x74
 810b994:	4614      	mov	r4, r2
 810b996:	4698      	mov	r8, r3
 810b998:	4606      	mov	r6, r0
 810b99a:	b118      	cbz	r0, 810b9a4 <_vfiprintf_r+0x18>
 810b99c:	6a03      	ldr	r3, [r0, #32]
 810b99e:	b90b      	cbnz	r3, 810b9a4 <_vfiprintf_r+0x18>
 810b9a0:	f7ff fdbc 	bl	810b51c <__sinit>
 810b9a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810b9a6:	07d9      	lsls	r1, r3, #31
 810b9a8:	d405      	bmi.n	810b9b6 <_vfiprintf_r+0x2a>
 810b9aa:	89ab      	ldrh	r3, [r5, #12]
 810b9ac:	059a      	lsls	r2, r3, #22
 810b9ae:	d402      	bmi.n	810b9b6 <_vfiprintf_r+0x2a>
 810b9b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810b9b2:	f7ff feb8 	bl	810b726 <__retarget_lock_acquire_recursive>
 810b9b6:	89ab      	ldrh	r3, [r5, #12]
 810b9b8:	071b      	lsls	r3, r3, #28
 810b9ba:	d501      	bpl.n	810b9c0 <_vfiprintf_r+0x34>
 810b9bc:	692b      	ldr	r3, [r5, #16]
 810b9be:	b99b      	cbnz	r3, 810b9e8 <_vfiprintf_r+0x5c>
 810b9c0:	4629      	mov	r1, r5
 810b9c2:	4630      	mov	r0, r6
 810b9c4:	f000 fb78 	bl	810c0b8 <__swsetup_r>
 810b9c8:	b170      	cbz	r0, 810b9e8 <_vfiprintf_r+0x5c>
 810b9ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810b9cc:	07dc      	lsls	r4, r3, #31
 810b9ce:	d504      	bpl.n	810b9da <_vfiprintf_r+0x4e>
 810b9d0:	f04f 30ff 	mov.w	r0, #4294967295
 810b9d4:	b01d      	add	sp, #116	; 0x74
 810b9d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b9da:	89ab      	ldrh	r3, [r5, #12]
 810b9dc:	0598      	lsls	r0, r3, #22
 810b9de:	d4f7      	bmi.n	810b9d0 <_vfiprintf_r+0x44>
 810b9e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810b9e2:	f7ff fea1 	bl	810b728 <__retarget_lock_release_recursive>
 810b9e6:	e7f3      	b.n	810b9d0 <_vfiprintf_r+0x44>
 810b9e8:	2300      	movs	r3, #0
 810b9ea:	9309      	str	r3, [sp, #36]	; 0x24
 810b9ec:	2320      	movs	r3, #32
 810b9ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810b9f2:	f8cd 800c 	str.w	r8, [sp, #12]
 810b9f6:	2330      	movs	r3, #48	; 0x30
 810b9f8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 810bbac <_vfiprintf_r+0x220>
 810b9fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810ba00:	f04f 0901 	mov.w	r9, #1
 810ba04:	4623      	mov	r3, r4
 810ba06:	469a      	mov	sl, r3
 810ba08:	f813 2b01 	ldrb.w	r2, [r3], #1
 810ba0c:	b10a      	cbz	r2, 810ba12 <_vfiprintf_r+0x86>
 810ba0e:	2a25      	cmp	r2, #37	; 0x25
 810ba10:	d1f9      	bne.n	810ba06 <_vfiprintf_r+0x7a>
 810ba12:	ebba 0b04 	subs.w	fp, sl, r4
 810ba16:	d00b      	beq.n	810ba30 <_vfiprintf_r+0xa4>
 810ba18:	465b      	mov	r3, fp
 810ba1a:	4622      	mov	r2, r4
 810ba1c:	4629      	mov	r1, r5
 810ba1e:	4630      	mov	r0, r6
 810ba20:	f7ff ffa1 	bl	810b966 <__sfputs_r>
 810ba24:	3001      	adds	r0, #1
 810ba26:	f000 80a9 	beq.w	810bb7c <_vfiprintf_r+0x1f0>
 810ba2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810ba2c:	445a      	add	r2, fp
 810ba2e:	9209      	str	r2, [sp, #36]	; 0x24
 810ba30:	f89a 3000 	ldrb.w	r3, [sl]
 810ba34:	2b00      	cmp	r3, #0
 810ba36:	f000 80a1 	beq.w	810bb7c <_vfiprintf_r+0x1f0>
 810ba3a:	2300      	movs	r3, #0
 810ba3c:	f04f 32ff 	mov.w	r2, #4294967295
 810ba40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810ba44:	f10a 0a01 	add.w	sl, sl, #1
 810ba48:	9304      	str	r3, [sp, #16]
 810ba4a:	9307      	str	r3, [sp, #28]
 810ba4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810ba50:	931a      	str	r3, [sp, #104]	; 0x68
 810ba52:	4654      	mov	r4, sl
 810ba54:	2205      	movs	r2, #5
 810ba56:	f814 1b01 	ldrb.w	r1, [r4], #1
 810ba5a:	4854      	ldr	r0, [pc, #336]	; (810bbac <_vfiprintf_r+0x220>)
 810ba5c:	f7f4 fc40 	bl	81002e0 <memchr>
 810ba60:	9a04      	ldr	r2, [sp, #16]
 810ba62:	b9d8      	cbnz	r0, 810ba9c <_vfiprintf_r+0x110>
 810ba64:	06d1      	lsls	r1, r2, #27
 810ba66:	bf44      	itt	mi
 810ba68:	2320      	movmi	r3, #32
 810ba6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810ba6e:	0713      	lsls	r3, r2, #28
 810ba70:	bf44      	itt	mi
 810ba72:	232b      	movmi	r3, #43	; 0x2b
 810ba74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810ba78:	f89a 3000 	ldrb.w	r3, [sl]
 810ba7c:	2b2a      	cmp	r3, #42	; 0x2a
 810ba7e:	d015      	beq.n	810baac <_vfiprintf_r+0x120>
 810ba80:	9a07      	ldr	r2, [sp, #28]
 810ba82:	4654      	mov	r4, sl
 810ba84:	2000      	movs	r0, #0
 810ba86:	f04f 0c0a 	mov.w	ip, #10
 810ba8a:	4621      	mov	r1, r4
 810ba8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 810ba90:	3b30      	subs	r3, #48	; 0x30
 810ba92:	2b09      	cmp	r3, #9
 810ba94:	d94d      	bls.n	810bb32 <_vfiprintf_r+0x1a6>
 810ba96:	b1b0      	cbz	r0, 810bac6 <_vfiprintf_r+0x13a>
 810ba98:	9207      	str	r2, [sp, #28]
 810ba9a:	e014      	b.n	810bac6 <_vfiprintf_r+0x13a>
 810ba9c:	eba0 0308 	sub.w	r3, r0, r8
 810baa0:	fa09 f303 	lsl.w	r3, r9, r3
 810baa4:	4313      	orrs	r3, r2
 810baa6:	9304      	str	r3, [sp, #16]
 810baa8:	46a2      	mov	sl, r4
 810baaa:	e7d2      	b.n	810ba52 <_vfiprintf_r+0xc6>
 810baac:	9b03      	ldr	r3, [sp, #12]
 810baae:	1d19      	adds	r1, r3, #4
 810bab0:	681b      	ldr	r3, [r3, #0]
 810bab2:	9103      	str	r1, [sp, #12]
 810bab4:	2b00      	cmp	r3, #0
 810bab6:	bfbb      	ittet	lt
 810bab8:	425b      	neglt	r3, r3
 810baba:	f042 0202 	orrlt.w	r2, r2, #2
 810babe:	9307      	strge	r3, [sp, #28]
 810bac0:	9307      	strlt	r3, [sp, #28]
 810bac2:	bfb8      	it	lt
 810bac4:	9204      	strlt	r2, [sp, #16]
 810bac6:	7823      	ldrb	r3, [r4, #0]
 810bac8:	2b2e      	cmp	r3, #46	; 0x2e
 810baca:	d10c      	bne.n	810bae6 <_vfiprintf_r+0x15a>
 810bacc:	7863      	ldrb	r3, [r4, #1]
 810bace:	2b2a      	cmp	r3, #42	; 0x2a
 810bad0:	d134      	bne.n	810bb3c <_vfiprintf_r+0x1b0>
 810bad2:	9b03      	ldr	r3, [sp, #12]
 810bad4:	1d1a      	adds	r2, r3, #4
 810bad6:	681b      	ldr	r3, [r3, #0]
 810bad8:	9203      	str	r2, [sp, #12]
 810bada:	2b00      	cmp	r3, #0
 810badc:	bfb8      	it	lt
 810bade:	f04f 33ff 	movlt.w	r3, #4294967295
 810bae2:	3402      	adds	r4, #2
 810bae4:	9305      	str	r3, [sp, #20]
 810bae6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 810bbbc <_vfiprintf_r+0x230>
 810baea:	7821      	ldrb	r1, [r4, #0]
 810baec:	2203      	movs	r2, #3
 810baee:	4650      	mov	r0, sl
 810baf0:	f7f4 fbf6 	bl	81002e0 <memchr>
 810baf4:	b138      	cbz	r0, 810bb06 <_vfiprintf_r+0x17a>
 810baf6:	9b04      	ldr	r3, [sp, #16]
 810baf8:	eba0 000a 	sub.w	r0, r0, sl
 810bafc:	2240      	movs	r2, #64	; 0x40
 810bafe:	4082      	lsls	r2, r0
 810bb00:	4313      	orrs	r3, r2
 810bb02:	3401      	adds	r4, #1
 810bb04:	9304      	str	r3, [sp, #16]
 810bb06:	f814 1b01 	ldrb.w	r1, [r4], #1
 810bb0a:	4829      	ldr	r0, [pc, #164]	; (810bbb0 <_vfiprintf_r+0x224>)
 810bb0c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810bb10:	2206      	movs	r2, #6
 810bb12:	f7f4 fbe5 	bl	81002e0 <memchr>
 810bb16:	2800      	cmp	r0, #0
 810bb18:	d03f      	beq.n	810bb9a <_vfiprintf_r+0x20e>
 810bb1a:	4b26      	ldr	r3, [pc, #152]	; (810bbb4 <_vfiprintf_r+0x228>)
 810bb1c:	bb1b      	cbnz	r3, 810bb66 <_vfiprintf_r+0x1da>
 810bb1e:	9b03      	ldr	r3, [sp, #12]
 810bb20:	3307      	adds	r3, #7
 810bb22:	f023 0307 	bic.w	r3, r3, #7
 810bb26:	3308      	adds	r3, #8
 810bb28:	9303      	str	r3, [sp, #12]
 810bb2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810bb2c:	443b      	add	r3, r7
 810bb2e:	9309      	str	r3, [sp, #36]	; 0x24
 810bb30:	e768      	b.n	810ba04 <_vfiprintf_r+0x78>
 810bb32:	fb0c 3202 	mla	r2, ip, r2, r3
 810bb36:	460c      	mov	r4, r1
 810bb38:	2001      	movs	r0, #1
 810bb3a:	e7a6      	b.n	810ba8a <_vfiprintf_r+0xfe>
 810bb3c:	2300      	movs	r3, #0
 810bb3e:	3401      	adds	r4, #1
 810bb40:	9305      	str	r3, [sp, #20]
 810bb42:	4619      	mov	r1, r3
 810bb44:	f04f 0c0a 	mov.w	ip, #10
 810bb48:	4620      	mov	r0, r4
 810bb4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 810bb4e:	3a30      	subs	r2, #48	; 0x30
 810bb50:	2a09      	cmp	r2, #9
 810bb52:	d903      	bls.n	810bb5c <_vfiprintf_r+0x1d0>
 810bb54:	2b00      	cmp	r3, #0
 810bb56:	d0c6      	beq.n	810bae6 <_vfiprintf_r+0x15a>
 810bb58:	9105      	str	r1, [sp, #20]
 810bb5a:	e7c4      	b.n	810bae6 <_vfiprintf_r+0x15a>
 810bb5c:	fb0c 2101 	mla	r1, ip, r1, r2
 810bb60:	4604      	mov	r4, r0
 810bb62:	2301      	movs	r3, #1
 810bb64:	e7f0      	b.n	810bb48 <_vfiprintf_r+0x1bc>
 810bb66:	ab03      	add	r3, sp, #12
 810bb68:	9300      	str	r3, [sp, #0]
 810bb6a:	462a      	mov	r2, r5
 810bb6c:	4b12      	ldr	r3, [pc, #72]	; (810bbb8 <_vfiprintf_r+0x22c>)
 810bb6e:	a904      	add	r1, sp, #16
 810bb70:	4630      	mov	r0, r6
 810bb72:	f3af 8000 	nop.w
 810bb76:	4607      	mov	r7, r0
 810bb78:	1c78      	adds	r0, r7, #1
 810bb7a:	d1d6      	bne.n	810bb2a <_vfiprintf_r+0x19e>
 810bb7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810bb7e:	07d9      	lsls	r1, r3, #31
 810bb80:	d405      	bmi.n	810bb8e <_vfiprintf_r+0x202>
 810bb82:	89ab      	ldrh	r3, [r5, #12]
 810bb84:	059a      	lsls	r2, r3, #22
 810bb86:	d402      	bmi.n	810bb8e <_vfiprintf_r+0x202>
 810bb88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810bb8a:	f7ff fdcd 	bl	810b728 <__retarget_lock_release_recursive>
 810bb8e:	89ab      	ldrh	r3, [r5, #12]
 810bb90:	065b      	lsls	r3, r3, #25
 810bb92:	f53f af1d 	bmi.w	810b9d0 <_vfiprintf_r+0x44>
 810bb96:	9809      	ldr	r0, [sp, #36]	; 0x24
 810bb98:	e71c      	b.n	810b9d4 <_vfiprintf_r+0x48>
 810bb9a:	ab03      	add	r3, sp, #12
 810bb9c:	9300      	str	r3, [sp, #0]
 810bb9e:	462a      	mov	r2, r5
 810bba0:	4b05      	ldr	r3, [pc, #20]	; (810bbb8 <_vfiprintf_r+0x22c>)
 810bba2:	a904      	add	r1, sp, #16
 810bba4:	4630      	mov	r0, r6
 810bba6:	f000 f879 	bl	810bc9c <_printf_i>
 810bbaa:	e7e4      	b.n	810bb76 <_vfiprintf_r+0x1ea>
 810bbac:	0810c348 	.word	0x0810c348
 810bbb0:	0810c352 	.word	0x0810c352
 810bbb4:	00000000 	.word	0x00000000
 810bbb8:	0810b967 	.word	0x0810b967
 810bbbc:	0810c34e 	.word	0x0810c34e

0810bbc0 <_printf_common>:
 810bbc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810bbc4:	4616      	mov	r6, r2
 810bbc6:	4699      	mov	r9, r3
 810bbc8:	688a      	ldr	r2, [r1, #8]
 810bbca:	690b      	ldr	r3, [r1, #16]
 810bbcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 810bbd0:	4293      	cmp	r3, r2
 810bbd2:	bfb8      	it	lt
 810bbd4:	4613      	movlt	r3, r2
 810bbd6:	6033      	str	r3, [r6, #0]
 810bbd8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 810bbdc:	4607      	mov	r7, r0
 810bbde:	460c      	mov	r4, r1
 810bbe0:	b10a      	cbz	r2, 810bbe6 <_printf_common+0x26>
 810bbe2:	3301      	adds	r3, #1
 810bbe4:	6033      	str	r3, [r6, #0]
 810bbe6:	6823      	ldr	r3, [r4, #0]
 810bbe8:	0699      	lsls	r1, r3, #26
 810bbea:	bf42      	ittt	mi
 810bbec:	6833      	ldrmi	r3, [r6, #0]
 810bbee:	3302      	addmi	r3, #2
 810bbf0:	6033      	strmi	r3, [r6, #0]
 810bbf2:	6825      	ldr	r5, [r4, #0]
 810bbf4:	f015 0506 	ands.w	r5, r5, #6
 810bbf8:	d106      	bne.n	810bc08 <_printf_common+0x48>
 810bbfa:	f104 0a19 	add.w	sl, r4, #25
 810bbfe:	68e3      	ldr	r3, [r4, #12]
 810bc00:	6832      	ldr	r2, [r6, #0]
 810bc02:	1a9b      	subs	r3, r3, r2
 810bc04:	42ab      	cmp	r3, r5
 810bc06:	dc26      	bgt.n	810bc56 <_printf_common+0x96>
 810bc08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 810bc0c:	1e13      	subs	r3, r2, #0
 810bc0e:	6822      	ldr	r2, [r4, #0]
 810bc10:	bf18      	it	ne
 810bc12:	2301      	movne	r3, #1
 810bc14:	0692      	lsls	r2, r2, #26
 810bc16:	d42b      	bmi.n	810bc70 <_printf_common+0xb0>
 810bc18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 810bc1c:	4649      	mov	r1, r9
 810bc1e:	4638      	mov	r0, r7
 810bc20:	47c0      	blx	r8
 810bc22:	3001      	adds	r0, #1
 810bc24:	d01e      	beq.n	810bc64 <_printf_common+0xa4>
 810bc26:	6823      	ldr	r3, [r4, #0]
 810bc28:	6922      	ldr	r2, [r4, #16]
 810bc2a:	f003 0306 	and.w	r3, r3, #6
 810bc2e:	2b04      	cmp	r3, #4
 810bc30:	bf02      	ittt	eq
 810bc32:	68e5      	ldreq	r5, [r4, #12]
 810bc34:	6833      	ldreq	r3, [r6, #0]
 810bc36:	1aed      	subeq	r5, r5, r3
 810bc38:	68a3      	ldr	r3, [r4, #8]
 810bc3a:	bf0c      	ite	eq
 810bc3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 810bc40:	2500      	movne	r5, #0
 810bc42:	4293      	cmp	r3, r2
 810bc44:	bfc4      	itt	gt
 810bc46:	1a9b      	subgt	r3, r3, r2
 810bc48:	18ed      	addgt	r5, r5, r3
 810bc4a:	2600      	movs	r6, #0
 810bc4c:	341a      	adds	r4, #26
 810bc4e:	42b5      	cmp	r5, r6
 810bc50:	d11a      	bne.n	810bc88 <_printf_common+0xc8>
 810bc52:	2000      	movs	r0, #0
 810bc54:	e008      	b.n	810bc68 <_printf_common+0xa8>
 810bc56:	2301      	movs	r3, #1
 810bc58:	4652      	mov	r2, sl
 810bc5a:	4649      	mov	r1, r9
 810bc5c:	4638      	mov	r0, r7
 810bc5e:	47c0      	blx	r8
 810bc60:	3001      	adds	r0, #1
 810bc62:	d103      	bne.n	810bc6c <_printf_common+0xac>
 810bc64:	f04f 30ff 	mov.w	r0, #4294967295
 810bc68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810bc6c:	3501      	adds	r5, #1
 810bc6e:	e7c6      	b.n	810bbfe <_printf_common+0x3e>
 810bc70:	18e1      	adds	r1, r4, r3
 810bc72:	1c5a      	adds	r2, r3, #1
 810bc74:	2030      	movs	r0, #48	; 0x30
 810bc76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 810bc7a:	4422      	add	r2, r4
 810bc7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 810bc80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 810bc84:	3302      	adds	r3, #2
 810bc86:	e7c7      	b.n	810bc18 <_printf_common+0x58>
 810bc88:	2301      	movs	r3, #1
 810bc8a:	4622      	mov	r2, r4
 810bc8c:	4649      	mov	r1, r9
 810bc8e:	4638      	mov	r0, r7
 810bc90:	47c0      	blx	r8
 810bc92:	3001      	adds	r0, #1
 810bc94:	d0e6      	beq.n	810bc64 <_printf_common+0xa4>
 810bc96:	3601      	adds	r6, #1
 810bc98:	e7d9      	b.n	810bc4e <_printf_common+0x8e>
	...

0810bc9c <_printf_i>:
 810bc9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810bca0:	7e0f      	ldrb	r7, [r1, #24]
 810bca2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 810bca4:	2f78      	cmp	r7, #120	; 0x78
 810bca6:	4691      	mov	r9, r2
 810bca8:	4680      	mov	r8, r0
 810bcaa:	460c      	mov	r4, r1
 810bcac:	469a      	mov	sl, r3
 810bcae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 810bcb2:	d807      	bhi.n	810bcc4 <_printf_i+0x28>
 810bcb4:	2f62      	cmp	r7, #98	; 0x62
 810bcb6:	d80a      	bhi.n	810bcce <_printf_i+0x32>
 810bcb8:	2f00      	cmp	r7, #0
 810bcba:	f000 80d4 	beq.w	810be66 <_printf_i+0x1ca>
 810bcbe:	2f58      	cmp	r7, #88	; 0x58
 810bcc0:	f000 80c0 	beq.w	810be44 <_printf_i+0x1a8>
 810bcc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 810bcc8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 810bccc:	e03a      	b.n	810bd44 <_printf_i+0xa8>
 810bcce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 810bcd2:	2b15      	cmp	r3, #21
 810bcd4:	d8f6      	bhi.n	810bcc4 <_printf_i+0x28>
 810bcd6:	a101      	add	r1, pc, #4	; (adr r1, 810bcdc <_printf_i+0x40>)
 810bcd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 810bcdc:	0810bd35 	.word	0x0810bd35
 810bce0:	0810bd49 	.word	0x0810bd49
 810bce4:	0810bcc5 	.word	0x0810bcc5
 810bce8:	0810bcc5 	.word	0x0810bcc5
 810bcec:	0810bcc5 	.word	0x0810bcc5
 810bcf0:	0810bcc5 	.word	0x0810bcc5
 810bcf4:	0810bd49 	.word	0x0810bd49
 810bcf8:	0810bcc5 	.word	0x0810bcc5
 810bcfc:	0810bcc5 	.word	0x0810bcc5
 810bd00:	0810bcc5 	.word	0x0810bcc5
 810bd04:	0810bcc5 	.word	0x0810bcc5
 810bd08:	0810be4d 	.word	0x0810be4d
 810bd0c:	0810bd75 	.word	0x0810bd75
 810bd10:	0810be07 	.word	0x0810be07
 810bd14:	0810bcc5 	.word	0x0810bcc5
 810bd18:	0810bcc5 	.word	0x0810bcc5
 810bd1c:	0810be6f 	.word	0x0810be6f
 810bd20:	0810bcc5 	.word	0x0810bcc5
 810bd24:	0810bd75 	.word	0x0810bd75
 810bd28:	0810bcc5 	.word	0x0810bcc5
 810bd2c:	0810bcc5 	.word	0x0810bcc5
 810bd30:	0810be0f 	.word	0x0810be0f
 810bd34:	682b      	ldr	r3, [r5, #0]
 810bd36:	1d1a      	adds	r2, r3, #4
 810bd38:	681b      	ldr	r3, [r3, #0]
 810bd3a:	602a      	str	r2, [r5, #0]
 810bd3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 810bd40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 810bd44:	2301      	movs	r3, #1
 810bd46:	e09f      	b.n	810be88 <_printf_i+0x1ec>
 810bd48:	6820      	ldr	r0, [r4, #0]
 810bd4a:	682b      	ldr	r3, [r5, #0]
 810bd4c:	0607      	lsls	r7, r0, #24
 810bd4e:	f103 0104 	add.w	r1, r3, #4
 810bd52:	6029      	str	r1, [r5, #0]
 810bd54:	d501      	bpl.n	810bd5a <_printf_i+0xbe>
 810bd56:	681e      	ldr	r6, [r3, #0]
 810bd58:	e003      	b.n	810bd62 <_printf_i+0xc6>
 810bd5a:	0646      	lsls	r6, r0, #25
 810bd5c:	d5fb      	bpl.n	810bd56 <_printf_i+0xba>
 810bd5e:	f9b3 6000 	ldrsh.w	r6, [r3]
 810bd62:	2e00      	cmp	r6, #0
 810bd64:	da03      	bge.n	810bd6e <_printf_i+0xd2>
 810bd66:	232d      	movs	r3, #45	; 0x2d
 810bd68:	4276      	negs	r6, r6
 810bd6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810bd6e:	485a      	ldr	r0, [pc, #360]	; (810bed8 <_printf_i+0x23c>)
 810bd70:	230a      	movs	r3, #10
 810bd72:	e012      	b.n	810bd9a <_printf_i+0xfe>
 810bd74:	682b      	ldr	r3, [r5, #0]
 810bd76:	6820      	ldr	r0, [r4, #0]
 810bd78:	1d19      	adds	r1, r3, #4
 810bd7a:	6029      	str	r1, [r5, #0]
 810bd7c:	0605      	lsls	r5, r0, #24
 810bd7e:	d501      	bpl.n	810bd84 <_printf_i+0xe8>
 810bd80:	681e      	ldr	r6, [r3, #0]
 810bd82:	e002      	b.n	810bd8a <_printf_i+0xee>
 810bd84:	0641      	lsls	r1, r0, #25
 810bd86:	d5fb      	bpl.n	810bd80 <_printf_i+0xe4>
 810bd88:	881e      	ldrh	r6, [r3, #0]
 810bd8a:	4853      	ldr	r0, [pc, #332]	; (810bed8 <_printf_i+0x23c>)
 810bd8c:	2f6f      	cmp	r7, #111	; 0x6f
 810bd8e:	bf0c      	ite	eq
 810bd90:	2308      	moveq	r3, #8
 810bd92:	230a      	movne	r3, #10
 810bd94:	2100      	movs	r1, #0
 810bd96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 810bd9a:	6865      	ldr	r5, [r4, #4]
 810bd9c:	60a5      	str	r5, [r4, #8]
 810bd9e:	2d00      	cmp	r5, #0
 810bda0:	bfa2      	ittt	ge
 810bda2:	6821      	ldrge	r1, [r4, #0]
 810bda4:	f021 0104 	bicge.w	r1, r1, #4
 810bda8:	6021      	strge	r1, [r4, #0]
 810bdaa:	b90e      	cbnz	r6, 810bdb0 <_printf_i+0x114>
 810bdac:	2d00      	cmp	r5, #0
 810bdae:	d04b      	beq.n	810be48 <_printf_i+0x1ac>
 810bdb0:	4615      	mov	r5, r2
 810bdb2:	fbb6 f1f3 	udiv	r1, r6, r3
 810bdb6:	fb03 6711 	mls	r7, r3, r1, r6
 810bdba:	5dc7      	ldrb	r7, [r0, r7]
 810bdbc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 810bdc0:	4637      	mov	r7, r6
 810bdc2:	42bb      	cmp	r3, r7
 810bdc4:	460e      	mov	r6, r1
 810bdc6:	d9f4      	bls.n	810bdb2 <_printf_i+0x116>
 810bdc8:	2b08      	cmp	r3, #8
 810bdca:	d10b      	bne.n	810bde4 <_printf_i+0x148>
 810bdcc:	6823      	ldr	r3, [r4, #0]
 810bdce:	07de      	lsls	r6, r3, #31
 810bdd0:	d508      	bpl.n	810bde4 <_printf_i+0x148>
 810bdd2:	6923      	ldr	r3, [r4, #16]
 810bdd4:	6861      	ldr	r1, [r4, #4]
 810bdd6:	4299      	cmp	r1, r3
 810bdd8:	bfde      	ittt	le
 810bdda:	2330      	movle	r3, #48	; 0x30
 810bddc:	f805 3c01 	strble.w	r3, [r5, #-1]
 810bde0:	f105 35ff 	addle.w	r5, r5, #4294967295
 810bde4:	1b52      	subs	r2, r2, r5
 810bde6:	6122      	str	r2, [r4, #16]
 810bde8:	f8cd a000 	str.w	sl, [sp]
 810bdec:	464b      	mov	r3, r9
 810bdee:	aa03      	add	r2, sp, #12
 810bdf0:	4621      	mov	r1, r4
 810bdf2:	4640      	mov	r0, r8
 810bdf4:	f7ff fee4 	bl	810bbc0 <_printf_common>
 810bdf8:	3001      	adds	r0, #1
 810bdfa:	d14a      	bne.n	810be92 <_printf_i+0x1f6>
 810bdfc:	f04f 30ff 	mov.w	r0, #4294967295
 810be00:	b004      	add	sp, #16
 810be02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810be06:	6823      	ldr	r3, [r4, #0]
 810be08:	f043 0320 	orr.w	r3, r3, #32
 810be0c:	6023      	str	r3, [r4, #0]
 810be0e:	4833      	ldr	r0, [pc, #204]	; (810bedc <_printf_i+0x240>)
 810be10:	2778      	movs	r7, #120	; 0x78
 810be12:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 810be16:	6823      	ldr	r3, [r4, #0]
 810be18:	6829      	ldr	r1, [r5, #0]
 810be1a:	061f      	lsls	r7, r3, #24
 810be1c:	f851 6b04 	ldr.w	r6, [r1], #4
 810be20:	d402      	bmi.n	810be28 <_printf_i+0x18c>
 810be22:	065f      	lsls	r7, r3, #25
 810be24:	bf48      	it	mi
 810be26:	b2b6      	uxthmi	r6, r6
 810be28:	07df      	lsls	r7, r3, #31
 810be2a:	bf48      	it	mi
 810be2c:	f043 0320 	orrmi.w	r3, r3, #32
 810be30:	6029      	str	r1, [r5, #0]
 810be32:	bf48      	it	mi
 810be34:	6023      	strmi	r3, [r4, #0]
 810be36:	b91e      	cbnz	r6, 810be40 <_printf_i+0x1a4>
 810be38:	6823      	ldr	r3, [r4, #0]
 810be3a:	f023 0320 	bic.w	r3, r3, #32
 810be3e:	6023      	str	r3, [r4, #0]
 810be40:	2310      	movs	r3, #16
 810be42:	e7a7      	b.n	810bd94 <_printf_i+0xf8>
 810be44:	4824      	ldr	r0, [pc, #144]	; (810bed8 <_printf_i+0x23c>)
 810be46:	e7e4      	b.n	810be12 <_printf_i+0x176>
 810be48:	4615      	mov	r5, r2
 810be4a:	e7bd      	b.n	810bdc8 <_printf_i+0x12c>
 810be4c:	682b      	ldr	r3, [r5, #0]
 810be4e:	6826      	ldr	r6, [r4, #0]
 810be50:	6961      	ldr	r1, [r4, #20]
 810be52:	1d18      	adds	r0, r3, #4
 810be54:	6028      	str	r0, [r5, #0]
 810be56:	0635      	lsls	r5, r6, #24
 810be58:	681b      	ldr	r3, [r3, #0]
 810be5a:	d501      	bpl.n	810be60 <_printf_i+0x1c4>
 810be5c:	6019      	str	r1, [r3, #0]
 810be5e:	e002      	b.n	810be66 <_printf_i+0x1ca>
 810be60:	0670      	lsls	r0, r6, #25
 810be62:	d5fb      	bpl.n	810be5c <_printf_i+0x1c0>
 810be64:	8019      	strh	r1, [r3, #0]
 810be66:	2300      	movs	r3, #0
 810be68:	6123      	str	r3, [r4, #16]
 810be6a:	4615      	mov	r5, r2
 810be6c:	e7bc      	b.n	810bde8 <_printf_i+0x14c>
 810be6e:	682b      	ldr	r3, [r5, #0]
 810be70:	1d1a      	adds	r2, r3, #4
 810be72:	602a      	str	r2, [r5, #0]
 810be74:	681d      	ldr	r5, [r3, #0]
 810be76:	6862      	ldr	r2, [r4, #4]
 810be78:	2100      	movs	r1, #0
 810be7a:	4628      	mov	r0, r5
 810be7c:	f7f4 fa30 	bl	81002e0 <memchr>
 810be80:	b108      	cbz	r0, 810be86 <_printf_i+0x1ea>
 810be82:	1b40      	subs	r0, r0, r5
 810be84:	6060      	str	r0, [r4, #4]
 810be86:	6863      	ldr	r3, [r4, #4]
 810be88:	6123      	str	r3, [r4, #16]
 810be8a:	2300      	movs	r3, #0
 810be8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810be90:	e7aa      	b.n	810bde8 <_printf_i+0x14c>
 810be92:	6923      	ldr	r3, [r4, #16]
 810be94:	462a      	mov	r2, r5
 810be96:	4649      	mov	r1, r9
 810be98:	4640      	mov	r0, r8
 810be9a:	47d0      	blx	sl
 810be9c:	3001      	adds	r0, #1
 810be9e:	d0ad      	beq.n	810bdfc <_printf_i+0x160>
 810bea0:	6823      	ldr	r3, [r4, #0]
 810bea2:	079b      	lsls	r3, r3, #30
 810bea4:	d413      	bmi.n	810bece <_printf_i+0x232>
 810bea6:	68e0      	ldr	r0, [r4, #12]
 810bea8:	9b03      	ldr	r3, [sp, #12]
 810beaa:	4298      	cmp	r0, r3
 810beac:	bfb8      	it	lt
 810beae:	4618      	movlt	r0, r3
 810beb0:	e7a6      	b.n	810be00 <_printf_i+0x164>
 810beb2:	2301      	movs	r3, #1
 810beb4:	4632      	mov	r2, r6
 810beb6:	4649      	mov	r1, r9
 810beb8:	4640      	mov	r0, r8
 810beba:	47d0      	blx	sl
 810bebc:	3001      	adds	r0, #1
 810bebe:	d09d      	beq.n	810bdfc <_printf_i+0x160>
 810bec0:	3501      	adds	r5, #1
 810bec2:	68e3      	ldr	r3, [r4, #12]
 810bec4:	9903      	ldr	r1, [sp, #12]
 810bec6:	1a5b      	subs	r3, r3, r1
 810bec8:	42ab      	cmp	r3, r5
 810beca:	dcf2      	bgt.n	810beb2 <_printf_i+0x216>
 810becc:	e7eb      	b.n	810bea6 <_printf_i+0x20a>
 810bece:	2500      	movs	r5, #0
 810bed0:	f104 0619 	add.w	r6, r4, #25
 810bed4:	e7f5      	b.n	810bec2 <_printf_i+0x226>
 810bed6:	bf00      	nop
 810bed8:	0810c359 	.word	0x0810c359
 810bedc:	0810c36a 	.word	0x0810c36a

0810bee0 <__sflush_r>:
 810bee0:	898a      	ldrh	r2, [r1, #12]
 810bee2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810bee6:	4605      	mov	r5, r0
 810bee8:	0710      	lsls	r0, r2, #28
 810beea:	460c      	mov	r4, r1
 810beec:	d458      	bmi.n	810bfa0 <__sflush_r+0xc0>
 810beee:	684b      	ldr	r3, [r1, #4]
 810bef0:	2b00      	cmp	r3, #0
 810bef2:	dc05      	bgt.n	810bf00 <__sflush_r+0x20>
 810bef4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810bef6:	2b00      	cmp	r3, #0
 810bef8:	dc02      	bgt.n	810bf00 <__sflush_r+0x20>
 810befa:	2000      	movs	r0, #0
 810befc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810bf00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810bf02:	2e00      	cmp	r6, #0
 810bf04:	d0f9      	beq.n	810befa <__sflush_r+0x1a>
 810bf06:	2300      	movs	r3, #0
 810bf08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810bf0c:	682f      	ldr	r7, [r5, #0]
 810bf0e:	6a21      	ldr	r1, [r4, #32]
 810bf10:	602b      	str	r3, [r5, #0]
 810bf12:	d032      	beq.n	810bf7a <__sflush_r+0x9a>
 810bf14:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810bf16:	89a3      	ldrh	r3, [r4, #12]
 810bf18:	075a      	lsls	r2, r3, #29
 810bf1a:	d505      	bpl.n	810bf28 <__sflush_r+0x48>
 810bf1c:	6863      	ldr	r3, [r4, #4]
 810bf1e:	1ac0      	subs	r0, r0, r3
 810bf20:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810bf22:	b10b      	cbz	r3, 810bf28 <__sflush_r+0x48>
 810bf24:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810bf26:	1ac0      	subs	r0, r0, r3
 810bf28:	2300      	movs	r3, #0
 810bf2a:	4602      	mov	r2, r0
 810bf2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810bf2e:	6a21      	ldr	r1, [r4, #32]
 810bf30:	4628      	mov	r0, r5
 810bf32:	47b0      	blx	r6
 810bf34:	1c43      	adds	r3, r0, #1
 810bf36:	89a3      	ldrh	r3, [r4, #12]
 810bf38:	d106      	bne.n	810bf48 <__sflush_r+0x68>
 810bf3a:	6829      	ldr	r1, [r5, #0]
 810bf3c:	291d      	cmp	r1, #29
 810bf3e:	d82b      	bhi.n	810bf98 <__sflush_r+0xb8>
 810bf40:	4a29      	ldr	r2, [pc, #164]	; (810bfe8 <__sflush_r+0x108>)
 810bf42:	410a      	asrs	r2, r1
 810bf44:	07d6      	lsls	r6, r2, #31
 810bf46:	d427      	bmi.n	810bf98 <__sflush_r+0xb8>
 810bf48:	2200      	movs	r2, #0
 810bf4a:	6062      	str	r2, [r4, #4]
 810bf4c:	04d9      	lsls	r1, r3, #19
 810bf4e:	6922      	ldr	r2, [r4, #16]
 810bf50:	6022      	str	r2, [r4, #0]
 810bf52:	d504      	bpl.n	810bf5e <__sflush_r+0x7e>
 810bf54:	1c42      	adds	r2, r0, #1
 810bf56:	d101      	bne.n	810bf5c <__sflush_r+0x7c>
 810bf58:	682b      	ldr	r3, [r5, #0]
 810bf5a:	b903      	cbnz	r3, 810bf5e <__sflush_r+0x7e>
 810bf5c:	6560      	str	r0, [r4, #84]	; 0x54
 810bf5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810bf60:	602f      	str	r7, [r5, #0]
 810bf62:	2900      	cmp	r1, #0
 810bf64:	d0c9      	beq.n	810befa <__sflush_r+0x1a>
 810bf66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810bf6a:	4299      	cmp	r1, r3
 810bf6c:	d002      	beq.n	810bf74 <__sflush_r+0x94>
 810bf6e:	4628      	mov	r0, r5
 810bf70:	f7ff fbea 	bl	810b748 <_free_r>
 810bf74:	2000      	movs	r0, #0
 810bf76:	6360      	str	r0, [r4, #52]	; 0x34
 810bf78:	e7c0      	b.n	810befc <__sflush_r+0x1c>
 810bf7a:	2301      	movs	r3, #1
 810bf7c:	4628      	mov	r0, r5
 810bf7e:	47b0      	blx	r6
 810bf80:	1c41      	adds	r1, r0, #1
 810bf82:	d1c8      	bne.n	810bf16 <__sflush_r+0x36>
 810bf84:	682b      	ldr	r3, [r5, #0]
 810bf86:	2b00      	cmp	r3, #0
 810bf88:	d0c5      	beq.n	810bf16 <__sflush_r+0x36>
 810bf8a:	2b1d      	cmp	r3, #29
 810bf8c:	d001      	beq.n	810bf92 <__sflush_r+0xb2>
 810bf8e:	2b16      	cmp	r3, #22
 810bf90:	d101      	bne.n	810bf96 <__sflush_r+0xb6>
 810bf92:	602f      	str	r7, [r5, #0]
 810bf94:	e7b1      	b.n	810befa <__sflush_r+0x1a>
 810bf96:	89a3      	ldrh	r3, [r4, #12]
 810bf98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810bf9c:	81a3      	strh	r3, [r4, #12]
 810bf9e:	e7ad      	b.n	810befc <__sflush_r+0x1c>
 810bfa0:	690f      	ldr	r7, [r1, #16]
 810bfa2:	2f00      	cmp	r7, #0
 810bfa4:	d0a9      	beq.n	810befa <__sflush_r+0x1a>
 810bfa6:	0793      	lsls	r3, r2, #30
 810bfa8:	680e      	ldr	r6, [r1, #0]
 810bfaa:	bf08      	it	eq
 810bfac:	694b      	ldreq	r3, [r1, #20]
 810bfae:	600f      	str	r7, [r1, #0]
 810bfb0:	bf18      	it	ne
 810bfb2:	2300      	movne	r3, #0
 810bfb4:	eba6 0807 	sub.w	r8, r6, r7
 810bfb8:	608b      	str	r3, [r1, #8]
 810bfba:	f1b8 0f00 	cmp.w	r8, #0
 810bfbe:	dd9c      	ble.n	810befa <__sflush_r+0x1a>
 810bfc0:	6a21      	ldr	r1, [r4, #32]
 810bfc2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810bfc4:	4643      	mov	r3, r8
 810bfc6:	463a      	mov	r2, r7
 810bfc8:	4628      	mov	r0, r5
 810bfca:	47b0      	blx	r6
 810bfcc:	2800      	cmp	r0, #0
 810bfce:	dc06      	bgt.n	810bfde <__sflush_r+0xfe>
 810bfd0:	89a3      	ldrh	r3, [r4, #12]
 810bfd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810bfd6:	81a3      	strh	r3, [r4, #12]
 810bfd8:	f04f 30ff 	mov.w	r0, #4294967295
 810bfdc:	e78e      	b.n	810befc <__sflush_r+0x1c>
 810bfde:	4407      	add	r7, r0
 810bfe0:	eba8 0800 	sub.w	r8, r8, r0
 810bfe4:	e7e9      	b.n	810bfba <__sflush_r+0xda>
 810bfe6:	bf00      	nop
 810bfe8:	dfbffffe 	.word	0xdfbffffe

0810bfec <_fflush_r>:
 810bfec:	b538      	push	{r3, r4, r5, lr}
 810bfee:	690b      	ldr	r3, [r1, #16]
 810bff0:	4605      	mov	r5, r0
 810bff2:	460c      	mov	r4, r1
 810bff4:	b913      	cbnz	r3, 810bffc <_fflush_r+0x10>
 810bff6:	2500      	movs	r5, #0
 810bff8:	4628      	mov	r0, r5
 810bffa:	bd38      	pop	{r3, r4, r5, pc}
 810bffc:	b118      	cbz	r0, 810c006 <_fflush_r+0x1a>
 810bffe:	6a03      	ldr	r3, [r0, #32]
 810c000:	b90b      	cbnz	r3, 810c006 <_fflush_r+0x1a>
 810c002:	f7ff fa8b 	bl	810b51c <__sinit>
 810c006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810c00a:	2b00      	cmp	r3, #0
 810c00c:	d0f3      	beq.n	810bff6 <_fflush_r+0xa>
 810c00e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810c010:	07d0      	lsls	r0, r2, #31
 810c012:	d404      	bmi.n	810c01e <_fflush_r+0x32>
 810c014:	0599      	lsls	r1, r3, #22
 810c016:	d402      	bmi.n	810c01e <_fflush_r+0x32>
 810c018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810c01a:	f7ff fb84 	bl	810b726 <__retarget_lock_acquire_recursive>
 810c01e:	4628      	mov	r0, r5
 810c020:	4621      	mov	r1, r4
 810c022:	f7ff ff5d 	bl	810bee0 <__sflush_r>
 810c026:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810c028:	07da      	lsls	r2, r3, #31
 810c02a:	4605      	mov	r5, r0
 810c02c:	d4e4      	bmi.n	810bff8 <_fflush_r+0xc>
 810c02e:	89a3      	ldrh	r3, [r4, #12]
 810c030:	059b      	lsls	r3, r3, #22
 810c032:	d4e1      	bmi.n	810bff8 <_fflush_r+0xc>
 810c034:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810c036:	f7ff fb77 	bl	810b728 <__retarget_lock_release_recursive>
 810c03a:	e7dd      	b.n	810bff8 <_fflush_r+0xc>

0810c03c <__swbuf_r>:
 810c03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c03e:	460e      	mov	r6, r1
 810c040:	4614      	mov	r4, r2
 810c042:	4605      	mov	r5, r0
 810c044:	b118      	cbz	r0, 810c04e <__swbuf_r+0x12>
 810c046:	6a03      	ldr	r3, [r0, #32]
 810c048:	b90b      	cbnz	r3, 810c04e <__swbuf_r+0x12>
 810c04a:	f7ff fa67 	bl	810b51c <__sinit>
 810c04e:	69a3      	ldr	r3, [r4, #24]
 810c050:	60a3      	str	r3, [r4, #8]
 810c052:	89a3      	ldrh	r3, [r4, #12]
 810c054:	071a      	lsls	r2, r3, #28
 810c056:	d525      	bpl.n	810c0a4 <__swbuf_r+0x68>
 810c058:	6923      	ldr	r3, [r4, #16]
 810c05a:	b31b      	cbz	r3, 810c0a4 <__swbuf_r+0x68>
 810c05c:	6823      	ldr	r3, [r4, #0]
 810c05e:	6922      	ldr	r2, [r4, #16]
 810c060:	1a98      	subs	r0, r3, r2
 810c062:	6963      	ldr	r3, [r4, #20]
 810c064:	b2f6      	uxtb	r6, r6
 810c066:	4283      	cmp	r3, r0
 810c068:	4637      	mov	r7, r6
 810c06a:	dc04      	bgt.n	810c076 <__swbuf_r+0x3a>
 810c06c:	4621      	mov	r1, r4
 810c06e:	4628      	mov	r0, r5
 810c070:	f7ff ffbc 	bl	810bfec <_fflush_r>
 810c074:	b9e0      	cbnz	r0, 810c0b0 <__swbuf_r+0x74>
 810c076:	68a3      	ldr	r3, [r4, #8]
 810c078:	3b01      	subs	r3, #1
 810c07a:	60a3      	str	r3, [r4, #8]
 810c07c:	6823      	ldr	r3, [r4, #0]
 810c07e:	1c5a      	adds	r2, r3, #1
 810c080:	6022      	str	r2, [r4, #0]
 810c082:	701e      	strb	r6, [r3, #0]
 810c084:	6962      	ldr	r2, [r4, #20]
 810c086:	1c43      	adds	r3, r0, #1
 810c088:	429a      	cmp	r2, r3
 810c08a:	d004      	beq.n	810c096 <__swbuf_r+0x5a>
 810c08c:	89a3      	ldrh	r3, [r4, #12]
 810c08e:	07db      	lsls	r3, r3, #31
 810c090:	d506      	bpl.n	810c0a0 <__swbuf_r+0x64>
 810c092:	2e0a      	cmp	r6, #10
 810c094:	d104      	bne.n	810c0a0 <__swbuf_r+0x64>
 810c096:	4621      	mov	r1, r4
 810c098:	4628      	mov	r0, r5
 810c09a:	f7ff ffa7 	bl	810bfec <_fflush_r>
 810c09e:	b938      	cbnz	r0, 810c0b0 <__swbuf_r+0x74>
 810c0a0:	4638      	mov	r0, r7
 810c0a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810c0a4:	4621      	mov	r1, r4
 810c0a6:	4628      	mov	r0, r5
 810c0a8:	f000 f806 	bl	810c0b8 <__swsetup_r>
 810c0ac:	2800      	cmp	r0, #0
 810c0ae:	d0d5      	beq.n	810c05c <__swbuf_r+0x20>
 810c0b0:	f04f 37ff 	mov.w	r7, #4294967295
 810c0b4:	e7f4      	b.n	810c0a0 <__swbuf_r+0x64>
	...

0810c0b8 <__swsetup_r>:
 810c0b8:	b538      	push	{r3, r4, r5, lr}
 810c0ba:	4b2a      	ldr	r3, [pc, #168]	; (810c164 <__swsetup_r+0xac>)
 810c0bc:	4605      	mov	r5, r0
 810c0be:	6818      	ldr	r0, [r3, #0]
 810c0c0:	460c      	mov	r4, r1
 810c0c2:	b118      	cbz	r0, 810c0cc <__swsetup_r+0x14>
 810c0c4:	6a03      	ldr	r3, [r0, #32]
 810c0c6:	b90b      	cbnz	r3, 810c0cc <__swsetup_r+0x14>
 810c0c8:	f7ff fa28 	bl	810b51c <__sinit>
 810c0cc:	89a3      	ldrh	r3, [r4, #12]
 810c0ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810c0d2:	0718      	lsls	r0, r3, #28
 810c0d4:	d422      	bmi.n	810c11c <__swsetup_r+0x64>
 810c0d6:	06d9      	lsls	r1, r3, #27
 810c0d8:	d407      	bmi.n	810c0ea <__swsetup_r+0x32>
 810c0da:	2309      	movs	r3, #9
 810c0dc:	602b      	str	r3, [r5, #0]
 810c0de:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 810c0e2:	81a3      	strh	r3, [r4, #12]
 810c0e4:	f04f 30ff 	mov.w	r0, #4294967295
 810c0e8:	e034      	b.n	810c154 <__swsetup_r+0x9c>
 810c0ea:	0758      	lsls	r0, r3, #29
 810c0ec:	d512      	bpl.n	810c114 <__swsetup_r+0x5c>
 810c0ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810c0f0:	b141      	cbz	r1, 810c104 <__swsetup_r+0x4c>
 810c0f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810c0f6:	4299      	cmp	r1, r3
 810c0f8:	d002      	beq.n	810c100 <__swsetup_r+0x48>
 810c0fa:	4628      	mov	r0, r5
 810c0fc:	f7ff fb24 	bl	810b748 <_free_r>
 810c100:	2300      	movs	r3, #0
 810c102:	6363      	str	r3, [r4, #52]	; 0x34
 810c104:	89a3      	ldrh	r3, [r4, #12]
 810c106:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 810c10a:	81a3      	strh	r3, [r4, #12]
 810c10c:	2300      	movs	r3, #0
 810c10e:	6063      	str	r3, [r4, #4]
 810c110:	6923      	ldr	r3, [r4, #16]
 810c112:	6023      	str	r3, [r4, #0]
 810c114:	89a3      	ldrh	r3, [r4, #12]
 810c116:	f043 0308 	orr.w	r3, r3, #8
 810c11a:	81a3      	strh	r3, [r4, #12]
 810c11c:	6923      	ldr	r3, [r4, #16]
 810c11e:	b94b      	cbnz	r3, 810c134 <__swsetup_r+0x7c>
 810c120:	89a3      	ldrh	r3, [r4, #12]
 810c122:	f403 7320 	and.w	r3, r3, #640	; 0x280
 810c126:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810c12a:	d003      	beq.n	810c134 <__swsetup_r+0x7c>
 810c12c:	4621      	mov	r1, r4
 810c12e:	4628      	mov	r0, r5
 810c130:	f000 f850 	bl	810c1d4 <__smakebuf_r>
 810c134:	89a0      	ldrh	r0, [r4, #12]
 810c136:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810c13a:	f010 0301 	ands.w	r3, r0, #1
 810c13e:	d00a      	beq.n	810c156 <__swsetup_r+0x9e>
 810c140:	2300      	movs	r3, #0
 810c142:	60a3      	str	r3, [r4, #8]
 810c144:	6963      	ldr	r3, [r4, #20]
 810c146:	425b      	negs	r3, r3
 810c148:	61a3      	str	r3, [r4, #24]
 810c14a:	6923      	ldr	r3, [r4, #16]
 810c14c:	b943      	cbnz	r3, 810c160 <__swsetup_r+0xa8>
 810c14e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 810c152:	d1c4      	bne.n	810c0de <__swsetup_r+0x26>
 810c154:	bd38      	pop	{r3, r4, r5, pc}
 810c156:	0781      	lsls	r1, r0, #30
 810c158:	bf58      	it	pl
 810c15a:	6963      	ldrpl	r3, [r4, #20]
 810c15c:	60a3      	str	r3, [r4, #8]
 810c15e:	e7f4      	b.n	810c14a <__swsetup_r+0x92>
 810c160:	2000      	movs	r0, #0
 810c162:	e7f7      	b.n	810c154 <__swsetup_r+0x9c>
 810c164:	10000068 	.word	0x10000068

0810c168 <_sbrk_r>:
 810c168:	b538      	push	{r3, r4, r5, lr}
 810c16a:	4d06      	ldr	r5, [pc, #24]	; (810c184 <_sbrk_r+0x1c>)
 810c16c:	2300      	movs	r3, #0
 810c16e:	4604      	mov	r4, r0
 810c170:	4608      	mov	r0, r1
 810c172:	602b      	str	r3, [r5, #0]
 810c174:	f7f5 fdfc 	bl	8101d70 <_sbrk>
 810c178:	1c43      	adds	r3, r0, #1
 810c17a:	d102      	bne.n	810c182 <_sbrk_r+0x1a>
 810c17c:	682b      	ldr	r3, [r5, #0]
 810c17e:	b103      	cbz	r3, 810c182 <_sbrk_r+0x1a>
 810c180:	6023      	str	r3, [r4, #0]
 810c182:	bd38      	pop	{r3, r4, r5, pc}
 810c184:	10000e3c 	.word	0x10000e3c

0810c188 <__swhatbuf_r>:
 810c188:	b570      	push	{r4, r5, r6, lr}
 810c18a:	460c      	mov	r4, r1
 810c18c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810c190:	2900      	cmp	r1, #0
 810c192:	b096      	sub	sp, #88	; 0x58
 810c194:	4615      	mov	r5, r2
 810c196:	461e      	mov	r6, r3
 810c198:	da0d      	bge.n	810c1b6 <__swhatbuf_r+0x2e>
 810c19a:	89a3      	ldrh	r3, [r4, #12]
 810c19c:	f013 0f80 	tst.w	r3, #128	; 0x80
 810c1a0:	f04f 0100 	mov.w	r1, #0
 810c1a4:	bf0c      	ite	eq
 810c1a6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 810c1aa:	2340      	movne	r3, #64	; 0x40
 810c1ac:	2000      	movs	r0, #0
 810c1ae:	6031      	str	r1, [r6, #0]
 810c1b0:	602b      	str	r3, [r5, #0]
 810c1b2:	b016      	add	sp, #88	; 0x58
 810c1b4:	bd70      	pop	{r4, r5, r6, pc}
 810c1b6:	466a      	mov	r2, sp
 810c1b8:	f000 f848 	bl	810c24c <_fstat_r>
 810c1bc:	2800      	cmp	r0, #0
 810c1be:	dbec      	blt.n	810c19a <__swhatbuf_r+0x12>
 810c1c0:	9901      	ldr	r1, [sp, #4]
 810c1c2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 810c1c6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 810c1ca:	4259      	negs	r1, r3
 810c1cc:	4159      	adcs	r1, r3
 810c1ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810c1d2:	e7eb      	b.n	810c1ac <__swhatbuf_r+0x24>

0810c1d4 <__smakebuf_r>:
 810c1d4:	898b      	ldrh	r3, [r1, #12]
 810c1d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810c1d8:	079d      	lsls	r5, r3, #30
 810c1da:	4606      	mov	r6, r0
 810c1dc:	460c      	mov	r4, r1
 810c1de:	d507      	bpl.n	810c1f0 <__smakebuf_r+0x1c>
 810c1e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810c1e4:	6023      	str	r3, [r4, #0]
 810c1e6:	6123      	str	r3, [r4, #16]
 810c1e8:	2301      	movs	r3, #1
 810c1ea:	6163      	str	r3, [r4, #20]
 810c1ec:	b002      	add	sp, #8
 810c1ee:	bd70      	pop	{r4, r5, r6, pc}
 810c1f0:	ab01      	add	r3, sp, #4
 810c1f2:	466a      	mov	r2, sp
 810c1f4:	f7ff ffc8 	bl	810c188 <__swhatbuf_r>
 810c1f8:	9900      	ldr	r1, [sp, #0]
 810c1fa:	4605      	mov	r5, r0
 810c1fc:	4630      	mov	r0, r6
 810c1fe:	f7ff fb0f 	bl	810b820 <_malloc_r>
 810c202:	b948      	cbnz	r0, 810c218 <__smakebuf_r+0x44>
 810c204:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810c208:	059a      	lsls	r2, r3, #22
 810c20a:	d4ef      	bmi.n	810c1ec <__smakebuf_r+0x18>
 810c20c:	f023 0303 	bic.w	r3, r3, #3
 810c210:	f043 0302 	orr.w	r3, r3, #2
 810c214:	81a3      	strh	r3, [r4, #12]
 810c216:	e7e3      	b.n	810c1e0 <__smakebuf_r+0xc>
 810c218:	89a3      	ldrh	r3, [r4, #12]
 810c21a:	6020      	str	r0, [r4, #0]
 810c21c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810c220:	81a3      	strh	r3, [r4, #12]
 810c222:	9b00      	ldr	r3, [sp, #0]
 810c224:	6163      	str	r3, [r4, #20]
 810c226:	9b01      	ldr	r3, [sp, #4]
 810c228:	6120      	str	r0, [r4, #16]
 810c22a:	b15b      	cbz	r3, 810c244 <__smakebuf_r+0x70>
 810c22c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810c230:	4630      	mov	r0, r6
 810c232:	f000 f81d 	bl	810c270 <_isatty_r>
 810c236:	b128      	cbz	r0, 810c244 <__smakebuf_r+0x70>
 810c238:	89a3      	ldrh	r3, [r4, #12]
 810c23a:	f023 0303 	bic.w	r3, r3, #3
 810c23e:	f043 0301 	orr.w	r3, r3, #1
 810c242:	81a3      	strh	r3, [r4, #12]
 810c244:	89a3      	ldrh	r3, [r4, #12]
 810c246:	431d      	orrs	r5, r3
 810c248:	81a5      	strh	r5, [r4, #12]
 810c24a:	e7cf      	b.n	810c1ec <__smakebuf_r+0x18>

0810c24c <_fstat_r>:
 810c24c:	b538      	push	{r3, r4, r5, lr}
 810c24e:	4d07      	ldr	r5, [pc, #28]	; (810c26c <_fstat_r+0x20>)
 810c250:	2300      	movs	r3, #0
 810c252:	4604      	mov	r4, r0
 810c254:	4608      	mov	r0, r1
 810c256:	4611      	mov	r1, r2
 810c258:	602b      	str	r3, [r5, #0]
 810c25a:	f7f5 fd60 	bl	8101d1e <_fstat>
 810c25e:	1c43      	adds	r3, r0, #1
 810c260:	d102      	bne.n	810c268 <_fstat_r+0x1c>
 810c262:	682b      	ldr	r3, [r5, #0]
 810c264:	b103      	cbz	r3, 810c268 <_fstat_r+0x1c>
 810c266:	6023      	str	r3, [r4, #0]
 810c268:	bd38      	pop	{r3, r4, r5, pc}
 810c26a:	bf00      	nop
 810c26c:	10000e3c 	.word	0x10000e3c

0810c270 <_isatty_r>:
 810c270:	b538      	push	{r3, r4, r5, lr}
 810c272:	4d06      	ldr	r5, [pc, #24]	; (810c28c <_isatty_r+0x1c>)
 810c274:	2300      	movs	r3, #0
 810c276:	4604      	mov	r4, r0
 810c278:	4608      	mov	r0, r1
 810c27a:	602b      	str	r3, [r5, #0]
 810c27c:	f7f5 fd5f 	bl	8101d3e <_isatty>
 810c280:	1c43      	adds	r3, r0, #1
 810c282:	d102      	bne.n	810c28a <_isatty_r+0x1a>
 810c284:	682b      	ldr	r3, [r5, #0]
 810c286:	b103      	cbz	r3, 810c28a <_isatty_r+0x1a>
 810c288:	6023      	str	r3, [r4, #0]
 810c28a:	bd38      	pop	{r3, r4, r5, pc}
 810c28c:	10000e3c 	.word	0x10000e3c

0810c290 <_init>:
 810c290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c292:	bf00      	nop
 810c294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810c296:	bc08      	pop	{r3}
 810c298:	469e      	mov	lr, r3
 810c29a:	4770      	bx	lr

0810c29c <_fini>:
 810c29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c29e:	bf00      	nop
 810c2a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810c2a2:	bc08      	pop	{r3}
 810c2a4:	469e      	mov	lr, r3
 810c2a6:	4770      	bx	lr
