# vsim -do "/u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/wave_caches.do" -L riscvio_lib -L altera_mf -l transcript.txt -i -t ns -multisource_delay latest "+typdelays" -voptargs=""+acc"" riscvio_lib.riscvio_tb(struct) -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 16:49:36 on Jun 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 3 FSMs in architecture body "primitive_cache(behav)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "int_ram(mixed)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "obj_init_fsm(behav)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.caches
# Loading ieee.numeric_std(body)
# Loading work.isa(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading altera_mf.altera_mf_components
# Loading work.int_ram(mixed)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.riscvio(struct)#1
# Loading work.ac_wrapper(mixed)#1
# Loading work.alu(behav)#1
# Loading work.alu_a_mux(behav)#1
# Loading work.alu_b_mux(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.at_res_mux(behav)#1
# Loading work.attr_load_unit(behav)#1
# Loading work.block_ram_if(behav)#1
# Loading work.clr_ptr_end_addr_mux(behav)#1
# Loading work.csr_rf_mux(behav)#1
# Loading work.csr_unit(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.dc_wrapper(mixed)#1
# Loading ieee.math_real(body)
# Loading work.primitive_cache(behav)#1
# Loading work.simple_dual_port_ram(behav)#1
# Loading work.simple_dual_port_ram(behav)#2
# Loading work.simple_dual_port_ram(behav)#3
# Loading work.dcbr_wraccess_mux(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.ex_res_mux(behav)#1
# Loading work.fwd_unit(behav)#1
# Loading work.ic_wrapper(mixed)#1
# Loading work.if_reg(behav)#1
# Loading work.me_reg(behav)#1
# Loading work.me_res_mux(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.nop_gen(behav)#1
# Loading work.obj_init_fsm(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.pgu(behav)#1
# Loading work.ral_nop_unit(behav)#1
# Loading work.register_file(behav)#1
# Loading work.stall_logic(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/riscvio_i/ac_i/ld(63 downto 32) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/riscvio_i/ac_i/ld(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/riscvio_i/ac_i/raddr(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/riscvio_i/ac_i/rreq has no driver.
# This port will contribute value (FALSE) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/riscvio_i/ac_i/stall has no driver.
# This port will contribute value (FALSE) to the signal network.
# do /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/wave_caches.do
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "obj_init_fsm(behav)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.caches
# Loading ieee.numeric_std(body)
# Loading work.isa(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading altera_mf.altera_mf_components
# Loading work.int_ram(mixed)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.riscvio(struct)#1
# Loading work.ac_wrapper(mixed)#1
# Loading work.alu(behav)#1
# Loading work.alu_a_mux(behav)#1
# Loading work.alu_b_mux(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.at_res_mux(behav)#1
# Loading work.attr_load_unit(behav)#1
# Loading work.block_ram_if(behav)#1
# Loading work.clr_ptr_end_addr_mux(behav)#1
# Loading work.csr_rf_mux(behav)#1
# Loading work.csr_unit(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.dc_wrapper(mixed)#1
# Loading ieee.math_real(body)
# Loading work.primitive_cache(behav)#1
# Loading work.simple_dual_port_ram(behav)#1
# Loading work.simple_dual_port_ram(behav)#2
# Loading work.simple_dual_port_ram(behav)#3
# Loading work.dcbr_wraccess_mux(behav)#1
# Loading work.decoder(behav)#1
# Loading work.dyn_branch_unit(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.ex_res_mux(behav)#1
# Loading work.fwd_unit(behav)#1
# Loading work.ic_wrapper(mixed)#1
# Loading work.if_reg(behav)#1
# Loading work.me_reg(behav)#1
# Loading work.me_res_mux(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.nop_gen(behav)#1
# Loading work.obj_init_fsm(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.pgu(behav)#1
# Loading work.ral_nop_unit(behav)#1
# Loading work.register_file(behav)#1
# Loading work.stall_logic(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/riscvio_i/ac_i/ld(63 downto 32) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/riscvio_i/ac_i/ld(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/riscvio_i/ac_i/raddr(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/riscvio_i/ac_i/rreq has no driver.
# This port will contribute value (FALSE) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/riscvio_i/ac_i/stall has no driver.
# This port will contribute value (FALSE) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(0)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(1)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(2)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(3)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(4)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(5)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(6)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(7)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(8)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(9)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(10)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(11)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(12)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(13)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(14)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/cache_rows(15)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/tag_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/ic_i/icache/valid_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(0)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(1)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(2)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(3)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(4)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(5)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(6)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(7)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(8)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(9)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(10)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(11)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(12)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(13)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(14)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/cache_rows(15)/row_mem_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/tag_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/dc_i/dcache/valid_memory
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/csr_unit_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/riscvio_i/alu_i
# ** Warning: (vsim-7) Failed to open VHDL file "../../boot.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/int_ram_i/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "../../boot.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /riscvio_tb/int_ram_i/altsyncram_component/MEMORY File: /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd
# Fatal error in Process MEMORY at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd line 40292
# 
# HDL call sequence:
# Stopped at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 41911 Process MEMORY
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 41911 Process MEMORY
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 41911 Process MEMORY
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 41911 Process MEMORY
# 
# hds_start \$HDS_PROJECT_DIR/riscvio_lib/questasim/work
# End time: 16:49:55 on Jun 24,2024, Elapsed time: 0:00:19
# Errors: 1, Warnings: 52
# reading modelsim.ini
vsim -do /u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/wave_caches.do -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest +typdelays -voptargs=\"+acc\" riscvio_lib.riscvio_tb(struct)
