m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/altera_project/logicDesignLab/final_mock1/simulation/modelsim
vflipflop
Z1 !s110 1547151351
!i10b 1
!s100 c=g7MFROPR>?>Bbi<Zl6T3
IJ[j;YZ:GAQ[DAfS^dYRm@0
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
Z3 w1547150791
Z4 8D:/altera_project/logicDesignLab/final_mock1/mock1.v
Z5 FD:/altera_project/logicDesignLab/final_mock1/mock1.v
L0 18
Z6 OV;L;10.3c;59
r1
!s85 0
31
Z7 !s108 1547151351.696000
Z8 !s107 D:/altera_project/logicDesignLab/final_mock1/mock1.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/altera_project/logicDesignLab/final_mock1|D:/altera_project/logicDesignLab/final_mock1/mock1.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+D:/altera_project/logicDesignLab/final_mock1
vmock1
R1
!i10b 1
!s100 <DIIcPaDX=K=@OH3fhd:<2
INJ;YSS?b2R12F9mnd_?[O2
R2
R0
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vtestbench
R1
!i10b 1
!s100 Wb4OnVkF?ZI7XI__A6bOM0
IX?14oM`jLjAG]7`N`XK9;1
R2
R0
w1547151274
8D:/altera_project/logicDesignLab/final_mock1/testbench.v
FD:/altera_project/logicDesignLab/final_mock1/testbench.v
L0 4
R6
r1
!s85 0
31
!s108 1547151351.863000
!s107 D:/altera_project/logicDesignLab/final_mock1/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/altera_project/logicDesignLab/final_mock1|D:/altera_project/logicDesignLab/final_mock1/testbench.v|
!i113 1
R10
R11
