{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 11:09:46 2020 " "Info: Processing started: Tue Sep 08 11:09:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off factorielle -c factorielle --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off factorielle -c factorielle --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register top_op:O\|registre_nbits:Reg_a\|Data_out\[0\] register top_op:O\|registre_nbits:Reg_b\|Data_out\[11\] 208.51 MHz 4.796 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 208.51 MHz between source register \"top_op:O\|registre_nbits:Reg_a\|Data_out\[0\]\" and destination register \"top_op:O\|registre_nbits:Reg_b\|Data_out\[11\]\" (period= 4.796 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.586 ns + Longest register register " "Info: + Longest register to register delay is 4.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_op:O\|registre_nbits:Reg_a\|Data_out\[0\] 1 REG LCFF_X76_Y44_N9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y44_N9; Fanout = 17; REG Node = 'top_op:O\|registre_nbits:Reg_a\|Data_out\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_op:O|registre_nbits:Reg_a|Data_out[0] } "NODE_NAME" } } { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.413 ns) 0.951 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[1\] 2 COMB LCCOMB_X77_Y44_N24 2 " "Info: 2: + IC(0.538 ns) + CELL(0.413 ns) = 0.951 ns; Loc. = LCCOMB_X77_Y44_N24; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { top_op:O|registre_nbits:Reg_a|Data_out[0] top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][1] } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/multcore.tdf" 253 21 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.414 ns) 1.626 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~34 3 COMB LCCOMB_X77_Y44_N0 2 " "Info: 3: + IC(0.261 ns) + CELL(0.414 ns) = 1.626 ns; Loc. = LCCOMB_X77_Y44_N0; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][1] top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.697 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~36 4 COMB LCCOMB_X77_Y44_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.697 ns; Loc. = LCCOMB_X77_Y44_N2; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~34 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.768 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~38 5 COMB LCCOMB_X77_Y44_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.768 ns; Loc. = LCCOMB_X77_Y44_N4; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.839 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~40 6 COMB LCCOMB_X77_Y44_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.839 ns; Loc. = LCCOMB_X77_Y44_N6; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.910 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~42 7 COMB LCCOMB_X77_Y44_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.910 ns; Loc. = LCCOMB_X77_Y44_N8; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~40 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.320 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~43 8 COMB LCCOMB_X77_Y44_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.320 ns; Loc. = LCCOMB_X77_Y44_N10; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~42 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.504 ns) 3.282 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~39 9 COMB LCCOMB_X78_Y44_N14 2 " "Info: 9: + IC(0.458 ns) + CELL(0.504 ns) = 3.282 ns; Loc. = LCCOMB_X78_Y44_N14; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~43 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.353 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~41 10 COMB LCCOMB_X78_Y44_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.353 ns; Loc. = LCCOMB_X78_Y44_N16; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~39 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.424 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~43 11 COMB LCCOMB_X78_Y44_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.424 ns; Loc. = LCCOMB_X78_Y44_N18; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~41 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.495 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~45 12 COMB LCCOMB_X78_Y44_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.495 ns; Loc. = LCCOMB_X78_Y44_N20; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~43 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.566 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~47 13 COMB LCCOMB_X78_Y44_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.566 ns; Loc. = LCCOMB_X78_Y44_N22; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~45 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.976 ns top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~48 14 COMB LCCOMB_X78_Y44_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 3.976 ns; Loc. = LCCOMB_X78_Y44_N24; Fanout = 2; COMB Node = 'top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~47 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 4.502 ns top_op:O\|Mux2_1:Mux2\|Data_out\[11\]~48 15 COMB LCCOMB_X78_Y44_N28 1 " "Info: 15: + IC(0.251 ns) + CELL(0.275 ns) = 4.502 ns; Loc. = LCCOMB_X78_Y44_N28; Fanout = 1; COMB Node = 'top_op:O\|Mux2_1:Mux2\|Data_out\[11\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~48 top_op:O|Mux2_1:Mux2|Data_out[11]~48 } "NODE_NAME" } } { "../../partie_OP/Mux2_1/src/Mux2_1.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Mux2_1/src/Mux2_1.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.586 ns top_op:O\|registre_nbits:Reg_b\|Data_out\[11\] 16 REG LCFF_X78_Y44_N29 2 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 4.586 ns; Loc. = LCFF_X78_Y44_N29; Fanout = 2; REG Node = 'top_op:O\|registre_nbits:Reg_b\|Data_out\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { top_op:O|Mux2_1:Mux2|Data_out[11]~48 top_op:O|registre_nbits:Reg_b|Data_out[11] } "NODE_NAME" } } { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 67.12 % ) " "Info: Total cell delay = 3.078 ns ( 67.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.508 ns ( 32.88 % ) " "Info: Total interconnect delay = 1.508 ns ( 32.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.586 ns" { top_op:O|registre_nbits:Reg_a|Data_out[0] top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][1] top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~34 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~40 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~42 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~43 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~39 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~41 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~43 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~45 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~47 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~48 top_op:O|Mux2_1:Mux2|Data_out[11]~48 top_op:O|registre_nbits:Reg_b|Data_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.586 ns" { top_op:O|registre_nbits:Reg_a|Data_out[0] {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][1] {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~34 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~40 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~42 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~43 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~39 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~41 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~43 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~45 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~47 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~48 {} top_op:O|Mux2_1:Mux2|Data_out[11]~48 {} top_op:O|registre_nbits:Reg_b|Data_out[11] {} } { 0.000ns 0.538ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.458ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.413ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.873 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.537 ns) 2.873 ns top_op:O\|registre_nbits:Reg_b\|Data_out\[11\] 3 REG LCFF_X78_Y44_N29 2 " "Info: 3: + IC(1.233 ns) + CELL(0.537 ns) = 2.873 ns; Loc. = LCFF_X78_Y44_N29; Fanout = 2; REG Node = 'top_op:O\|registre_nbits:Reg_b\|Data_out\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { CLK~clkctrl top_op:O|registre_nbits:Reg_b|Data_out[11] } "NODE_NAME" } } { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.12 % ) " "Info: Total cell delay = 1.526 ns ( 53.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 46.88 % ) " "Info: Total interconnect delay = 1.347 ns ( 46.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLK CLK~clkctrl top_op:O|registre_nbits:Reg_b|Data_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CLK {} CLK~combout {} CLK~clkctrl {} top_op:O|registre_nbits:Reg_b|Data_out[11] {} } { 0.000ns 0.000ns 0.114ns 1.233ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.869 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.537 ns) 2.869 ns top_op:O\|registre_nbits:Reg_a\|Data_out\[0\] 3 REG LCFF_X76_Y44_N9 17 " "Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 2.869 ns; Loc. = LCFF_X76_Y44_N9; Fanout = 17; REG Node = 'top_op:O\|registre_nbits:Reg_a\|Data_out\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { CLK~clkctrl top_op:O|registre_nbits:Reg_a|Data_out[0] } "NODE_NAME" } } { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.19 % ) " "Info: Total cell delay = 1.526 ns ( 53.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.343 ns ( 46.81 % ) " "Info: Total interconnect delay = 1.343 ns ( 46.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { CLK CLK~clkctrl top_op:O|registre_nbits:Reg_a|Data_out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { CLK {} CLK~combout {} CLK~clkctrl {} top_op:O|registre_nbits:Reg_a|Data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLK CLK~clkctrl top_op:O|registre_nbits:Reg_b|Data_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CLK {} CLK~combout {} CLK~clkctrl {} top_op:O|registre_nbits:Reg_b|Data_out[11] {} } { 0.000ns 0.000ns 0.114ns 1.233ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { CLK CLK~clkctrl top_op:O|registre_nbits:Reg_a|Data_out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { CLK {} CLK~combout {} CLK~clkctrl {} top_op:O|registre_nbits:Reg_a|Data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.586 ns" { top_op:O|registre_nbits:Reg_a|Data_out[0] top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][1] top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~34 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~40 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~42 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~43 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~39 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~41 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~43 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~45 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~47 top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~48 top_op:O|Mux2_1:Mux2|Data_out[11]~48 top_op:O|registre_nbits:Reg_b|Data_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.586 ns" { top_op:O|registre_nbits:Reg_a|Data_out[0] {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][1] {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~34 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~40 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~42 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~43 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~39 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~41 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~43 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~45 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~47 {} top_op:O|Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~48 {} top_op:O|Mux2_1:Mux2|Data_out[11]~48 {} top_op:O|registre_nbits:Reg_b|Data_out[11] {} } { 0.000ns 0.538ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.458ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.413ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLK CLK~clkctrl top_op:O|registre_nbits:Reg_b|Data_out[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CLK {} CLK~combout {} CLK~clkctrl {} top_op:O|registre_nbits:Reg_b|Data_out[11] {} } { 0.000ns 0.000ns 0.114ns 1.233ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { CLK CLK~clkctrl top_op:O|registre_nbits:Reg_a|Data_out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { CLK {} CLK~combout {} CLK~clkctrl {} top_op:O|registre_nbits:Reg_a|Data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "top_op:O\|registre_nbits:Reg_c\|Data_out\[2\] N\[0\] CLK 6.144 ns register " "Info: tsu for register \"top_op:O\|registre_nbits:Reg_c\|Data_out\[2\]\" (data pin = \"N\[0\]\", clock pin = \"CLK\") is 6.144 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.053 ns + Longest pin register " "Info: + Longest pin to register delay is 9.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns N\[0\] 1 PIN PIN_C22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; PIN Node = 'N\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[0] } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.121 ns) + CELL(0.420 ns) 6.391 ns top_op:O\|Mux2_1:Mux1\|Data_out\[0\]~4 2 COMB LCCOMB_X76_Y44_N8 2 " "Info: 2: + IC(5.121 ns) + CELL(0.420 ns) = 6.391 ns; Loc. = LCCOMB_X76_Y44_N8; Fanout = 2; COMB Node = 'top_op:O\|Mux2_1:Mux1\|Data_out\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { N[0] top_op:O|Mux2_1:Mux1|Data_out[0]~4 } "NODE_NAME" } } { "../../partie_OP/Mux2_1/src/Mux2_1.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Mux2_1/src/Mux2_1.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.398 ns) 7.461 ns P_C:C\|n_state.E3~1 3 COMB LCCOMB_X74_Y44_N26 14 " "Info: 3: + IC(0.672 ns) + CELL(0.398 ns) = 7.461 ns; Loc. = LCCOMB_X74_Y44_N26; Fanout = 14; COMB Node = 'P_C:C\|n_state.E3~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { top_op:O|Mux2_1:Mux1|Data_out[0]~4 P_C:C|n_state.E3~1 } "NODE_NAME" } } { "../../partie_CT/src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.660 ns) 9.053 ns top_op:O\|registre_nbits:Reg_c\|Data_out\[2\] 4 REG LCFF_X78_Y44_N7 1 " "Info: 4: + IC(0.932 ns) + CELL(0.660 ns) = 9.053 ns; Loc. = LCFF_X78_Y44_N7; Fanout = 1; REG Node = 'top_op:O\|registre_nbits:Reg_c\|Data_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { P_C:C|n_state.E3~1 top_op:O|registre_nbits:Reg_c|Data_out[2] } "NODE_NAME" } } { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.328 ns ( 25.72 % ) " "Info: Total cell delay = 2.328 ns ( 25.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.725 ns ( 74.28 % ) " "Info: Total interconnect delay = 6.725 ns ( 74.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { N[0] top_op:O|Mux2_1:Mux1|Data_out[0]~4 P_C:C|n_state.E3~1 top_op:O|registre_nbits:Reg_c|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.053 ns" { N[0] {} N[0]~combout {} top_op:O|Mux2_1:Mux1|Data_out[0]~4 {} P_C:C|n_state.E3~1 {} top_op:O|registre_nbits:Reg_c|Data_out[2] {} } { 0.000ns 0.000ns 5.121ns 0.672ns 0.932ns } { 0.000ns 0.850ns 0.420ns 0.398ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.873 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.537 ns) 2.873 ns top_op:O\|registre_nbits:Reg_c\|Data_out\[2\] 3 REG LCFF_X78_Y44_N7 1 " "Info: 3: + IC(1.233 ns) + CELL(0.537 ns) = 2.873 ns; Loc. = LCFF_X78_Y44_N7; Fanout = 1; REG Node = 'top_op:O\|registre_nbits:Reg_c\|Data_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { CLK~clkctrl top_op:O|registre_nbits:Reg_c|Data_out[2] } "NODE_NAME" } } { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.12 % ) " "Info: Total cell delay = 1.526 ns ( 53.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 46.88 % ) " "Info: Total interconnect delay = 1.347 ns ( 46.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLK CLK~clkctrl top_op:O|registre_nbits:Reg_c|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CLK {} CLK~combout {} CLK~clkctrl {} top_op:O|registre_nbits:Reg_c|Data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.233ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { N[0] top_op:O|Mux2_1:Mux1|Data_out[0]~4 P_C:C|n_state.E3~1 top_op:O|registre_nbits:Reg_c|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.053 ns" { N[0] {} N[0]~combout {} top_op:O|Mux2_1:Mux1|Data_out[0]~4 {} P_C:C|n_state.E3~1 {} top_op:O|registre_nbits:Reg_c|Data_out[2] {} } { 0.000ns 0.000ns 5.121ns 0.672ns 0.932ns } { 0.000ns 0.850ns 0.420ns 0.398ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLK CLK~clkctrl top_op:O|registre_nbits:Reg_c|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CLK {} CLK~combout {} CLK~clkctrl {} top_op:O|registre_nbits:Reg_c|Data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.233ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK fact\[1\] top_op:O\|registre_nbits:Reg_c\|Data_out\[1\] 7.412 ns register " "Info: tco from clock \"CLK\" to destination pin \"fact\[1\]\" through register \"top_op:O\|registre_nbits:Reg_c\|Data_out\[1\]\" is 7.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.871 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.537 ns) 2.871 ns top_op:O\|registre_nbits:Reg_c\|Data_out\[1\] 3 REG LCFF_X77_Y44_N1 1 " "Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.871 ns; Loc. = LCFF_X77_Y44_N1; Fanout = 1; REG Node = 'top_op:O\|registre_nbits:Reg_c\|Data_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { CLK~clkctrl top_op:O|registre_nbits:Reg_c|Data_out[1] } "NODE_NAME" } } { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.15 % ) " "Info: Total cell delay = 1.526 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.345 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.345 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLK CLK~clkctrl top_op:O|registre_nbits:Reg_c|Data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLK {} CLK~combout {} CLK~clkctrl {} top_op:O|registre_nbits:Reg_c|Data_out[1] {} } { 0.000ns 0.000ns 0.114ns 1.231ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.291 ns + Longest register pin " "Info: + Longest register to pin delay is 4.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_op:O\|registre_nbits:Reg_c\|Data_out\[1\] 1 REG LCFF_X77_Y44_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X77_Y44_N1; Fanout = 1; REG Node = 'top_op:O\|registre_nbits:Reg_c\|Data_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_op:O|registre_nbits:Reg_c|Data_out[1] } "NODE_NAME" } } { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(2.632 ns) 4.291 ns fact\[1\] 2 PIN PIN_H28 0 " "Info: 2: + IC(1.659 ns) + CELL(2.632 ns) = 4.291 ns; Loc. = PIN_H28; Fanout = 0; PIN Node = 'fact\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { top_op:O|registre_nbits:Reg_c|Data_out[1] fact[1] } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 61.34 % ) " "Info: Total cell delay = 2.632 ns ( 61.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 38.66 % ) " "Info: Total interconnect delay = 1.659 ns ( 38.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { top_op:O|registre_nbits:Reg_c|Data_out[1] fact[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.291 ns" { top_op:O|registre_nbits:Reg_c|Data_out[1] {} fact[1] {} } { 0.000ns 1.659ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLK CLK~clkctrl top_op:O|registre_nbits:Reg_c|Data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLK {} CLK~combout {} CLK~clkctrl {} top_op:O|registre_nbits:Reg_c|Data_out[1] {} } { 0.000ns 0.000ns 0.114ns 1.231ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { top_op:O|registre_nbits:Reg_c|Data_out[1] fact[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.291 ns" { top_op:O|registre_nbits:Reg_c|Data_out[1] {} fact[1] {} } { 0.000ns 1.659ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "P_C:C\|c_state.E1 START CLK 0.122 ns register " "Info: th for register \"P_C:C\|c_state.E1\" (data pin = \"START\", clock pin = \"CLK\") is 0.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.865 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 2.865 ns P_C:C\|c_state.E1 3 REG LCFF_X74_Y44_N29 16 " "Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.865 ns; Loc. = LCFF_X74_Y44_N29; Fanout = 16; REG Node = 'P_C:C\|c_state.E1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { CLK~clkctrl P_C:C|c_state.E1 } "NODE_NAME" } } { "../../partie_CT/src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.26 % ) " "Info: Total cell delay = 1.526 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 46.74 % ) " "Info: Total interconnect delay = 1.339 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLK CLK~clkctrl P_C:C|c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLK {} CLK~combout {} CLK~clkctrl {} P_C:C|c_state.E1 {} } { 0.000ns 0.000ns 0.114ns 1.225ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../partie_CT/src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.009 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns START 1 PIN PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'START'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.438 ns) 2.925 ns P_C:C\|n_state.E1~0 2 COMB LCCOMB_X74_Y44_N28 1 " "Info: 2: + IC(1.528 ns) + CELL(0.438 ns) = 2.925 ns; Loc. = LCCOMB_X74_Y44_N28; Fanout = 1; COMB Node = 'P_C:C\|n_state.E1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { START P_C:C|n_state.E1~0 } "NODE_NAME" } } { "../../partie_CT/src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.009 ns P_C:C\|c_state.E1 3 REG LCFF_X74_Y44_N29 16 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.009 ns; Loc. = LCFF_X74_Y44_N29; Fanout = 16; REG Node = 'P_C:C\|c_state.E1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { P_C:C|n_state.E1~0 P_C:C|c_state.E1 } "NODE_NAME" } } { "../../partie_CT/src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 49.22 % ) " "Info: Total cell delay = 1.481 ns ( 49.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.528 ns ( 50.78 % ) " "Info: Total interconnect delay = 1.528 ns ( 50.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.009 ns" { START P_C:C|n_state.E1~0 P_C:C|c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.009 ns" { START {} START~combout {} P_C:C|n_state.E1~0 {} P_C:C|c_state.E1 {} } { 0.000ns 0.000ns 1.528ns 0.000ns } { 0.000ns 0.959ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLK CLK~clkctrl P_C:C|c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLK {} CLK~combout {} CLK~clkctrl {} P_C:C|c_state.E1 {} } { 0.000ns 0.000ns 0.114ns 1.225ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.009 ns" { START P_C:C|n_state.E1~0 P_C:C|c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.009 ns" { START {} START~combout {} P_C:C|n_state.E1~0 {} P_C:C|c_state.E1 {} } { 0.000ns 0.000ns 1.528ns 0.000ns } { 0.000ns 0.959ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 11:09:47 2020 " "Info: Processing ended: Tue Sep 08 11:09:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
