
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.14+36 (git sha1 15a4e900b, gcc 7.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jan22_SW_Release, released at Sat Jan 29 02:42:49 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jan22_SW_Release, released at Sat Jan 29 02:42:49 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_arb.v'
VERIFIC-INFO [VERI-1328] wb_dma_ch_arb.v:86: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_ch_arb.v:86: back to file 'wb_dma_ch_arb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_pri_enc.v'
VERIFIC-INFO [VERI-1328] wb_dma_ch_pri_enc.v:91: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_ch_pri_enc.v:91: back to file 'wb_dma_ch_pri_enc.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_rf.v'
VERIFIC-INFO [VERI-1328] wb_dma_ch_rf.v:93: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_ch_rf.v:93: back to file 'wb_dma_ch_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_sel.v'
VERIFIC-INFO [VERI-1328] wb_dma_ch_sel.v:96: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_ch_sel.v:96: back to file 'wb_dma_ch_sel.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_de.v'
VERIFIC-INFO [VERI-1328] wb_dma_de.v:87: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_de.v:87: back to file 'wb_dma_de.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_defines.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_inc30r.v'
VERIFIC-INFO [VERI-1328] wb_dma_inc30r.v:76: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_inc30r.v:76: back to file 'wb_dma_inc30r.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_pri_enc_sub.v'
VERIFIC-INFO [VERI-1328] wb_dma_pri_enc_sub.v:76: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_pri_enc_sub.v:76: back to file 'wb_dma_pri_enc_sub.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_rf.v'
VERIFIC-INFO [VERI-1328] wb_dma_rf.v:95: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_rf.v:95: back to file 'wb_dma_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_top.v'
VERIFIC-INFO [VERI-1328] wb_dma_top.v:95: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_top.v:95: back to file 'wb_dma_top.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_if.v'
VERIFIC-INFO [VERI-1328] wb_dma_wb_if.v:80: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_wb_if.v:80: back to file 'wb_dma_wb_if.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_mast.v'
VERIFIC-INFO [VERI-1328] wb_dma_wb_mast.v:76: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_wb_mast.v:76: back to file 'wb_dma_wb_mast.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_slv.v'
VERIFIC-INFO [VERI-1328] wb_dma_wb_slv.v:86: analyzing included file 'wb_dma_defines.v'
VERIFIC-INFO [VERI-2320] wb_dma_wb_slv.v:86: back to file 'wb_dma_wb_slv.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'GSCLib_3.0.v'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:91: undeclared symbol 'I0_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:92: undeclared symbol 'I1_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:93: undeclared symbol 'I3_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:95: undeclared symbol 'I5_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:161: undeclared symbol 'I0_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:162: undeclared symbol 'I1_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:194: undeclared symbol 'I0_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:195: undeclared symbol 'I1_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:196: undeclared symbol 'I2_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:343: undeclared symbol 'I0_CLEAR', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:344: undeclared symbol 'I0_SET', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:345: undeclared symbol 'NET0131_', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:345: undeclared symbol 'D_', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:346: undeclared symbol 'P0001_', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:348: undeclared symbol 'NET0131', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:349: undeclared symbol 'P0001', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:352: undeclared symbol 'I12_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:353: undeclared symbol 'D_EQ_0_AN_RN_EQ_1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:354: undeclared symbol 'D_EQ_1_AN_SN_EQ_1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:355: undeclared symbol 'RN_EQ_1_AN_SN_EQ_1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:423: undeclared symbol 'P0001', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:424: undeclared symbol 'P0000', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:584: undeclared symbol 'I0_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:611: undeclared symbol 'I0_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:639: undeclared symbol 'I1_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:671: undeclared symbol 'I2_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:704: undeclared symbol 'I0_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:732: undeclared symbol 'I1_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:764: undeclared symbol 'I2_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:798: undeclared symbol 'I0_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:799: undeclared symbol 'I1_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:831: undeclared symbol 'I0_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:832: undeclared symbol 'I1_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:833: undeclared symbol 'I2_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:870: undeclared symbol 'I1_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:871: undeclared symbol 'I3_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:872: undeclared symbol 'I4_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:977: undeclared symbol 'I0_D', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:978: undeclared symbol 'I0_CLEAR', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:979: undeclared symbol 'I0_SET', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:980: undeclared symbol 'P0002', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:981: undeclared symbol 'P0000', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:984: undeclared symbol 'RN_EQ_1_AN_SE_EQ_1_AN_SN_EQ_1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:985: undeclared symbol 'RN_EQ_1_AN_SN_EQ_1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:986: undeclared symbol 'I12_out', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:987: undeclared symbol 'RN_EQ_1_AN_SE_EQ_0_AN_SN_EQ_1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] GSCLib_3.0.v:1181: undeclared symbol 'I0_out', assumed default net type 'wire'

3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] wb_dma_top.v:97: compiling module 'wb_dma_top'
VERIFIC-WARNING [VERI-1209] wb_dma_top.v:348: expression size 32 truncated to fit in target size 1
VERIFIC-INFO [VERI-1018] wb_dma_rf.v:97: compiling module 'wb_dma_rf'
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:342: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:343: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:345: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:349: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:351: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:354: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:358: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:360: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:366: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:369: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:370: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:371: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:372: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:375: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:376: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:377: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:379: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:380: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:381: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:382: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:384: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:385: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:386: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:387: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:389: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:390: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:391: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:394: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:395: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:396: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:397: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:398: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:399: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:400: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:402: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:403: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:404: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:405: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:406: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:407: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:408: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:409: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:411: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:413: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:414: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:415: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:416: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:417: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:418: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:420: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:421: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:422: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:423: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:424: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:425: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:426: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:427: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:429: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:430: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:431: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:432: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:433: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:434: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:435: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:436: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:438: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:439: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:440: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:441: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:443: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:444: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:445: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:447: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:448: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:449: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:450: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:451: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:452: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:453: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:456: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:457: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:459: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:462: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:466: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:468: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:470: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:471: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:472: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:474: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:475: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:477: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:478: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:479: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:480: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:481: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:483: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:484: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:485: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:486: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:488: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:489: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:490: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:493: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:495: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:496: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:497: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:498: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:501: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:502: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:503: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:504: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:505: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:507: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:508: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:510: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:511: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:512: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:513: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:514: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:515: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:516: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:517: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:519: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:520: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:521: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:522: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:523: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:524: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:525: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:526: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:528: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:529: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:530: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:531: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:532: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:533: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:534: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:535: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:537: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:538: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:539: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:540: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:541: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:542: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:543: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:544: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:546: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:547: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:548: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:549: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:550: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:551: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:552: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:553: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:555: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:556: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:557: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:558: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:559: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:560: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:561: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:562: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:564: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:565: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:566: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:567: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:568: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:569: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:570: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:571: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:573: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:574: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:575: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:576: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:577: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:578: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:579: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:580: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:582: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:583: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:584: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:585: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:586: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:587: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:588: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:589: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:591: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:592: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:593: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:594: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:595: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:596: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:597: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:598: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:600: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:601: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:602: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:603: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:604: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:605: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:606: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:607: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:609: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:610: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:611: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:612: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:613: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:614: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:615: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:616: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:618: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:619: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:620: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:621: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:622: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:623: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:624: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:625: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_rf.v:341: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:644: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:646: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:651: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:653: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:656: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:658: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:670: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:673: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:315: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:318: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:319: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:329: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:369: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:377: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:379: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:387: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:389: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:397: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:399: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:411: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:414: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:417: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:435: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:443: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:445: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:447: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:472: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:474: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-WARNING [VDB-1002] wb_dma_ch_rf.v:182: net 'ch_txsz_s[22]' does not have a driver
VERIFIC-WARNING [VDB-1002] wb_dma_ch_rf.v:190: net 'ch_adr0_s[29]' does not have a driver
VERIFIC-WARNING [VDB-1002] wb_dma_ch_rf.v:190: net 'ch_adr1_s[29]' does not have a driver
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:95: compiling module 'wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:269: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:281: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:289: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:298: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:311: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:325: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:336: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:509: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_sel.v:98: compiling module 'wb_dma_ch_sel'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:447: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:450: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:456: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:459: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:466: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:472: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:475: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:478: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:481: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:484: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:490: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:493: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:496: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:502: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:505: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:508: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:511: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:514: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:517: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:520: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:523: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:526: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:529: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:532: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:535: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:538: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:541: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:544: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:547: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:550: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:553: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:557: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:559: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:569: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:604: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:645: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:686: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:727: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:768: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:809: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:850: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:891: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:932: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_ch_pri_enc.v:98: compiling module 'wb_dma_ch_pri_enc'
VERIFIC-INFO [VERI-1018] wb_dma_pri_enc_sub.v:83: compiling module 'wb_dma_pri_enc_sub'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:347: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:349: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:351: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:360: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:366: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:369: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:374: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_arb.v:93: compiling module 'wb_dma_ch_arb'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_arb.v:154: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_arb.v:155: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_ch_arb.v:168: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_de.v:89: compiling module 'wb_dma_de'
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:268: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:270: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_inc30r.v:78: compiling module 'wb_dma_inc30r'
VERIFIC-WARNING [VERI-2371] wb_dma_inc30r.v:90: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1209] wb_dma_inc30r.v:93: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:310: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:312: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:351: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:358: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:369: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:376: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:395: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:405: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:417: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:420: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:423: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:433: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:436: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:459: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:470: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_de.v:492: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_wb_if.v:82: compiling module 'wb_dma_wb_if'
VERIFIC-INFO [VERI-1018] wb_dma_wb_mast.v:78: compiling module 'wb_dma_wb_mast'
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:153: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:156: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:159: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:162: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:165: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_wb_slv.v:88: compiling module 'wb_dma_wb_slv'
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:166: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:169: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:172: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:175: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:178: delay control is not supported for synthesis
VERIFIC-WARNING [VDB-1002] wb_dma_top.v:333: net 'dma_req[30]' does not have a driver
VERIFIC-WARNING [VDB-1002] wb_dma_top.v:334: net 'dma_nd[30]' does not have a driver
VERIFIC-WARNING [VDB-1002] wb_dma_top.v:336: net 'dma_rest[30]' does not have a driver
Importing module wb_dma_top.
Importing module wb_dma_rf.
Importing module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_sel.
Importing module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_pri_enc.
Importing module wb_dma_pri_enc_sub.
Importing module wb_dma_ch_arb.
Importing module wb_dma_de.
Importing module wb_dma_inc30r.
Importing module wb_dma_wb_if.
Importing module wb_dma_wb_slv.
Importing module wb_dma_wb_mast.

3.1. Analyzing design hierarchy..
Top module:  \wb_dma_top
Used module:     \wb_dma_wb_if
Used module:         \wb_dma_wb_slv
Used module:         \wb_dma_wb_mast
Used module:     \wb_dma_de
Used module:         \wb_dma_inc30r
Used module:     \wb_dma_ch_sel
Used module:         \wb_dma_ch_arb
Used module:         \wb_dma_ch_pri_enc
Used module:             \wb_dma_pri_enc_sub
Used module:     \wb_dma_rf
Used module:         \wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)

3.2. Analyzing design hierarchy..
Top module:  \wb_dma_top
Used module:     \wb_dma_wb_if
Used module:         \wb_dma_wb_slv
Used module:         \wb_dma_wb_mast
Used module:     \wb_dma_de
Used module:         \wb_dma_inc30r
Used module:     \wb_dma_ch_sel
Used module:         \wb_dma_ch_arb
Used module:         \wb_dma_ch_pri_enc
Used module:             \wb_dma_pri_enc_sub
Used module:     \wb_dma_rf
Used module:         \wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Removed 0 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_wb_mast.
<suppressed ~1 debug messages>
Optimizing module wb_dma_wb_slv.
<suppressed ~1 debug messages>
Optimizing module wb_dma_wb_if.
Optimizing module wb_dma_inc30r.
Optimizing module wb_dma_de.
<suppressed ~8 debug messages>
Optimizing module wb_dma_ch_arb.
<suppressed ~2 debug messages>
Optimizing module wb_dma_pri_enc_sub.
<suppressed ~7 debug messages>
Optimizing module wb_dma_ch_pri_enc.
<suppressed ~7 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_sel.
<suppressed ~40 debug messages>
Optimizing module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~22 debug messages>
Optimizing module wb_dma_rf.
<suppressed ~6 debug messages>
Optimizing module wb_dma_top.
<suppressed ~1 debug messages>

5. Executing FLATTEN pass (flatten design).
Deleting now unused module wb_dma_wb_mast.
Deleting now unused module wb_dma_wb_slv.
Deleting now unused module wb_dma_wb_if.
Deleting now unused module wb_dma_inc30r.
Deleting now unused module wb_dma_de.
Deleting now unused module wb_dma_ch_arb.
Deleting now unused module wb_dma_pri_enc_sub.
Deleting now unused module wb_dma_ch_pri_enc.
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_sel.
Deleting now unused module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_rf.
<suppressed ~80 debug messages>

6. Executing TRIBUF pass.

7. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~1787 debug messages>

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 6778 unused cells and 44059 unused wires.
<suppressed ~8605 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module wb_dma_top...
Warning: Wire wb_dma_top.\u1.req_i [30] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [29] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [28] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [27] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [26] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [25] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [24] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [23] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [22] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [21] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [20] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [19] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [18] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [17] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [16] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [15] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [14] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [13] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [12] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [11] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [10] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [9] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [8] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [7] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [6] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [5] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [4] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [3] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [2] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [1] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [30] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [29] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [28] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [27] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [26] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [25] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [24] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [23] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [22] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [21] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [20] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [19] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [18] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [17] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [16] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [15] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [14] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [13] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [12] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [11] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [10] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [9] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [8] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [7] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [6] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [5] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [4] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [3] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [2] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [1] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [29] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [28] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [27] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [26] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [25] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [24] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [23] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [22] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [21] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [20] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [19] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [18] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [17] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [16] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [15] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [14] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [13] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [12] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [11] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [10] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [9] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [8] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [7] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [6] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [5] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [4] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [3] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [2] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [1] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [0] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [29] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [28] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [27] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [26] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [25] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [24] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [23] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [22] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [21] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [20] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [19] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [18] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [17] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [16] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [15] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [14] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [13] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [12] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [11] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [10] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [9] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [8] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [7] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [6] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [5] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [4] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [3] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [2] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [1] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [0] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [22] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [21] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [20] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [19] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [18] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [17] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [16] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [15] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [14] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [13] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [12] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [11] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [10] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [9] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [8] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [7] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [6] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [5] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [4] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [3] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [2] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [1] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [0] is used but has no driver.
Found and reported 143 problems.

10. Executing DEMINOUT pass (demote inout ports to input or output).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~2 debug messages>

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
    New input vector for $reduce_or cell $flatten\u0.$verific$reduce_or_6$wb_dma_rf.v:332$18669: { \u0.u0.ch_rl \u0.u0.ch_stop }
    New input vector for $reduce_or cell $flatten\u0.$verific$reduce_or_304$wb_dma_rf.v:673$18701: \u0.int_srcb [30:0]
    New input vector for $reduce_or cell $flatten\u0.$verific$reduce_or_300$wb_dma_rf.v:670$18698: \u0.int_srca [30:0]
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_354$wb_dma_de.v:628$40052: { $flatten\u2.$verific$n1630$39624 $flatten\u2.$verific$n1631$39625 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_356$wb_dma_de.v:628$40054: { $flatten\u2.$verific$n1630$39624 $flatten\u2.$verific$n1631$39625 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_360$wb_dma_de.v:628$40058: { $flatten\u2.$verific$n1658$39635 $flatten\u2.$verific$n1635$39629 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_362$wb_dma_de.v:628$40060: { $flatten\u2.$verific$n1632$39626 $flatten\u2.$verific$n1636$39630 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_364$wb_dma_de.v:628$40062: { $flatten\u2.$verific$n1632$39626 $flatten\u2.$verific$n1637$39631 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_366$wb_dma_de.v:628$40064: { $flatten\u2.$verific$n1632$39626 $flatten\u2.$verific$n1633$39627 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_370$wb_dma_de.v:628$40068: { $flatten\u2.$verific$n1632$39626 $flatten\u2.$verific$n1667$39640 $flatten\u2.$verific$n1668$39641 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_375$wb_dma_de.v:628$40073: { $flatten\u2.$verific$n1634$39628 $flatten\u2.$verific$n1635$39629 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$select_371$wb_dma_de.v:628$40069: { $flatten\u2.$verific$n1634$39628 $flatten\u2.$verific$n1635$39629 $flatten\u2.$verific$n1636$39630 $flatten\u2.$verific$n1637$39631 }
  Optimizing cells in module \wb_dma_top.
Performed a total of 12 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\u4.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:153$40801 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u3.\u1.$verific$slv_dout_reg$wb_dma_wb_slv.v:175$40774 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:166$40758 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u3.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:153$40801 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:156$40803 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.\u1.$verific$out_r_reg$wb_dma_inc30r.v:90$40090 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.\u0.$verific$out_r_reg$wb_dma_inc30r.v:90$40090 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$tsz_cnt_reg$wb_dma_de.v:364$39912 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u2.$verific$state_reg$wb_dma_de.v:470$40015 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$mast1_adr_reg$wb_dma_de.v:436$39971 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$mast0_adr_reg$wb_dma_de.v:433$39969 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$chunk_cnt_reg$wb_dma_de.v:353$39900 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u1.\u2.$verific$state_reg$wb_dma_ch_arb.v:155$38461 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:155$38461 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:374$37373 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u1.$verific$req_r_reg$wb_dma_ch_sel.v:412$33855 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:447$33863 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:450$33867 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.\u0.$verific$ch_tot_sz_r_reg$wb_dma_ch_rf.v:418$33185 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u1.$verific$ch_sel_r_reg$wb_dma_ch_sel.v:559$33886 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_err_reg$wb_dma_ch_rf.v:351$33156 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_eol_reg$wb_dma_ch_rf.v:289$33131 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_done_reg$wb_dma_ch_rf.v:332$33147 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:321$33141 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_csr_r3_reg$wb_dma_ch_rf.v:369$33166 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_csr_r2_reg$wb_dma_ch_rf.v:357$33160 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.\u0.$verific$ch_chk_sz_r_reg$wb_dma_ch_rf.v:418$33186 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.\u0.$verific$ch_adr1_r_reg$wb_dma_ch_rf.v:477$33206 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.\u0.$verific$ch_adr0_r_reg$wb_dma_ch_rf.v:448$33196 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.$verific$wb_rf_dout_reg$wb_dma_rf.v:627$18673 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.$verific$int_maskb_r_reg$wb_dma_rf.v:658$18693 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.$verific$int_maska_r_reg$wb_dma_rf.v:653$18691 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$rest_en_reg$wb_dma_ch_rf.v:363$33163 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.$verific$csr_r_reg$wb_dma_rf.v:646$18687 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:380$33139 ($aldff) from module wb_dma_top.
Setting constant 0-bit at position 0 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 1 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 2 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 3 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 4 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 5 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 6 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 7 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 8 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 9 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 10 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 11 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 12 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 13 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 14 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 15 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 16 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 17 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 18 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 19 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 20 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 21 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 22 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 23 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 24 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 25 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 26 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 27 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:298$33133 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 0 on $flatten\u0.\u0.$verific$ch_eol_reg$wb_dma_ch_rf.v:289$33131 ($adff) from module wb_dma_top.
Setting constant 0-bit at position 1 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 2 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 3 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 4 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 5 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 6 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 7 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 8 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 9 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 10 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 11 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 12 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 13 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 14 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 15 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 16 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 17 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 18 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 19 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 20 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 21 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 22 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 23 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 24 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 25 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 26 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 27 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 28 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 29 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 30 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:553$33880 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 0 on $flatten\u0.\u0.$verific$ch_rl_reg$wb_dma_ch_rf.v:263$33128 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 0 on $flatten\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:374$37373 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 1 on $flatten\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:374$37373 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 2 on $flatten\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:374$37373 ($dff) from module wb_dma_top.
Setting constant 1-bit at position 0 on $flatten\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:156$40803 ($dff) from module wb_dma_top.
Setting constant 1-bit at position 1 on $flatten\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:156$40803 ($dff) from module wb_dma_top.
Setting constant 1-bit at position 2 on $flatten\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:156$40803 ($dff) from module wb_dma_top.
Setting constant 1-bit at position 3 on $flatten\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:156$40803 ($dff) from module wb_dma_top.

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 8 unused cells and 58 unused wires.
<suppressed ~57 debug messages>

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~6 debug messages>

11.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
  Optimizing cells in module \wb_dma_top.
Performed a total of 1 changes.

11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.13. Executing OPT_DFF pass (perform DFF optimizations).

11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 1026 unused cells and 1038 unused wires.
<suppressed ~1037 debug messages>

11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

11.16. Rerunning OPT passes. (Maybe there is more to do..)

11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

11.20. Executing OPT_DFF pass (perform DFF optimizations).

11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

11.23. Finished OPT passes. (There is nothing left to do.)

12. Executing FSM pass (extract and optimize FSM).

12.1. Executing FSM_DETECT pass (finding FSMs in design).

12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u4.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:153$40801 ($dff) from module wb_dma_top (D = \wb1s_data_i, Q = \u4.u0.mast_dout).
Adding EN signal on $flatten\u3.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:153$40801 ($dff) from module wb_dma_top (D = \wb0s_data_i, Q = \u3.u0.mast_dout).
Adding EN signal on $flatten\u2.$verific$tsz_cnt_reg$wb_dma_de.v:364$39912 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n629$39662, Q = \u2.tsz_cnt).
Adding EN signal on $flatten\u2.$verific$state_reg$wb_dma_de.v:470$40015 ($adff) from module wb_dma_top (D = \u2.next_state, Q = \u2.state).
Adding EN signal on $flatten\u2.$verific$chunk_cnt_reg$wb_dma_de.v:353$39900 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n548$39657, Q = \u2.chunk_cnt).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [2], Q = \u2.adr1_cnt [2]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [3], Q = \u2.adr1_cnt [3]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [4], Q = \u2.adr1_cnt [4]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [5], Q = \u2.adr1_cnt [5]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [6], Q = \u2.adr1_cnt [6]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [7], Q = \u2.adr1_cnt [7]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [8], Q = \u2.adr1_cnt [8]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [9], Q = \u2.adr1_cnt [9]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [10], Q = \u2.adr1_cnt [10]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [11], Q = \u2.adr1_cnt [11]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [12], Q = \u2.adr1_cnt [12]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [13], Q = \u2.adr1_cnt [13]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [14], Q = \u2.adr1_cnt [14]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [15], Q = \u2.adr1_cnt [15]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [16], Q = \u2.adr1_cnt [16]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [17], Q = \u2.adr1_cnt [17]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [18], Q = \u2.adr1_cnt [18]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [19], Q = \u2.adr1_cnt [19]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [20], Q = \u2.adr1_cnt [20]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [21], Q = \u2.adr1_cnt [21]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [22], Q = \u2.adr1_cnt [22]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [23], Q = \u2.adr1_cnt [23]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [24], Q = \u2.adr1_cnt [24]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [25], Q = \u2.adr1_cnt [25]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [26], Q = \u2.adr1_cnt [26]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [27], Q = \u2.adr1_cnt [27]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [28], Q = \u2.adr1_cnt [28]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [29], Q = \u2.adr1_cnt [29]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:312$39802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$39652 [1:0], Q = \u2.adr1_cnt [1:0]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [2], Q = \u2.adr0_cnt [2]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [3], Q = \u2.adr0_cnt [3]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [4], Q = \u2.adr0_cnt [4]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [5], Q = \u2.adr0_cnt [5]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [6], Q = \u2.adr0_cnt [6]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [7], Q = \u2.adr0_cnt [7]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [8], Q = \u2.adr0_cnt [8]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [9], Q = \u2.adr0_cnt [9]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [10], Q = \u2.adr0_cnt [10]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [11], Q = \u2.adr0_cnt [11]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [12], Q = \u2.adr0_cnt [12]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [13], Q = \u2.adr0_cnt [13]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [14], Q = \u2.adr0_cnt [14]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [15], Q = \u2.adr0_cnt [15]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [16], Q = \u2.adr0_cnt [16]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [17], Q = \u2.adr0_cnt [17]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [18], Q = \u2.adr0_cnt [18]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [19], Q = \u2.adr0_cnt [19]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [20], Q = \u2.adr0_cnt [20]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [21], Q = \u2.adr0_cnt [21]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [22], Q = \u2.adr0_cnt [22]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [23], Q = \u2.adr0_cnt [23]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [24], Q = \u2.adr0_cnt [24]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [25], Q = \u2.adr0_cnt [25]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [26], Q = \u2.adr0_cnt [26]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [27], Q = \u2.adr0_cnt [27]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [28], Q = \u2.adr0_cnt [28]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [29], Q = \u2.adr0_cnt [29]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:270$39706 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$39648 [1:0], Q = \u2.adr0_cnt [1:0]).
Adding EN signal on $flatten\u1.$verific$ch_sel_r_reg$wb_dma_ch_sel.v:559$33886 ($adff) from module wb_dma_top (D = \u1.u1.state, Q = \u1.ch_sel_r).
Adding EN signal on $flatten\u0.\u0.$verific$rest_en_reg$wb_dma_ch_rf.v:363$33163 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [16], Q = \u0.u0.rest_en).
Adding EN signal on $flatten\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:380$33139 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n662$33019, Q = \u0.u0.int_src_r [1]).
Adding EN signal on $flatten\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:380$33139 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n671$33021, Q = \u0.u0.int_src_r [0]).
Adding EN signal on $flatten\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:380$33139 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n653$33017, Q = \u0.u0.int_src_r [2]).
Adding EN signal on $flatten\u0.\u0.$verific$ch_tot_sz_r_reg$wb_dma_ch_rf.v:418$33185 ($dff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n791$33044, Q = \u0.u0.ch_tot_sz_r).
Adding EN signal on $flatten\u0.\u0.$verific$ch_sz_inf_reg$wb_dma_ch_rf.v:436$33189 ($dff) from module wb_dma_top (D = \u3.u1.slv_dout [15], Q = \u0.u0.ch_sz_inf).
Adding EN signal on $flatten\u0.\u0.$verific$ch_err_reg$wb_dma_ch_rf.v:351$33156 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n599$33013, Q = \u0.u0.ch_err).
Adding EN signal on $flatten\u0.\u0.$verific$ch_done_reg$wb_dma_ch_rf.v:332$33147 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n581$33007, Q = \u0.u0.ch_done).
Adding EN signal on $flatten\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:321$33141 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [8:5], Q = \u0.u0.ch_csr_r [8:5]).
Adding EN signal on $flatten\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:321$33141 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n553$33030 [0], Q = \u0.u0.ch_csr_r [0]).
Adding EN signal on $flatten\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:321$33141 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n553$33030 [4:1], Q = \u0.u0.ch_csr_r [4:1]).
Adding EN signal on $flatten\u0.\u0.$verific$ch_csr_r3_reg$wb_dma_ch_rf.v:369$33166 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [19:17], Q = \u0.u0.ch_csr_r3).
Adding EN signal on $flatten\u0.\u0.$verific$ch_csr_r2_reg$wb_dma_ch_rf.v:357$33160 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [15:13], Q = \u0.u0.ch_csr_r2).
Adding EN signal on $flatten\u0.\u0.$verific$ch_chk_sz_r_reg$wb_dma_ch_rf.v:418$33186 ($dff) from module wb_dma_top (D = \u3.u1.slv_dout [26:16], Q = \u0.u0.ch_chk_sz_r).
Adding EN signal on $flatten\u0.\u0.$verific$ch_adr1_r_reg$wb_dma_ch_rf.v:477$33206 ($dff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n1340$33059, Q = \u0.u0.ch_adr1_r).
Adding EN signal on $flatten\u0.\u0.$verific$ch_adr0_r_reg$wb_dma_ch_rf.v:448$33196 ($dff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n1002$33051, Q = \u0.u0.ch_adr0_r).
Adding EN signal on $flatten\u0.$verific$int_maskb_r_reg$wb_dma_rf.v:658$18693 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [30:0], Q = \u0.int_maskb_r).
Adding EN signal on $flatten\u0.$verific$int_maska_r_reg$wb_dma_rf.v:653$18691 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [30:0], Q = \u0.int_maska_r).
Adding EN signal on $flatten\u0.$verific$csr_r_reg$wb_dma_rf.v:646$18687 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [7:0], Q = \u0.csr_r).
Setting constant 0-bit at position 0 on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:155$38461 ($adff) from module wb_dma_top.
Setting constant 0-bit at position 1 on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:155$38461 ($adff) from module wb_dma_top.
Setting constant 0-bit at position 2 on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:155$38461 ($adff) from module wb_dma_top.
Setting constant 0-bit at position 3 on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:155$38461 ($adff) from module wb_dma_top.
Setting constant 0-bit at position 4 on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:155$38461 ($adff) from module wb_dma_top.

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 1037 unused cells and 1038 unused wires.
<suppressed ~1041 debug messages>

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~70 debug messages>

13.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

13.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$41242 ($adffe) from module wb_dma_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$41242 ($adffe) from module wb_dma_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$41242 ($adffe) from module wb_dma_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$41242 ($adffe) from module wb_dma_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$41242 ($adffe) from module wb_dma_top.

13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 62 unused wires.
<suppressed ~1 debug messages>

13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~11 debug messages>

13.16. Rerunning OPT passes. (Maybe there is more to do..)

13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
  Optimizing cells in module \wb_dma_top.
Performed a total of 8 changes.

13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~324 debug messages>
Removed a total of 108 cells.

13.20. Executing OPT_DFF pass (perform DFF optimizations).

13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 112 unused wires.
<suppressed ~1 debug messages>

13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~62 debug messages>

13.23. Rerunning OPT passes. (Maybe there is more to do..)

13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

13.27. Executing OPT_DFF pass (perform DFF optimizations).

13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

13.30. Rerunning OPT passes. (Maybe there is more to do..)

13.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

13.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

13.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

13.34. Executing OPT_DFF pass (perform DFF optimizations).

13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

13.37. Finished OPT passes. (There is nothing left to do.)

14. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 5) from port B of cell wb_dma_top.$flatten\u0.\u0.$verific$equal_13$wb_dma_ch_rf.v:237$33076 ($eq).
Removed top 2 bits (of 3) from port B of cell wb_dma_top.$flatten\u0.\u0.$verific$equal_25$wb_dma_ch_rf.v:239$33084 ($eq).
Removed top 1 bits (of 3) from port B of cell wb_dma_top.$flatten\u0.\u0.$verific$equal_30$wb_dma_ch_rf.v:240$33087 ($eq).
Removed top 4 bits (of 9) from mux cell wb_dma_top.$flatten\u0.\u0.$verific$mux_130$wb_dma_ch_rf.v:320$33140 ($mux).
Removed top 30 bits (of 31) from port B of cell wb_dma_top.$flatten\u0.$verific$and_297$wb_dma_rf.v:666$18696 ($and).
Removed top 30 bits (of 31) from port B of cell wb_dma_top.$flatten\u0.$verific$and_295$wb_dma_rf.v:665$18694 ($and).
Removed top 7 bits (of 8) from FF cell wb_dma_top.$auto$ff.cc:262:slice$41281 ($adffe).
Removed top 6 bits (of 8) from port B of cell wb_dma_top.$flatten\u0.$verific$equal_271$wb_dma_rf.v:639$18680 ($eq).
Removed top 7 bits (of 8) from port B of cell wb_dma_top.$flatten\u0.$verific$equal_268$wb_dma_rf.v:638$18677 ($eq).
Removed top 2 bits (of 3) from port B of cell wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40836 ($ne).
Removed top 2 bits (of 3) from port B of cell wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40838 ($ne).
Removed top 30 bits (of 31) from FF cell wb_dma_top.$flatten\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:450$33867 ($dff).
Removed top 30 bits (of 31) from port Y of cell wb_dma_top.$flatten\u1.$verific$and_232$wb_dma_ch_sel.v:450$33865 ($and).
Removed top 30 bits (of 31) from port A of cell wb_dma_top.$flatten\u1.$verific$and_232$wb_dma_ch_sel.v:450$33865 ($and).
Removed top 30 bits (of 31) from port B of cell wb_dma_top.$flatten\u1.$verific$and_232$wb_dma_ch_sel.v:450$33865 ($and).
Removed top 30 bits (of 31) from port Y of cell wb_dma_top.$flatten\u1.$verific$inv_231$wb_dma_ch_sel.v:450$33864 ($not).
Removed top 30 bits (of 31) from port A of cell wb_dma_top.$flatten\u1.$verific$inv_231$wb_dma_ch_sel.v:450$33864 ($not).
Removed top 30 bits (of 31) from FF cell wb_dma_top.$flatten\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:447$33863 ($dff).
Removed top 30 bits (of 31) from port Y of cell wb_dma_top.$flatten\u1.$verific$and_227$wb_dma_ch_sel.v:447$33861 ($and).
Removed top 30 bits (of 31) from port A of cell wb_dma_top.$flatten\u1.$verific$and_227$wb_dma_ch_sel.v:447$33861 ($and).
Removed top 30 bits (of 31) from port B of cell wb_dma_top.$flatten\u1.$verific$and_227$wb_dma_ch_sel.v:447$33861 ($and).
Removed top 30 bits (of 31) from FF cell wb_dma_top.$flatten\u1.$verific$req_r_reg$wb_dma_ch_sel.v:412$33855 ($dff).
Removed top 30 bits (of 31) from port Y of cell wb_dma_top.$flatten\u1.$verific$and_98$wb_dma_ch_sel.v:412$33853 ($and).
Removed top 30 bits (of 31) from port A of cell wb_dma_top.$flatten\u1.$verific$and_98$wb_dma_ch_sel.v:412$33853 ($and).
Removed top 30 bits (of 31) from port B of cell wb_dma_top.$flatten\u1.$verific$and_98$wb_dma_ch_sel.v:412$33853 ($and).
Removed top 30 bits (of 31) from port A of cell wb_dma_top.$flatten\u1.$verific$inv_97$wb_dma_ch_sel.v:412$33852 ($not).
Removed top 30 bits (of 31) from port Y of cell wb_dma_top.$flatten\u1.$verific$inv_97$wb_dma_ch_sel.v:412$33852 ($not).
Removed top 13 bits (of 14) from port B of cell wb_dma_top.$flatten\u2.\u1.$verific$add_7$wb_dma_inc30r.v:92$40091 ($add).
Removed top 13 bits (of 14) from port B of cell wb_dma_top.$flatten\u2.\u0.$verific$add_7$wb_dma_inc30r.v:92$40091 ($add).
Removed top 2 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_350$wb_dma_de.v:621$40048 ($eq).
Removed top 3 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_349$wb_dma_de.v:608$40047 ($eq).
Removed top 4 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_348$wb_dma_de.v:594$40046 ($eq).
Removed top 5 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_347$wb_dma_de.v:579$40045 ($eq).
Removed top 6 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_346$wb_dma_de.v:564$40044 ($eq).
Removed top 1 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_345$wb_dma_de.v:554$40043 ($eq).
Removed top 7 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_344$wb_dma_de.v:539$40042 ($eq).
Removed top 8 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_343$wb_dma_de.v:523$40041 ($eq).
Removed top 9 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_342$wb_dma_de.v:511$40040 ($eq).
Removed top 10 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_340$wb_dma_de.v:494$40038 ($eq).
Removed top 28 bits (of 32) from mux cell wb_dma_top.$flatten\u2.$verific$mux_231$wb_dma_de.v:432$39965 ($mux).
Removed top 10 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$not_equal_214$wb_dma_de.v:409$39953 ($ne).
Removed top 11 bits (of 12) from port B of cell wb_dma_top.$flatten\u2.$verific$sub_159$wb_dma_de.v:364$39908 ($sub).
Removed top 8 bits (of 9) from port B of cell wb_dma_top.$flatten\u2.$verific$sub_144$wb_dma_de.v:353$39896 ($sub).
Removed top 15 bits (of 16) from port B of cell wb_dma_top.$flatten\u2.\u1.$verific$add_4$wb_dma_inc30r.v:90$40088 ($add).
Removed top 15 bits (of 16) from port B of cell wb_dma_top.$flatten\u2.\u0.$verific$add_4$wb_dma_inc30r.v:90$40088 ($add).
Removed top 22 bits (of 32) from FF cell wb_dma_top.$flatten\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:166$40758 ($dff).
Removed top 4 bits (of 9) from wire wb_dma_top.$flatten\u0.\u0.$verific$n553$33030.
Removed top 30 bits (of 31) from wire wb_dma_top.$flatten\u1.$verific$n10155$33809.
Removed top 30 bits (of 31) from wire wb_dma_top.$flatten\u1.$verific$n130$33542.
Removed top 30 bits (of 31) from wire wb_dma_top.$flatten\u1.$verific$n352$33544.
Removed top 30 bits (of 31) from wire wb_dma_top.$flatten\u1.$verific$n449$33546.
Removed top 30 bits (of 31) from wire wb_dma_top.$flatten\u1.$verific$n481$33547.
Removed top 28 bits (of 32) from wire wb_dma_top.$flatten\u2.$verific$n1066$39668.
Removed top 3 bits (of 5) from wire wb_dma_top.$flatten\u2.$verific$n1435$39676.
Removed top 2 bits (of 4) from wire wb_dma_top.$flatten\u2.$verific$n1508$39682.
Removed top 9 bits (of 10) from wire wb_dma_top.$flatten\u2.$verific$n1546$39685.
Removed top 9 bits (of 32) from wire wb_dma_top.ch0_csr.
Removed top 5 bits (of 32) from wire wb_dma_top.ch0_txsz.
Removed top 9 bits (of 32) from wire wb_dma_top.csr.
Removed top 22 bits (of 32) from wire wb_dma_top.slv0_adr.
Removed top 5 bits (of 32) from wire wb_dma_top.txsz.

15. Executing PEEPOPT pass (run peephole optimizers).

16. Executing PMUXTREE pass.

17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 20 unused cells and 45 unused wires.
<suppressed ~21 debug messages>

18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module wb_dma_top:
  creating $macc model for $flatten\u2.$verific$sub_144$wb_dma_de.v:353$39896 ($sub).
  creating $macc model for $flatten\u2.$verific$sub_159$wb_dma_de.v:364$39908 ($sub).
  creating $macc model for $flatten\u2.\u0.$verific$add_4$wb_dma_inc30r.v:90$40088 ($add).
  creating $macc model for $flatten\u2.\u0.$verific$add_7$wb_dma_inc30r.v:92$40091 ($add).
  creating $macc model for $flatten\u2.\u1.$verific$add_4$wb_dma_inc30r.v:90$40088 ($add).
  creating $macc model for $flatten\u2.\u1.$verific$add_7$wb_dma_inc30r.v:92$40091 ($add).
  creating $alu model for $macc $flatten\u2.\u1.$verific$add_7$wb_dma_inc30r.v:92$40091.
  creating $alu model for $macc $flatten\u2.\u1.$verific$add_4$wb_dma_inc30r.v:90$40088.
  creating $alu model for $macc $flatten\u2.\u0.$verific$add_7$wb_dma_inc30r.v:92$40091.
  creating $alu model for $macc $flatten\u2.\u0.$verific$add_4$wb_dma_inc30r.v:90$40088.
  creating $alu model for $macc $flatten\u2.$verific$sub_159$wb_dma_de.v:364$39908.
  creating $alu model for $macc $flatten\u2.$verific$sub_144$wb_dma_de.v:353$39896.
  creating $alu cell for $flatten\u2.$verific$sub_144$wb_dma_de.v:353$39896: $auto$alumacc.cc:485:replace_alu$41411
  creating $alu cell for $flatten\u2.$verific$sub_159$wb_dma_de.v:364$39908: $auto$alumacc.cc:485:replace_alu$41414
  creating $alu cell for $flatten\u2.\u0.$verific$add_4$wb_dma_inc30r.v:90$40088: $auto$alumacc.cc:485:replace_alu$41417
  creating $alu cell for $flatten\u2.\u0.$verific$add_7$wb_dma_inc30r.v:92$40091: $auto$alumacc.cc:485:replace_alu$41420
  creating $alu cell for $flatten\u2.\u1.$verific$add_4$wb_dma_inc30r.v:90$40088: $auto$alumacc.cc:485:replace_alu$41423
  creating $alu cell for $flatten\u2.\u1.$verific$add_7$wb_dma_inc30r.v:92$40091: $auto$alumacc.cc:485:replace_alu$41426
  created 6 $alu and 0 $macc cells.

19. Executing OPT pass (performing simple optimizations).

19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$41393: { $flatten\u2.$verific$n1638$39632 $flatten\u2.$verific$n1637$39631 $flatten\u2.$verific$n1636$39630 $flatten\u2.$verific$n1635$39629 $flatten\u2.$verific$n1634$39628 $flatten\u2.$verific$n1633$39627 }
  Optimizing cells in module \wb_dma_top.
Performed a total of 1 changes.

19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

19.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\u2.$verific$mast0_adr_reg$wb_dma_de.v:433$39969 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n1099$39669 [31:4], Q = \u2.mast0_adr [31:4], rval = 28'0000000000000000000000000000).

19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

19.9. Rerunning OPT passes. (Maybe there is more to do..)

19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

19.13. Executing OPT_DFF pass (perform DFF optimizations).

19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

19.16. Finished OPT passes. (There is nothing left to do.)

20. Executing MEMORY pass.

20.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

20.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

20.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

20.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

20.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

20.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

20.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

20.9. Executing MEMORY_COLLECT pass (generating $mem cells).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~21 debug messages>

23. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40907 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40914 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40921 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40928 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40935 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40942 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40949 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40956 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40963 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40970 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40977 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40984 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40991 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40998 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41005 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41012 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41019 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41026 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41033 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41040 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41043 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41050 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41057 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41064 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41071 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41078 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41085 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41092 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41099 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41106 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41113 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41120 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41127 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41134 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41141 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41148 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41155 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41162 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41169 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41176 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41183 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41190 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41197 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41204 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41211 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41218 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41225 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41232 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41239 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41243 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41244 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41247 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41250 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41253 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41256 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41260 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41263 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41264 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41267 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41270 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41271 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41272 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41273 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41276 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41279 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41280 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41281 ($adffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41429 ($sdff).
Mapping wb_dma_top.$auto$ff.cc:262:slice$41430 ($dff).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40819 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40822 ($ne).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40824 ($ne).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40826 ($ne).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40828 ($ne).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40830 ($ne).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40832 ($ne).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40834 ($ne).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40836 ($ne).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40838 ($ne).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40843 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40848 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$41047 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$41246 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$41249 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$41252 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$41255 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$41262 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$41269 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$41275 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$41278 ($reduce_bool).
Mapping wb_dma_top.$auto$opt_dff.cc:220:make_patterns_logic$40840 ($reduce_and).
Mapping wb_dma_top.$auto$pmuxtree.cc:35:or_generator$41353 ($or).
Mapping wb_dma_top.$auto$pmuxtree.cc:35:or_generator$41407 ($or).
Mapping wb_dma_top.$auto$pmuxtree.cc:37:or_generator$41377 ($reduce_or).
Mapping wb_dma_top.$auto$pmuxtree.cc:37:or_generator$41389 ($reduce_or).
Mapping wb_dma_top.$auto$pmuxtree.cc:37:or_generator$41393 ($reduce_or).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41301 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41303 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41309 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41311 ($mux).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40815 ($dffe).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41319 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41327 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41335 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41341 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41343 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41349 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41355 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41363 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41369 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41371 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41373 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41375 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41379 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41381 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41383 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41385 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41387 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41391 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41395 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41401 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41403 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41405 ($mux).
Mapping wb_dma_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41409 ($mux).
Mapping wb_dma_top.$flatten\u0.$verific$and_295$wb_dma_rf.v:665$18694 ($and).
Mapping wb_dma_top.$flatten\u0.$verific$and_297$wb_dma_rf.v:666$18696 ($and).
Mapping wb_dma_top.$flatten\u0.$verific$equal_265$wb_dma_rf.v:637$18674 ($logic_not).
Mapping wb_dma_top.$flatten\u0.$verific$equal_268$wb_dma_rf.v:638$18677 ($eq).
Mapping wb_dma_top.$flatten\u0.$verific$equal_271$wb_dma_rf.v:639$18680 ($eq).
Mapping wb_dma_top.$flatten\u0.$verific$i267$wb_dma_rf.v:637$18675 ($and).
Mapping wb_dma_top.$flatten\u0.$verific$i270$wb_dma_rf.v:638$18678 ($and).
Mapping wb_dma_top.$flatten\u0.$verific$i273$wb_dma_rf.v:639$18681 ($and).
Mapping wb_dma_top.$flatten\u0.$verific$inta_o_reg$wb_dma_rf.v:670$18700 ($dff).
Mapping wb_dma_top.$flatten\u0.$verific$intb_o_reg$wb_dma_rf.v:673$18703 ($dff).
Mapping wb_dma_top.$flatten\u0.$verific$mux_263$wb_dma_rf.v:627$18672 ($bmux).
Mapping wb_dma_top.$flatten\u0.$verific$reduce_or_300$wb_dma_rf.v:670$18698 ($reduce_or).
Mapping wb_dma_top.$flatten\u0.$verific$reduce_or_304$wb_dma_rf.v:673$18701 ($reduce_or).
Mapping wb_dma_top.$flatten\u0.$verific$wb_rf_dout_reg$wb_dma_rf.v:627$18673 ($dff).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$and_208$wb_dma_ch_rf.v:403$33173 ($and).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$ch_busy_reg$wb_dma_ch_rf.v:336$33150 ($dff).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$ch_stop_reg$wb_dma_ch_rf.v:340$33153 ($dff).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$equal_13$wb_dma_ch_rf.v:237$33076 ($eq).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$equal_15$wb_dma_ch_rf.v:237$33078 ($logic_not).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$equal_25$wb_dma_ch_rf.v:239$33084 ($eq).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$equal_30$wb_dma_ch_rf.v:240$33087 ($eq).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$equal_40$wb_dma_ch_rf.v:242$33093 ($eq).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i137$wb_dma_ch_rf.v:329$33142 ($not).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i141$wb_dma_ch_rf.v:331$33146 ($mux).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i149$wb_dma_ch_rf.v:340$33151 ($and).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i15$wb_dma_ch_rf.v:237$33077 ($and).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i159$wb_dma_ch_rf.v:350$33155 ($mux).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i17$wb_dma_ch_rf.v:237$33079 ($and).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i189$wb_dma_ch_rf.v:379$33168 ($mux).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i198$wb_dma_ch_rf.v:389$33170 ($mux).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i20$wb_dma_ch_rf.v:238$33081 ($and).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i22$wb_dma_ch_rf.v:238$33082 ($and).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i27$wb_dma_ch_rf.v:239$33085 ($and).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i32$wb_dma_ch_rf.v:240$33088 ($and).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i42$wb_dma_ch_rf.v:242$33094 ($and).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i61$wb_dma_ch_rf.v:247$33107 ($or).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i62$wb_dma_ch_rf.v:248$33108 ($not).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i63$wb_dma_ch_rf.v:248$33109 ($mux).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$i64$wb_dma_ch_rf.v:248$33110 ($and).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$mux_130$wb_dma_ch_rf.v:320$33140 ($mux).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40816 ($dffe).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$mux_219$wb_dma_ch_rf.v:417$33183 ($mux).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40817 ($dffe).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$mux_234$wb_dma_ch_rf.v:447$33195 ($mux).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40820 ($adffe).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$mux_250$wb_dma_ch_rf.v:476$33205 ($mux).
Mapping wb_dma_top.$flatten\u0.\u0.$verific$reduce_or_209$wb_dma_ch_rf.v:403$33174 ($reduce_or).
Mapping wb_dma_top.$flatten\u1.$verific$and_227$wb_dma_ch_sel.v:447$33861 ($and).
Mapping wb_dma_top.$flatten\u1.$verific$and_232$wb_dma_ch_sel.v:450$33865 ($and).
Mapping wb_dma_top.$flatten\u1.$verific$and_98$wb_dma_ch_sel.v:412$33853 ($and).
Mapping wb_dma_top.$flatten\u1.$verific$de_start_r_reg$wb_dma_ch_sel.v:456$33873 ($dff).
Mapping wb_dma_top.$flatten\u1.$verific$i102$wb_dma_ch_sel.v:414$33856 ($not).
Mapping wb_dma_top.$flatten\u1.$verific$i103$wb_dma_ch_sel.v:414$33857 ($and).
Mapping wb_dma_top.$flatten\u1.$verific$i104$wb_dma_ch_sel.v:414$33858 ($mux).
Mapping wb_dma_top.$flatten\u1.$verific$i105$wb_dma_ch_sel.v:414$33859 ($and).
Mapping wb_dma_top.$flatten\u1.$verific$i236$wb_dma_ch_sel.v:453$33868 ($not).
Mapping wb_dma_top.$flatten\u1.$verific$i237$wb_dma_ch_sel.v:453$33869 ($and).
Mapping wb_dma_top.$flatten\u1.$verific$i238$wb_dma_ch_sel.v:453$33870 ($or).
Mapping wb_dma_top.$flatten\u1.$verific$i244$wb_dma_ch_sel.v:459$33874 ($and).
Mapping wb_dma_top.$flatten\u1.$verific$i250$wb_dma_ch_sel.v:463$33879 ($and).
Mapping wb_dma_top.$flatten\u1.$verific$inv_231$wb_dma_ch_sel.v:450$33864 ($not).
Mapping wb_dma_top.$flatten\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:450$33867 ($dff).
Mapping wb_dma_top.$flatten\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:447$33863 ($dff).
Mapping wb_dma_top.$flatten\u1.$verific$next_start_reg$wb_dma_ch_sel.v:459$33876 ($dff).
Mapping wb_dma_top.$flatten\u1.$verific$req_r_reg$wb_dma_ch_sel.v:412$33855 ($dff).
Mapping wb_dma_top.$flatten\u2.$verific$chunk_0_reg$wb_dma_de.v:388$39930 ($dff).
Mapping wb_dma_top.$flatten\u2.$verific$chunk_cnt_is_0_r_reg$wb_dma_de.v:358$39904 ($dff).
Mapping wb_dma_top.$flatten\u2.$verific$chunk_dec_reg$wb_dma_de.v:373$39922 ($dff).
Mapping wb_dma_top.$flatten\u2.$verific$dma_abort_r_reg$wb_dma_de.v:405$39951 ($dff).
Mapping wb_dma_top.$flatten\u2.$verific$equal_149$wb_dma_de.v:355$39901 ($logic_not).
Mapping wb_dma_top.$flatten\u2.$verific$equal_164$wb_dma_de.v:366$39913 ($logic_not).
Mapping wb_dma_top.$flatten\u2.$verific$equal_186$wb_dma_de.v:388$39928 ($logic_not).
Mapping wb_dma_top.$flatten\u2.$verific$equal_340$wb_dma_de.v:494$40038 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$equal_341$wb_dma_de.v:505$40039 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$equal_342$wb_dma_de.v:511$40040 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$equal_343$wb_dma_de.v:523$40041 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$equal_344$wb_dma_de.v:539$40042 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$equal_345$wb_dma_de.v:554$40043 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$equal_346$wb_dma_de.v:564$40044 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$equal_347$wb_dma_de.v:579$40045 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$equal_348$wb_dma_de.v:594$40046 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$equal_349$wb_dma_de.v:608$40047 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$equal_350$wb_dma_de.v:621$40048 ($eq).
Mapping wb_dma_top.$flatten\u2.$verific$i12$wb_dma_de.v:268$39700 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i14$wb_dma_de.v:270$39702 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i143$wb_dma_de.v:353$39894 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i144$wb_dma_de.v:353$39895 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i158$wb_dma_de.v:364$39906 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i159$wb_dma_de.v:364$39907 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i166$wb_dma_de.v:366$39914 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i167$wb_dma_de.v:366$39915 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i173$wb_dma_de.v:373$39919 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i174$wb_dma_de.v:373$39920 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i182$wb_dma_de.v:380$39924 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i184$wb_dma_de.v:384$39926 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i190$wb_dma_de.v:390$39931 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i191$wb_dma_de.v:390$39932 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$i193$wb_dma_de.v:391$39934 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i195$wb_dma_de.v:392$39936 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i196$wb_dma_de.v:392$39937 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i197$wb_dma_de.v:392$39938 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i210$wb_dma_de.v:405$39948 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i211$wb_dma_de.v:405$39949 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i241$wb_dma_de.v:439$39972 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i242$wb_dma_de.v:439$39973 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i249$wb_dma_de.v:444$39977 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$i251$wb_dma_de.v:446$39979 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i252$wb_dma_de.v:446$39980 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i253$wb_dma_de.v:446$39981 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i254$wb_dma_de.v:446$39982 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i255$wb_dma_de.v:446$39983 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i256$wb_dma_de.v:446$39984 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i258$wb_dma_de.v:447$39986 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i259$wb_dma_de.v:447$39987 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i260$wb_dma_de.v:447$39988 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i263$wb_dma_de.v:449$39990 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i264$wb_dma_de.v:449$39991 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$i266$wb_dma_de.v:450$39993 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i268$wb_dma_de.v:452$39995 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$i270$wb_dma_de.v:453$39997 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$i273$wb_dma_de.v:455$39999 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i276$wb_dma_de.v:455$40000 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i277$wb_dma_de.v:455$40001 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i278$wb_dma_de.v:455$40002 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i279$wb_dma_de.v:455$40003 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i281$wb_dma_de.v:456$40005 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i283$wb_dma_de.v:456$40006 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i297$wb_dma_de.v:498$40017 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i298$wb_dma_de.v:498$40018 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i306$wb_dma_de.v:515$40022 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i311$wb_dma_de.v:520$40026 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$i312$wb_dma_de.v:520$40027 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$i313$wb_dma_de.v:527$40028 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i318$wb_dma_de.v:536$40030 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$i320$wb_dma_de.v:536$40031 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$i321$wb_dma_de.v:536$40032 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$i322$wb_dma_de.v:545$40033 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$i323$wb_dma_de.v:545$40034 ($and).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40841 ($dffe).
Mapping wb_dma_top.$flatten\u2.$verific$i360$wb_dma_de.v:628$40057 ($or).
Mapping wb_dma_top.$flatten\u2.$verific$i369$wb_dma_de.v:628$40066 ($or).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40814 ($dff).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40844 ($dffe).
Mapping wb_dma_top.$flatten\u2.$verific$i386$wb_dma_de.v:501$39892 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i387$wb_dma_de.v:535$40023 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i389$wb_dma_de.v:551$40035 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i390$wb_dma_de.v:561$40036 ($not).
Mapping wb_dma_top.$flatten\u2.$verific$i79$wb_dma_de.v:312$39798 ($and).
Mapping wb_dma_top.$flatten\u2.$verific$mast0_drdy_r_reg$wb_dma_de.v:459$40010 ($dff).
Mapping wb_dma_top.$flatten\u2.$verific$mast1_adr_reg$wb_dma_de.v:436$39971 ($dff).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40886 ($dffe).
Mapping wb_dma_top.$flatten\u2.$verific$mux_147$wb_dma_de.v:353$39899 ($mux).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40900 ($dffe).
Mapping wb_dma_top.$flatten\u2.$verific$mux_16$wb_dma_de.v:270$39705 ($mux).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40879 ($dffe).
Mapping wb_dma_top.$flatten\u2.$verific$mux_162$wb_dma_de.v:364$39911 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$mux_201$wb_dma_de.v:398$39941 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$mux_203$wb_dma_de.v:399$39943 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$mux_205$wb_dma_de.v:400$39945 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$mux_225$wb_dma_de.v:426$39961 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$mux_226$wb_dma_de.v:426$39962 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$mux_231$wb_dma_de.v:432$39965 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$mux_232$wb_dma_de.v:433$39966 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$mux_233$wb_dma_de.v:433$39967 ($mux).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40872 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40865 ($dffe).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40858 ($dffe).
Mapping wb_dma_top.$flatten\u2.$verific$mux_379$wb_dma_de.v:520$40077 ($mux).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40851 ($dffe).
Mapping wb_dma_top.$flatten\u2.$verific$mux_390$wb_dma_de.v:502$40053 ($mux).
Mapping wb_dma_top.$auto$ff.cc:262:slice$40893 ($dffe).
Mapping wb_dma_top.$flatten\u2.$verific$mux_81$wb_dma_de.v:312$39801 ($mux).
Mapping wb_dma_top.$flatten\u2.$verific$next_ch_reg$wb_dma_de.v:395$39940 ($dff).
Mapping wb_dma_top.$flatten\u2.$verific$not_equal_214$wb_dma_de.v:409$39953 ($ne).
Mapping wb_dma_top.$flatten\u2.$verific$read_r_reg$wb_dma_de.v:417$39956 ($dff).
Mapping wb_dma_top.$flatten\u2.$verific$reduce_or_369$wb_dma_de.v:628$40067 ($reduce_or).
Mapping wb_dma_top.$flatten\u2.$verific$reduce_or_372$wb_dma_de.v:628$40070 ($reduce_or).
Mapping wb_dma_top.$flatten\u2.$verific$tsz_cnt_is_0_r_reg$wb_dma_de.v:369$39918 ($dff).
Mapping wb_dma_top.$flatten\u2.$verific$write_hold_r_reg$wb_dma_de.v:442$39976 ($dff).
Mapping wb_dma_top.$flatten\u2.$verific$write_r_reg$wb_dma_de.v:420$39958 ($dff).
Mapping wb_dma_top.$flatten\u2.\u0.$verific$out_r_reg$wb_dma_inc30r.v:90$40090 ($dff).
Mapping wb_dma_top.$flatten\u2.\u1.$verific$out_r_reg$wb_dma_inc30r.v:90$40090 ($dff).
Mapping wb_dma_top.$flatten\u3.\u0.$verific$i21$wb_dma_wb_mast.v:165$40808 ($not).
Mapping wb_dma_top.$flatten\u3.\u0.$verific$i22$wb_dma_wb_mast.v:165$40809 ($and).
Mapping wb_dma_top.$flatten\u3.\u0.$verific$mast_cyc_reg$wb_dma_wb_mast.v:162$40807 ($dff).
Mapping wb_dma_top.$flatten\u3.\u0.$verific$mast_stb_reg$wb_dma_wb_mast.v:165$40811 ($dff).
Mapping wb_dma_top.$flatten\u3.\u0.$verific$mast_we_r_reg$wb_dma_wb_mast.v:159$40805 ($dff).
Mapping wb_dma_top.$flatten\u3.\u0.$verific$mux_3$wb_dma_wb_mast.v:143$40796 ($mux).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$equal_3$wb_dma_wb_slv.v:146$40749 ($logic_not).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i16$wb_dma_wb_slv.v:169$40759 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i17$wb_dma_wb_slv.v:169$40760 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i18$wb_dma_wb_slv.v:169$40761 ($not).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i19$wb_dma_wb_slv.v:169$40762 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i20$wb_dma_wb_slv.v:169$40763 ($not).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i21$wb_dma_wb_slv.v:169$40764 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i22$wb_dma_wb_slv.v:169$40765 ($not).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i23$wb_dma_wb_slv.v:169$40766 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i29$wb_dma_wb_slv.v:172$40769 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i31$wb_dma_wb_slv.v:172$40770 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i38$wb_dma_wb_slv.v:178$40775 ($or).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i39$wb_dma_wb_slv.v:178$40776 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i40$wb_dma_wb_slv.v:178$40777 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i42$wb_dma_wb_slv.v:178$40778 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i6$wb_dma_wb_slv.v:154$40751 ($not).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$i7$wb_dma_wb_slv.v:154$40752 ($and).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$mux_9$wb_dma_wb_slv.v:158$40755 ($mux).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$rf_ack_reg$wb_dma_wb_slv.v:178$40780 ($dff).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:166$40758 ($dff).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$slv_dout_reg$wb_dma_wb_slv.v:175$40774 ($dff).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$slv_re_reg$wb_dma_wb_slv.v:169$40768 ($dff).
Mapping wb_dma_top.$flatten\u3.\u1.$verific$slv_we_reg$wb_dma_wb_slv.v:172$40772 ($dff).
Mapping wb_dma_top.$flatten\u4.\u0.$verific$i22$wb_dma_wb_mast.v:165$40809 ($and).
Mapping wb_dma_top.$flatten\u4.\u0.$verific$mast_cyc_reg$wb_dma_wb_mast.v:162$40807 ($dff).
Mapping wb_dma_top.$flatten\u4.\u0.$verific$mast_stb_reg$wb_dma_wb_mast.v:165$40811 ($dff).
Mapping wb_dma_top.$flatten\u4.\u0.$verific$mast_we_r_reg$wb_dma_wb_mast.v:159$40805 ($dff).
Mapping wb_dma_top.$flatten\u4.\u0.$verific$mux_3$wb_dma_wb_mast.v:143$40796 ($mux).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$equal_3$wb_dma_wb_slv.v:146$40749 ($logic_not).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i16$wb_dma_wb_slv.v:169$40759 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i17$wb_dma_wb_slv.v:169$40760 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i18$wb_dma_wb_slv.v:169$40761 ($not).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i19$wb_dma_wb_slv.v:169$40762 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i20$wb_dma_wb_slv.v:169$40763 ($not).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i21$wb_dma_wb_slv.v:169$40764 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i22$wb_dma_wb_slv.v:169$40765 ($not).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i23$wb_dma_wb_slv.v:169$40766 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i29$wb_dma_wb_slv.v:172$40769 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i31$wb_dma_wb_slv.v:172$40770 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i38$wb_dma_wb_slv.v:178$40775 ($or).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i39$wb_dma_wb_slv.v:178$40776 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i40$wb_dma_wb_slv.v:178$40777 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i42$wb_dma_wb_slv.v:178$40778 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i6$wb_dma_wb_slv.v:154$40751 ($not).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$i7$wb_dma_wb_slv.v:154$40752 ($and).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$mux_9$wb_dma_wb_slv.v:158$40755 ($mux).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$rf_ack_reg$wb_dma_wb_slv.v:178$40780 ($dff).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$slv_re_reg$wb_dma_wb_slv.v:169$40768 ($dff).
Mapping wb_dma_top.$flatten\u4.\u1.$verific$slv_we_reg$wb_dma_wb_slv.v:172$40772 ($dff).

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~8150 debug messages>

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~531 debug messages>
Removed a total of 177 cells.

26. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$51076 ($_DFF_P_) from module wb_dma_top.

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 33 unused cells and 145 unused wires.
<suppressed ~34 debug messages>

28. Executing OPT pass (performing simple optimizations).

28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

28.6. Executing OPT_DFF pass (perform DFF optimizations).

28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

28.9. Finished OPT passes. (There is nothing left to do.)

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~292 debug messages>

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$50375 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$48252 [63], Q = \u0.wb_rf_dout [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50374 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [30], Q = \u0.wb_rf_dout [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50373 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [29], Q = \u0.wb_rf_dout [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50372 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [28], Q = \u0.wb_rf_dout [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50371 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [27], Q = \u0.wb_rf_dout [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50370 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [26], Q = \u0.wb_rf_dout [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50369 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [25], Q = \u0.wb_rf_dout [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50368 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [24], Q = \u0.wb_rf_dout [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50367 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [23], Q = \u0.wb_rf_dout [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50366 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [22], Q = \u0.wb_rf_dout [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50365 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [21], Q = \u0.wb_rf_dout [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50364 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [20], Q = \u0.wb_rf_dout [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50363 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [19], Q = \u0.wb_rf_dout [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50362 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [18], Q = \u0.wb_rf_dout [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50361 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [17], Q = \u0.wb_rf_dout [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50360 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [16], Q = \u0.wb_rf_dout [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50359 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [15], Q = \u0.wb_rf_dout [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50358 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [14], Q = \u0.wb_rf_dout [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50357 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [13], Q = \u0.wb_rf_dout [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50356 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [12], Q = \u0.wb_rf_dout [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50355 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [11], Q = \u0.wb_rf_dout [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50354 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [10], Q = \u0.wb_rf_dout [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50353 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [9], Q = \u0.wb_rf_dout [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50352 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [8], Q = \u0.wb_rf_dout [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50351 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [7], Q = \u0.wb_rf_dout [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50350 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [6], Q = \u0.wb_rf_dout [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50349 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [5], Q = \u0.wb_rf_dout [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50348 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [4], Q = \u0.wb_rf_dout [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50347 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [3], Q = \u0.wb_rf_dout [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50346 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [2], Q = \u0.wb_rf_dout [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50345 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [1], Q = \u0.wb_rf_dout [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50344 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49277 [0], Q = \u0.wb_rf_dout [0], rval = 1'0).

29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 129 unused cells and 37 unused wires.
<suppressed ~130 debug messages>

29.5. Rerunning OPT passes. (Removed registers in this run.)

29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~10 debug messages>

29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~294 debug messages>
Removed a total of 98 cells.

29.8. Executing OPT_DFF pass (perform DFF optimizations).

29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 65 unused wires.
<suppressed ~1 debug messages>

29.10. Finished fast OPT passes.

30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

31.6. Executing OPT_SHARE pass.

31.7. Executing OPT_DFF pass (perform DFF optimizations).

31.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

31.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

31.10. Finished OPT passes. (There is nothing left to do.)

32. Executing TECHMAP pass (map to technology primitives).

32.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

32.2. Continuing TECHMAP pass.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$f30f8fc2e30bd83d28cb1ad43b9d9ec083109075\_90_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_90_alu for cells of type $alu.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~966 debug messages>

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~430 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

33.6. Executing OPT_DFF pass (perform DFF optimizations).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 72 unused cells and 325 unused wires.
<suppressed ~73 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

33.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

33.16. Finished OPT passes. (There is nothing left to do.)

34. Executing ABC pass (technology mapping using ABC).

34.1. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Extracted 1512 gates and 2247 wires to a netlist network with 733 inputs and 533 outputs.

34.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/yosys_verific_rs/scripts/synth/abc/abc_base6.a21.scr 
ABC: netlist  : i/o =    733/    533  and =    2884  lev =   19 (8.64)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    661  edge =    2629  lev =   10 (4.14)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2973  lev =   17 (8.77)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    661  edge =    2661  lev =   10 (3.91)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    3008  lev =   16 (8.33)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    659  edge =    2662  lev =    8 (3.88)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    3002  lev =   17 (7.61)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    655  edge =    2648  lev =    8 (3.88)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2953  lev =   16 (8.74)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    664  edge =    2676  lev =    8 (3.91)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2948  lev =   16 (8.14)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    658  edge =    2661  lev =    8 (3.84)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2952  lev =   17 (8.55)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    658  edge =    2658  lev =    9 (3.98)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2960  lev =   17 (8.64)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    659  edge =    2659  lev =    9 (3.98)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2878  lev =   16 (7.81)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    657  edge =    2630  lev =    9 (3.98)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2962  lev =   18 (8.06)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    655  edge =    2659  lev =    8 (3.77)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2962  lev =   18 (8.48)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    655  edge =    2659  lev =    8 (3.77)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2963  lev =   18 (8.67)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    654  edge =    2655  lev =    8 (3.77)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2963  lev =   18 (8.67)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    654  edge =    2655  lev =    8 (3.77)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2963  lev =   18 (8.67)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    654  edge =    2655  lev =    8 (3.77)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2963  lev =   18 (8.67)  mem = 0.08 MB
ABC: Mapping (K=6)  :  lut =    654  edge =    2655  lev =    8 (3.77)  mem = 0.03 MB
ABC: netlist  : i/o =    733/    533  and =    2958  lev =   18 (8.66)  mem = 0.07 MB
ABC: Mapping (K=6)  :  lut =    654  edge =    2655  lev =    8 (3.77)  mem = 0.03 MB
ABC: + write_blif <abc-temp-dir>/output.blif 

34.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      657
ABC RESULTS:        internal signals:      981
ABC RESULTS:           input signals:      733
ABC RESULTS:          output signals:      533
Removing temp directory.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

35.6. Executing OPT_DFF pass (perform DFF optimizations).

35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 1389 unused wires.
<suppressed ~18 debug messages>

35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

35.9. Rerunning OPT passes. (Maybe there is more to do..)

35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

35.13. Executing OPT_DFF pass (perform DFF optimizations).

35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

35.16. Finished OPT passes. (There is nothing left to do.)

36. Executing HIERARCHY pass (managing design hierarchy).

36.1. Analyzing design hierarchy..
Top module:  \wb_dma_top

36.2. Analyzing design hierarchy..
Top module:  \wb_dma_top
Removed 0 unused modules.

37. Printing statistics.

=== wb_dma_top ===

   Number of wires:               3591
   Number of wire bits:          49118
   Number of public wires:        3205
   Number of public wire bits:   48636
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1178
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      138
     $_SDFF_PP0_                    60
     $lut                          657

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 3076 unused wires.
<suppressed ~3076 debug messages>

39. Executing BLIF backend.

Warnings: 564 unique messages, 1254 total
End of script. Logfile hash: 52f6514d4f, CPU: user 13.22s system 0.14s, MEM: 119.46 MB peak
Yosys 0.14+36 (git sha1 15a4e900b, gcc 7.1.0 -fPIC -Os)
Time spent: 30% 1x abc (5 sec), 21% 30x opt_clean (3 sec), ...
