CAPI=2:

name: "vlsi:polito:mage-stream"
description: "Mage - decoupled access-execute cgra"

filesets:

  files_packages:
    files:  
    - hw/mage/packages/obi_pkg.sv
    - hw/mage/packages/reg_pkg.sv
    - hw/mage/packages/stream_intf_pkg.sv
    - hw/mage/packages/pea_pkg.sv
    - hw/mage/packages/fifo_pkg.sv
    file_type: systemVerilogSource

  files_execute:
    depend:
    - pulp-platform.org::common_cells
    - pulp-platform.org::register_interface
    - lowrisc:prim:subreg
    files:
    - hw/mage/configuration/cfg_regs_pea.sv
    - hw/mage/configuration/mage_reg_pkg.sv
    - hw/mage/configuration/mage_reg_top.sv
    - hw/mage/configuration/peripheral_regs.sv
    - hw/mage/execute/pe/fu/div/r_div_cell.sv
    - hw/mage/execute/pe/fu/div/r_div_stage.sv
    - hw/mage/execute/pe/fu/div/r_div.sv
    - hw/mage/execute/pe/fu/div/div_wrapper.sv
    - hw/mage/execute/pe/fu/fu_wrapper_div.sv
    - hw/mage/execute/pe/fu/fu_wrapper.sv
    - hw/mage/execute/pe/s_pe.sv
    - hw/mage/execute/pe/s_div_pe.sv
    - hw/mage/execute/pea.sv
    - hw/mage/mage_top.sv
    file_type: systemVerilogSource

  files_stream:
    files:   
    - hw/mage/stream/dma_pea_xbar.sv
    - hw/mage/stream/pea_dma_xbar.sv
    - hw/mage/stream/streaming_interface.sv
    file_type: systemVerilogSource

  files_wrapper:
    files:
    - hw/mage/mage_wrapper.sv
    file_type: systemVerilogSource

  files_verilator_waiver:
    files:
    - tb/tb.vlt
    file_type: vlt 

  files_verilator_tb:
    files:
    - tb/tb_top.cpp
    file_type: cppSource

  files_fpga:
    files:
    - rtl/fpga/fpga_sram_wrapper.sv
    file_type: systemVerilogSource

parameters:
  FPGA_SYNTHESIS:
    datatype: bool
    paramtype: vlogdefine
    default: false

targets:
  default: &default
    filesets:
    - files_packages
    - files_execute
    - files_stream
    - files_wrapper
    - files_verilator_waiver

  sim:
    <<: *default

    description: Simulate the design
    default_tool: verilator

    filesets_append:
    - files_verilator_tb
    - files_verilator_waiver

    toplevel: mage_wrapper

    tools:
      verilator:
        mode: cc
        verilator_options:
          - '--cc'
          - '--trace'
          - '--exe tb_top.cpp'
          - '-CFLAGS "-std=c++11 -Wall -g -fpermissive"'
          - '-LDFLAGS "-pthread -lutil -lelf"'
          - "-Wall"

  pynq-z2:
    <<: *default
    default_tool: vivado
    description: TUL Pynq-Z2 Board
    filesets_append:
    - files_fpga
    parameters:
    - FPGA_SYNTHESIS=true
    tools:
      vivado:
        part: xc7z020clg400-1
        board_part: tul.com.tw:pynq-z2:part0:1.0
    toplevel: [mage_wrapper]