

================================================================
== Vitis HLS Report for 'sigmoid_top'
================================================================
* Date:           Mon Dec  6 19:26:09 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        sigmoid_new
* Solution:       8_8 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_r" [Sigmoid.cpp:3]   --->   Operation 8 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.94ns)   --->   "%icmp_ln1549 = icmp_ugt  i8 %in_read, i8 79"   --->   Operation 9 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i8 @llvm.part.select.i8, i8 %in_read, i32 7, i32 0"   --->   Operation 10 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 16777215, i8 %p_Result_s"   --->   Operation 11 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_6, i1 1"   --->   Operation 12 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.51ns)   --->   "%sub_ln947 = sub i32 8, i32 %l"   --->   Operation 13 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln947"   --->   Operation 14 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.51ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 15 'add' 'lsb_index' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 16 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.28ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_6, i31 0"   --->   Operation 17 'icmp' 'icmp_ln949' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 18 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%sub_ln950 = sub i4 14, i4 %trunc_ln950"   --->   Operation 19 'sub' 'sub_ln950' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950 = zext i4 %sub_ln950"   --->   Operation 20 'zext' 'zext_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950 = lshr i8 255, i8 %zext_ln950"   --->   Operation 21 'lshr' 'lshr_ln950' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_2 = and i8 %in_read, i8 %lshr_ln950"   --->   Operation 22 'and' 'p_Result_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.41ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i8 %p_Result_2, i8 0"   --->   Operation 23 'icmp' 'icmp_ln950' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i653)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 24 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i653)   --->   "%xor_ln952 = xor i1 %tmp_8, i1 1"   --->   Operation 25 'xor' 'xor_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i653)   --->   "%and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950"   --->   Operation 26 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%add_ln952 = add i8 %trunc_ln947, i8 203"   --->   Operation 27 'add' 'add_ln952' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln952 = shl i8 1, i8 %add_ln952"   --->   Operation 28 'shl' 'shl_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln952 = and i8 %shl_ln952, i8 %in_read"   --->   Operation 29 'and' 'and_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.83ns) (out node of the LUT)   --->   "%p_Result_3 = icmp_ne  i8 %and_ln952, i8 0"   --->   Operation 30 'icmp' 'p_Result_3' <Predicate = true> <Delay = 1.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i653)   --->   "%a = or i1 %p_Result_3, i1 %and_ln949"   --->   Operation 31 'or' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.28ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 32 'icmp' 'icmp_ln961' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.51ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 33 'add' 'add_ln961' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.51ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 34 'sub' 'sub_ln962' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.47ns) (out node of the LUT)   --->   "%tobool29_i_i653 = and i1 %a, i1 %xor_ln952"   --->   Operation 35 'and' 'tobool29_i_i653' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 36 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %in_read, i32 4, i32 7"   --->   Operation 37 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.86ns)   --->   "%icmp_ln1549_1 = icmp_ne  i4 %tmp_10, i4 0"   --->   Operation 38 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %in_read, i32 5, i32 7"   --->   Operation 39 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %in_read, i32 3, i32 7"   --->   Operation 40 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i8 %in_read"   --->   Operation 41 'zext' 'zext_ln960' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 42 'zext' 'zext_ln961' <Predicate = (icmp_ln961 & !icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 43 'lshr' 'lshr_ln961' <Predicate = (icmp_ln961 & !icmp_ln1549)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 44 'zext' 'zext_ln962' <Predicate = (!icmp_ln961 & !icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 45 'shl' 'shl_ln962' <Predicate = (!icmp_ln961 & !icmp_ln1549)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 46 'select' 'm' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln964 = zext i1 %tobool29_i_i653"   --->   Operation 47 'zext' 'zext_ln964' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.00ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, i64 %zext_ln964"   --->   Operation 48 'add' 'm_1' <Predicate = (!icmp_ln1549)> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63"   --->   Operation 49 'partselect' 'm_5' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m_5"   --->   Operation 50 'zext' 'zext_ln965' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54"   --->   Operation 51 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.49ns)   --->   "%select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022"   --->   Operation 52 'select' 'select_ln946' <Predicate = (!icmp_ln1549)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 4, i11 %trunc_ln946"   --->   Operation 53 'sub' 'sub_ln968' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 54 'add' 'add_ln968' <Predicate = (!icmp_ln1549)> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %add_ln968"   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 56 'partset' 'p_Result_7' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln741 = bitcast i64 %p_Result_7"   --->   Operation 57 'bitcast' 'bitcast_ln741' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_1, i32 1, i32 52"   --->   Operation 58 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.07ns)   --->   "%icmp_ln1560 = icmp_ne  i11 %add_ln968, i11 2047"   --->   Operation 59 'icmp' 'icmp_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.36ns)   --->   "%icmp_ln1560_1 = icmp_eq  i52 %trunc_ln3, i52 0"   --->   Operation 60 'icmp' 'icmp_ln1560_1' <Predicate = (!icmp_ln1549)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [2/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 61 'dcmp' 'tmp_1' <Predicate = (!icmp_ln1549)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 62 [1/1] (0.94ns)   --->   "%icmp_ln938 = icmp_eq  i8 %in_read, i8 0"   --->   Operation 62 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%or_ln1560 = or i1 %icmp_ln1560_1, i1 %icmp_ln1560"   --->   Operation 63 'or' 'or_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 64 'dcmp' 'tmp_1' <Predicate = (!icmp_ln1549)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%and_ln1560 = and i1 %or_ln1560, i1 %tmp_1"   --->   Operation 65 'and' 'and_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.47ns) (out node of the LUT)   --->   "%xor_ln1560 = xor i1 %and_ln1560, i1 1"   --->   Operation 66 'xor' 'xor_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp_2, i2 0"   --->   Operation 67 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i5 %and_ln"   --->   Operation 68 'zext' 'zext_ln712' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.27ns)   --->   "%x0_V = add i7 %zext_ln712, i7 54"   --->   Operation 69 'add' 'x0_V' <Predicate = (!icmp_ln1549)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%zext_ln6 = zext i7 %x0_V" [Sigmoid.cpp:6]   --->   Operation 70 'zext' 'zext_ln6' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%and_ln712_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_3, i2 0"   --->   Operation 71 'bitconcatenate' 'and_ln712_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i7 %and_ln712_1"   --->   Operation 72 'zext' 'zext_ln712_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.27ns)   --->   "%x0_V_1 = add i8 %zext_ln712_1, i8 40"   --->   Operation 73 'add' 'x0_V_1' <Predicate = (!icmp_ln1549)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.35ns)   --->   "%add_ln712 = add i8 %in_read, i8 32"   --->   Operation 74 'add' 'add_ln712' <Predicate = (!icmp_ln1549)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln712, i32 2, i32 7"   --->   Operation 75 'partselect' 'tmp_4' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%x0_V_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_4, i2 0"   --->   Operation 76 'bitconcatenate' 'x0_V_2' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.47ns)   --->   "%or_ln938 = or i1 %icmp_ln1549, i1 %icmp_ln938"   --->   Operation 77 'or' 'or_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%or_ln1560_1 = or i1 %or_ln938, i1 %xor_ln1560"   --->   Operation 78 'or' 'or_ln1560_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%x0_V_3 = select i1 %or_ln1560_1, i8 %x0_V_2, i8 %zext_ln6"   --->   Operation 79 'select' 'x0_V_3' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln1549_1)   --->   "%xor_ln938 = xor i1 %or_ln938, i1 1"   --->   Operation 80 'xor' 'xor_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln1549_1)   --->   "%and_ln1549 = and i1 %icmp_ln1549_1, i1 %xor_ln938"   --->   Operation 81 'and' 'and_ln1549' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln1549_1 = and i1 %and_ln1549, i1 %xor_ln1560"   --->   Operation 82 'and' 'and_ln1549_1' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.47ns) (out node of the LUT)   --->   "%x0_V_4 = select i1 %and_ln1549_1, i8 %x0_V_1, i8 %x0_V_3"   --->   Operation 83 'select' 'x0_V_4' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i8 %in_read"   --->   Operation 84 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.70ns)   --->   "%r_V = mul i13 %zext_ln1168, i13 23"   --->   Operation 85 'mul' 'r_V' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%n = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %r_V, i32 4, i32 7"   --->   Operation 86 'partselect' 'n' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V, i32 4, i32 11"   --->   Operation 87 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %tmp_5"   --->   Operation 88 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.70ns)   --->   "%mul_ln1168 = mul i10 %zext_ln1171_1, i10 11"   --->   Operation 89 'mul' 'mul_ln1168' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%j = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %mul_ln1168, i32 2, i32 9"   --->   Operation 90 'partselect' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %n"   --->   Operation 91 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%ROM_EXP_V_addr = getelementptr i7 %ROM_EXP_V, i64 0, i64 %zext_ln573"   --->   Operation 92 'getelementptr' 'ROM_EXP_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (1.14ns)   --->   "%r_V_1 = load i4 %ROM_EXP_V_addr"   --->   Operation 93 'load' 'r_V_1' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 94 [1/1] (0.37ns) (out node of the LUT)   --->   "%x0_V_6 = select i1 %icmp_ln1549, i8 64, i8 %x0_V_4"   --->   Operation 94 'select' 'x0_V_6' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%m_4 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %r_V, i32 8, i32 11"   --->   Operation 95 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i8 %j"   --->   Operation 96 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.35ns)   --->   "%ret_V = sub i9 64, i9 %sext_ln1246"   --->   Operation 97 'sub' 'ret_V' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/2] (1.14ns)   --->   "%r_V_1 = load i4 %ROM_EXP_V_addr"   --->   Operation 98 'load' 'r_V_1' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1168_1 = zext i7 %r_V_1"   --->   Operation 99 'zext' 'zext_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i9 %ret_V"   --->   Operation 100 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.57ns)   --->   "%r_V_2 = mul i16 %sext_ln1171, i16 %zext_ln1168_1"   --->   Operation 101 'mul' 'r_V_2' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%sext_ln1168 = sext i16 %r_V_2"   --->   Operation 102 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%zext_ln1386 = zext i4 %m_4"   --->   Operation 103 'zext' 'zext_ln1386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%r = ashr i47 %sext_ln1168, i47 %zext_ln1386"   --->   Operation 104 'ashr' 'r' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%exp_negx_V = partselect i8 @_ssdm_op_PartSelect.i8.i47.i32.i32, i47 %r, i32 6, i32 13"   --->   Operation 105 'partselect' 'exp_negx_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %x0_V_6"   --->   Operation 106 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i8 %x0_V_6"   --->   Operation 107 'trunc' 'trunc_ln1352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.70ns)   --->   "%r_V_4 = mul i16 %zext_ln1171, i16 %zext_ln1171"   --->   Operation 108 'mul' 'r_V_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%sext_ln1245 = sext i8 %exp_negx_V"   --->   Operation 109 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.21ns) (out node of the LUT)   --->   "%ret_V_1 = add i9 %sext_ln1245, i9 64"   --->   Operation 110 'add' 'ret_V_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i16 %r_V_4"   --->   Operation 111 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i9 %ret_V_1"   --->   Operation 112 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [3/3] (1.02ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1246 = mul i19 %sext_ln1246_1, i19 %zext_ln1246"   --->   Operation 113 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.02>
ST_5 : Operation 114 [2/3] (1.02ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1246 = mul i19 %sext_ln1246_1, i19 %zext_ln1246"   --->   Operation 114 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln1246 = mul i19 %sext_ln1246_1, i19 %zext_ln1246"   --->   Operation 115 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i6.i13, i6 %trunc_ln1352, i13 0"   --->   Operation 116 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (1.49ns) (root node of the DSP)   --->   "%ret_V_2 = sub i19 %lhs_V, i19 %mul_ln1246"   --->   Operation 117 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 119 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 120 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/2] (1.49ns) (root node of the DSP)   --->   "%ret_V_2 = sub i19 %lhs_V, i19 %mul_ln1246"   --->   Operation 123 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %ret_V_2, i32 12, i32 18"   --->   Operation 124 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_7, i1 0"   --->   Operation 125 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln35 = ret i8 %and_ln1" [Sigmoid.cpp:35]   --->   Operation 126 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.19ns
The critical path consists of the following:
	wire read operation ('in_read', Sigmoid.cpp:3) on port 'in_r' (Sigmoid.cpp:3) [8]  (0 ns)
	'cttz' operation ('l') [13]  (0 ns)
	'sub' operation ('sub_ln947') [14]  (1.51 ns)
	'add' operation ('add_ln952') [28]  (1.36 ns)
	'shl' operation ('shl_ln952') [29]  (0 ns)
	'and' operation ('and_ln952') [30]  (0 ns)
	'icmp' operation ('__Result__') [31]  (1.84 ns)
	'or' operation ('a') [32]  (0 ns)
	'and' operation ('tobool29_i_i653') [41]  (0.479 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'shl' operation ('shl_ln962') [40]  (0 ns)
	'select' operation ('m') [42]  (0 ns)
	'add' operation ('m') [44]  (2 ns)
	'select' operation ('select_ln946') [48]  (0.498 ns)
	'add' operation ('add_ln968') [51]  (1.98 ns)
	'dcmp' operation ('tmp_1') [59]  (2.82 ns)

 <State 3>: 5.4ns
The critical path consists of the following:
	'mul' operation ('r.V') [85]  (2.7 ns)
	'mul' operation ('mul_ln1168') [90]  (2.7 ns)

 <State 4>: 7.16ns
The critical path consists of the following:
	'sub' operation ('ret.V') [94]  (1.36 ns)
	'mul' operation ('r.V') [99]  (2.57 ns)
	'ashr' operation ('r') [102]  (0 ns)
	'add' operation ('ret.V') [108]  (2.21 ns)
	'mul' operation of DSP[113] ('mul_ln1246') [111]  (1.02 ns)

 <State 5>: 1.02ns
The critical path consists of the following:
	'mul' operation of DSP[113] ('mul_ln1246') [111]  (1.02 ns)

 <State 6>: 1.49ns
The critical path consists of the following:
	'mul' operation of DSP[113] ('mul_ln1246') [111]  (0 ns)
	'sub' operation of DSP[113] ('ret.V') [113]  (1.49 ns)

 <State 7>: 1.49ns
The critical path consists of the following:
	'sub' operation of DSP[113] ('ret.V') [113]  (1.49 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
