

================================================================
== Vitis HLS Report for 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1'
================================================================
* Date:           Fri Mar 21 12:04:48 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.756 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      329|      329|  3.290 us|  3.290 us|  328|  328|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1  |      327|      327|        47|         40|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     43|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    536|    -|
|Register         |        -|    -|    2043|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2043|    605|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_64_1_1_U1225  |sparsemux_17_3_64_1_1  |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_28_fu_573_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln81_fu_555_p2  |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|           9|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |add_i_711_fu_172             |    9|          2|   64|        128|
    |add_i_713_fu_176             |    9|          2|   64|        128|
    |add_i_715_fu_180             |    9|          2|   64|        128|
    |add_i_71_fu_152              |    9|          2|   64|        128|
    |add_i_73_fu_156              |    9|          2|   64|        128|
    |add_i_75_fu_160              |    9|          2|   64|        128|
    |add_i_77_fu_164              |    9|          2|   64|        128|
    |add_i_79_fu_168              |    9|          2|   64|        128|
    |ap_NS_fsm                    |  183|         41|    1|         41|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i           |    9|          2|    4|          8|
    |grp_fu_448_p0                |   14|          3|   64|        192|
    |grp_fu_448_p1                |   43|          8|   64|        512|
    |grp_fu_452_p0                |   49|          9|   64|        576|
    |grp_fu_452_p1                |   49|          9|   64|        576|
    |i_27_fu_116                  |    9|          2|    4|          8|
    |mux_case_0_fu_120            |    9|          2|   64|        128|
    |mux_case_1_fu_124            |    9|          2|   64|        128|
    |mux_case_2_fu_128            |    9|          2|   64|        128|
    |mux_case_3_fu_132            |    9|          2|   64|        128|
    |mux_case_4_fu_136            |    9|          2|   64|        128|
    |mux_case_5_fu_140            |    9|          2|   64|        128|
    |mux_case_6_fu_144            |    9|          2|   64|        128|
    |mux_case_7_fu_148            |    9|          2|   64|        128|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  536|        114| 1293|       3969|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_i_711_fu_172              |  64|   0|   64|          0|
    |add_i_713_fu_176              |  64|   0|   64|          0|
    |add_i_715_fu_180              |  64|   0|   64|          0|
    |add_i_71_fu_152               |  64|   0|   64|          0|
    |add_i_73_fu_156               |  64|   0|   64|          0|
    |add_i_75_fu_160               |  64|   0|   64|          0|
    |add_i_77_fu_164               |  64|   0|   64|          0|
    |add_i_79_fu_168               |  64|   0|   64|          0|
    |ap_CS_fsm                     |  40|   0|   40|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |i_27_fu_116                   |   4|   0|    4|          0|
    |i_28_reg_1051                 |   4|   0|    4|          0|
    |i_reg_961                     |   4|   0|    4|          0|
    |icmp_ln81_reg_967             |   1|   0|    1|          0|
    |mul_i_1_reg_1065              |  64|   0|   64|          0|
    |mul_i_2_reg_1070              |  64|   0|   64|          0|
    |mul_i_3_reg_1075              |  64|   0|   64|          0|
    |mul_i_4_reg_1080              |  64|   0|   64|          0|
    |mul_i_6_reg_1085              |  64|   0|   64|          0|
    |mul_i_7_reg_1090              |  64|   0|   64|          0|
    |mux_case_0_fu_120             |  64|   0|   64|          0|
    |mux_case_1_fu_124             |  64|   0|   64|          0|
    |mux_case_2_fu_128             |  64|   0|   64|          0|
    |mux_case_3_fu_132             |  64|   0|   64|          0|
    |mux_case_4_fu_136             |  64|   0|   64|          0|
    |mux_case_5_fu_140             |  64|   0|   64|          0|
    |mux_case_6_fu_144             |  64|   0|   64|          0|
    |mux_case_7_fu_148             |  64|   0|   64|          0|
    |reg_457                       |  64|   0|   64|          0|
    |reg_462                       |  64|   0|   64|          0|
    |trunc_ln81_reg_1056           |   3|   0|    3|          0|
    |w_l_plus1_T_71_load_reg_1016  |  64|   0|   64|          0|
    |w_l_plus1_T_72_load_reg_1021  |  64|   0|   64|          0|
    |w_l_plus1_T_73_load_reg_1026  |  64|   0|   64|          0|
    |w_l_plus1_T_74_load_reg_1031  |  64|   0|   64|          0|
    |w_l_plus1_T_75_load_reg_1036  |  64|   0|   64|          0|
    |w_l_plus1_T_76_load_reg_1041  |  64|   0|   64|          0|
    |w_l_plus1_T_77_load_reg_1046  |  64|   0|   64|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |2043|   0| 2043|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|grp_fu_1902_p_din0       |  out|   64|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|grp_fu_1902_p_din1       |  out|   64|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|grp_fu_1902_p_opcode     |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|grp_fu_1902_p_dout0      |   in|   64|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|grp_fu_1902_p_ce         |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|grp_fu_1906_p_din0       |  out|   64|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|grp_fu_1906_p_din1       |  out|   64|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|grp_fu_1906_p_dout0      |   in|   64|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|grp_fu_1906_p_ce         |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1|  return value|
|w_l_plus1_T_address0     |  out|    3|   ap_memory|                                  w_l_plus1_T|         array|
|w_l_plus1_T_ce0          |  out|    1|   ap_memory|                                  w_l_plus1_T|         array|
|w_l_plus1_T_q0           |   in|   64|   ap_memory|                                  w_l_plus1_T|         array|
|p_read                   |   in|   64|     ap_none|                                       p_read|        scalar|
|w_l_plus1_T_71_address0  |  out|    3|   ap_memory|                               w_l_plus1_T_71|         array|
|w_l_plus1_T_71_ce0       |  out|    1|   ap_memory|                               w_l_plus1_T_71|         array|
|w_l_plus1_T_71_q0        |   in|   64|   ap_memory|                               w_l_plus1_T_71|         array|
|p_read1                  |   in|   64|     ap_none|                                      p_read1|        scalar|
|w_l_plus1_T_72_address0  |  out|    3|   ap_memory|                               w_l_plus1_T_72|         array|
|w_l_plus1_T_72_ce0       |  out|    1|   ap_memory|                               w_l_plus1_T_72|         array|
|w_l_plus1_T_72_q0        |   in|   64|   ap_memory|                               w_l_plus1_T_72|         array|
|p_read2                  |   in|   64|     ap_none|                                      p_read2|        scalar|
|w_l_plus1_T_73_address0  |  out|    3|   ap_memory|                               w_l_plus1_T_73|         array|
|w_l_plus1_T_73_ce0       |  out|    1|   ap_memory|                               w_l_plus1_T_73|         array|
|w_l_plus1_T_73_q0        |   in|   64|   ap_memory|                               w_l_plus1_T_73|         array|
|p_read3                  |   in|   64|     ap_none|                                      p_read3|        scalar|
|w_l_plus1_T_74_address0  |  out|    3|   ap_memory|                               w_l_plus1_T_74|         array|
|w_l_plus1_T_74_ce0       |  out|    1|   ap_memory|                               w_l_plus1_T_74|         array|
|w_l_plus1_T_74_q0        |   in|   64|   ap_memory|                               w_l_plus1_T_74|         array|
|p_read4                  |   in|   64|     ap_none|                                      p_read4|        scalar|
|w_l_plus1_T_75_address0  |  out|    3|   ap_memory|                               w_l_plus1_T_75|         array|
|w_l_plus1_T_75_ce0       |  out|    1|   ap_memory|                               w_l_plus1_T_75|         array|
|w_l_plus1_T_75_q0        |   in|   64|   ap_memory|                               w_l_plus1_T_75|         array|
|p_read5                  |   in|   64|     ap_none|                                      p_read5|        scalar|
|w_l_plus1_T_76_address0  |  out|    3|   ap_memory|                               w_l_plus1_T_76|         array|
|w_l_plus1_T_76_ce0       |  out|    1|   ap_memory|                               w_l_plus1_T_76|         array|
|w_l_plus1_T_76_q0        |   in|   64|   ap_memory|                               w_l_plus1_T_76|         array|
|p_read6                  |   in|   64|     ap_none|                                      p_read6|        scalar|
|w_l_plus1_T_77_address0  |  out|    3|   ap_memory|                               w_l_plus1_T_77|         array|
|w_l_plus1_T_77_ce0       |  out|    1|   ap_memory|                               w_l_plus1_T_77|         array|
|w_l_plus1_T_77_q0        |   in|   64|   ap_memory|                               w_l_plus1_T_77|         array|
|p_read7                  |   in|   64|     ap_none|                                      p_read7|        scalar|
|add_i_715_out            |  out|   64|      ap_vld|                                add_i_715_out|       pointer|
|add_i_715_out_ap_vld     |  out|    1|      ap_vld|                                add_i_715_out|       pointer|
|add_i_713_out            |  out|   64|      ap_vld|                                add_i_713_out|       pointer|
|add_i_713_out_ap_vld     |  out|    1|      ap_vld|                                add_i_713_out|       pointer|
|add_i_711_out            |  out|   64|      ap_vld|                                add_i_711_out|       pointer|
|add_i_711_out_ap_vld     |  out|    1|      ap_vld|                                add_i_711_out|       pointer|
|add_i_79_out             |  out|   64|      ap_vld|                                 add_i_79_out|       pointer|
|add_i_79_out_ap_vld      |  out|    1|      ap_vld|                                 add_i_79_out|       pointer|
|add_i_77_out             |  out|   64|      ap_vld|                                 add_i_77_out|       pointer|
|add_i_77_out_ap_vld      |  out|    1|      ap_vld|                                 add_i_77_out|       pointer|
|add_i_75_out             |  out|   64|      ap_vld|                                 add_i_75_out|       pointer|
|add_i_75_out_ap_vld      |  out|    1|      ap_vld|                                 add_i_75_out|       pointer|
|add_i_73_out             |  out|   64|      ap_vld|                                 add_i_73_out|       pointer|
|add_i_73_out_ap_vld      |  out|    1|      ap_vld|                                 add_i_73_out|       pointer|
|add_i_71_out             |  out|   64|      ap_vld|                                 add_i_71_out|       pointer|
|add_i_71_out_ap_vld      |  out|    1|      ap_vld|                                 add_i_71_out|       pointer|
|mux_case_7_out           |  out|   64|      ap_vld|                               mux_case_7_out|       pointer|
|mux_case_7_out_ap_vld    |  out|    1|      ap_vld|                               mux_case_7_out|       pointer|
|mux_case_6_out           |  out|   64|      ap_vld|                               mux_case_6_out|       pointer|
|mux_case_6_out_ap_vld    |  out|    1|      ap_vld|                               mux_case_6_out|       pointer|
|mux_case_5_out           |  out|   64|      ap_vld|                               mux_case_5_out|       pointer|
|mux_case_5_out_ap_vld    |  out|    1|      ap_vld|                               mux_case_5_out|       pointer|
|mux_case_4_out           |  out|   64|      ap_vld|                               mux_case_4_out|       pointer|
|mux_case_4_out_ap_vld    |  out|    1|      ap_vld|                               mux_case_4_out|       pointer|
|mux_case_3_out           |  out|   64|      ap_vld|                               mux_case_3_out|       pointer|
|mux_case_3_out_ap_vld    |  out|    1|      ap_vld|                               mux_case_3_out|       pointer|
|mux_case_2_out           |  out|   64|      ap_vld|                               mux_case_2_out|       pointer|
|mux_case_2_out_ap_vld    |  out|    1|      ap_vld|                               mux_case_2_out|       pointer|
|mux_case_1_out           |  out|   64|      ap_vld|                               mux_case_1_out|       pointer|
|mux_case_1_out_ap_vld    |  out|    1|      ap_vld|                               mux_case_1_out|       pointer|
|mux_case_0_out           |  out|   64|      ap_vld|                               mux_case_0_out|       pointer|
|mux_case_0_out_ap_vld    |  out|    1|      ap_vld|                               mux_case_0_out|       pointer|
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

