Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May 18 16:17:45 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  750         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (750)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2153)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (750)
--------------------------
 There are 750 register/latch pins with no clock driven by root clock pin: div/ClockOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2153)
---------------------------------------------------
 There are 2153 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.717        0.000                      0                   22        0.248        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
sysclk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_pin          7.717        0.000                      0                   22        0.248        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_pin
  To Clock:  sysclk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.077    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.014    div/counter_reg_n_0_[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.688 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.688    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[12]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    div/counter_reg[16]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.367 r  div/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.367    div/counter_reg[20]_i_1_n_7
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    div/clk
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[20]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.062    15.084    div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.077    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.014    div/counter_reg_n_0_[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.688 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.688    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[12]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.364 r  div/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.364    div/counter_reg[16]_i_1_n_6
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[17]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.062    15.083    div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.077    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.014    div/counter_reg_n_0_[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.688 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.688    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[12]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.343 r  div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.343    div/counter_reg[16]_i_1_n_4
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[19]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.062    15.083    div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.814ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.077    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.014    div/counter_reg_n_0_[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.688 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.688    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[12]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.269 r  div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.269    div/counter_reg[16]_i_1_n_5
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[18]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.062    15.083    div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.814    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.077    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.014    div/counter_reg_n_0_[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.688 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.688    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[12]_i_1_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.253 r  div/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.253    div/counter_reg[16]_i_1_n_7
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[16]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.062    15.083    div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.077    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.014    div/counter_reg_n_0_[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.688 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.688    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.250 r  div/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.250    div/counter_reg[12]_i_1_n_6
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.439    14.780    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[13]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y36         FDRE (Setup_fdre_C_D)        0.062    15.082    div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.077    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.014    div/counter_reg_n_0_[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.688 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.688    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.229 r  div/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.229    div/counter_reg[12]_i_1_n_4
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.439    14.780    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[15]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y36         FDRE (Setup_fdre_C_D)        0.062    15.082    div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  7.853    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.077    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.014    div/counter_reg_n_0_[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.688 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.688    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.155 r  div/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.155    div/counter_reg[12]_i_1_n_5
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.439    14.780    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[14]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y36         FDRE (Setup_fdre_C_D)        0.062    15.082    div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.943ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.077    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.014    div/counter_reg_n_0_[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.688 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.688    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    div/counter_reg[8]_i_1_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.139 r  div/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.139    div/counter_reg[12]_i_1_n_7
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.439    14.780    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[12]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y36         FDRE (Setup_fdre_C_D)        0.062    15.082    div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  7.943    

Slack (MET) :             7.946ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.077    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.014    div/counter_reg_n_0_[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.688 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.688    div/counter_reg[0]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    div/counter_reg[4]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.136 r  div/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.136    div/counter_reg[8]_i_1_n_6
    SLICE_X35Y35         FDRE                                         r  div/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.439    14.780    div/clk
    SLICE_X35Y35         FDRE                                         r  div/counter_reg[9]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.062    15.082    div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  7.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 div/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/ClockOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    div/clk
    SLICE_X35Y38         FDRE                                         r  div/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div/counter_reg[20]/Q
                         net (fo=2, routed)           0.179     1.763    div/counter_reg[20]
    SLICE_X34Y38         FDRE                                         r  div/ClockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    div/clk
    SLICE_X34Y38         FDRE                                         r  div/ClockOut_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.059     1.515    div/ClockOut_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.691    div/counter_reg_n_0_[19]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    div/counter_reg[16]_i_1_n_4
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[19]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    div/clk
    SLICE_X35Y35         FDRE                                         r  div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  div/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.690    div/counter_reg_n_0_[11]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    div/counter_reg[8]_i_1_n_4
    SLICE_X35Y35         FDRE                                         r  div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    div/clk
    SLICE_X35Y35         FDRE                                         r  div/counter_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.105     1.546    div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  div/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.690    div/counter_reg_n_0_[15]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  div/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    div/counter_reg[12]_i_1_n_4
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[15]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.105     1.546    div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.440    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  div/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.689    div/counter_reg_n_0_[3]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  div/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    div/counter_reg[0]_i_1_n_4
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.951    div/clk
    SLICE_X35Y33         FDRE                                         r  div/counter_reg[3]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.545    div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 div/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    div/clk
    SLICE_X35Y34         FDRE                                         r  div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  div/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.690    div/counter_reg_n_0_[7]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  div/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    div/counter_reg[4]_i_1_n_4
    SLICE_X35Y34         FDRE                                         r  div/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.952    div/clk
    SLICE_X35Y34         FDRE                                         r  div/counter_reg[7]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.546    div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.688    div/counter_reg_n_0_[16]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  div/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    div/counter_reg[16]_i_1_n_7
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    div/clk
    SLICE_X35Y37         FDRE                                         r  div/counter_reg[16]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  div/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.687    div/counter_reg_n_0_[12]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.802 r  div/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.802    div/counter_reg[12]_i_1_n_7
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    div/clk
    SLICE_X35Y36         FDRE                                         r  div/counter_reg[12]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.105     1.546    div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    div/clk
    SLICE_X35Y35         FDRE                                         r  div/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  div/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.687    div/counter_reg_n_0_[8]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.802 r  div/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.802    div/counter_reg[8]_i_1_n_7
    SLICE_X35Y35         FDRE                                         r  div/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    div/clk
    SLICE_X35Y35         FDRE                                         r  div/counter_reg[8]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.105     1.546    div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 div/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    div/clk
    SLICE_X35Y34         FDRE                                         r  div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  div/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.687    div/counter_reg_n_0_[4]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.802 r  div/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.802    div/counter_reg[4]_i_1_n_7
    SLICE_X35Y34         FDRE                                         r  div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.952    div/clk
    SLICE_X35Y34         FDRE                                         r  div/counter_reg[4]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.546    div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  PCLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   div/ClockOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y33   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y35   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y35   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y36   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y36   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y36   div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y36   div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y37   div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   div/ClockOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   div/ClockOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   div/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   div/ClockOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   div/ClockOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   div/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2161 Endpoints
Min Delay          2161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.381ns  (logic 8.697ns (44.874%)  route 10.684ns (55.126%))
  Logic Levels:           29  (CARRY4=18 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[2]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[2]/Q
                         net (fo=26, routed)          1.805     2.261    u_diex/EXC[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.124     2.385 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.184     2.570    u_diex/i___7_carry_i_9_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I1_O)        0.124     2.694 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.710     3.404    u_diex/OUTC_reg[5]_0[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.152     3.556 r  u_diex/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.655     4.211    u_alu/OUTB[5]_i_10[0]
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     4.939 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.939    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.210 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.172     6.382    u_diex/OUTB_reg[6]_1[1]
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.373     6.755 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     6.755    u_diex/OUTB[5]_i_13_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.156 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.156    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.270    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.181     8.608    u_diex/data6[5]
    SLICE_X5Y17          LUT3 (Prop_lut3_I0_O)        0.329     8.937 r  u_diex/OUTB[4]_i_13/O
                         net (fo=1, routed)           0.000     8.937    u_diex/OUTB[4]_i_13_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.338    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.452 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.452    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.609 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.035    10.644    u_diex/data6[4]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.329    10.973 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    10.973    u_diex/i___211_carry_i_24_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.523 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.523    u_diex/i___211_carry_i_14_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.637    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.241    13.035    u_diex/data6[3]
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    13.364 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    13.364    u_diex/i___211_carry_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.897 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.897    u_diex/i___211_carry_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.220 r  u_diex/i___211_carry_i_7/O[1]
                         net (fo=2, routed)           1.282    15.502    u_diex/i___211_carry_i_7_n_6
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.306    15.808 r  u_diex/i___211_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.808    u_diex/i___211_carry__0_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.206 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.206    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.363 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.119    17.482    u_diex/OUTC_reg[5]_0[0]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.329    17.811 r  u_diex/i___211_carry_i_5/O
                         net (fo=1, routed)           0.000    17.811    u_alu/S0_inferred__1/i___211_carry__0_1[1]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.344 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    18.344    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.461 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.461    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.715 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.299    19.014    u_diex/OUTB_reg[6]_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.367    19.381 r  u_diex/OUTB[0]_i_1__0/O
                         net (fo=1, routed)           0.000    19.381    u_exmem/POST_ALU_CALC_B[0]
    SLICE_X9Y17          FDRE                                         r  u_exmem/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.639ns  (logic 7.426ns (42.101%)  route 10.213ns (57.899%))
  Logic Levels:           25  (CARRY4=15 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[2]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[2]/Q
                         net (fo=26, routed)          1.805     2.261    u_diex/EXC[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.124     2.385 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.184     2.570    u_diex/i___7_carry_i_9_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I1_O)        0.124     2.694 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.710     3.404    u_diex/OUTC_reg[5]_0[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.152     3.556 r  u_diex/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.655     4.211    u_alu/OUTB[5]_i_10[0]
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     4.939 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.939    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.210 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.172     6.382    u_diex/OUTB_reg[6]_1[1]
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.373     6.755 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     6.755    u_diex/OUTB[5]_i_13_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.156 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.156    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.270    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.181     8.608    u_diex/data6[5]
    SLICE_X5Y17          LUT3 (Prop_lut3_I0_O)        0.329     8.937 r  u_diex/OUTB[4]_i_13/O
                         net (fo=1, routed)           0.000     8.937    u_diex/OUTB[4]_i_13_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.338    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.452 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.452    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.609 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.035    10.644    u_diex/data6[4]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.329    10.973 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    10.973    u_diex/i___211_carry_i_24_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.523 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.523    u_diex/i___211_carry_i_14_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.637    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.241    13.035    u_diex/data6[3]
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    13.364 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    13.364    u_diex/i___211_carry_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.897 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.897    u_diex/i___211_carry_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.220 r  u_diex/i___211_carry_i_7/O[1]
                         net (fo=2, routed)           1.282    15.502    u_diex/i___211_carry_i_7_n_6
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.306    15.808 r  u_diex/i___211_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.808    u_diex/i___211_carry__0_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.206 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.206    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.363 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.946    17.310    u_diex/OUTC_reg[5]_0[0]
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.329    17.639 r  u_diex/OUTB[1]_i_1__0/O
                         net (fo=1, routed)           0.000    17.639    u_exmem/POST_ALU_CALC_B[1]
    SLICE_X9Y18          FDRE                                         r  u_exmem/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.272ns  (logic 6.519ns (42.685%)  route 8.753ns (57.315%))
  Logic Levels:           23  (CARRY4=14 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[2]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[2]/Q
                         net (fo=26, routed)          1.805     2.261    u_diex/EXC[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.124     2.385 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.184     2.570    u_diex/i___7_carry_i_9_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I1_O)        0.124     2.694 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.710     3.404    u_diex/OUTC_reg[5]_0[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.152     3.556 r  u_diex/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.655     4.211    u_alu/OUTB[5]_i_10[0]
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     4.939 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.939    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.210 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.172     6.382    u_diex/OUTB_reg[6]_1[1]
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.373     6.755 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     6.755    u_diex/OUTB[5]_i_13_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.156 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.156    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.270    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.181     8.608    u_diex/data6[5]
    SLICE_X5Y17          LUT3 (Prop_lut3_I0_O)        0.329     8.937 r  u_diex/OUTB[4]_i_13/O
                         net (fo=1, routed)           0.000     8.937    u_diex/OUTB[4]_i_13_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.338    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.452 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.452    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.609 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.035    10.644    u_diex/data6[4]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.329    10.973 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    10.973    u_diex/i___211_carry_i_24_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.523 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.523    u_diex/i___211_carry_i_14_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.637    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.241    13.035    u_diex/data6[3]
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    13.364 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    13.364    u_diex/i___211_carry_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.897 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.897    u_diex/i___211_carry_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.014 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.014    u_diex/i___211_carry_i_7_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.171 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          0.769    14.940    u_diex/data6[2]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.332    15.272 r  u_diex/OUTB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.272    u_exmem/POST_ALU_CALC_B[2]
    SLICE_X2Y17          FDRE                                         r  u_exmem/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.981ns  (logic 5.380ns (41.446%)  route 7.601ns (58.554%))
  Logic Levels:           19  (CARRY4=11 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[2]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[2]/Q
                         net (fo=26, routed)          1.805     2.261    u_diex/EXC[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.124     2.385 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.184     2.570    u_diex/i___7_carry_i_9_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I1_O)        0.124     2.694 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.710     3.404    u_diex/OUTC_reg[5]_0[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.152     3.556 r  u_diex/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.655     4.211    u_alu/OUTB[5]_i_10[0]
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     4.939 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.939    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.210 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.172     6.382    u_diex/OUTB_reg[6]_1[1]
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.373     6.755 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     6.755    u_diex/OUTB[5]_i_13_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.156 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.156    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.270    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.427 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.181     8.608    u_diex/data6[5]
    SLICE_X5Y17          LUT3 (Prop_lut3_I0_O)        0.329     8.937 r  u_diex/OUTB[4]_i_13/O
                         net (fo=1, routed)           0.000     8.937    u_diex/OUTB[4]_i_13_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.338 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.338    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.452 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.452    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.609 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.035    10.644    u_diex/data6[4]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.329    10.973 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    10.973    u_diex/i___211_carry_i_24_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.523 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.523    u_diex/i___211_carry_i_14_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.637    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.794 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          0.857    12.652    u_diex/data6[3]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.329    12.981 r  u_diex/OUTB[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.981    u_exmem/POST_ALU_CALC_B[3]
    SLICE_X2Y17          FDRE                                         r  u_exmem/OUTB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.323ns  (logic 1.518ns (12.319%)  route 10.805ns (87.681%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[1]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_exmem/OUTB_reg[1]/Q
                         net (fo=67, routed)          4.755     5.211    u_exmem/MEMB[1]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.335 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=174, routed)         3.772     9.107    u_data_memory/Dout_reg[7]_i_14_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.124     9.231 r  u_data_memory/Dout[7]_i_26/O
                         net (fo=1, routed)           0.000     9.231    u_data_memory/Dout[7]_i_26_n_0
    SLICE_X5Y5           MUXF7 (Prop_muxf7_I1_O)      0.245     9.476 r  u_data_memory/Dout_reg[7]_i_13/O
                         net (fo=1, routed)           0.000     9.476    u_data_memory/Dout_reg[7]_i_13_n_0
    SLICE_X5Y5           MUXF8 (Prop_muxf8_I0_O)      0.104     9.580 r  u_data_memory/Dout_reg[7]_i_7/O
                         net (fo=1, routed)           1.171    10.751    u_data_memory/Dout_reg[7]_i_7_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.316    11.067 r  u_data_memory/Dout[7]_i_3/O
                         net (fo=1, routed)           1.107    12.174    u_exmem/Dout_reg[7]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.149    12.323 r  u_exmem/Dout[7]_i_2/O
                         net (fo=1, routed)           0.000    12.323    u_data_memory/D[7]
    SLICE_X6Y13          FDRE                                         r  u_data_memory/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.518ns  (logic 1.479ns (12.840%)  route 10.039ns (87.160%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[1]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_exmem/OUTB_reg[1]/Q
                         net (fo=67, routed)          4.755     5.211    u_exmem/MEMB[1]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.335 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=174, routed)         3.257     8.592    u_data_memory/Dout_reg[7]_i_14_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.124     8.716 r  u_data_memory/Dout[5]_i_21/O
                         net (fo=1, routed)           0.000     8.716    u_data_memory/Dout[5]_i_21_n_0
    SLICE_X9Y7           MUXF7 (Prop_muxf7_I0_O)      0.212     8.928 r  u_data_memory/Dout_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.928    u_data_memory/Dout_reg[5]_i_10_n_0
    SLICE_X9Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     9.022 r  u_data_memory/Dout_reg[5]_i_4/O
                         net (fo=1, routed)           0.970     9.992    u_data_memory/Dout_reg[5]_i_4_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.316    10.308 r  u_data_memory/Dout[5]_i_2/O
                         net (fo=1, routed)           1.057    11.365    u_exmem/Dout_reg[5]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.153    11.518 r  u_exmem/Dout[5]_i_1/O
                         net (fo=1, routed)           0.000    11.518    u_data_memory/D[5]
    SLICE_X6Y13          FDRE                                         r  u_data_memory/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.422ns  (logic 1.493ns (13.071%)  route 9.929ns (86.929%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[1]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_exmem/OUTB_reg[1]/Q
                         net (fo=67, routed)          4.755     5.211    u_exmem/MEMB[1]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.335 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=174, routed)         3.469     8.804    u_data_memory/Dout_reg[7]_i_14_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I2_O)        0.124     8.928 r  u_data_memory/Dout[6]_i_20/O
                         net (fo=1, routed)           0.000     8.928    u_data_memory/Dout[6]_i_20_n_0
    SLICE_X9Y6           MUXF7 (Prop_muxf7_I1_O)      0.245     9.173 r  u_data_memory/Dout_reg[6]_i_9/O
                         net (fo=1, routed)           0.000     9.173    u_data_memory/Dout_reg[6]_i_9_n_0
    SLICE_X9Y6           MUXF8 (Prop_muxf8_I0_O)      0.104     9.277 r  u_data_memory/Dout_reg[6]_i_4/O
                         net (fo=1, routed)           0.734    10.011    u_data_memory/Dout_reg[6]_i_4_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.316    10.327 r  u_data_memory/Dout[6]_i_2/O
                         net (fo=1, routed)           0.971    11.298    u_exmem/Dout_reg[6]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124    11.422 r  u_exmem/Dout[6]_i_1/O
                         net (fo=1, routed)           0.000    11.422    u_data_memory/D[6]
    SLICE_X6Y13          FDRE                                         r  u_data_memory/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.384ns  (logic 1.481ns (13.010%)  route 9.903ns (86.990%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[1]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_exmem/OUTB_reg[1]/Q
                         net (fo=67, routed)          4.755     5.211    u_exmem/MEMB[1]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.335 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=174, routed)         3.391     8.726    u_data_memory/Dout_reg[7]_i_14_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.850 r  u_data_memory/Dout[3]_i_26/O
                         net (fo=1, routed)           0.000     8.850    u_data_memory/Dout[3]_i_26_n_0
    SLICE_X3Y5           MUXF7 (Prop_muxf7_I1_O)      0.217     9.067 r  u_data_memory/Dout_reg[3]_i_12/O
                         net (fo=1, routed)           0.000     9.067    u_data_memory/Dout_reg[3]_i_12_n_0
    SLICE_X3Y5           MUXF8 (Prop_muxf8_I1_O)      0.094     9.161 r  u_data_memory/Dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.977    10.138    u_data_memory/Dout_reg[3]_i_5_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I3_O)        0.316    10.454 r  u_data_memory/Dout[3]_i_2/O
                         net (fo=1, routed)           0.780    11.234    u_exmem/Dout_reg[3]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.150    11.384 r  u_exmem/Dout[3]_i_1/O
                         net (fo=1, routed)           0.000    11.384    u_data_memory/D[3]
    SLICE_X6Y13          FDRE                                         r  u_data_memory/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.283ns  (logic 1.449ns (12.843%)  route 9.834ns (87.157%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[1]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_exmem/OUTB_reg[1]/Q
                         net (fo=67, routed)          4.755     5.211    u_exmem/MEMB[1]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.335 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=174, routed)         3.248     8.583    u_data_memory/Dout_reg[7]_i_14_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.124     8.707 r  u_data_memory/Dout[2]_i_22/O
                         net (fo=1, routed)           0.000     8.707    u_data_memory/Dout[2]_i_22_n_0
    SLICE_X14Y5          MUXF7 (Prop_muxf7_I1_O)      0.214     8.921 r  u_data_memory/Dout_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     8.921    u_data_memory/Dout_reg[2]_i_10_n_0
    SLICE_X14Y5          MUXF8 (Prop_muxf8_I1_O)      0.088     9.009 r  u_data_memory/Dout_reg[2]_i_4/O
                         net (fo=1, routed)           1.260    10.269    u_data_memory/Dout_reg[2]_i_4_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.319    10.588 r  u_data_memory/Dout[2]_i_2/O
                         net (fo=1, routed)           0.571    11.159    u_exmem/Dout_reg[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124    11.283 r  u_exmem/Dout[2]_i_1/O
                         net (fo=1, routed)           0.000    11.283    u_data_memory/D[2]
    SLICE_X6Y13          FDRE                                         r  u_data_memory/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.154ns  (logic 1.455ns (13.045%)  route 9.699ns (86.955%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[1]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_exmem/OUTB_reg[1]/Q
                         net (fo=67, routed)          4.755     5.211    u_exmem/MEMB[1]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.335 r  u_exmem/mem[0][7]_i_6/O
                         net (fo=174, routed)         3.280     8.615    u_data_memory/Dout_reg[7]_i_14_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.124     8.739 r  u_data_memory/Dout[4]_i_26/O
                         net (fo=1, routed)           0.000     8.739    u_data_memory/Dout[4]_i_26_n_0
    SLICE_X5Y6           MUXF7 (Prop_muxf7_I1_O)      0.217     8.956 r  u_data_memory/Dout_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     8.956    u_data_memory/Dout_reg[4]_i_12_n_0
    SLICE_X5Y6           MUXF8 (Prop_muxf8_I1_O)      0.094     9.050 r  u_data_memory/Dout_reg[4]_i_5/O
                         net (fo=1, routed)           1.096    10.146    u_data_memory/Dout_reg[4]_i_5_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.316    10.462 r  u_data_memory/Dout[4]_i_2/O
                         net (fo=1, routed)           0.568    11.030    u_exmem/Dout_reg[4]
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.124    11.154 r  u_exmem/Dout[4]_i_1/O
                         net (fo=1, routed)           0.000    11.154    u_data_memory/D[4]
    SLICE_X6Y13          FDRE                                         r  u_data_memory/Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_register_file/QB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.146ns (59.533%)  route 0.099ns (40.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  u_register_file/QB_reg[4]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QB_reg[4]/Q
                         net (fo=1, routed)           0.099     0.245    u_diex/Q[4]
    SLICE_X2Y17          FDRE                                         r  u_diex/OUTC_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.146ns (59.108%)  route 0.101ns (40.892%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  u_register_file/QB_reg[0]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QB_reg[0]/Q
                         net (fo=1, routed)           0.101     0.247    u_diex/Q[0]
    SLICE_X2Y18          FDRE                                         r  u_diex/OUTC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.565%)  route 0.136ns (51.435%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  u_pc/cnt_reg[4]/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_pc/cnt_reg[4]/Q
                         net (fo=2, routed)           0.136     0.264    u_pc/cnt_reg[4]
    SLICE_X12Y17         FDRE                                         r  u_pc/aleasFreeCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTOP_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_nozflag/mem_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE                         0.000     0.000 r  u_diex/OUTOP_reg[2]/C
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_diex/OUTOP_reg[2]/Q
                         net (fo=8, routed)           0.080     0.221    u_diex/EXOP[2]
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.266 r  u_diex/mem_i_1/O
                         net (fo=1, routed)           0.000     0.266    u_nozflag/mem_reg_0
    SLICE_X10Y19         FDRE                                         r  u_nozflag/mem_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.836%)  route 0.126ns (47.164%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  u_pc/cnt_reg[3]/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[3]/Q
                         net (fo=2, routed)           0.126     0.267    u_pc/cnt_reg[3]
    SLICE_X10Y17         FDRE                                         r  u_pc/aleasFreeCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.167ns (59.642%)  route 0.113ns (40.358%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  u_register_file/QB_reg[3]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_register_file/QB_reg[3]/Q
                         net (fo=1, routed)           0.113     0.280    u_diex/Q[3]
    SLICE_X2Y18          FDRE                                         r  u_diex/OUTC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/mem_reg[2][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/QB_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.191ns (63.181%)  route 0.111ns (36.819%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  u_register_file/mem_reg[2][3]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/mem_reg[2][3]/Q
                         net (fo=2, routed)           0.111     0.257    u_memre/Q[3]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.045     0.302 r  u_memre/QB[3]_i_1/O
                         net (fo=1, routed)           0.000     0.302    u_register_file/QB_reg[7]_1[3]
    SLICE_X2Y19          FDRE                                         r  u_register_file/QB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.148ns (47.561%)  route 0.163ns (52.439%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE                         0.000     0.000 r  u_pc/cnt_reg[7]/C
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_pc/cnt_reg[7]/Q
                         net (fo=2, routed)           0.163     0.311    u_pc/cnt_reg[7]
    SLICE_X10Y17         FDRE                                         r  u_pc/aleasFreeCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/modulo5_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/modulo5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.397%)  route 0.133ns (41.603%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE                         0.000     0.000 r  u_pc/modulo5_reg[2]/C
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/modulo5_reg[2]/Q
                         net (fo=6, routed)           0.133     0.274    u_pc/modulo5_reg_n_0_[2]
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.319 r  u_pc/modulo5[5]_i_1/O
                         net (fo=1, routed)           0.000     0.319    u_pc/plusOp[5]
    SLICE_X14Y19         FDRE                                         r  u_pc/modulo5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.128ns (40.105%)  route 0.191ns (59.895%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE                         0.000     0.000 r  u_pc/cnt_reg[1]/C
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_pc/cnt_reg[1]/Q
                         net (fo=3, routed)           0.191     0.319    u_pc/cnt_reg[1]
    SLICE_X12Y17         FDRE                                         r  u_pc/aleasFreeCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





