# 1 "arch/arm/boot/dts/qcom-ipq8064-ap148.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom-ipq8064-ap148.dts"

# 1 "arch/arm/boot/dts/qcom-ipq8064-v1.0.dtsi" 1

# 1 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 1

/dts-v1/;

# 1 "arch/arm/boot/dts/skeleton.dtsi" 1
# 12 "arch/arm/boot/dts/skeleton.dtsi"
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 5 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-ipq806x.h" 1
# 6 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,lcc-ipq806x.h" 1
# 7 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,gsbi.h" 1
# 8 "arch/arm/boot/dts/qcom-ipq8064.dtsi" 2

/ {
 model = "Qualcomm IPQ8064";
 compatible = "qcom,ipq8064";
 interrupt-parent = <&intc>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "qcom,krait";
   enable-method = "qcom,kpss-acc-v1";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   qcom,acc = <&acc0>;
   qcom,saw = <&saw0>;
  };

  cpu@1 {
   compatible = "qcom,krait";
   enable-method = "qcom,kpss-acc-v1";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
   qcom,acc = <&acc1>;
   qcom,saw = <&saw1>;
  };

  L2: l2-cache {
   compatible = "cache";
   cache-level = <2>;
  };
 };

 cpu-pmu {
  compatible = "qcom,krait-pmu";
  interrupts = <1 10 0x304>;
 };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  nss@40000000 {
   reg = <0x40000000 0x1000000>;
   no-map;
  };

  smem@41000000 {
   reg = <0x41000000 0x200000>;
   no-map;
  };
 };

 clocks {
  cxo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <25000000>;
  };

  pxo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <25000000>;
  };

  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   #clock-cells = <0>;
  };
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "simple-bus";

  lpass@28100000 {
   compatible = "qcom,lpass-cpu";
   status = "disabled";
   clocks = <&lcc 11>,
     <&lcc 2>,
     <&lcc 5>;
   clock-names = "ahbix-clk",
     "mi2s-osr-clk",
     "mi2s-bit-clk";
   interrupts = <0 85 1>;
   interrupt-names = "lpass-irq-lpaif";
   reg = <0x28100000 0x10000>;
   reg-names = "lpass-lpaif";
  };

  qcom_pinmux: pinmux@800000 {
   compatible = "qcom,ipq8064-pinctrl";
   reg = <0x800000 0x4000>;

   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 16 0x4>;
  };

  intc: interrupt-controller@2000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x02000000 0x1000>,
         <0x02002000 0x1000>;
  };

  timer@200a000 {
   compatible = "qcom,kpss-timer",
         "qcom,kpss-wdt-ipq8064", "qcom,msm-timer";
   interrupts = <1 1 0x301>,
         <1 2 0x301>,
         <1 3 0x301>,
         <1 4 0x301>,
         <1 5 0x301>;
   reg = <0x0200a000 0x100>;
   clock-frequency = <25000000>,
       <32768>;
   clocks = <&sleep_clk>;
   clock-names = "sleep";
   cpu-offset = <0x80000>;
  };

  acc0: clock-controller@2088000 {
   compatible = "qcom,kpss-acc-v1";
   reg = <0x02088000 0x1000>, <0x02008000 0x1000>;
  };

  acc1: clock-controller@2098000 {
   compatible = "qcom,kpss-acc-v1";
   reg = <0x02098000 0x1000>, <0x02008000 0x1000>;
  };

  saw0: regulator@2089000 {
   compatible = "qcom,saw2";
   reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
   regulator;
  };

  saw1: regulator@2099000 {
   compatible = "qcom,saw2";
   reg = <0x02099000 0x1000>, <0x02009000 0x1000>;
   regulator;
  };

  gsbi2: gsbi@12480000 {
   compatible = "qcom,gsbi-v1.0.0";
   cell-index = <2>;
   reg = <0x12480000 0x100>;
   clocks = <&gcc 128>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   syscon-tcsr = <&tcsr>;

   serial@12490000 {
    compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
    reg = <0x12490000 0x1000>,
          <0x12480000 0x1000>;
    interrupts = <0 195 0x0>;
    clocks = <&gcc 151>, <&gcc 128>;
    clock-names = "core", "iface";
    status = "disabled";
   };

   i2c@124a0000 {
    compatible = "qcom,i2c-qup-v1.1.1";
    reg = <0x124a0000 0x1000>;
    interrupts = <0 196 0>;

    clocks = <&gcc 137>, <&gcc 128>;
    clock-names = "core", "iface";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;
   };

  };

  gsbi4: gsbi@16300000 {
   compatible = "qcom,gsbi-v1.0.0";
   cell-index = <4>;
   reg = <0x16300000 0x100>;
   clocks = <&gcc 130>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   syscon-tcsr = <&tcsr>;

   gsbi4_serial: serial@16340000 {
    compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
    reg = <0x16340000 0x1000>,
          <0x16300000 0x1000>;
    interrupts = <0 152 0x0>;
    clocks = <&gcc 155>, <&gcc 130>;
    clock-names = "core", "iface";
    status = "disabled";
   };

   i2c@16380000 {
    compatible = "qcom,i2c-qup-v1.1.1";
    reg = <0x16380000 0x1000>;
    interrupts = <0 153 0>;

    clocks = <&gcc 141>, <&gcc 130>;
    clock-names = "core", "iface";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  gsbi5: gsbi@1a200000 {
   compatible = "qcom,gsbi-v1.0.0";
   cell-index = <5>;
   reg = <0x1a200000 0x100>;
   clocks = <&gcc 131>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   syscon-tcsr = <&tcsr>;

   serial@1a240000 {
    compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
    reg = <0x1a240000 0x1000>,
          <0x1a200000 0x1000>;
    interrupts = <0 154 0x0>;
    clocks = <&gcc 157>, <&gcc 131>;
    clock-names = "core", "iface";
    status = "disabled";
   };

   i2c@1a280000 {
    compatible = "qcom,i2c-qup-v1.1.1";
    reg = <0x1a280000 0x1000>;
    interrupts = <0 155 0>;

    clocks = <&gcc 143>, <&gcc 131>;
    clock-names = "core", "iface";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;
   };

   spi@1a280000 {
    compatible = "qcom,spi-qup-v1.1.1";
    reg = <0x1a280000 0x1000>;
    interrupts = <0 155 0>;

    clocks = <&gcc 143>, <&gcc 131>;
    clock-names = "core", "iface";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  gsbi7: gsbi@16600000 {
   status = "disabled";
   compatible = "qcom,gsbi-v1.0.0";
   cell-index = <7>;
   reg = <0x16600000 0x100>;
   clocks = <&gcc 133>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   syscon-tcsr = <&tcsr>;

   gsbi7_serial: serial@16640000 {
    compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
    reg = <0x16640000 0x1000>,
          <0x16600000 0x1000>;
    interrupts = <0 158 0x0>;
    clocks = <&gcc 161>, <&gcc 133>;
    clock-names = "core", "iface";
    status = "disabled";
   };
  };

  sata_phy: sata-phy@1b400000 {
   compatible = "qcom,ipq806x-sata-phy";
   reg = <0x1b400000 0x200>;

   clocks = <&gcc 187>;
   clock-names = "cfg";

   #phy-cells = <0>;
   status = "disabled";
  };

  sata@29000000 {
   compatible = "qcom,ipq806x-ahci", "generic-ahci";
   reg = <0x29000000 0x180>;

   interrupts = <0 209 0x0>;

   clocks = <&gcc 50>,
     <&gcc 181>,
     <&gcc 186>,
     <&gcc 183>,
     <&gcc 184>;
   clock-names = "slave_face", "iface", "core",
     "rxoob", "pmalive";

   assigned-clocks = <&gcc 183>, <&gcc 184>;
   assigned-clock-rates = <100000000>, <100000000>;

   phys = <&sata_phy>;
   phy-names = "sata-phy";
   status = "disabled";
  };

  qcom,ssbi@500000 {
   compatible = "qcom,ssbi";
   reg = <0x00500000 0x1000>;
   qcom,controller-type = "pmic-arbiter";
  };

  gcc: clock-controller@900000 {
   compatible = "qcom,gcc-ipq8064";
   reg = <0x00900000 0x4000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  tcsr: syscon@1a400000 {
   compatible = "qcom,tcsr-ipq8064", "syscon";
   reg = <0x1a400000 0x100>;
  };

  lcc: clock-controller@28000000 {
   compatible = "qcom,lcc-ipq8064";
   reg = <0x28000000 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

 };
};
# 2 "arch/arm/boot/dts/qcom-ipq8064-v1.0.dtsi" 2
# 3 "arch/arm/boot/dts/qcom-ipq8064-ap148.dts" 2

/ {
 model = "Qualcomm IPQ8064/AP148";
 compatible = "qcom,ipq8064-ap148", "qcom,ipq8064";

 aliases {
  serial0 = &gsbi4_serial;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  rsvd@41200000 {
   reg = <0x41200000 0x300000>;
   no-map;
  };
 };

 soc {
  pinmux@800000 {
   i2c4_pins: i2c4_pinmux {
    pins = "gpio12", "gpio13";
    function = "gsbi4";
    bias-disable;
   };

   spi_pins: spi_pins {
    mux {
     pins = "gpio18", "gpio19", "gpio21";
     function = "gsbi5";
     drive-strength = <10>;
     bias-none;
    };
   };
  };

  gsbi@16300000 {
   qcom,mode = <6>;
   status = "ok";
   serial@16340000 {
    status = "ok";
   };

   i2c4: i2c@16380000 {
    status = "ok";

    clock-frequency = <200000>;

    pinctrl-0 = <&i2c4_pins>;
    pinctrl-names = "default";
   };
  };

  gsbi5: gsbi@1a200000 {
   qcom,mode = <3>;
   status = "ok";

   spi4: spi@1a280000 {
    status = "ok";
    spi-max-frequency = <50000000>;

    pinctrl-0 = <&spi_pins>;
    pinctrl-names = "default";

    cs-gpios = <&qcom_pinmux 20 0>;

    flash: m25p80@0 {
     compatible = "s25fl256s1";
     #address-cells = <1>;
     #size-cells = <1>;
     spi-max-frequency = <50000000>;
     reg = <0>;

     partition@0 {
      label = "rootfs";
      reg = <0x0 0x1000000>;
     };

     partition@1 {
      label = "scratch";
      reg = <0x1000000 0x1000000>;
     };
    };
   };
  };

  sata-phy@1b400000 {
   status = "ok";
  };

  sata@29000000 {
   ports-implemented = <0x1>;
   status = "ok";
  };
 };
};
