
OLED_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dc8  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ddc  08003ed8  08003ed8  00013ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cb4  08004cb4  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08004cb4  08004cb4  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004cb4  08004cb4  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cb4  08004cb4  00014cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cb8  08004cb8  00014cb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08004cbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002db0  2000001c  08004cd8  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002dcc  08004cd8  00022dcc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009dec  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002129  00000000  00000000  00029e74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b38  00000000  00000000  0002bfa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000089d  00000000  00000000  0002cad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015f65  00000000  00000000  0002d375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dd32  00000000  00000000  000432da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000889ea  00000000  00000000  0005100c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002e44  00000000  00000000  000d99f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  000dc83c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000001c 	.word	0x2000001c
 800012c:	00000000 	.word	0x00000000
 8000130:	08003ec0 	.word	0x08003ec0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000020 	.word	0x20000020
 800014c:	08003ec0 	.word	0x08003ec0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__gedf2>:
 80004c8:	f04f 3cff 	mov.w	ip, #4294967295
 80004cc:	e006      	b.n	80004dc <__cmpdf2+0x4>
 80004ce:	bf00      	nop

080004d0 <__ledf2>:
 80004d0:	f04f 0c01 	mov.w	ip, #1
 80004d4:	e002      	b.n	80004dc <__cmpdf2+0x4>
 80004d6:	bf00      	nop

080004d8 <__cmpdf2>:
 80004d8:	f04f 0c01 	mov.w	ip, #1
 80004dc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004ec:	bf18      	it	ne
 80004ee:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80004f2:	d01b      	beq.n	800052c <__cmpdf2+0x54>
 80004f4:	b001      	add	sp, #4
 80004f6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80004fa:	bf0c      	ite	eq
 80004fc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000500:	ea91 0f03 	teqne	r1, r3
 8000504:	bf02      	ittt	eq
 8000506:	ea90 0f02 	teqeq	r0, r2
 800050a:	2000      	moveq	r0, #0
 800050c:	4770      	bxeq	lr
 800050e:	f110 0f00 	cmn.w	r0, #0
 8000512:	ea91 0f03 	teq	r1, r3
 8000516:	bf58      	it	pl
 8000518:	4299      	cmppl	r1, r3
 800051a:	bf08      	it	eq
 800051c:	4290      	cmpeq	r0, r2
 800051e:	bf2c      	ite	cs
 8000520:	17d8      	asrcs	r0, r3, #31
 8000522:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000526:	f040 0001 	orr.w	r0, r0, #1
 800052a:	4770      	bx	lr
 800052c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000530:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000534:	d102      	bne.n	800053c <__cmpdf2+0x64>
 8000536:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800053a:	d107      	bne.n	800054c <__cmpdf2+0x74>
 800053c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000544:	d1d6      	bne.n	80004f4 <__cmpdf2+0x1c>
 8000546:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800054a:	d0d3      	beq.n	80004f4 <__cmpdf2+0x1c>
 800054c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <__aeabi_cdrcmple>:
 8000554:	4684      	mov	ip, r0
 8000556:	4610      	mov	r0, r2
 8000558:	4662      	mov	r2, ip
 800055a:	468c      	mov	ip, r1
 800055c:	4619      	mov	r1, r3
 800055e:	4663      	mov	r3, ip
 8000560:	e000      	b.n	8000564 <__aeabi_cdcmpeq>
 8000562:	bf00      	nop

08000564 <__aeabi_cdcmpeq>:
 8000564:	b501      	push	{r0, lr}
 8000566:	f7ff ffb7 	bl	80004d8 <__cmpdf2>
 800056a:	2800      	cmp	r0, #0
 800056c:	bf48      	it	mi
 800056e:	f110 0f00 	cmnmi.w	r0, #0
 8000572:	bd01      	pop	{r0, pc}

08000574 <__aeabi_dcmpeq>:
 8000574:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000578:	f7ff fff4 	bl	8000564 <__aeabi_cdcmpeq>
 800057c:	bf0c      	ite	eq
 800057e:	2001      	moveq	r0, #1
 8000580:	2000      	movne	r0, #0
 8000582:	f85d fb08 	ldr.w	pc, [sp], #8
 8000586:	bf00      	nop

08000588 <__aeabi_dcmplt>:
 8000588:	f84d ed08 	str.w	lr, [sp, #-8]!
 800058c:	f7ff ffea 	bl	8000564 <__aeabi_cdcmpeq>
 8000590:	bf34      	ite	cc
 8000592:	2001      	movcc	r0, #1
 8000594:	2000      	movcs	r0, #0
 8000596:	f85d fb08 	ldr.w	pc, [sp], #8
 800059a:	bf00      	nop

0800059c <__aeabi_dcmple>:
 800059c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005a0:	f7ff ffe0 	bl	8000564 <__aeabi_cdcmpeq>
 80005a4:	bf94      	ite	ls
 80005a6:	2001      	movls	r0, #1
 80005a8:	2000      	movhi	r0, #0
 80005aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ae:	bf00      	nop

080005b0 <__aeabi_dcmpge>:
 80005b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b4:	f7ff ffce 	bl	8000554 <__aeabi_cdrcmple>
 80005b8:	bf94      	ite	ls
 80005ba:	2001      	movls	r0, #1
 80005bc:	2000      	movhi	r0, #0
 80005be:	f85d fb08 	ldr.w	pc, [sp], #8
 80005c2:	bf00      	nop

080005c4 <__aeabi_dcmpgt>:
 80005c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c8:	f7ff ffc4 	bl	8000554 <__aeabi_cdrcmple>
 80005cc:	bf34      	ite	cc
 80005ce:	2001      	movcc	r0, #1
 80005d0:	2000      	movcs	r0, #0
 80005d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d6:	bf00      	nop

080005d8 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
 80005e4:	f001 fbe6 	bl	8001db4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 80005e8:	4b3e      	ldr	r3, [pc, #248]	; (80006e4 <pvPortMalloc+0x10c>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d104      	bne.n	80005fa <pvPortMalloc+0x22>
		{
			prvHeapInit();
 80005f0:	f000 f8ba 	bl	8000768 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 80005f4:	4b3b      	ldr	r3, [pc, #236]	; (80006e4 <pvPortMalloc+0x10c>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d00e      	beq.n	800061e <pvPortMalloc+0x46>
		{
			xWantedSize += heapSTRUCT_SIZE;
 8000600:	2308      	movs	r3, #8
 8000602:	461a      	mov	r2, r3
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	4413      	add	r3, r2
 8000608:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f003 0307 	and.w	r3, r3, #7
 8000610:	2b00      	cmp	r3, #0
 8000612:	d004      	beq.n	800061e <pvPortMalloc+0x46>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	f023 0307 	bic.w	r3, r3, #7
 800061a:	3308      	adds	r3, #8
 800061c:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d057      	beq.n	80006d4 <pvPortMalloc+0xfc>
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	f242 72f7 	movw	r2, #10231	; 0x27f7
 800062a:	4293      	cmp	r3, r2
 800062c:	d852      	bhi.n	80006d4 <pvPortMalloc+0xfc>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 800062e:	4b2e      	ldr	r3, [pc, #184]	; (80006e8 <pvPortMalloc+0x110>)
 8000630:	61bb      	str	r3, [r7, #24]
			pxBlock = xStart.pxNextFreeBlock;
 8000632:	4b2d      	ldr	r3, [pc, #180]	; (80006e8 <pvPortMalloc+0x110>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000638:	e004      	b.n	8000644 <pvPortMalloc+0x6c>
			{
				pxPreviousBlock = pxBlock;
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	61bb      	str	r3, [r7, #24]
				pxBlock = pxBlock->pxNextFreeBlock;
 800063e:	69fb      	ldr	r3, [r7, #28]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000644:	69fb      	ldr	r3, [r7, #28]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	687a      	ldr	r2, [r7, #4]
 800064a:	429a      	cmp	r2, r3
 800064c:	d903      	bls.n	8000656 <pvPortMalloc+0x7e>
 800064e:	69fb      	ldr	r3, [r7, #28]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d1f1      	bne.n	800063a <pvPortMalloc+0x62>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 8000656:	69fb      	ldr	r3, [r7, #28]
 8000658:	4a24      	ldr	r2, [pc, #144]	; (80006ec <pvPortMalloc+0x114>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d03a      	beq.n	80006d4 <pvPortMalloc+0xfc>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 800065e:	69bb      	ldr	r3, [r7, #24]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	2208      	movs	r2, #8
 8000664:	4413      	add	r3, r2
 8000666:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000668:	69fb      	ldr	r3, [r7, #28]
 800066a:	681a      	ldr	r2, [r3, #0]
 800066c:	69bb      	ldr	r3, [r7, #24]
 800066e:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000670:	69fb      	ldr	r3, [r7, #28]
 8000672:	685a      	ldr	r2, [r3, #4]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	1ad3      	subs	r3, r2, r3
 8000678:	2208      	movs	r2, #8
 800067a:	0052      	lsls	r2, r2, #1
 800067c:	4293      	cmp	r3, r2
 800067e:	d922      	bls.n	80006c6 <pvPortMalloc+0xee>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000680:	69fa      	ldr	r2, [r7, #28]
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4413      	add	r3, r2
 8000686:	60fb      	str	r3, [r7, #12]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000688:	69fb      	ldr	r3, [r7, #28]
 800068a:	685a      	ldr	r2, [r3, #4]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	1ad2      	subs	r2, r2, r3
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 8000694:	69fb      	ldr	r3, [r7, #28]
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <pvPortMalloc+0x110>)
 80006a2:	613b      	str	r3, [r7, #16]
 80006a4:	e002      	b.n	80006ac <pvPortMalloc+0xd4>
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	613b      	str	r3, [r7, #16]
 80006ac:	693b      	ldr	r3, [r7, #16]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	685b      	ldr	r3, [r3, #4]
 80006b2:	68ba      	ldr	r2, [r7, #8]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d8f6      	bhi.n	80006a6 <pvPortMalloc+0xce>
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	601a      	str	r2, [r3, #0]
 80006c0:	693b      	ldr	r3, [r7, #16]
 80006c2:	68fa      	ldr	r2, [r7, #12]
 80006c4:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 80006c6:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <pvPortMalloc+0x118>)
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	69fb      	ldr	r3, [r7, #28]
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	1ad3      	subs	r3, r2, r3
 80006d0:	4a07      	ldr	r2, [pc, #28]	; (80006f0 <pvPortMalloc+0x118>)
 80006d2:	6013      	str	r3, [r2, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80006d4:	f001 fb7c 	bl	8001dd0 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 80006d8:	697b      	ldr	r3, [r7, #20]
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3720      	adds	r7, #32
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20002848 	.word	0x20002848
 80006e8:	20002838 	.word	0x20002838
 80006ec:	20002840 	.word	0x20002840
 80006f0:	20000008 	.word	0x20000008

080006f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b086      	sub	sp, #24
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	613b      	str	r3, [r7, #16]
BlockLink_t *pxLink;

	if( pv != NULL )
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d027      	beq.n	8000756 <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 8000706:	2308      	movs	r3, #8
 8000708:	425b      	negs	r3, r3
 800070a:	693a      	ldr	r2, [r7, #16]
 800070c:	4413      	add	r3, r2
 800070e:	613b      	str	r3, [r7, #16]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 8000710:	693b      	ldr	r3, [r7, #16]
 8000712:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
 8000714:	f001 fb4e 	bl	8001db4 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	685b      	ldr	r3, [r3, #4]
 800071c:	60bb      	str	r3, [r7, #8]
 800071e:	4b10      	ldr	r3, [pc, #64]	; (8000760 <vPortFree+0x6c>)
 8000720:	617b      	str	r3, [r7, #20]
 8000722:	e002      	b.n	800072a <vPortFree+0x36>
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	617b      	str	r3, [r7, #20]
 800072a:	697b      	ldr	r3, [r7, #20]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	68ba      	ldr	r2, [r7, #8]
 8000732:	429a      	cmp	r2, r3
 8000734:	d8f6      	bhi.n	8000724 <vPortFree+0x30>
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	697b      	ldr	r3, [r7, #20]
 8000740:	68fa      	ldr	r2, [r7, #12]
 8000742:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	685a      	ldr	r2, [r3, #4]
 8000748:	4b06      	ldr	r3, [pc, #24]	; (8000764 <vPortFree+0x70>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4413      	add	r3, r2
 800074e:	4a05      	ldr	r2, [pc, #20]	; (8000764 <vPortFree+0x70>)
 8000750:	6013      	str	r3, [r2, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 8000752:	f001 fb3d 	bl	8001dd0 <xTaskResumeAll>
	}
}
 8000756:	bf00      	nop
 8000758:	3718      	adds	r7, #24
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20002838 	.word	0x20002838
 8000764:	20000008 	.word	0x20000008

08000768 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800076e:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <prvHeapInit+0x44>)
 8000770:	f023 0307 	bic.w	r3, r3, #7
 8000774:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000776:	4a0e      	ldr	r2, [pc, #56]	; (80007b0 <prvHeapInit+0x48>)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <prvHeapInit+0x48>)
 800077e:	2200      	movs	r2, #0
 8000780:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 8000782:	4b0c      	ldr	r3, [pc, #48]	; (80007b4 <prvHeapInit+0x4c>)
 8000784:	f242 72f8 	movw	r2, #10232	; 0x27f8
 8000788:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 800078a:	4b0a      	ldr	r3, [pc, #40]	; (80007b4 <prvHeapInit+0x4c>)
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	f242 72f8 	movw	r2, #10232	; 0x27f8
 800079a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	4a05      	ldr	r2, [pc, #20]	; (80007b4 <prvHeapInit+0x4c>)
 80007a0:	601a      	str	r2, [r3, #0]
}
 80007a2:	bf00      	nop
 80007a4:	370c      	adds	r7, #12
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr
 80007ac:	20000040 	.word	0x20000040
 80007b0:	20002838 	.word	0x20002838
 80007b4:	20002840 	.word	0x20002840

080007b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	f103 0208 	add.w	r2, r3, #8
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	f04f 32ff 	mov.w	r2, #4294967295
 80007d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f103 0208 	add.w	r2, r3, #8
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	f103 0208 	add.w	r2, r3, #8
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bc80      	pop	{r7}
 80007f4:	4770      	bx	lr

080007f6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80007f6:	b480      	push	{r7}
 80007f8:	b083      	sub	sp, #12
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr

0800080e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800080e:	b480      	push	{r7}
 8000810:	b085      	sub	sp, #20
 8000812:	af00      	add	r7, sp, #0
 8000814:	6078      	str	r0, [r7, #4]
 8000816:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	68fa      	ldr	r2, [r7, #12]
 8000822:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	689a      	ldr	r2, [r3, #8]
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	689b      	ldr	r3, [r3, #8]
 8000830:	683a      	ldr	r2, [r7, #0]
 8000832:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	683a      	ldr	r2, [r7, #0]
 8000838:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	687a      	ldr	r2, [r7, #4]
 800083e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	1c5a      	adds	r2, r3, #1
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	601a      	str	r2, [r3, #0]
}
 800084a:	bf00      	nop
 800084c:	3714      	adds	r7, #20
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr

08000854 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000854:	b480      	push	{r7}
 8000856:	b085      	sub	sp, #20
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
 800085c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800086a:	d103      	bne.n	8000874 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	691b      	ldr	r3, [r3, #16]
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	e00c      	b.n	800088e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	3308      	adds	r3, #8
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	e002      	b.n	8000882 <vListInsert+0x2e>
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	68ba      	ldr	r2, [r7, #8]
 800088a:	429a      	cmp	r2, r3
 800088c:	d2f6      	bcs.n	800087c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	685a      	ldr	r2, [r3, #4]
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	683a      	ldr	r2, [r7, #0]
 800089c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	68fa      	ldr	r2, [r7, #12]
 80008a2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	683a      	ldr	r2, [r7, #0]
 80008a8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	687a      	ldr	r2, [r7, #4]
 80008ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	1c5a      	adds	r2, r3, #1
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	601a      	str	r2, [r3, #0]
}
 80008ba:	bf00      	nop
 80008bc:	3714      	adds	r7, #20
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr

080008c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	691b      	ldr	r3, [r3, #16]
 80008d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	687a      	ldr	r2, [r7, #4]
 80008d8:	6892      	ldr	r2, [r2, #8]
 80008da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	689b      	ldr	r3, [r3, #8]
 80008e0:	687a      	ldr	r2, [r7, #4]
 80008e2:	6852      	ldr	r2, [r2, #4]
 80008e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	429a      	cmp	r2, r3
 80008ee:	d103      	bne.n	80008f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	689a      	ldr	r2, [r3, #8]
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2200      	movs	r2, #0
 80008fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	1e5a      	subs	r2, r3, #1
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	681b      	ldr	r3, [r3, #0]
}
 800090c:	4618      	mov	r0, r3
 800090e:	3714      	adds	r7, #20
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr
	...

08000918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800091e:	f001 fe5f 	bl	80025e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000922:	f000 f94f 	bl	8000bc4 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  RCC->APB2ENR = (1<<2); //Enable GPIOA
 8000926:	4b3c      	ldr	r3, [pc, #240]	; (8000a18 <main+0x100>)
 8000928:	2204      	movs	r2, #4
 800092a:	619a      	str	r2, [r3, #24]
  GPIOA->CRL = (3<<4) | (3<<8); // configure PA1 = blue led as output pin
 800092c:	4b3b      	ldr	r3, [pc, #236]	; (8000a1c <main+0x104>)
 800092e:	f44f 724c 	mov.w	r2, #816	; 0x330
 8000932:	601a      	str	r2, [r3, #0]

  Mutex = xSemaphoreCreateMutex();  //Mutex creation
 8000934:	2001      	movs	r0, #1
 8000936:	f000 fb56 	bl	8000fe6 <xQueueCreateMutex>
 800093a:	4603      	mov	r3, r0
 800093c:	4a38      	ldr	r2, [pc, #224]	; (8000a20 <main+0x108>)
 800093e:	6013      	str	r3, [r2, #0]
  xQueue = xQueueCreate(1,sizeof(char)); //create a Queue
 8000940:	2200      	movs	r2, #0
 8000942:	2101      	movs	r1, #1
 8000944:	2001      	movs	r0, #1
 8000946:	f000 fae5 	bl	8000f14 <xQueueGenericCreate>
 800094a:	4603      	mov	r3, r0
 800094c:	4a35      	ldr	r2, [pc, #212]	; (8000a24 <main+0x10c>)
 800094e:	6013      	str	r3, [r2, #0]

  MX_GPIO_Init();
 8000950:	f000 f916 	bl	8000b80 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000954:	f000 f8e6 	bl	8000b24 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 8000958:	f000 fcdc 	bl	8001314 <SSD1306_Init>



  GPIOA->ODR |=(1<<1);
 800095c:	4b2f      	ldr	r3, [pc, #188]	; (8000a1c <main+0x104>)
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	4a2e      	ldr	r2, [pc, #184]	; (8000a1c <main+0x104>)
 8000962:	f043 0302 	orr.w	r3, r3, #2
 8000966:	60d3      	str	r3, [r2, #12]

  SSD1306_GotoXY (0,0);
 8000968:	2100      	movs	r1, #0
 800096a:	2000      	movs	r0, #0
 800096c:	f000 fe3a 	bl	80015e4 <SSD1306_GotoXY>
  SSD1306_Puts ("Robotics", &Font_11x18, 1);
 8000970:	2201      	movs	r2, #1
 8000972:	492d      	ldr	r1, [pc, #180]	; (8000a28 <main+0x110>)
 8000974:	482d      	ldr	r0, [pc, #180]	; (8000a2c <main+0x114>)
 8000976:	f000 fecb 	bl	8001710 <SSD1306_Puts>
  SSD1306_GotoXY (0, 30);
 800097a:	211e      	movs	r1, #30
 800097c:	2000      	movs	r0, #0
 800097e:	f000 fe31 	bl	80015e4 <SSD1306_GotoXY>
  SSD1306_Puts ("Corner", &Font_11x18, 1);
 8000982:	2201      	movs	r2, #1
 8000984:	4928      	ldr	r1, [pc, #160]	; (8000a28 <main+0x110>)
 8000986:	482a      	ldr	r0, [pc, #168]	; (8000a30 <main+0x118>)
 8000988:	f000 fec2 	bl	8001710 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 800098c:	f000 fd86 	bl	800149c <SSD1306_UpdateScreen>
//  HAL_Delay (1000);
  for(double i=0;i<100000;i++);
 8000990:	f04f 0200 	mov.w	r2, #0
 8000994:	f04f 0300 	mov.w	r3, #0
 8000998:	e9c7 2300 	strd	r2, r3, [r7]
 800099c:	e00a      	b.n	80009b4 <main+0x9c>
 800099e:	f04f 0200 	mov.w	r2, #0
 80009a2:	4b24      	ldr	r3, [pc, #144]	; (8000a34 <main+0x11c>)
 80009a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80009a8:	f7ff fbd8 	bl	800015c <__adddf3>
 80009ac:	4602      	mov	r2, r0
 80009ae:	460b      	mov	r3, r1
 80009b0:	e9c7 2300 	strd	r2, r3, [r7]
 80009b4:	a316      	add	r3, pc, #88	; (adr r3, 8000a10 <main+0xf8>)
 80009b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80009be:	f7ff fde3 	bl	8000588 <__aeabi_dcmplt>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d1ea      	bne.n	800099e <main+0x86>
  SSD1306_Clear();
 80009c8:	f000 fec7 	bl	800175a <SSD1306_Clear>


  if(Mutex != NULL)
 80009cc:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <main+0x108>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d019      	beq.n	8000a08 <main+0xf0>
  {
	  RCC->APB2ENR = (1<<2); //Enable GPIOA
 80009d4:	4b10      	ldr	r3, [pc, #64]	; (8000a18 <main+0x100>)
 80009d6:	2204      	movs	r2, #4
 80009d8:	619a      	str	r2, [r3, #24]
	  GPIOA->CRL = (3<<4) | (3<<8); // configure PA1 = blue led as output pin
 80009da:	4b10      	ldr	r3, [pc, #64]	; (8000a1c <main+0x104>)
 80009dc:	f44f 724c 	mov.w	r2, #816	; 0x330
 80009e0:	601a      	str	r2, [r3, #0]
	  GPIOA->ODR |=(1<<1);
 80009e2:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <main+0x104>)
 80009e4:	68db      	ldr	r3, [r3, #12]
 80009e6:	4a0d      	ldr	r2, [pc, #52]	; (8000a1c <main+0x104>)
 80009e8:	f043 0302 	orr.w	r3, r3, #2
 80009ec:	60d3      	str	r3, [r2, #12]

//	  xTaskCreate(ClearTask, "Clear_Task", 300, NULL, 3, NULL);
	  xTaskCreate(Welcome, "WelcomeTask", 300, NULL, 1, NULL);
 80009ee:	2300      	movs	r3, #0
 80009f0:	9301      	str	r3, [sp, #4]
 80009f2:	2301      	movs	r3, #1
 80009f4:	9300      	str	r3, [sp, #0]
 80009f6:	2300      	movs	r3, #0
 80009f8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80009fc:	490e      	ldr	r1, [pc, #56]	; (8000a38 <main+0x120>)
 80009fe:	480f      	ldr	r0, [pc, #60]	; (8000a3c <main+0x124>)
 8000a00:	f000 ffd7 	bl	80019b2 <xTaskCreate>

	  //xQueueSendToBack(xQueue,&StartFlag,portMAX_DELAY);

	  vTaskStartScheduler();
 8000a04:	f001 f99e 	bl	8001d44 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a08:	e7fe      	b.n	8000a08 <main+0xf0>
 8000a0a:	bf00      	nop
 8000a0c:	f3af 8000 	nop.w
 8000a10:	00000000 	.word	0x00000000
 8000a14:	40f86a00 	.word	0x40f86a00
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	40010800 	.word	0x40010800
 8000a20:	2000284c 	.word	0x2000284c
 8000a24:	20002850 	.word	0x20002850
 8000a28:	20000000 	.word	0x20000000
 8000a2c:	08003ed8 	.word	0x08003ed8
 8000a30:	08003ee4 	.word	0x08003ee4
 8000a34:	3ff00000 	.word	0x3ff00000
 8000a38:	08003eec 	.word	0x08003eec
 8000a3c:	08000a41 	.word	0x08000a41

08000a40 <Welcome>:
//	SSD1306_Clear();
////	vTaskDelay(200/portTICK_PERIOD_MS);
//}

void Welcome(void *pvParameter)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af02      	add	r7, sp, #8
 8000a46:	6078      	str	r0, [r7, #4]
//	uint8_t Flag = 0;
	TaskHandle_t xTaskTempHandle = NULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60fb      	str	r3, [r7, #12]
//		{
//			Flag =1;
//			SSD1306_Clear();
//		}

			SSD1306_Clear();
 8000a4c:	f000 fe85 	bl	800175a <SSD1306_Clear>
		GPIOA->ODR |=(1<<1);
 8000a50:	4b17      	ldr	r3, [pc, #92]	; (8000ab0 <Welcome+0x70>)
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	4a16      	ldr	r2, [pc, #88]	; (8000ab0 <Welcome+0x70>)
 8000a56:	f043 0302 	orr.w	r3, r3, #2
 8000a5a:	60d3      	str	r3, [r2, #12]

		SSD1306_GotoXY (0,0);
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	2000      	movs	r0, #0
 8000a60:	f000 fdc0 	bl	80015e4 <SSD1306_GotoXY>
		SSD1306_Puts ("WELCOME", &Font_11x18, 1);
 8000a64:	2201      	movs	r2, #1
 8000a66:	4913      	ldr	r1, [pc, #76]	; (8000ab4 <Welcome+0x74>)
 8000a68:	4813      	ldr	r0, [pc, #76]	; (8000ab8 <Welcome+0x78>)
 8000a6a:	f000 fe51 	bl	8001710 <SSD1306_Puts>
		SSD1306_GotoXY (0, 30);
 8000a6e:	211e      	movs	r1, #30
 8000a70:	2000      	movs	r0, #0
 8000a72:	f000 fdb7 	bl	80015e4 <SSD1306_GotoXY>
		SSD1306_Puts ("TASK:", &Font_11x18, 1);
 8000a76:	2201      	movs	r2, #1
 8000a78:	490e      	ldr	r1, [pc, #56]	; (8000ab4 <Welcome+0x74>)
 8000a7a:	4810      	ldr	r0, [pc, #64]	; (8000abc <Welcome+0x7c>)
 8000a7c:	f000 fe48 	bl	8001710 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8000a80:	f000 fd0c 	bl	800149c <SSD1306_UpdateScreen>
//		HAL_Delay (1000);
//		xSemaphoreGive(Mutex);
		vTaskDelay(2000/portTICK_PERIOD_MS);
 8000a84:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a88:	f001 f938 	bl	8001cfc <vTaskDelay>
		xTaskCreate(TempSensor, "TempSensorTask", 300, NULL, 2, &xTaskTempHandle);
 8000a8c:	f107 030c 	add.w	r3, r7, #12
 8000a90:	9301      	str	r3, [sp, #4]
 8000a92:	2302      	movs	r3, #2
 8000a94:	9300      	str	r3, [sp, #0]
 8000a96:	2300      	movs	r3, #0
 8000a98:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000a9c:	4908      	ldr	r1, [pc, #32]	; (8000ac0 <Welcome+0x80>)
 8000a9e:	4809      	ldr	r0, [pc, #36]	; (8000ac4 <Welcome+0x84>)
 8000aa0:	f000 ff87 	bl	80019b2 <xTaskCreate>
		vTaskDelay(2000/portTICK_PERIOD_MS);
 8000aa4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000aa8:	f001 f928 	bl	8001cfc <vTaskDelay>
			SSD1306_Clear();
 8000aac:	e7ce      	b.n	8000a4c <Welcome+0xc>
 8000aae:	bf00      	nop
 8000ab0:	40010800 	.word	0x40010800
 8000ab4:	20000000 	.word	0x20000000
 8000ab8:	08003ef8 	.word	0x08003ef8
 8000abc:	08003f00 	.word	0x08003f00
 8000ac0:	08003f08 	.word	0x08003f08
 8000ac4:	08000ac9 	.word	0x08000ac9

08000ac8 <TempSensor>:

	}
}

void TempSensor(void *pvParameter)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
//	uint8_t Flag = 1;
	TaskHandle_t xTaskTempHandle = (TaskHandle_t)pvParameter;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	60fb      	str	r3, [r7, #12]
//		if(Flag != 0)
//		{
//			Flag = 0;
//			SSD1306_Clear();
//		}
			SSD1306_Clear();
 8000ad4:	f000 fe41 	bl	800175a <SSD1306_Clear>
		GPIOA->ODR &=~(1<<1);
 8000ad8:	4b0e      	ldr	r3, [pc, #56]	; (8000b14 <TempSensor+0x4c>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	4a0d      	ldr	r2, [pc, #52]	; (8000b14 <TempSensor+0x4c>)
 8000ade:	f023 0302 	bic.w	r3, r3, #2
 8000ae2:	60d3      	str	r3, [r2, #12]
		SSD1306_GotoXY (0,0);
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	2000      	movs	r0, #0
 8000ae8:	f000 fd7c 	bl	80015e4 <SSD1306_GotoXY>
		SSD1306_Puts ("TEMP", &Font_11x18, 1);
 8000aec:	2201      	movs	r2, #1
 8000aee:	490a      	ldr	r1, [pc, #40]	; (8000b18 <TempSensor+0x50>)
 8000af0:	480a      	ldr	r0, [pc, #40]	; (8000b1c <TempSensor+0x54>)
 8000af2:	f000 fe0d 	bl	8001710 <SSD1306_Puts>
		SSD1306_GotoXY (0, 30);
 8000af6:	211e      	movs	r1, #30
 8000af8:	2000      	movs	r0, #0
 8000afa:	f000 fd73 	bl	80015e4 <SSD1306_GotoXY>
		SSD1306_Puts ("TASK : ", &Font_11x18, 1);
 8000afe:	2201      	movs	r2, #1
 8000b00:	4905      	ldr	r1, [pc, #20]	; (8000b18 <TempSensor+0x50>)
 8000b02:	4807      	ldr	r0, [pc, #28]	; (8000b20 <TempSensor+0x58>)
 8000b04:	f000 fe04 	bl	8001710 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8000b08:	f000 fcc8 	bl	800149c <SSD1306_UpdateScreen>
//		HAL_Delay (1000);
//		xSemaphoreGive(Mutex);
//		vTaskDelay(1000/portTICK_PERIOD_MS);

		vTaskDelete( xTaskTempHandle );
 8000b0c:	68f8      	ldr	r0, [r7, #12]
 8000b0e:	f001 f877 	bl	8001c00 <vTaskDelete>
			SSD1306_Clear();
 8000b12:	e7df      	b.n	8000ad4 <TempSensor+0xc>
 8000b14:	40010800 	.word	0x40010800
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	08003f18 	.word	0x08003f18
 8000b20:	08003f20 	.word	0x08003f20

08000b24 <MX_I2C1_Init>:
	}
}


static void MX_I2C1_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b28:	4b12      	ldr	r3, [pc, #72]	; (8000b74 <MX_I2C1_Init+0x50>)
 8000b2a:	4a13      	ldr	r2, [pc, #76]	; (8000b78 <MX_I2C1_Init+0x54>)
 8000b2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000b2e:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <MX_I2C1_Init+0x50>)
 8000b30:	4a12      	ldr	r2, [pc, #72]	; (8000b7c <MX_I2C1_Init+0x58>)
 8000b32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b34:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <MX_I2C1_Init+0x50>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b3a:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <MX_I2C1_Init+0x50>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b40:	4b0c      	ldr	r3, [pc, #48]	; (8000b74 <MX_I2C1_Init+0x50>)
 8000b42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b46:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b48:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <MX_I2C1_Init+0x50>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b4e:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <MX_I2C1_Init+0x50>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b54:	4b07      	ldr	r3, [pc, #28]	; (8000b74 <MX_I2C1_Init+0x50>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b5a:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <MX_I2C1_Init+0x50>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b60:	4804      	ldr	r0, [pc, #16]	; (8000b74 <MX_I2C1_Init+0x50>)
 8000b62:	f001 fff5 	bl	8002b50 <HAL_I2C_Init>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b6c:	f000 f865 	bl	8000c3a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20002854 	.word	0x20002854
 8000b78:	40005400 	.word	0x40005400
 8000b7c:	00061a80 	.word	0x00061a80

08000b80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b86:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <MX_GPIO_Init+0x40>)
 8000b88:	699b      	ldr	r3, [r3, #24]
 8000b8a:	4a0d      	ldr	r2, [pc, #52]	; (8000bc0 <MX_GPIO_Init+0x40>)
 8000b8c:	f043 0304 	orr.w	r3, r3, #4
 8000b90:	6193      	str	r3, [r2, #24]
 8000b92:	4b0b      	ldr	r3, [pc, #44]	; (8000bc0 <MX_GPIO_Init+0x40>)
 8000b94:	699b      	ldr	r3, [r3, #24]
 8000b96:	f003 0304 	and.w	r3, r3, #4
 8000b9a:	607b      	str	r3, [r7, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9e:	4b08      	ldr	r3, [pc, #32]	; (8000bc0 <MX_GPIO_Init+0x40>)
 8000ba0:	699b      	ldr	r3, [r3, #24]
 8000ba2:	4a07      	ldr	r2, [pc, #28]	; (8000bc0 <MX_GPIO_Init+0x40>)
 8000ba4:	f043 0308 	orr.w	r3, r3, #8
 8000ba8:	6193      	str	r3, [r2, #24]
 8000baa:	4b05      	ldr	r3, [pc, #20]	; (8000bc0 <MX_GPIO_Init+0x40>)
 8000bac:	699b      	ldr	r3, [r3, #24]
 8000bae:	f003 0308 	and.w	r3, r3, #8
 8000bb2:	603b      	str	r3, [r7, #0]
 8000bb4:	683b      	ldr	r3, [r7, #0]

}
 8000bb6:	bf00      	nop
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bc80      	pop	{r7}
 8000bbe:	4770      	bx	lr
 8000bc0:	40021000 	.word	0x40021000

08000bc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b090      	sub	sp, #64	; 0x40
 8000bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bca:	f107 0318 	add.w	r3, r7, #24
 8000bce:	2228      	movs	r2, #40	; 0x28
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f003 f93a 	bl	8003e4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]
 8000be4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000be6:	2302      	movs	r3, #2
 8000be8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bea:	2301      	movs	r3, #1
 8000bec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bee:	2310      	movs	r3, #16
 8000bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bf6:	f107 0318 	add.w	r3, r7, #24
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f002 fd20 	bl	8003640 <HAL_RCC_OscConfig>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000c06:	f000 f818 	bl	8000c3a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c0a:	230f      	movs	r3, #15
 8000c0c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c12:	2300      	movs	r3, #0
 8000c14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c16:	2300      	movs	r3, #0
 8000c18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	2100      	movs	r1, #0
 8000c22:	4618      	mov	r0, r3
 8000c24:	f002 ff8e 	bl	8003b44 <HAL_RCC_ClockConfig>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000c2e:	f000 f804 	bl	8000c3a <Error_Handler>
  }
}
 8000c32:	bf00      	nop
 8000c34:	3740      	adds	r7, #64	; 0x40
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c3e:	b672      	cpsid	i
}
 8000c40:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c42:	e7fe      	b.n	8000c42 <Error_Handler+0x8>

08000c44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	60f8      	str	r0, [r7, #12]
 8000c4c:	60b9      	str	r1, [r7, #8]
 8000c4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	3b04      	subs	r3, #4
 8000c54:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000c5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	3b04      	subs	r3, #4
 8000c62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	f023 0201 	bic.w	r2, r3, #1
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	3b04      	subs	r3, #4
 8000c72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000c74:	4a08      	ldr	r2, [pc, #32]	; (8000c98 <pxPortInitialiseStack+0x54>)
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	3b14      	subs	r3, #20
 8000c7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	3b20      	subs	r3, #32
 8000c8a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3714      	adds	r7, #20
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr
 8000c98:	08000c9d 	.word	0x08000c9d

08000c9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000ca2:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8000ca6:	f383 8811 	msr	BASEPRI, r3
 8000caa:	f3bf 8f6f 	isb	sy
 8000cae:	f3bf 8f4f 	dsb	sy
 8000cb2:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
}
 8000cb4:	bf00      	nop

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	for( ;; );
 8000cb6:	e7fe      	b.n	8000cb6 <prvTaskExitError+0x1a>
	...

08000cc0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000cc0:	4b07      	ldr	r3, [pc, #28]	; (8000ce0 <pxCurrentTCBConst2>)
 8000cc2:	6819      	ldr	r1, [r3, #0]
 8000cc4:	6808      	ldr	r0, [r1, #0]
 8000cc6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000cca:	f380 8809 	msr	PSP, r0
 8000cce:	f3bf 8f6f 	isb	sy
 8000cd2:	f04f 0000 	mov.w	r0, #0
 8000cd6:	f380 8811 	msr	BASEPRI, r0
 8000cda:	f04e 0e0d 	orr.w	lr, lr, #13
 8000cde:	4770      	bx	lr

08000ce0 <pxCurrentTCBConst2>:
 8000ce0:	20002cb0 	.word	0x20002cb0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000ce4:	bf00      	nop
 8000ce6:	bf00      	nop

08000ce8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000ce8:	4806      	ldr	r0, [pc, #24]	; (8000d04 <prvPortStartFirstTask+0x1c>)
 8000cea:	6800      	ldr	r0, [r0, #0]
 8000cec:	6800      	ldr	r0, [r0, #0]
 8000cee:	f380 8808 	msr	MSP, r0
 8000cf2:	b662      	cpsie	i
 8000cf4:	b661      	cpsie	f
 8000cf6:	f3bf 8f4f 	dsb	sy
 8000cfa:	f3bf 8f6f 	isb	sy
 8000cfe:	df00      	svc	0
 8000d00:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000d02:	bf00      	nop
 8000d04:	e000ed08 	.word	0xe000ed08

08000d08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <xPortStartScheduler+0x34>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a0a      	ldr	r2, [pc, #40]	; (8000d3c <xPortStartScheduler+0x34>)
 8000d12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8000d16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <xPortStartScheduler+0x34>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a07      	ldr	r2, [pc, #28]	; (8000d3c <xPortStartScheduler+0x34>)
 8000d1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8000d22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8000d24:	f000 f88a 	bl	8000e3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000d28:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <xPortStartScheduler+0x38>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8000d2e:	f7ff ffdb 	bl	8000ce8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8000d32:	f7ff ffb3 	bl	8000c9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8000d36:	2300      	movs	r3, #0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	e000ed20 	.word	0xe000ed20
 8000d40:	2000000c 	.word	0x2000000c

08000d44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
	__asm volatile
 8000d4a:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8000d4e:	f383 8811 	msr	BASEPRI, r3
 8000d52:	f3bf 8f6f 	isb	sy
 8000d56:	f3bf 8f4f 	dsb	sy
 8000d5a:	607b      	str	r3, [r7, #4]
}
 8000d5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000d5e:	4b05      	ldr	r3, [pc, #20]	; (8000d74 <vPortEnterCritical+0x30>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	3301      	adds	r3, #1
 8000d64:	4a03      	ldr	r2, [pc, #12]	; (8000d74 <vPortEnterCritical+0x30>)
 8000d66:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bc80      	pop	{r7}
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	2000000c 	.word	0x2000000c

08000d78 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	; (8000da8 <vPortExitCritical+0x30>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	4a08      	ldr	r2, [pc, #32]	; (8000da8 <vPortExitCritical+0x30>)
 8000d86:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000d88:	4b07      	ldr	r3, [pc, #28]	; (8000da8 <vPortExitCritical+0x30>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d105      	bne.n	8000d9c <vPortExitCritical+0x24>
 8000d90:	2300      	movs	r3, #0
 8000d92:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue )
	);
}
 8000d9a:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	2000000c 	.word	0x2000000c
 8000dac:	00000000 	.word	0x00000000

08000db0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000db0:	f3ef 8009 	mrs	r0, PSP
 8000db4:	f3bf 8f6f 	isb	sy
 8000db8:	4b0d      	ldr	r3, [pc, #52]	; (8000df0 <pxCurrentTCBConst>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000dc0:	6010      	str	r0, [r2, #0]
 8000dc2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8000dc6:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 8000dca:	f380 8811 	msr	BASEPRI, r0
 8000dce:	f001 f939 	bl	8002044 <vTaskSwitchContext>
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	f380 8811 	msr	BASEPRI, r0
 8000dda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000dde:	6819      	ldr	r1, [r3, #0]
 8000de0:	6808      	ldr	r0, [r1, #0]
 8000de2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000de6:	f380 8809 	msr	PSP, r0
 8000dea:	f3bf 8f6f 	isb	sy
 8000dee:	4770      	bx	lr

08000df0 <pxCurrentTCBConst>:
 8000df0:	20002cb0 	.word	0x20002cb0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000df4:	bf00      	nop
 8000df6:	bf00      	nop

08000df8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
	__asm volatile
 8000dfe:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8000e02:	f383 8811 	msr	BASEPRI, r3
 8000e06:	f3bf 8f6f 	isb	sy
 8000e0a:	f3bf 8f4f 	dsb	sy
 8000e0e:	607b      	str	r3, [r7, #4]
}
 8000e10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000e12:	f001 f86b 	bl	8001eec <xTaskIncrementTick>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d003      	beq.n	8000e24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <SysTick_Handler+0x40>)
 8000e1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	2300      	movs	r3, #0
 8000e26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	f383 8811 	msr	BASEPRI, r3
}
 8000e2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8000e30:	bf00      	nop
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	e000ed04 	.word	0xe000ed04

08000e3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000e40:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <vPortSetupTimerInterrupt+0x1c>)
 8000e42:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000e46:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000e48:	4b04      	ldr	r3, [pc, #16]	; (8000e5c <vPortSetupTimerInterrupt+0x20>)
 8000e4a:	2207      	movs	r2, #7
 8000e4c:	601a      	str	r2, [r3, #0]
}
 8000e4e:	bf00      	nop
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000e014 	.word	0xe000e014
 8000e5c:	e000e010 	.word	0xe000e010

08000e60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 8000e6e:	f7ff ff69 	bl	8000d44 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e7a:	68f9      	ldr	r1, [r7, #12]
 8000e7c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000e7e:	fb01 f303 	mul.w	r3, r1, r3
 8000e82:	441a      	add	r2, r3
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	68f9      	ldr	r1, [r7, #12]
 8000ea2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000ea4:	fb01 f303 	mul.w	r3, r1, r3
 8000ea8:	441a      	add	r2, r3
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	22ff      	movs	r2, #255	; 0xff
 8000eb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	22ff      	movs	r2, #255	; 0xff
 8000eba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d114      	bne.n	8000eee <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	691b      	ldr	r3, [r3, #16]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d01a      	beq.n	8000f02 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	3310      	adds	r3, #16
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f001 f913 	bl	80020fc <xTaskRemoveFromEventList>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d012      	beq.n	8000f02 <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000edc:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <xQueueGenericReset+0xb0>)
 8000ede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	f3bf 8f4f 	dsb	sy
 8000ee8:	f3bf 8f6f 	isb	sy
 8000eec:	e009      	b.n	8000f02 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	3310      	adds	r3, #16
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fc60 	bl	80007b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	3324      	adds	r3, #36	; 0x24
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fc5b 	bl	80007b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000f02:	f7ff ff39 	bl	8000d78 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8000f06:	2301      	movs	r3, #1
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	e000ed04 	.word	0xe000ed04

08000f14 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b08a      	sub	sp, #40	; 0x28
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	4613      	mov	r3, r2
 8000f20:	71fb      	strb	r3, [r7, #7]
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d102      	bne.n	8000f2e <xQueueGenericCreate+0x1a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	61fb      	str	r3, [r7, #28]
 8000f2c:	e004      	b.n	8000f38 <xQueueGenericCreate+0x24>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	68ba      	ldr	r2, [r7, #8]
 8000f32:	fb02 f303 	mul.w	r3, r2, r3
 8000f36:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	3350      	adds	r3, #80	; 0x50
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fb4b 	bl	80005d8 <pvPortMalloc>
 8000f42:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d00b      	beq.n	8000f62 <xQueueGenericCreate+0x4e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8000f4a:	69bb      	ldr	r3, [r7, #24]
 8000f4c:	3350      	adds	r3, #80	; 0x50
 8000f4e:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000f50:	79fa      	ldrb	r2, [r7, #7]
 8000f52:	69bb      	ldr	r3, [r7, #24]
 8000f54:	9300      	str	r3, [sp, #0]
 8000f56:	4613      	mov	r3, r2
 8000f58:	697a      	ldr	r2, [r7, #20]
 8000f5a:	68b9      	ldr	r1, [r7, #8]
 8000f5c:	68f8      	ldr	r0, [r7, #12]
 8000f5e:	f000 f805 	bl	8000f6c <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8000f62:	69bb      	ldr	r3, [r7, #24]
	}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3720      	adds	r7, #32
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
 8000f78:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d103      	bne.n	8000f88 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	e002      	b.n	8000f8e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000f8e:	69bb      	ldr	r3, [r7, #24]
 8000f90:	68fa      	ldr	r2, [r7, #12]
 8000f92:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	69b8      	ldr	r0, [r7, #24]
 8000f9e:	f7ff ff5f 	bl	8000e60 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	78fa      	ldrb	r2, [r7, #3]
 8000fa6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b082      	sub	sp, #8
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d00e      	beq.n	8000fde <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f000 f81d 	bl	8001018 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8000fde:	bf00      	nop
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b086      	sub	sp, #24
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	4603      	mov	r3, r0
 8000fee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	617b      	str	r3, [r7, #20]
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	6939      	ldr	r1, [r7, #16]
 8000ffe:	6978      	ldr	r0, [r7, #20]
 8001000:	f7ff ff88 	bl	8000f14 <xQueueGenericCreate>
 8001004:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8001006:	68f8      	ldr	r0, [r7, #12]
 8001008:	f7ff ffd3 	bl	8000fb2 <prvInitialiseMutex>

		return pxNewQueue;
 800100c:	68fb      	ldr	r3, [r7, #12]
	}
 800100e:	4618      	mov	r0, r3
 8001010:	3718      	adds	r7, #24
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b08a      	sub	sp, #40	; 0x28
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
 8001024:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001026:	2300      	movs	r3, #0
 8001028:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	623b      	str	r3, [r7, #32]
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800102e:	f7ff fe89 	bl	8000d44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001032:	6a3b      	ldr	r3, [r7, #32]
 8001034:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001036:	6a3b      	ldr	r3, [r7, #32]
 8001038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800103a:	429a      	cmp	r2, r3
 800103c:	d302      	bcc.n	8001044 <xQueueGenericSend+0x2c>
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	2b02      	cmp	r3, #2
 8001042:	d129      	bne.n	8001098 <xQueueGenericSend+0x80>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	68b9      	ldr	r1, [r7, #8]
 8001048:	6a38      	ldr	r0, [r7, #32]
 800104a:	f000 f88f 	bl	800116c <prvCopyDataToQueue>
 800104e:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001050:	6a3b      	ldr	r3, [r7, #32]
 8001052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001054:	2b00      	cmp	r3, #0
 8001056:	d010      	beq.n	800107a <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001058:	6a3b      	ldr	r3, [r7, #32]
 800105a:	3324      	adds	r3, #36	; 0x24
 800105c:	4618      	mov	r0, r3
 800105e:	f001 f84d 	bl	80020fc <xTaskRemoveFromEventList>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d013      	beq.n	8001090 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001068:	4b3f      	ldr	r3, [pc, #252]	; (8001168 <xQueueGenericSend+0x150>)
 800106a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	f3bf 8f4f 	dsb	sy
 8001074:	f3bf 8f6f 	isb	sy
 8001078:	e00a      	b.n	8001090 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d007      	beq.n	8001090 <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001080:	4b39      	ldr	r3, [pc, #228]	; (8001168 <xQueueGenericSend+0x150>)
 8001082:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	f3bf 8f4f 	dsb	sy
 800108c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001090:	f7ff fe72 	bl	8000d78 <vPortExitCritical>
				return pdPASS;
 8001094:	2301      	movs	r3, #1
 8001096:	e063      	b.n	8001160 <xQueueGenericSend+0x148>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d103      	bne.n	80010a6 <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800109e:	f7ff fe6b 	bl	8000d78 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	e05c      	b.n	8001160 <xQueueGenericSend+0x148>
				}
				else if( xEntryTimeSet == pdFALSE )
 80010a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d106      	bne.n	80010ba <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	4618      	mov	r0, r3
 80010b2:	f001 f877 	bl	80021a4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80010b6:	2301      	movs	r3, #1
 80010b8:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80010ba:	f7ff fe5d 	bl	8000d78 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80010be:	f000 fe79 	bl	8001db4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80010c2:	f7ff fe3f 	bl	8000d44 <vPortEnterCritical>
 80010c6:	6a3b      	ldr	r3, [r7, #32]
 80010c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80010cc:	b25b      	sxtb	r3, r3
 80010ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d2:	d103      	bne.n	80010dc <xQueueGenericSend+0xc4>
 80010d4:	6a3b      	ldr	r3, [r7, #32]
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80010dc:	6a3b      	ldr	r3, [r7, #32]
 80010de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80010e2:	b25b      	sxtb	r3, r3
 80010e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010e8:	d103      	bne.n	80010f2 <xQueueGenericSend+0xda>
 80010ea:	6a3b      	ldr	r3, [r7, #32]
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80010f2:	f7ff fe41 	bl	8000d78 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80010f6:	1d3a      	adds	r2, r7, #4
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4611      	mov	r1, r2
 80010fe:	4618      	mov	r0, r3
 8001100:	f001 f866 	bl	80021d0 <xTaskCheckForTimeOut>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d124      	bne.n	8001154 <xQueueGenericSend+0x13c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800110a:	6a38      	ldr	r0, [r7, #32]
 800110c:	f000 f8ea 	bl	80012e4 <prvIsQueueFull>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d018      	beq.n	8001148 <xQueueGenericSend+0x130>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001116:	6a3b      	ldr	r3, [r7, #32]
 8001118:	3310      	adds	r3, #16
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	4611      	mov	r1, r2
 800111e:	4618      	mov	r0, r3
 8001120:	f000 ffd6 	bl	80020d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001124:	6a38      	ldr	r0, [r7, #32]
 8001126:	f000 f88b 	bl	8001240 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800112a:	f000 fe51 	bl	8001dd0 <xTaskResumeAll>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	f47f af7c 	bne.w	800102e <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
 8001136:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <xQueueGenericSend+0x150>)
 8001138:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	f3bf 8f4f 	dsb	sy
 8001142:	f3bf 8f6f 	isb	sy
 8001146:	e772      	b.n	800102e <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001148:	6a38      	ldr	r0, [r7, #32]
 800114a:	f000 f879 	bl	8001240 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800114e:	f000 fe3f 	bl	8001dd0 <xTaskResumeAll>
 8001152:	e76c      	b.n	800102e <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001154:	6a38      	ldr	r0, [r7, #32]
 8001156:	f000 f873 	bl	8001240 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800115a:	f000 fe39 	bl	8001dd0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800115e:	2300      	movs	r3, #0
		}
	}
}
 8001160:	4618      	mov	r0, r3
 8001162:	3728      	adds	r7, #40	; 0x28
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	e000ed04 	.word	0xe000ed04

0800116c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001178:	2300      	movs	r3, #0
 800117a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001180:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	2b00      	cmp	r3, #0
 8001188:	d10d      	bne.n	80011a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d14d      	bne.n	800122e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	4618      	mov	r0, r3
 8001198:	f001 f932 	bl	8002400 <xTaskPriorityDisinherit>
 800119c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	2200      	movs	r2, #0
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	e043      	b.n	800122e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d119      	bne.n	80011e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	6898      	ldr	r0, [r3, #8]
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b4:	461a      	mov	r2, r3
 80011b6:	68b9      	ldr	r1, [r7, #8]
 80011b8:	f002 fe74 	bl	8003ea4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c4:	441a      	add	r2, r3
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	689a      	ldr	r2, [r3, #8]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d32b      	bcc.n	800122e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	e026      	b.n	800122e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	68d8      	ldr	r0, [r3, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e8:	461a      	mov	r2, r3
 80011ea:	68b9      	ldr	r1, [r7, #8]
 80011ec:	f002 fe5a 	bl	8003ea4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	68da      	ldr	r2, [r3, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f8:	425b      	negs	r3, r3
 80011fa:	441a      	add	r2, r3
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	68da      	ldr	r2, [r3, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	429a      	cmp	r2, r3
 800120a:	d207      	bcs.n	800121c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001214:	425b      	negs	r3, r3
 8001216:	441a      	add	r2, r3
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2b02      	cmp	r3, #2
 8001220:	d105      	bne.n	800122e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d002      	beq.n	800122e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	3b01      	subs	r3, #1
 800122c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	1c5a      	adds	r2, r3, #1
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8001236:	697b      	ldr	r3, [r7, #20]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001248:	f7ff fd7c 	bl	8000d44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001252:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001254:	e011      	b.n	800127a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125a:	2b00      	cmp	r3, #0
 800125c:	d012      	beq.n	8001284 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	3324      	adds	r3, #36	; 0x24
 8001262:	4618      	mov	r0, r3
 8001264:	f000 ff4a 	bl	80020fc <xTaskRemoveFromEventList>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800126e:	f000 fff3 	bl	8002258 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	3b01      	subs	r3, #1
 8001276:	b2db      	uxtb	r3, r3
 8001278:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800127a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800127e:	2b00      	cmp	r3, #0
 8001280:	dce9      	bgt.n	8001256 <prvUnlockQueue+0x16>
 8001282:	e000      	b.n	8001286 <prvUnlockQueue+0x46>
					break;
 8001284:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	22ff      	movs	r2, #255	; 0xff
 800128a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800128e:	f7ff fd73 	bl	8000d78 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001292:	f7ff fd57 	bl	8000d44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800129c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800129e:	e011      	b.n	80012c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	691b      	ldr	r3, [r3, #16]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d012      	beq.n	80012ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3310      	adds	r3, #16
 80012ac:	4618      	mov	r0, r3
 80012ae:	f000 ff25 	bl	80020fc <xTaskRemoveFromEventList>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80012b8:	f000 ffce 	bl	8002258 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80012bc:	7bbb      	ldrb	r3, [r7, #14]
 80012be:	3b01      	subs	r3, #1
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80012c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	dce9      	bgt.n	80012a0 <prvUnlockQueue+0x60>
 80012cc:	e000      	b.n	80012d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80012ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	22ff      	movs	r2, #255	; 0xff
 80012d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80012d8:	f7ff fd4e 	bl	8000d78 <vPortExitCritical>
}
 80012dc:	bf00      	nop
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80012ec:	f7ff fd2a 	bl	8000d44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d102      	bne.n	8001302 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80012fc:	2301      	movs	r3, #1
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	e001      	b.n	8001306 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001302:	2300      	movs	r3, #0
 8001304:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001306:	f7ff fd37 	bl	8000d78 <vPortExitCritical>

	return xReturn;
 800130a:	68fb      	ldr	r3, [r7, #12]
}
 800130c:	4618      	mov	r0, r3
 800130e:	3710      	adds	r7, #16
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800131a:	f000 fa27 	bl	800176c <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800131e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001322:	2201      	movs	r2, #1
 8001324:	2178      	movs	r1, #120	; 0x78
 8001326:	485b      	ldr	r0, [pc, #364]	; (8001494 <SSD1306_Init+0x180>)
 8001328:	f001 fe54 	bl	8002fd4 <HAL_I2C_IsDeviceReady>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001332:	2300      	movs	r3, #0
 8001334:	e0a9      	b.n	800148a <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8001336:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800133a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800133c:	e002      	b.n	8001344 <SSD1306_Init+0x30>
		p--;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	3b01      	subs	r3, #1
 8001342:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f9      	bne.n	800133e <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800134a:	22ae      	movs	r2, #174	; 0xae
 800134c:	2100      	movs	r1, #0
 800134e:	2078      	movs	r0, #120	; 0x78
 8001350:	f000 fa86 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001354:	2220      	movs	r2, #32
 8001356:	2100      	movs	r1, #0
 8001358:	2078      	movs	r0, #120	; 0x78
 800135a:	f000 fa81 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800135e:	2210      	movs	r2, #16
 8001360:	2100      	movs	r1, #0
 8001362:	2078      	movs	r0, #120	; 0x78
 8001364:	f000 fa7c 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001368:	22b0      	movs	r2, #176	; 0xb0
 800136a:	2100      	movs	r1, #0
 800136c:	2078      	movs	r0, #120	; 0x78
 800136e:	f000 fa77 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001372:	22c8      	movs	r2, #200	; 0xc8
 8001374:	2100      	movs	r1, #0
 8001376:	2078      	movs	r0, #120	; 0x78
 8001378:	f000 fa72 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800137c:	2200      	movs	r2, #0
 800137e:	2100      	movs	r1, #0
 8001380:	2078      	movs	r0, #120	; 0x78
 8001382:	f000 fa6d 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001386:	2210      	movs	r2, #16
 8001388:	2100      	movs	r1, #0
 800138a:	2078      	movs	r0, #120	; 0x78
 800138c:	f000 fa68 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001390:	2240      	movs	r2, #64	; 0x40
 8001392:	2100      	movs	r1, #0
 8001394:	2078      	movs	r0, #120	; 0x78
 8001396:	f000 fa63 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800139a:	2281      	movs	r2, #129	; 0x81
 800139c:	2100      	movs	r1, #0
 800139e:	2078      	movs	r0, #120	; 0x78
 80013a0:	f000 fa5e 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80013a4:	22ff      	movs	r2, #255	; 0xff
 80013a6:	2100      	movs	r1, #0
 80013a8:	2078      	movs	r0, #120	; 0x78
 80013aa:	f000 fa59 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80013ae:	22a1      	movs	r2, #161	; 0xa1
 80013b0:	2100      	movs	r1, #0
 80013b2:	2078      	movs	r0, #120	; 0x78
 80013b4:	f000 fa54 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80013b8:	22a6      	movs	r2, #166	; 0xa6
 80013ba:	2100      	movs	r1, #0
 80013bc:	2078      	movs	r0, #120	; 0x78
 80013be:	f000 fa4f 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80013c2:	22a8      	movs	r2, #168	; 0xa8
 80013c4:	2100      	movs	r1, #0
 80013c6:	2078      	movs	r0, #120	; 0x78
 80013c8:	f000 fa4a 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80013cc:	223f      	movs	r2, #63	; 0x3f
 80013ce:	2100      	movs	r1, #0
 80013d0:	2078      	movs	r0, #120	; 0x78
 80013d2:	f000 fa45 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80013d6:	22a4      	movs	r2, #164	; 0xa4
 80013d8:	2100      	movs	r1, #0
 80013da:	2078      	movs	r0, #120	; 0x78
 80013dc:	f000 fa40 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80013e0:	22d3      	movs	r2, #211	; 0xd3
 80013e2:	2100      	movs	r1, #0
 80013e4:	2078      	movs	r0, #120	; 0x78
 80013e6:	f000 fa3b 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80013ea:	2200      	movs	r2, #0
 80013ec:	2100      	movs	r1, #0
 80013ee:	2078      	movs	r0, #120	; 0x78
 80013f0:	f000 fa36 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80013f4:	22d5      	movs	r2, #213	; 0xd5
 80013f6:	2100      	movs	r1, #0
 80013f8:	2078      	movs	r0, #120	; 0x78
 80013fa:	f000 fa31 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80013fe:	22f0      	movs	r2, #240	; 0xf0
 8001400:	2100      	movs	r1, #0
 8001402:	2078      	movs	r0, #120	; 0x78
 8001404:	f000 fa2c 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001408:	22d9      	movs	r2, #217	; 0xd9
 800140a:	2100      	movs	r1, #0
 800140c:	2078      	movs	r0, #120	; 0x78
 800140e:	f000 fa27 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001412:	2222      	movs	r2, #34	; 0x22
 8001414:	2100      	movs	r1, #0
 8001416:	2078      	movs	r0, #120	; 0x78
 8001418:	f000 fa22 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800141c:	22da      	movs	r2, #218	; 0xda
 800141e:	2100      	movs	r1, #0
 8001420:	2078      	movs	r0, #120	; 0x78
 8001422:	f000 fa1d 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001426:	2212      	movs	r2, #18
 8001428:	2100      	movs	r1, #0
 800142a:	2078      	movs	r0, #120	; 0x78
 800142c:	f000 fa18 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001430:	22db      	movs	r2, #219	; 0xdb
 8001432:	2100      	movs	r1, #0
 8001434:	2078      	movs	r0, #120	; 0x78
 8001436:	f000 fa13 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800143a:	2220      	movs	r2, #32
 800143c:	2100      	movs	r1, #0
 800143e:	2078      	movs	r0, #120	; 0x78
 8001440:	f000 fa0e 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001444:	228d      	movs	r2, #141	; 0x8d
 8001446:	2100      	movs	r1, #0
 8001448:	2078      	movs	r0, #120	; 0x78
 800144a:	f000 fa09 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800144e:	2214      	movs	r2, #20
 8001450:	2100      	movs	r1, #0
 8001452:	2078      	movs	r0, #120	; 0x78
 8001454:	f000 fa04 	bl	8001860 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001458:	22af      	movs	r2, #175	; 0xaf
 800145a:	2100      	movs	r1, #0
 800145c:	2078      	movs	r0, #120	; 0x78
 800145e:	f000 f9ff 	bl	8001860 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001462:	222e      	movs	r2, #46	; 0x2e
 8001464:	2100      	movs	r1, #0
 8001466:	2078      	movs	r0, #120	; 0x78
 8001468:	f000 f9fa 	bl	8001860 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800146c:	2000      	movs	r0, #0
 800146e:	f000 f843 	bl	80014f8 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001472:	f000 f813 	bl	800149c <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8001476:	4b08      	ldr	r3, [pc, #32]	; (8001498 <SSD1306_Init+0x184>)
 8001478:	2200      	movs	r2, #0
 800147a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <SSD1306_Init+0x184>)
 800147e:	2200      	movs	r2, #0
 8001480:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001482:	4b05      	ldr	r3, [pc, #20]	; (8001498 <SSD1306_Init+0x184>)
 8001484:	2201      	movs	r2, #1
 8001486:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001488:	2301      	movs	r3, #1
}
 800148a:	4618      	mov	r0, r3
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20002854 	.word	0x20002854
 8001498:	20002ca8 	.word	0x20002ca8

0800149c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80014a2:	2300      	movs	r3, #0
 80014a4:	71fb      	strb	r3, [r7, #7]
 80014a6:	e01d      	b.n	80014e4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	3b50      	subs	r3, #80	; 0x50
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	461a      	mov	r2, r3
 80014b0:	2100      	movs	r1, #0
 80014b2:	2078      	movs	r0, #120	; 0x78
 80014b4:	f000 f9d4 	bl	8001860 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2100      	movs	r1, #0
 80014bc:	2078      	movs	r0, #120	; 0x78
 80014be:	f000 f9cf 	bl	8001860 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80014c2:	2210      	movs	r2, #16
 80014c4:	2100      	movs	r1, #0
 80014c6:	2078      	movs	r0, #120	; 0x78
 80014c8:	f000 f9ca 	bl	8001860 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	01db      	lsls	r3, r3, #7
 80014d0:	4a08      	ldr	r2, [pc, #32]	; (80014f4 <SSD1306_UpdateScreen+0x58>)
 80014d2:	441a      	add	r2, r3
 80014d4:	2380      	movs	r3, #128	; 0x80
 80014d6:	2140      	movs	r1, #64	; 0x40
 80014d8:	2078      	movs	r0, #120	; 0x78
 80014da:	f000 f95b 	bl	8001794 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	3301      	adds	r3, #1
 80014e2:	71fb      	strb	r3, [r7, #7]
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	2b07      	cmp	r3, #7
 80014e8:	d9de      	bls.n	80014a8 <SSD1306_UpdateScreen+0xc>
	}
}
 80014ea:	bf00      	nop
 80014ec:	bf00      	nop
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	200028a8 	.word	0x200028a8

080014f8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <SSD1306_Fill+0x14>
 8001508:	2300      	movs	r3, #0
 800150a:	e000      	b.n	800150e <SSD1306_Fill+0x16>
 800150c:	23ff      	movs	r3, #255	; 0xff
 800150e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001512:	4619      	mov	r1, r3
 8001514:	4803      	ldr	r0, [pc, #12]	; (8001524 <SSD1306_Fill+0x2c>)
 8001516:	f002 fc99 	bl	8003e4c <memset>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	200028a8 	.word	0x200028a8

08001528 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	80fb      	strh	r3, [r7, #6]
 8001532:	460b      	mov	r3, r1
 8001534:	80bb      	strh	r3, [r7, #4]
 8001536:	4613      	mov	r3, r2
 8001538:	70fb      	strb	r3, [r7, #3]
	if (
 800153a:	88fb      	ldrh	r3, [r7, #6]
 800153c:	2b7f      	cmp	r3, #127	; 0x7f
 800153e:	d848      	bhi.n	80015d2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001540:	88bb      	ldrh	r3, [r7, #4]
 8001542:	2b3f      	cmp	r3, #63	; 0x3f
 8001544:	d845      	bhi.n	80015d2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001546:	4b25      	ldr	r3, [pc, #148]	; (80015dc <SSD1306_DrawPixel+0xb4>)
 8001548:	791b      	ldrb	r3, [r3, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d006      	beq.n	800155c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800154e:	78fb      	ldrb	r3, [r7, #3]
 8001550:	2b00      	cmp	r3, #0
 8001552:	bf0c      	ite	eq
 8001554:	2301      	moveq	r3, #1
 8001556:	2300      	movne	r3, #0
 8001558:	b2db      	uxtb	r3, r3
 800155a:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800155c:	78fb      	ldrb	r3, [r7, #3]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d11a      	bne.n	8001598 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001562:	88fa      	ldrh	r2, [r7, #6]
 8001564:	88bb      	ldrh	r3, [r7, #4]
 8001566:	08db      	lsrs	r3, r3, #3
 8001568:	b298      	uxth	r0, r3
 800156a:	4603      	mov	r3, r0
 800156c:	01db      	lsls	r3, r3, #7
 800156e:	4413      	add	r3, r2
 8001570:	4a1b      	ldr	r2, [pc, #108]	; (80015e0 <SSD1306_DrawPixel+0xb8>)
 8001572:	5cd3      	ldrb	r3, [r2, r3]
 8001574:	b25a      	sxtb	r2, r3
 8001576:	88bb      	ldrh	r3, [r7, #4]
 8001578:	f003 0307 	and.w	r3, r3, #7
 800157c:	2101      	movs	r1, #1
 800157e:	fa01 f303 	lsl.w	r3, r1, r3
 8001582:	b25b      	sxtb	r3, r3
 8001584:	4313      	orrs	r3, r2
 8001586:	b259      	sxtb	r1, r3
 8001588:	88fa      	ldrh	r2, [r7, #6]
 800158a:	4603      	mov	r3, r0
 800158c:	01db      	lsls	r3, r3, #7
 800158e:	4413      	add	r3, r2
 8001590:	b2c9      	uxtb	r1, r1
 8001592:	4a13      	ldr	r2, [pc, #76]	; (80015e0 <SSD1306_DrawPixel+0xb8>)
 8001594:	54d1      	strb	r1, [r2, r3]
 8001596:	e01d      	b.n	80015d4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001598:	88fa      	ldrh	r2, [r7, #6]
 800159a:	88bb      	ldrh	r3, [r7, #4]
 800159c:	08db      	lsrs	r3, r3, #3
 800159e:	b298      	uxth	r0, r3
 80015a0:	4603      	mov	r3, r0
 80015a2:	01db      	lsls	r3, r3, #7
 80015a4:	4413      	add	r3, r2
 80015a6:	4a0e      	ldr	r2, [pc, #56]	; (80015e0 <SSD1306_DrawPixel+0xb8>)
 80015a8:	5cd3      	ldrb	r3, [r2, r3]
 80015aa:	b25a      	sxtb	r2, r3
 80015ac:	88bb      	ldrh	r3, [r7, #4]
 80015ae:	f003 0307 	and.w	r3, r3, #7
 80015b2:	2101      	movs	r1, #1
 80015b4:	fa01 f303 	lsl.w	r3, r1, r3
 80015b8:	b25b      	sxtb	r3, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	b25b      	sxtb	r3, r3
 80015be:	4013      	ands	r3, r2
 80015c0:	b259      	sxtb	r1, r3
 80015c2:	88fa      	ldrh	r2, [r7, #6]
 80015c4:	4603      	mov	r3, r0
 80015c6:	01db      	lsls	r3, r3, #7
 80015c8:	4413      	add	r3, r2
 80015ca:	b2c9      	uxtb	r1, r1
 80015cc:	4a04      	ldr	r2, [pc, #16]	; (80015e0 <SSD1306_DrawPixel+0xb8>)
 80015ce:	54d1      	strb	r1, [r2, r3]
 80015d0:	e000      	b.n	80015d4 <SSD1306_DrawPixel+0xac>
		return;
 80015d2:	bf00      	nop
	}
}
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr
 80015dc:	20002ca8 	.word	0x20002ca8
 80015e0:	200028a8 	.word	0x200028a8

080015e4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	460a      	mov	r2, r1
 80015ee:	80fb      	strh	r3, [r7, #6]
 80015f0:	4613      	mov	r3, r2
 80015f2:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80015f4:	4a05      	ldr	r2, [pc, #20]	; (800160c <SSD1306_GotoXY+0x28>)
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80015fa:	4a04      	ldr	r2, [pc, #16]	; (800160c <SSD1306_GotoXY+0x28>)
 80015fc:	88bb      	ldrh	r3, [r7, #4]
 80015fe:	8053      	strh	r3, [r2, #2]
}
 8001600:	bf00      	nop
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	20002ca8 	.word	0x20002ca8

08001610 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	6039      	str	r1, [r7, #0]
 800161a:	71fb      	strb	r3, [r7, #7]
 800161c:	4613      	mov	r3, r2
 800161e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001620:	4b3a      	ldr	r3, [pc, #232]	; (800170c <SSD1306_Putc+0xfc>)
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	4413      	add	r3, r2
	if (
 800162c:	2b7f      	cmp	r3, #127	; 0x7f
 800162e:	dc07      	bgt.n	8001640 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001630:	4b36      	ldr	r3, [pc, #216]	; (800170c <SSD1306_Putc+0xfc>)
 8001632:	885b      	ldrh	r3, [r3, #2]
 8001634:	461a      	mov	r2, r3
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	785b      	ldrb	r3, [r3, #1]
 800163a:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800163c:	2b3f      	cmp	r3, #63	; 0x3f
 800163e:	dd01      	ble.n	8001644 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001640:	2300      	movs	r3, #0
 8001642:	e05e      	b.n	8001702 <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	e04b      	b.n	80016e2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	685a      	ldr	r2, [r3, #4]
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	3b20      	subs	r3, #32
 8001652:	6839      	ldr	r1, [r7, #0]
 8001654:	7849      	ldrb	r1, [r1, #1]
 8001656:	fb01 f303 	mul.w	r3, r1, r3
 800165a:	4619      	mov	r1, r3
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	440b      	add	r3, r1
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	4413      	add	r3, r2
 8001664:	881b      	ldrh	r3, [r3, #0]
 8001666:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001668:	2300      	movs	r3, #0
 800166a:	613b      	str	r3, [r7, #16]
 800166c:	e030      	b.n	80016d0 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d010      	beq.n	80016a0 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800167e:	4b23      	ldr	r3, [pc, #140]	; (800170c <SSD1306_Putc+0xfc>)
 8001680:	881a      	ldrh	r2, [r3, #0]
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	b29b      	uxth	r3, r3
 8001686:	4413      	add	r3, r2
 8001688:	b298      	uxth	r0, r3
 800168a:	4b20      	ldr	r3, [pc, #128]	; (800170c <SSD1306_Putc+0xfc>)
 800168c:	885a      	ldrh	r2, [r3, #2]
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	b29b      	uxth	r3, r3
 8001692:	4413      	add	r3, r2
 8001694:	b29b      	uxth	r3, r3
 8001696:	79ba      	ldrb	r2, [r7, #6]
 8001698:	4619      	mov	r1, r3
 800169a:	f7ff ff45 	bl	8001528 <SSD1306_DrawPixel>
 800169e:	e014      	b.n	80016ca <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80016a0:	4b1a      	ldr	r3, [pc, #104]	; (800170c <SSD1306_Putc+0xfc>)
 80016a2:	881a      	ldrh	r2, [r3, #0]
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	4413      	add	r3, r2
 80016aa:	b298      	uxth	r0, r3
 80016ac:	4b17      	ldr	r3, [pc, #92]	; (800170c <SSD1306_Putc+0xfc>)
 80016ae:	885a      	ldrh	r2, [r3, #2]
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	4413      	add	r3, r2
 80016b6:	b299      	uxth	r1, r3
 80016b8:	79bb      	ldrb	r3, [r7, #6]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	bf0c      	ite	eq
 80016be:	2301      	moveq	r3, #1
 80016c0:	2300      	movne	r3, #0
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	461a      	mov	r2, r3
 80016c6:	f7ff ff2f 	bl	8001528 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	3301      	adds	r3, #1
 80016ce:	613b      	str	r3, [r7, #16]
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	4293      	cmp	r3, r2
 80016da:	d3c8      	bcc.n	800166e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	3301      	adds	r3, #1
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	785b      	ldrb	r3, [r3, #1]
 80016e6:	461a      	mov	r2, r3
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d3ad      	bcc.n	800164a <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80016ee:	4b07      	ldr	r3, [pc, #28]	; (800170c <SSD1306_Putc+0xfc>)
 80016f0:	881a      	ldrh	r2, [r3, #0]
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	4413      	add	r3, r2
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	4b03      	ldr	r3, [pc, #12]	; (800170c <SSD1306_Putc+0xfc>)
 80016fe:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001700:	79fb      	ldrb	r3, [r7, #7]
}
 8001702:	4618      	mov	r0, r3
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20002ca8 	.word	0x20002ca8

08001710 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	4613      	mov	r3, r2
 800171c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800171e:	e012      	b.n	8001746 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	79fa      	ldrb	r2, [r7, #7]
 8001726:	68b9      	ldr	r1, [r7, #8]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff71 	bl	8001610 <SSD1306_Putc>
 800172e:	4603      	mov	r3, r0
 8001730:	461a      	mov	r2, r3
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	429a      	cmp	r2, r3
 8001738:	d002      	beq.n	8001740 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	e008      	b.n	8001752 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	3301      	adds	r3, #1
 8001744:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1e8      	bne.n	8001720 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	781b      	ldrb	r3, [r3, #0]
}
 8001752:	4618      	mov	r0, r3
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800175e:	2000      	movs	r0, #0
 8001760:	f7ff feca 	bl	80014f8 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001764:	f7ff fe9a 	bl	800149c <SSD1306_UpdateScreen>
}
 8001768:	bf00      	nop
 800176a:	bd80      	pop	{r7, pc}

0800176c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001772:	4b07      	ldr	r3, [pc, #28]	; (8001790 <ssd1306_I2C_Init+0x24>)
 8001774:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001776:	e002      	b.n	800177e <ssd1306_I2C_Init+0x12>
		p--;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3b01      	subs	r3, #1
 800177c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1f9      	bne.n	8001778 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001784:	bf00      	nop
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr
 8001790:	0003d090 	.word	0x0003d090

08001794 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b0c7      	sub	sp, #284	; 0x11c
 8001798:	af02      	add	r7, sp, #8
 800179a:	4604      	mov	r4, r0
 800179c:	4608      	mov	r0, r1
 800179e:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80017a2:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80017a6:	600a      	str	r2, [r1, #0]
 80017a8:	4619      	mov	r1, r3
 80017aa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80017ae:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80017b2:	4622      	mov	r2, r4
 80017b4:	701a      	strb	r2, [r3, #0]
 80017b6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80017ba:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 80017be:	4602      	mov	r2, r0
 80017c0:	701a      	strb	r2, [r3, #0]
 80017c2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80017c6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80017ca:	460a      	mov	r2, r1
 80017cc:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80017ce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80017d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80017d6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80017da:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 80017de:	7812      	ldrb	r2, [r2, #0]
 80017e0:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80017e2:	2300      	movs	r3, #0
 80017e4:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80017e8:	e015      	b.n	8001816 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80017ea:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80017ee:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80017f2:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 80017f6:	6812      	ldr	r2, [r2, #0]
 80017f8:	441a      	add	r2, r3
 80017fa:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80017fe:	3301      	adds	r3, #1
 8001800:	7811      	ldrb	r1, [r2, #0]
 8001802:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001806:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800180a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800180c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001810:	3301      	adds	r3, #1
 8001812:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001816:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800181a:	b29b      	uxth	r3, r3
 800181c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001820:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001824:	8812      	ldrh	r2, [r2, #0]
 8001826:	429a      	cmp	r2, r3
 8001828:	d8df      	bhi.n	80017ea <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800182a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800182e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	b299      	uxth	r1, r3
 8001836:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800183a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	3301      	adds	r3, #1
 8001842:	b29b      	uxth	r3, r3
 8001844:	f107 020c 	add.w	r2, r7, #12
 8001848:	200a      	movs	r0, #10
 800184a:	9000      	str	r0, [sp, #0]
 800184c:	4803      	ldr	r0, [pc, #12]	; (800185c <ssd1306_I2C_WriteMulti+0xc8>)
 800184e:	f001 fac3 	bl	8002dd8 <HAL_I2C_Master_Transmit>
}
 8001852:	bf00      	nop
 8001854:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001858:	46bd      	mov	sp, r7
 800185a:	bd90      	pop	{r4, r7, pc}
 800185c:	20002854 	.word	0x20002854

08001860 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af02      	add	r7, sp, #8
 8001866:	4603      	mov	r3, r0
 8001868:	71fb      	strb	r3, [r7, #7]
 800186a:	460b      	mov	r3, r1
 800186c:	71bb      	strb	r3, [r7, #6]
 800186e:	4613      	mov	r3, r2
 8001870:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001872:	79bb      	ldrb	r3, [r7, #6]
 8001874:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001876:	797b      	ldrb	r3, [r7, #5]
 8001878:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	b299      	uxth	r1, r3
 800187e:	f107 020c 	add.w	r2, r7, #12
 8001882:	230a      	movs	r3, #10
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	2302      	movs	r3, #2
 8001888:	4803      	ldr	r0, [pc, #12]	; (8001898 <ssd1306_I2C_Write+0x38>)
 800188a:	f001 faa5 	bl	8002dd8 <HAL_I2C_Master_Transmit>
}
 800188e:	bf00      	nop
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20002854 	.word	0x20002854

0800189c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018a2:	4b15      	ldr	r3, [pc, #84]	; (80018f8 <HAL_MspInit+0x5c>)
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	4a14      	ldr	r2, [pc, #80]	; (80018f8 <HAL_MspInit+0x5c>)
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	6193      	str	r3, [r2, #24]
 80018ae:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <HAL_MspInit+0x5c>)
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ba:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <HAL_MspInit+0x5c>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	4a0e      	ldr	r2, [pc, #56]	; (80018f8 <HAL_MspInit+0x5c>)
 80018c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c4:	61d3      	str	r3, [r2, #28]
 80018c6:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <HAL_MspInit+0x5c>)
 80018c8:	69db      	ldr	r3, [r3, #28]
 80018ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018d2:	4b0a      	ldr	r3, [pc, #40]	; (80018fc <HAL_MspInit+0x60>)
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	4a04      	ldr	r2, [pc, #16]	; (80018fc <HAL_MspInit+0x60>)
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ee:	bf00      	nop
 80018f0:	3714      	adds	r7, #20
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr
 80018f8:	40021000 	.word	0x40021000
 80018fc:	40010000 	.word	0x40010000

08001900 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b088      	sub	sp, #32
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001908:	f107 0310 	add.w	r3, r7, #16
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a15      	ldr	r2, [pc, #84]	; (8001970 <HAL_I2C_MspInit+0x70>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d123      	bne.n	8001968 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001920:	4b14      	ldr	r3, [pc, #80]	; (8001974 <HAL_I2C_MspInit+0x74>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	4a13      	ldr	r2, [pc, #76]	; (8001974 <HAL_I2C_MspInit+0x74>)
 8001926:	f043 0308 	orr.w	r3, r3, #8
 800192a:	6193      	str	r3, [r2, #24]
 800192c:	4b11      	ldr	r3, [pc, #68]	; (8001974 <HAL_I2C_MspInit+0x74>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	f003 0308 	and.w	r3, r3, #8
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001938:	23c0      	movs	r3, #192	; 0xc0
 800193a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800193c:	2312      	movs	r3, #18
 800193e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001940:	2303      	movs	r3, #3
 8001942:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001944:	f107 0310 	add.w	r3, r7, #16
 8001948:	4619      	mov	r1, r3
 800194a:	480b      	ldr	r0, [pc, #44]	; (8001978 <HAL_I2C_MspInit+0x78>)
 800194c:	f000 ff7c 	bl	8002848 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001950:	4b08      	ldr	r3, [pc, #32]	; (8001974 <HAL_I2C_MspInit+0x74>)
 8001952:	69db      	ldr	r3, [r3, #28]
 8001954:	4a07      	ldr	r2, [pc, #28]	; (8001974 <HAL_I2C_MspInit+0x74>)
 8001956:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800195a:	61d3      	str	r3, [r2, #28]
 800195c:	4b05      	ldr	r3, [pc, #20]	; (8001974 <HAL_I2C_MspInit+0x74>)
 800195e:	69db      	ldr	r3, [r3, #28]
 8001960:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001968:	bf00      	nop
 800196a:	3720      	adds	r7, #32
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	40005400 	.word	0x40005400
 8001974:	40021000 	.word	0x40021000
 8001978:	40010c00 	.word	0x40010c00

0800197c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001980:	e7fe      	b.n	8001980 <NMI_Handler+0x4>

08001982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001982:	b480      	push	{r7}
 8001984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001986:	e7fe      	b.n	8001986 <HardFault_Handler+0x4>

08001988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800198c:	e7fe      	b.n	800198c <MemManage_Handler+0x4>

0800198e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001992:	e7fe      	b.n	8001992 <BusFault_Handler+0x4>

08001994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001998:	e7fe      	b.n	8001998 <UsageFault_Handler+0x4>

0800199a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr

080019a6 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr

080019b2 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b08c      	sub	sp, #48	; 0x30
 80019b6:	af04      	add	r7, sp, #16
 80019b8:	60f8      	str	r0, [r7, #12]
 80019ba:	60b9      	str	r1, [r7, #8]
 80019bc:	603b      	str	r3, [r7, #0]
 80019be:	4613      	mov	r3, r2
 80019c0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7fe fe06 	bl	80005d8 <pvPortMalloc>
 80019cc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00e      	beq.n	80019f2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80019d4:	205c      	movs	r0, #92	; 0x5c
 80019d6:	f7fe fdff 	bl	80005d8 <pvPortMalloc>
 80019da:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d003      	beq.n	80019ea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	631a      	str	r2, [r3, #48]	; 0x30
 80019e8:	e005      	b.n	80019f6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80019ea:	6978      	ldr	r0, [r7, #20]
 80019ec:	f7fe fe82 	bl	80006f4 <vPortFree>
 80019f0:	e001      	b.n	80019f6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d013      	beq.n	8001a24 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80019fc:	88fa      	ldrh	r2, [r7, #6]
 80019fe:	2300      	movs	r3, #0
 8001a00:	9303      	str	r3, [sp, #12]
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	9302      	str	r3, [sp, #8]
 8001a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a08:	9301      	str	r3, [sp, #4]
 8001a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	68b9      	ldr	r1, [r7, #8]
 8001a12:	68f8      	ldr	r0, [r7, #12]
 8001a14:	f000 f80e 	bl	8001a34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001a18:	69f8      	ldr	r0, [r7, #28]
 8001a1a:	f000 f883 	bl	8001b24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	61bb      	str	r3, [r7, #24]
 8001a22:	e002      	b.n	8001a2a <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295
 8001a28:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001a2a:	69bb      	ldr	r3, [r7, #24]
	}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3720      	adds	r7, #32
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
 8001a40:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a44:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	21a5      	movs	r1, #165	; 0xa5
 8001a4e:	f002 f9fd 	bl	8003e4c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a5c:	3b01      	subs	r3, #1
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	4413      	add	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	f023 0307 	bic.w	r3, r3, #7
 8001a6a:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
 8001a70:	e012      	b.n	8001a98 <prvInitialiseNewTask+0x64>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001a72:	68ba      	ldr	r2, [r7, #8]
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	4413      	add	r3, r2
 8001a78:	7819      	ldrb	r1, [r3, #0]
 8001a7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	4413      	add	r3, r2
 8001a80:	3334      	adds	r3, #52	; 0x34
 8001a82:	460a      	mov	r2, r1
 8001a84:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d006      	beq.n	8001aa0 <prvInitialiseNewTask+0x6c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	3301      	adds	r3, #1
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	2b0f      	cmp	r3, #15
 8001a9c:	d9e9      	bls.n	8001a72 <prvInitialiseNewTask+0x3e>
 8001a9e:	e000      	b.n	8001aa2 <prvInitialiseNewTask+0x6e>
		{
			break;
 8001aa0:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001aaa:	6a3b      	ldr	r3, [r7, #32]
 8001aac:	2b05      	cmp	r3, #5
 8001aae:	d901      	bls.n	8001ab4 <prvInitialiseNewTask+0x80>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001ab0:	2305      	movs	r3, #5
 8001ab2:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab6:	6a3a      	ldr	r2, [r7, #32]
 8001ab8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001abc:	6a3a      	ldr	r2, [r7, #32]
 8001abe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8001ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ac8:	3304      	adds	r3, #4
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7fe fe93 	bl	80007f6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad2:	3318      	adds	r3, #24
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fe8e 	bl	80007f6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001adc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ade:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ae0:	6a3b      	ldr	r3, [r7, #32]
 8001ae2:	f1c3 0206 	rsb	r2, r3, #6
 8001ae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ae8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001aee:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001af2:	2200      	movs	r2, #0
 8001af4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	68f9      	ldr	r1, [r7, #12]
 8001b02:	6938      	ldr	r0, [r7, #16]
 8001b04:	f7ff f89e 	bl	8000c44 <pxPortInitialiseStack>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b0c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d002      	beq.n	8001b1a <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001b1a:	bf00      	nop
 8001b1c:	3718      	adds	r7, #24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001b2c:	f7ff f90a 	bl	8000d44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001b30:	4b2c      	ldr	r3, [pc, #176]	; (8001be4 <prvAddNewTaskToReadyList+0xc0>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	3301      	adds	r3, #1
 8001b36:	4a2b      	ldr	r2, [pc, #172]	; (8001be4 <prvAddNewTaskToReadyList+0xc0>)
 8001b38:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001b3a:	4b2b      	ldr	r3, [pc, #172]	; (8001be8 <prvAddNewTaskToReadyList+0xc4>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d109      	bne.n	8001b56 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001b42:	4a29      	ldr	r2, [pc, #164]	; (8001be8 <prvAddNewTaskToReadyList+0xc4>)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001b48:	4b26      	ldr	r3, [pc, #152]	; (8001be4 <prvAddNewTaskToReadyList+0xc0>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d110      	bne.n	8001b72 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001b50:	f000 fba6 	bl	80022a0 <prvInitialiseTaskLists>
 8001b54:	e00d      	b.n	8001b72 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001b56:	4b25      	ldr	r3, [pc, #148]	; (8001bec <prvAddNewTaskToReadyList+0xc8>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d109      	bne.n	8001b72 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001b5e:	4b22      	ldr	r3, [pc, #136]	; (8001be8 <prvAddNewTaskToReadyList+0xc4>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d802      	bhi.n	8001b72 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001b6c:	4a1e      	ldr	r2, [pc, #120]	; (8001be8 <prvAddNewTaskToReadyList+0xc4>)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001b72:	4b1f      	ldr	r3, [pc, #124]	; (8001bf0 <prvAddNewTaskToReadyList+0xcc>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	3301      	adds	r3, #1
 8001b78:	4a1d      	ldr	r2, [pc, #116]	; (8001bf0 <prvAddNewTaskToReadyList+0xcc>)
 8001b7a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001b7c:	4b1c      	ldr	r3, [pc, #112]	; (8001bf0 <prvAddNewTaskToReadyList+0xcc>)
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b88:	2201      	movs	r2, #1
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <prvAddNewTaskToReadyList+0xd0>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	4a18      	ldr	r2, [pc, #96]	; (8001bf4 <prvAddNewTaskToReadyList+0xd0>)
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	4413      	add	r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4a15      	ldr	r2, [pc, #84]	; (8001bf8 <prvAddNewTaskToReadyList+0xd4>)
 8001ba4:	441a      	add	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	3304      	adds	r3, #4
 8001baa:	4619      	mov	r1, r3
 8001bac:	4610      	mov	r0, r2
 8001bae:	f7fe fe2e 	bl	800080e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001bb2:	f7ff f8e1 	bl	8000d78 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001bb6:	4b0d      	ldr	r3, [pc, #52]	; (8001bec <prvAddNewTaskToReadyList+0xc8>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d00e      	beq.n	8001bdc <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001bbe:	4b0a      	ldr	r3, [pc, #40]	; (8001be8 <prvAddNewTaskToReadyList+0xc4>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d207      	bcs.n	8001bdc <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <prvAddNewTaskToReadyList+0xd8>)
 8001bce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	f3bf 8f4f 	dsb	sy
 8001bd8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001bdc:	bf00      	nop
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20002d9c 	.word	0x20002d9c
 8001be8:	20002cb0 	.word	0x20002cb0
 8001bec:	20002da8 	.word	0x20002da8
 8001bf0:	20002db8 	.word	0x20002db8
 8001bf4:	20002da4 	.word	0x20002da4
 8001bf8:	20002cb4 	.word	0x20002cb4
 8001bfc:	e000ed04 	.word	0xe000ed04

08001c00 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8001c08:	f7ff f89c 	bl	8000d44 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d102      	bne.n	8001c18 <vTaskDelete+0x18>
 8001c12:	4b31      	ldr	r3, [pc, #196]	; (8001cd8 <vTaskDelete+0xd8>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	e000      	b.n	8001c1a <vTaskDelete+0x1a>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	3304      	adds	r3, #4
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe fe4f 	bl	80008c4 <uxListRemove>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d115      	bne.n	8001c58 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c30:	492a      	ldr	r1, [pc, #168]	; (8001cdc <vTaskDelete+0xdc>)
 8001c32:	4613      	mov	r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	4413      	add	r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	440b      	add	r3, r1
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d10a      	bne.n	8001c58 <vTaskDelete+0x58>
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c46:	2201      	movs	r2, #1
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	43da      	mvns	r2, r3
 8001c4e:	4b24      	ldr	r3, [pc, #144]	; (8001ce0 <vTaskDelete+0xe0>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4013      	ands	r3, r2
 8001c54:	4a22      	ldr	r2, [pc, #136]	; (8001ce0 <vTaskDelete+0xe0>)
 8001c56:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d004      	beq.n	8001c6a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	3318      	adds	r3, #24
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fe2d 	bl	80008c4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8001c6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ce4 <vTaskDelete+0xe4>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	4a1c      	ldr	r2, [pc, #112]	; (8001ce4 <vTaskDelete+0xe4>)
 8001c72:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8001c74:	4b18      	ldr	r3, [pc, #96]	; (8001cd8 <vTaskDelete+0xd8>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	68fa      	ldr	r2, [r7, #12]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d10b      	bne.n	8001c96 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	3304      	adds	r3, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4818      	ldr	r0, [pc, #96]	; (8001ce8 <vTaskDelete+0xe8>)
 8001c86:	f7fe fdc2 	bl	800080e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8001c8a:	4b18      	ldr	r3, [pc, #96]	; (8001cec <vTaskDelete+0xec>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	3301      	adds	r3, #1
 8001c90:	4a16      	ldr	r2, [pc, #88]	; (8001cec <vTaskDelete+0xec>)
 8001c92:	6013      	str	r3, [r2, #0]
 8001c94:	e009      	b.n	8001caa <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8001c96:	4b16      	ldr	r3, [pc, #88]	; (8001cf0 <vTaskDelete+0xf0>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	4a14      	ldr	r2, [pc, #80]	; (8001cf0 <vTaskDelete+0xf0>)
 8001c9e:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8001ca0:	68f8      	ldr	r0, [r7, #12]
 8001ca2:	f000 fb79 	bl	8002398 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8001ca6:	f000 fb87 	bl	80023b8 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8001caa:	f7ff f865 	bl	8000d78 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8001cae:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <vTaskDelete+0xf4>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d00c      	beq.n	8001cd0 <vTaskDelete+0xd0>
		{
			if( pxTCB == pxCurrentTCB )
 8001cb6:	4b08      	ldr	r3, [pc, #32]	; (8001cd8 <vTaskDelete+0xd8>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d107      	bne.n	8001cd0 <vTaskDelete+0xd0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
 8001cc0:	4b0d      	ldr	r3, [pc, #52]	; (8001cf8 <vTaskDelete+0xf8>)
 8001cc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	f3bf 8f4f 	dsb	sy
 8001ccc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8001cd0:	bf00      	nop
 8001cd2:	3710      	adds	r7, #16
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	20002cb0 	.word	0x20002cb0
 8001cdc:	20002cb4 	.word	0x20002cb4
 8001ce0:	20002da4 	.word	0x20002da4
 8001ce4:	20002db8 	.word	0x20002db8
 8001ce8:	20002d70 	.word	0x20002d70
 8001cec:	20002d84 	.word	0x20002d84
 8001cf0:	20002d9c 	.word	0x20002d9c
 8001cf4:	20002da8 	.word	0x20002da8
 8001cf8:	e000ed04 	.word	0xe000ed04

08001cfc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d008      	beq.n	8001d20 <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 8001d0e:	f000 f851 	bl	8001db4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001d12:	2100      	movs	r1, #0
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f000 fbd7 	bl	80024c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001d1a:	f000 f859 	bl	8001dd0 <xTaskResumeAll>
 8001d1e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d107      	bne.n	8001d36 <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
 8001d26:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <vTaskDelay+0x44>)
 8001d28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	f3bf 8f4f 	dsb	sy
 8001d32:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001d36:	bf00      	nop
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	e000ed04 	.word	0xe000ed04

08001d44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8001d4a:	4b14      	ldr	r3, [pc, #80]	; (8001d9c <vTaskStartScheduler+0x58>)
 8001d4c:	9301      	str	r3, [sp, #4]
 8001d4e:	2300      	movs	r3, #0
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2300      	movs	r3, #0
 8001d54:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001d58:	4911      	ldr	r1, [pc, #68]	; (8001da0 <vTaskStartScheduler+0x5c>)
 8001d5a:	4812      	ldr	r0, [pc, #72]	; (8001da4 <vTaskStartScheduler+0x60>)
 8001d5c:	f7ff fe29 	bl	80019b2 <xTaskCreate>
 8001d60:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d115      	bne.n	8001d94 <vTaskStartScheduler+0x50>
	__asm volatile
 8001d68:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8001d6c:	f383 8811 	msr	BASEPRI, r3
 8001d70:	f3bf 8f6f 	isb	sy
 8001d74:	f3bf 8f4f 	dsb	sy
 8001d78:	603b      	str	r3, [r7, #0]
}
 8001d7a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001d7c:	4b0a      	ldr	r3, [pc, #40]	; (8001da8 <vTaskStartScheduler+0x64>)
 8001d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8001d82:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001d84:	4b09      	ldr	r3, [pc, #36]	; (8001dac <vTaskStartScheduler+0x68>)
 8001d86:	2201      	movs	r2, #1
 8001d88:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001d8a:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <vTaskStartScheduler+0x6c>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001d90:	f7fe ffba 	bl	8000d08 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001d94:	bf00      	nop
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20002dc0 	.word	0x20002dc0
 8001da0:	08003f28 	.word	0x08003f28
 8001da4:	08002271 	.word	0x08002271
 8001da8:	20002dbc 	.word	0x20002dbc
 8001dac:	20002da8 	.word	0x20002da8
 8001db0:	20002da0 	.word	0x20002da0

08001db4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001db8:	4b04      	ldr	r3, [pc, #16]	; (8001dcc <vTaskSuspendAll+0x18>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	4a03      	ldr	r2, [pc, #12]	; (8001dcc <vTaskSuspendAll+0x18>)
 8001dc0:	6013      	str	r3, [r2, #0]
}
 8001dc2:	bf00      	nop
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bc80      	pop	{r7}
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	20002dc4 	.word	0x20002dc4

08001dd0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001dde:	f7fe ffb1 	bl	8000d44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001de2:	4b39      	ldr	r3, [pc, #228]	; (8001ec8 <xTaskResumeAll+0xf8>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	3b01      	subs	r3, #1
 8001de8:	4a37      	ldr	r2, [pc, #220]	; (8001ec8 <xTaskResumeAll+0xf8>)
 8001dea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001dec:	4b36      	ldr	r3, [pc, #216]	; (8001ec8 <xTaskResumeAll+0xf8>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d161      	bne.n	8001eb8 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001df4:	4b35      	ldr	r3, [pc, #212]	; (8001ecc <xTaskResumeAll+0xfc>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d05d      	beq.n	8001eb8 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001dfc:	e02e      	b.n	8001e5c <xTaskResumeAll+0x8c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001dfe:	4b34      	ldr	r3, [pc, #208]	; (8001ed0 <xTaskResumeAll+0x100>)
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	3318      	adds	r3, #24
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7fe fd5a 	bl	80008c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	3304      	adds	r3, #4
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7fe fd55 	bl	80008c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e1e:	2201      	movs	r2, #1
 8001e20:	409a      	lsls	r2, r3
 8001e22:	4b2c      	ldr	r3, [pc, #176]	; (8001ed4 <xTaskResumeAll+0x104>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	4a2a      	ldr	r2, [pc, #168]	; (8001ed4 <xTaskResumeAll+0x104>)
 8001e2a:	6013      	str	r3, [r2, #0]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e30:	4613      	mov	r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	4413      	add	r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	4a27      	ldr	r2, [pc, #156]	; (8001ed8 <xTaskResumeAll+0x108>)
 8001e3a:	441a      	add	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	3304      	adds	r3, #4
 8001e40:	4619      	mov	r1, r3
 8001e42:	4610      	mov	r0, r2
 8001e44:	f7fe fce3 	bl	800080e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e4c:	4b23      	ldr	r3, [pc, #140]	; (8001edc <xTaskResumeAll+0x10c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d302      	bcc.n	8001e5c <xTaskResumeAll+0x8c>
					{
						xYieldPending = pdTRUE;
 8001e56:	4b22      	ldr	r3, [pc, #136]	; (8001ee0 <xTaskResumeAll+0x110>)
 8001e58:	2201      	movs	r2, #1
 8001e5a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001e5c:	4b1c      	ldr	r3, [pc, #112]	; (8001ed0 <xTaskResumeAll+0x100>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1cc      	bne.n	8001dfe <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <xTaskResumeAll+0x9e>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001e6a:	f000 faa5 	bl	80023b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001e6e:	4b1d      	ldr	r3, [pc, #116]	; (8001ee4 <xTaskResumeAll+0x114>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d010      	beq.n	8001e9c <xTaskResumeAll+0xcc>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001e7a:	f000 f837 	bl	8001eec <xTaskIncrementTick>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d002      	beq.n	8001e8a <xTaskResumeAll+0xba>
							{
								xYieldPending = pdTRUE;
 8001e84:	4b16      	ldr	r3, [pc, #88]	; (8001ee0 <xTaskResumeAll+0x110>)
 8001e86:	2201      	movs	r2, #1
 8001e88:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d1f1      	bne.n	8001e7a <xTaskResumeAll+0xaa>

						uxPendedTicks = 0;
 8001e96:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <xTaskResumeAll+0x114>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001e9c:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <xTaskResumeAll+0x110>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d009      	beq.n	8001eb8 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001ea8:	4b0f      	ldr	r3, [pc, #60]	; (8001ee8 <xTaskResumeAll+0x118>)
 8001eaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	f3bf 8f4f 	dsb	sy
 8001eb4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001eb8:	f7fe ff5e 	bl	8000d78 <vPortExitCritical>

	return xAlreadyYielded;
 8001ebc:	68bb      	ldr	r3, [r7, #8]
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20002dc4 	.word	0x20002dc4
 8001ecc:	20002d9c 	.word	0x20002d9c
 8001ed0:	20002d5c 	.word	0x20002d5c
 8001ed4:	20002da4 	.word	0x20002da4
 8001ed8:	20002cb4 	.word	0x20002cb4
 8001edc:	20002cb0 	.word	0x20002cb0
 8001ee0:	20002db0 	.word	0x20002db0
 8001ee4:	20002dac 	.word	0x20002dac
 8001ee8:	e000ed04 	.word	0xe000ed04

08001eec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ef6:	4b48      	ldr	r3, [pc, #288]	; (8002018 <xTaskIncrementTick+0x12c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d17c      	bne.n	8001ff8 <xTaskIncrementTick+0x10c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8001efe:	4b47      	ldr	r3, [pc, #284]	; (800201c <xTaskIncrementTick+0x130>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	3301      	adds	r3, #1
 8001f04:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001f06:	4a45      	ldr	r2, [pc, #276]	; (800201c <xTaskIncrementTick+0x130>)
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d110      	bne.n	8001f34 <xTaskIncrementTick+0x48>
		{
			taskSWITCH_DELAYED_LISTS();
 8001f12:	4b43      	ldr	r3, [pc, #268]	; (8002020 <xTaskIncrementTick+0x134>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	4b42      	ldr	r3, [pc, #264]	; (8002024 <xTaskIncrementTick+0x138>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a40      	ldr	r2, [pc, #256]	; (8002020 <xTaskIncrementTick+0x134>)
 8001f1e:	6013      	str	r3, [r2, #0]
 8001f20:	4a40      	ldr	r2, [pc, #256]	; (8002024 <xTaskIncrementTick+0x138>)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6013      	str	r3, [r2, #0]
 8001f26:	4b40      	ldr	r3, [pc, #256]	; (8002028 <xTaskIncrementTick+0x13c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	4a3e      	ldr	r2, [pc, #248]	; (8002028 <xTaskIncrementTick+0x13c>)
 8001f2e:	6013      	str	r3, [r2, #0]
 8001f30:	f000 fa42 	bl	80023b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001f34:	4b3d      	ldr	r3, [pc, #244]	; (800202c <xTaskIncrementTick+0x140>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d34d      	bcc.n	8001fda <xTaskIncrementTick+0xee>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f3e:	4b38      	ldr	r3, [pc, #224]	; (8002020 <xTaskIncrementTick+0x134>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d101      	bne.n	8001f4c <xTaskIncrementTick+0x60>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e000      	b.n	8001f4e <xTaskIncrementTick+0x62>
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d004      	beq.n	8001f5c <xTaskIncrementTick+0x70>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f52:	4b36      	ldr	r3, [pc, #216]	; (800202c <xTaskIncrementTick+0x140>)
 8001f54:	f04f 32ff 	mov.w	r2, #4294967295
 8001f58:	601a      	str	r2, [r3, #0]
					break;
 8001f5a:	e03e      	b.n	8001fda <xTaskIncrementTick+0xee>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001f5c:	4b30      	ldr	r3, [pc, #192]	; (8002020 <xTaskIncrementTick+0x134>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d203      	bcs.n	8001f7c <xTaskIncrementTick+0x90>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001f74:	4a2d      	ldr	r2, [pc, #180]	; (800202c <xTaskIncrementTick+0x140>)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6013      	str	r3, [r2, #0]
						break;
 8001f7a:	e02e      	b.n	8001fda <xTaskIncrementTick+0xee>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	3304      	adds	r3, #4
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7fe fc9f 	bl	80008c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d004      	beq.n	8001f98 <xTaskIncrementTick+0xac>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	3318      	adds	r3, #24
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe fc96 	bl	80008c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	409a      	lsls	r2, r3
 8001fa0:	4b23      	ldr	r3, [pc, #140]	; (8002030 <xTaskIncrementTick+0x144>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	4a22      	ldr	r2, [pc, #136]	; (8002030 <xTaskIncrementTick+0x144>)
 8001fa8:	6013      	str	r3, [r2, #0]
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fae:	4613      	mov	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4a1f      	ldr	r2, [pc, #124]	; (8002034 <xTaskIncrementTick+0x148>)
 8001fb8:	441a      	add	r2, r3
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	3304      	adds	r3, #4
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4610      	mov	r0, r2
 8001fc2:	f7fe fc24 	bl	800080e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fca:	4b1b      	ldr	r3, [pc, #108]	; (8002038 <xTaskIncrementTick+0x14c>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d3b4      	bcc.n	8001f3e <xTaskIncrementTick+0x52>
						{
							xSwitchRequired = pdTRUE;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001fd8:	e7b1      	b.n	8001f3e <xTaskIncrementTick+0x52>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001fda:	4b17      	ldr	r3, [pc, #92]	; (8002038 <xTaskIncrementTick+0x14c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fe0:	4914      	ldr	r1, [pc, #80]	; (8002034 <xTaskIncrementTick+0x148>)
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	4413      	add	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	440b      	add	r3, r1
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d907      	bls.n	8002002 <xTaskIncrementTick+0x116>
			{
				xSwitchRequired = pdTRUE;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	e004      	b.n	8002002 <xTaskIncrementTick+0x116>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8001ff8:	4b10      	ldr	r3, [pc, #64]	; (800203c <xTaskIncrementTick+0x150>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	4a0f      	ldr	r2, [pc, #60]	; (800203c <xTaskIncrementTick+0x150>)
 8002000:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002002:	4b0f      	ldr	r3, [pc, #60]	; (8002040 <xTaskIncrementTick+0x154>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <xTaskIncrementTick+0x122>
		{
			xSwitchRequired = pdTRUE;
 800200a:	2301      	movs	r3, #1
 800200c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800200e:	697b      	ldr	r3, [r7, #20]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	20002dc4 	.word	0x20002dc4
 800201c:	20002da0 	.word	0x20002da0
 8002020:	20002d54 	.word	0x20002d54
 8002024:	20002d58 	.word	0x20002d58
 8002028:	20002db4 	.word	0x20002db4
 800202c:	20002dbc 	.word	0x20002dbc
 8002030:	20002da4 	.word	0x20002da4
 8002034:	20002cb4 	.word	0x20002cb4
 8002038:	20002cb0 	.word	0x20002cb0
 800203c:	20002dac 	.word	0x20002dac
 8002040:	20002db0 	.word	0x20002db0

08002044 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800204a:	4b1c      	ldr	r3, [pc, #112]	; (80020bc <vTaskSwitchContext+0x78>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002052:	4b1b      	ldr	r3, [pc, #108]	; (80020c0 <vTaskSwitchContext+0x7c>)
 8002054:	2201      	movs	r2, #1
 8002056:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002058:	e02a      	b.n	80020b0 <vTaskSwitchContext+0x6c>
		xYieldPending = pdFALSE;
 800205a:	4b19      	ldr	r3, [pc, #100]	; (80020c0 <vTaskSwitchContext+0x7c>)
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002060:	4b18      	ldr	r3, [pc, #96]	; (80020c4 <vTaskSwitchContext+0x80>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	fab3 f383 	clz	r3, r3
 800206c:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 800206e:	78fb      	ldrb	r3, [r7, #3]
 8002070:	f1c3 031f 	rsb	r3, r3, #31
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	4613      	mov	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4a11      	ldr	r2, [pc, #68]	; (80020c8 <vTaskSwitchContext+0x84>)
 8002082:	4413      	add	r3, r2
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	685a      	ldr	r2, [r3, #4]
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	3308      	adds	r3, #8
 8002098:	429a      	cmp	r2, r3
 800209a:	d104      	bne.n	80020a6 <vTaskSwitchContext+0x62>
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	685a      	ldr	r2, [r3, #4]
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	4a07      	ldr	r2, [pc, #28]	; (80020cc <vTaskSwitchContext+0x88>)
 80020ae:	6013      	str	r3, [r2, #0]
}
 80020b0:	bf00      	nop
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	20002dc4 	.word	0x20002dc4
 80020c0:	20002db0 	.word	0x20002db0
 80020c4:	20002da4 	.word	0x20002da4
 80020c8:	20002cb4 	.word	0x20002cb4
 80020cc:	20002cb0 	.word	0x20002cb0

080020d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80020da:	4b07      	ldr	r3, [pc, #28]	; (80020f8 <vTaskPlaceOnEventList+0x28>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	3318      	adds	r3, #24
 80020e0:	4619      	mov	r1, r3
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7fe fbb6 	bl	8000854 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80020e8:	2101      	movs	r1, #1
 80020ea:	6838      	ldr	r0, [r7, #0]
 80020ec:	f000 f9ec 	bl	80024c8 <prvAddCurrentTaskToDelayedList>
}
 80020f0:	bf00      	nop
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20002cb0 	.word	0x20002cb0

080020fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	3318      	adds	r3, #24
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe fbd7 	bl	80008c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002116:	4b1d      	ldr	r3, [pc, #116]	; (800218c <xTaskRemoveFromEventList+0x90>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d11c      	bne.n	8002158 <xTaskRemoveFromEventList+0x5c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	3304      	adds	r3, #4
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe fbce 	bl	80008c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800212c:	2201      	movs	r2, #1
 800212e:	409a      	lsls	r2, r3
 8002130:	4b17      	ldr	r3, [pc, #92]	; (8002190 <xTaskRemoveFromEventList+0x94>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4313      	orrs	r3, r2
 8002136:	4a16      	ldr	r2, [pc, #88]	; (8002190 <xTaskRemoveFromEventList+0x94>)
 8002138:	6013      	str	r3, [r2, #0]
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800213e:	4613      	mov	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4413      	add	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4a13      	ldr	r2, [pc, #76]	; (8002194 <xTaskRemoveFromEventList+0x98>)
 8002148:	441a      	add	r2, r3
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	3304      	adds	r3, #4
 800214e:	4619      	mov	r1, r3
 8002150:	4610      	mov	r0, r2
 8002152:	f7fe fb5c 	bl	800080e <vListInsertEnd>
 8002156:	e005      	b.n	8002164 <xTaskRemoveFromEventList+0x68>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	3318      	adds	r3, #24
 800215c:	4619      	mov	r1, r3
 800215e:	480e      	ldr	r0, [pc, #56]	; (8002198 <xTaskRemoveFromEventList+0x9c>)
 8002160:	f7fe fb55 	bl	800080e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <xTaskRemoveFromEventList+0xa0>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216e:	429a      	cmp	r2, r3
 8002170:	d905      	bls.n	800217e <xTaskRemoveFromEventList+0x82>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002172:	2301      	movs	r3, #1
 8002174:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002176:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <xTaskRemoveFromEventList+0xa4>)
 8002178:	2201      	movs	r2, #1
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	e001      	b.n	8002182 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		xReturn = pdFALSE;
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8002182:	68fb      	ldr	r3, [r7, #12]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3710      	adds	r7, #16
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	20002dc4 	.word	0x20002dc4
 8002190:	20002da4 	.word	0x20002da4
 8002194:	20002cb4 	.word	0x20002cb4
 8002198:	20002d5c 	.word	0x20002d5c
 800219c:	20002cb0 	.word	0x20002cb0
 80021a0:	20002db0 	.word	0x20002db0

080021a4 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80021ac:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <vTaskSetTimeOutState+0x24>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80021b4:	4b05      	ldr	r3, [pc, #20]	; (80021cc <vTaskSetTimeOutState+0x28>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	605a      	str	r2, [r3, #4]
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bc80      	pop	{r7}
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	20002db4 	.word	0x20002db4
 80021cc:	20002da0 	.word	0x20002da0

080021d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 80021da:	f7fe fdb3 	bl	8000d44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80021de:	4b1c      	ldr	r3, [pc, #112]	; (8002250 <xTaskCheckForTimeOut+0x80>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	60bb      	str	r3, [r7, #8]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ec:	d102      	bne.n	80021f4 <xTaskCheckForTimeOut+0x24>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	e026      	b.n	8002242 <xTaskCheckForTimeOut+0x72>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b16      	ldr	r3, [pc, #88]	; (8002254 <xTaskCheckForTimeOut+0x84>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d007      	beq.n	8002210 <xTaskCheckForTimeOut+0x40>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	68ba      	ldr	r2, [r7, #8]
 8002206:	429a      	cmp	r2, r3
 8002208:	d302      	bcc.n	8002210 <xTaskCheckForTimeOut+0x40>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800220a:	2301      	movs	r3, #1
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	e018      	b.n	8002242 <xTaskCheckForTimeOut+0x72>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	68ba      	ldr	r2, [r7, #8]
 8002216:	1ad2      	subs	r2, r2, r3
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	429a      	cmp	r2, r3
 800221e:	d20e      	bcs.n	800223e <xTaskCheckForTimeOut+0x6e>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6859      	ldr	r1, [r3, #4]
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	1acb      	subs	r3, r1, r3
 800222c:	441a      	add	r2, r3
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff ffb6 	bl	80021a4 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8002238:	2300      	movs	r3, #0
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	e001      	b.n	8002242 <xTaskCheckForTimeOut+0x72>
		}
		else
		{
			xReturn = pdTRUE;
 800223e:	2301      	movs	r3, #1
 8002240:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002242:	f7fe fd99 	bl	8000d78 <vPortExitCritical>

	return xReturn;
 8002246:	68fb      	ldr	r3, [r7, #12]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3710      	adds	r7, #16
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20002da0 	.word	0x20002da0
 8002254:	20002db4 	.word	0x20002db4

08002258 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800225c:	4b03      	ldr	r3, [pc, #12]	; (800226c <vTaskMissedYield+0x14>)
 800225e:	2201      	movs	r2, #1
 8002260:	601a      	str	r2, [r3, #0]
}
 8002262:	bf00      	nop
 8002264:	46bd      	mov	sp, r7
 8002266:	bc80      	pop	{r7}
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	20002db0 	.word	0x20002db0

08002270 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002278:	f000 f852 	bl	8002320 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800227c:	4b06      	ldr	r3, [pc, #24]	; (8002298 <prvIdleTask+0x28>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d9f9      	bls.n	8002278 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002284:	4b05      	ldr	r3, [pc, #20]	; (800229c <prvIdleTask+0x2c>)
 8002286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	f3bf 8f4f 	dsb	sy
 8002290:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002294:	e7f0      	b.n	8002278 <prvIdleTask+0x8>
 8002296:	bf00      	nop
 8002298:	20002cb4 	.word	0x20002cb4
 800229c:	e000ed04 	.word	0xe000ed04

080022a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80022a6:	2300      	movs	r3, #0
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	e00c      	b.n	80022c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4a12      	ldr	r2, [pc, #72]	; (8002300 <prvInitialiseTaskLists+0x60>)
 80022b8:	4413      	add	r3, r2
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7fe fa7c 	bl	80007b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	3301      	adds	r3, #1
 80022c4:	607b      	str	r3, [r7, #4]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2b05      	cmp	r3, #5
 80022ca:	d9ef      	bls.n	80022ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80022cc:	480d      	ldr	r0, [pc, #52]	; (8002304 <prvInitialiseTaskLists+0x64>)
 80022ce:	f7fe fa73 	bl	80007b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80022d2:	480d      	ldr	r0, [pc, #52]	; (8002308 <prvInitialiseTaskLists+0x68>)
 80022d4:	f7fe fa70 	bl	80007b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80022d8:	480c      	ldr	r0, [pc, #48]	; (800230c <prvInitialiseTaskLists+0x6c>)
 80022da:	f7fe fa6d 	bl	80007b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80022de:	480c      	ldr	r0, [pc, #48]	; (8002310 <prvInitialiseTaskLists+0x70>)
 80022e0:	f7fe fa6a 	bl	80007b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80022e4:	480b      	ldr	r0, [pc, #44]	; (8002314 <prvInitialiseTaskLists+0x74>)
 80022e6:	f7fe fa67 	bl	80007b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80022ea:	4b0b      	ldr	r3, [pc, #44]	; (8002318 <prvInitialiseTaskLists+0x78>)
 80022ec:	4a05      	ldr	r2, [pc, #20]	; (8002304 <prvInitialiseTaskLists+0x64>)
 80022ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80022f0:	4b0a      	ldr	r3, [pc, #40]	; (800231c <prvInitialiseTaskLists+0x7c>)
 80022f2:	4a05      	ldr	r2, [pc, #20]	; (8002308 <prvInitialiseTaskLists+0x68>)
 80022f4:	601a      	str	r2, [r3, #0]
}
 80022f6:	bf00      	nop
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20002cb4 	.word	0x20002cb4
 8002304:	20002d2c 	.word	0x20002d2c
 8002308:	20002d40 	.word	0x20002d40
 800230c:	20002d5c 	.word	0x20002d5c
 8002310:	20002d70 	.word	0x20002d70
 8002314:	20002d88 	.word	0x20002d88
 8002318:	20002d54 	.word	0x20002d54
 800231c:	20002d58 	.word	0x20002d58

08002320 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002326:	e028      	b.n	800237a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8002328:	f7ff fd44 	bl	8001db4 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800232c:	4b17      	ldr	r3, [pc, #92]	; (800238c <prvCheckTasksWaitingTermination+0x6c>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	bf0c      	ite	eq
 8002334:	2301      	moveq	r3, #1
 8002336:	2300      	movne	r3, #0
 8002338:	b2db      	uxtb	r3, r3
 800233a:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800233c:	f7ff fd48 	bl	8001dd0 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d119      	bne.n	800237a <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8002346:	f7fe fcfd 	bl	8000d44 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800234a:	4b10      	ldr	r3, [pc, #64]	; (800238c <prvCheckTasksWaitingTermination+0x6c>)
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	3304      	adds	r3, #4
 8002356:	4618      	mov	r0, r3
 8002358:	f7fe fab4 	bl	80008c4 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800235c:	4b0c      	ldr	r3, [pc, #48]	; (8002390 <prvCheckTasksWaitingTermination+0x70>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	3b01      	subs	r3, #1
 8002362:	4a0b      	ldr	r2, [pc, #44]	; (8002390 <prvCheckTasksWaitingTermination+0x70>)
 8002364:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8002366:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <prvCheckTasksWaitingTermination+0x74>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	3b01      	subs	r3, #1
 800236c:	4a09      	ldr	r2, [pc, #36]	; (8002394 <prvCheckTasksWaitingTermination+0x74>)
 800236e:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8002370:	f7fe fd02 	bl	8000d78 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8002374:	6838      	ldr	r0, [r7, #0]
 8002376:	f000 f80f 	bl	8002398 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800237a:	4b06      	ldr	r3, [pc, #24]	; (8002394 <prvCheckTasksWaitingTermination+0x74>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1d2      	bne.n	8002328 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002382:	bf00      	nop
 8002384:	bf00      	nop
 8002386:	3708      	adds	r7, #8
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	20002d70 	.word	0x20002d70
 8002390:	20002d9c 	.word	0x20002d9c
 8002394:	20002d84 	.word	0x20002d84

08002398 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7fe f9a5 	bl	80006f4 <vPortFree>
			vPortFree( pxTCB );
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7fe f9a2 	bl	80006f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80023b0:	bf00      	nop
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80023be:	4b0e      	ldr	r3, [pc, #56]	; (80023f8 <prvResetNextTaskUnblockTime+0x40>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d101      	bne.n	80023cc <prvResetNextTaskUnblockTime+0x14>
 80023c8:	2301      	movs	r3, #1
 80023ca:	e000      	b.n	80023ce <prvResetNextTaskUnblockTime+0x16>
 80023cc:	2300      	movs	r3, #0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d004      	beq.n	80023dc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80023d2:	4b0a      	ldr	r3, [pc, #40]	; (80023fc <prvResetNextTaskUnblockTime+0x44>)
 80023d4:	f04f 32ff 	mov.w	r2, #4294967295
 80023d8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80023da:	e008      	b.n	80023ee <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80023dc:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <prvResetNextTaskUnblockTime+0x40>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	4a04      	ldr	r2, [pc, #16]	; (80023fc <prvResetNextTaskUnblockTime+0x44>)
 80023ec:	6013      	str	r3, [r2, #0]
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bc80      	pop	{r7}
 80023f6:	4770      	bx	lr
 80023f8:	20002d54 	.word	0x20002d54
 80023fc:	20002dbc 	.word	0x20002dbc

08002400 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800240c:	2300      	movs	r3, #0
 800240e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d04f      	beq.n	80024b6 <xTaskPriorityDisinherit+0xb6>
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800241a:	1e5a      	subs	r2, r3, #1
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002428:	429a      	cmp	r2, r3
 800242a:	d044      	beq.n	80024b6 <xTaskPriorityDisinherit+0xb6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002430:	2b00      	cmp	r3, #0
 8002432:	d140      	bne.n	80024b6 <xTaskPriorityDisinherit+0xb6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	3304      	adds	r3, #4
 8002438:	4618      	mov	r0, r3
 800243a:	f7fe fa43 	bl	80008c4 <uxListRemove>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d115      	bne.n	8002470 <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002448:	491d      	ldr	r1, [pc, #116]	; (80024c0 <xTaskPriorityDisinherit+0xc0>)
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	440b      	add	r3, r1
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10a      	bne.n	8002470 <xTaskPriorityDisinherit+0x70>
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245e:	2201      	movs	r2, #1
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43da      	mvns	r2, r3
 8002466:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <xTaskPriorityDisinherit+0xc4>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4013      	ands	r3, r2
 800246c:	4a15      	ldr	r2, [pc, #84]	; (80024c4 <xTaskPriorityDisinherit+0xc4>)
 800246e:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247c:	f1c3 0206 	rsb	r2, r3, #6
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002488:	2201      	movs	r2, #1
 800248a:	409a      	lsls	r2, r3
 800248c:	4b0d      	ldr	r3, [pc, #52]	; (80024c4 <xTaskPriorityDisinherit+0xc4>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4313      	orrs	r3, r2
 8002492:	4a0c      	ldr	r2, [pc, #48]	; (80024c4 <xTaskPriorityDisinherit+0xc4>)
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800249a:	4613      	mov	r3, r2
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	4413      	add	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4a07      	ldr	r2, [pc, #28]	; (80024c0 <xTaskPriorityDisinherit+0xc0>)
 80024a4:	441a      	add	r2, r3
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	3304      	adds	r3, #4
 80024aa:	4619      	mov	r1, r3
 80024ac:	4610      	mov	r0, r2
 80024ae:	f7fe f9ae 	bl	800080e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80024b2:	2301      	movs	r3, #1
 80024b4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80024b6:	68fb      	ldr	r3, [r7, #12]
	}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	20002cb4 	.word	0x20002cb4
 80024c4:	20002da4 	.word	0x20002da4

080024c8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80024d2:	4b29      	ldr	r3, [pc, #164]	; (8002578 <prvAddCurrentTaskToDelayedList+0xb0>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80024d8:	4b28      	ldr	r3, [pc, #160]	; (800257c <prvAddCurrentTaskToDelayedList+0xb4>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	3304      	adds	r3, #4
 80024de:	4618      	mov	r0, r3
 80024e0:	f7fe f9f0 	bl	80008c4 <uxListRemove>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10b      	bne.n	8002502 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80024ea:	4b24      	ldr	r3, [pc, #144]	; (800257c <prvAddCurrentTaskToDelayedList+0xb4>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f0:	2201      	movs	r2, #1
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43da      	mvns	r2, r3
 80024f8:	4b21      	ldr	r3, [pc, #132]	; (8002580 <prvAddCurrentTaskToDelayedList+0xb8>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4013      	ands	r3, r2
 80024fe:	4a20      	ldr	r2, [pc, #128]	; (8002580 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002500:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002508:	d10a      	bne.n	8002520 <prvAddCurrentTaskToDelayedList+0x58>
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d007      	beq.n	8002520 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002510:	4b1a      	ldr	r3, [pc, #104]	; (800257c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	3304      	adds	r3, #4
 8002516:	4619      	mov	r1, r3
 8002518:	481a      	ldr	r0, [pc, #104]	; (8002584 <prvAddCurrentTaskToDelayedList+0xbc>)
 800251a:	f7fe f978 	bl	800080e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800251e:	e026      	b.n	800256e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4413      	add	r3, r2
 8002526:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002528:	4b14      	ldr	r3, [pc, #80]	; (800257c <prvAddCurrentTaskToDelayedList+0xb4>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002530:	68ba      	ldr	r2, [r7, #8]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	429a      	cmp	r2, r3
 8002536:	d209      	bcs.n	800254c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002538:	4b13      	ldr	r3, [pc, #76]	; (8002588 <prvAddCurrentTaskToDelayedList+0xc0>)
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	4b0f      	ldr	r3, [pc, #60]	; (800257c <prvAddCurrentTaskToDelayedList+0xb4>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	3304      	adds	r3, #4
 8002542:	4619      	mov	r1, r3
 8002544:	4610      	mov	r0, r2
 8002546:	f7fe f985 	bl	8000854 <vListInsert>
}
 800254a:	e010      	b.n	800256e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800254c:	4b0f      	ldr	r3, [pc, #60]	; (800258c <prvAddCurrentTaskToDelayedList+0xc4>)
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	4b0a      	ldr	r3, [pc, #40]	; (800257c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	3304      	adds	r3, #4
 8002556:	4619      	mov	r1, r3
 8002558:	4610      	mov	r0, r2
 800255a:	f7fe f97b 	bl	8000854 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800255e:	4b0c      	ldr	r3, [pc, #48]	; (8002590 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	429a      	cmp	r2, r3
 8002566:	d202      	bcs.n	800256e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002568:	4a09      	ldr	r2, [pc, #36]	; (8002590 <prvAddCurrentTaskToDelayedList+0xc8>)
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	6013      	str	r3, [r2, #0]
}
 800256e:	bf00      	nop
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20002da0 	.word	0x20002da0
 800257c:	20002cb0 	.word	0x20002cb0
 8002580:	20002da4 	.word	0x20002da4
 8002584:	20002d88 	.word	0x20002d88
 8002588:	20002d58 	.word	0x20002d58
 800258c:	20002d54 	.word	0x20002d54
 8002590:	20002dbc 	.word	0x20002dbc

08002594 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002594:	480c      	ldr	r0, [pc, #48]	; (80025c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002596:	490d      	ldr	r1, [pc, #52]	; (80025cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002598:	4a0d      	ldr	r2, [pc, #52]	; (80025d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800259a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800259c:	e002      	b.n	80025a4 <LoopCopyDataInit>

0800259e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800259e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025a2:	3304      	adds	r3, #4

080025a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025a8:	d3f9      	bcc.n	800259e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025aa:	4a0a      	ldr	r2, [pc, #40]	; (80025d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025ac:	4c0a      	ldr	r4, [pc, #40]	; (80025d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025b0:	e001      	b.n	80025b6 <LoopFillZerobss>

080025b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025b4:	3204      	adds	r2, #4

080025b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025b8:	d3fb      	bcc.n	80025b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80025ba:	f7ff f9f4 	bl	80019a6 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025be:	f001 fc4d 	bl	8003e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025c2:	f7fe f9a9 	bl	8000918 <main>
  bx lr
 80025c6:	4770      	bx	lr
  ldr r0, =_sdata
 80025c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025cc:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80025d0:	08004cbc 	.word	0x08004cbc
  ldr r2, =_sbss
 80025d4:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80025d8:	20002dcc 	.word	0x20002dcc

080025dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025dc:	e7fe      	b.n	80025dc <ADC1_2_IRQHandler>
	...

080025e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025e4:	4b08      	ldr	r3, [pc, #32]	; (8002608 <HAL_Init+0x28>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a07      	ldr	r2, [pc, #28]	; (8002608 <HAL_Init+0x28>)
 80025ea:	f043 0310 	orr.w	r3, r3, #16
 80025ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025f0:	2003      	movs	r0, #3
 80025f2:	f000 f8f5 	bl	80027e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025f6:	200f      	movs	r0, #15
 80025f8:	f000 f808 	bl	800260c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025fc:	f7ff f94e 	bl	800189c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002600:	2300      	movs	r3, #0
}
 8002602:	4618      	mov	r0, r3
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	40022000 	.word	0x40022000

0800260c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002614:	4b12      	ldr	r3, [pc, #72]	; (8002660 <HAL_InitTick+0x54>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4b12      	ldr	r3, [pc, #72]	; (8002664 <HAL_InitTick+0x58>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	4619      	mov	r1, r3
 800261e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002622:	fbb3 f3f1 	udiv	r3, r3, r1
 8002626:	fbb2 f3f3 	udiv	r3, r2, r3
 800262a:	4618      	mov	r0, r3
 800262c:	f000 f8ff 	bl	800282e <HAL_SYSTICK_Config>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e00e      	b.n	8002658 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2b0f      	cmp	r3, #15
 800263e:	d80a      	bhi.n	8002656 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002640:	2200      	movs	r2, #0
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	f04f 30ff 	mov.w	r0, #4294967295
 8002648:	f000 f8d5 	bl	80027f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800264c:	4a06      	ldr	r2, [pc, #24]	; (8002668 <HAL_InitTick+0x5c>)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002652:	2300      	movs	r3, #0
 8002654:	e000      	b.n	8002658 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
}
 8002658:	4618      	mov	r0, r3
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20000010 	.word	0x20000010
 8002664:	20000018 	.word	0x20000018
 8002668:	20000014 	.word	0x20000014

0800266c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  return uwTick;
 8002670:	4b02      	ldr	r3, [pc, #8]	; (800267c <HAL_GetTick+0x10>)
 8002672:	681b      	ldr	r3, [r3, #0]
}
 8002674:	4618      	mov	r0, r3
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr
 800267c:	20002dc8 	.word	0x20002dc8

08002680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002690:	4b0c      	ldr	r3, [pc, #48]	; (80026c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002696:	68ba      	ldr	r2, [r7, #8]
 8002698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800269c:	4013      	ands	r3, r2
 800269e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026b2:	4a04      	ldr	r2, [pc, #16]	; (80026c4 <__NVIC_SetPriorityGrouping+0x44>)
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	60d3      	str	r3, [r2, #12]
}
 80026b8:	bf00      	nop
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	e000ed00 	.word	0xe000ed00

080026c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026cc:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <__NVIC_GetPriorityGrouping+0x18>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	0a1b      	lsrs	r3, r3, #8
 80026d2:	f003 0307 	and.w	r3, r3, #7
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	46bd      	mov	sp, r7
 80026da:	bc80      	pop	{r7}
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	e000ed00 	.word	0xe000ed00

080026e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	6039      	str	r1, [r7, #0]
 80026ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	db0a      	blt.n	800270e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	b2da      	uxtb	r2, r3
 80026fc:	490c      	ldr	r1, [pc, #48]	; (8002730 <__NVIC_SetPriority+0x4c>)
 80026fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002702:	0112      	lsls	r2, r2, #4
 8002704:	b2d2      	uxtb	r2, r2
 8002706:	440b      	add	r3, r1
 8002708:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800270c:	e00a      	b.n	8002724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	b2da      	uxtb	r2, r3
 8002712:	4908      	ldr	r1, [pc, #32]	; (8002734 <__NVIC_SetPriority+0x50>)
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	f003 030f 	and.w	r3, r3, #15
 800271a:	3b04      	subs	r3, #4
 800271c:	0112      	lsls	r2, r2, #4
 800271e:	b2d2      	uxtb	r2, r2
 8002720:	440b      	add	r3, r1
 8002722:	761a      	strb	r2, [r3, #24]
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	e000e100 	.word	0xe000e100
 8002734:	e000ed00 	.word	0xe000ed00

08002738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002738:	b480      	push	{r7}
 800273a:	b089      	sub	sp, #36	; 0x24
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f003 0307 	and.w	r3, r3, #7
 800274a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	f1c3 0307 	rsb	r3, r3, #7
 8002752:	2b04      	cmp	r3, #4
 8002754:	bf28      	it	cs
 8002756:	2304      	movcs	r3, #4
 8002758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	3304      	adds	r3, #4
 800275e:	2b06      	cmp	r3, #6
 8002760:	d902      	bls.n	8002768 <NVIC_EncodePriority+0x30>
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	3b03      	subs	r3, #3
 8002766:	e000      	b.n	800276a <NVIC_EncodePriority+0x32>
 8002768:	2300      	movs	r3, #0
 800276a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800276c:	f04f 32ff 	mov.w	r2, #4294967295
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43da      	mvns	r2, r3
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	401a      	ands	r2, r3
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002780:	f04f 31ff 	mov.w	r1, #4294967295
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	fa01 f303 	lsl.w	r3, r1, r3
 800278a:	43d9      	mvns	r1, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002790:	4313      	orrs	r3, r2
         );
}
 8002792:	4618      	mov	r0, r3
 8002794:	3724      	adds	r7, #36	; 0x24
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr

0800279c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	3b01      	subs	r3, #1
 80027a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027ac:	d301      	bcc.n	80027b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ae:	2301      	movs	r3, #1
 80027b0:	e00f      	b.n	80027d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027b2:	4a0a      	ldr	r2, [pc, #40]	; (80027dc <SysTick_Config+0x40>)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	3b01      	subs	r3, #1
 80027b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ba:	210f      	movs	r1, #15
 80027bc:	f04f 30ff 	mov.w	r0, #4294967295
 80027c0:	f7ff ff90 	bl	80026e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027c4:	4b05      	ldr	r3, [pc, #20]	; (80027dc <SysTick_Config+0x40>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ca:	4b04      	ldr	r3, [pc, #16]	; (80027dc <SysTick_Config+0x40>)
 80027cc:	2207      	movs	r2, #7
 80027ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	e000e010 	.word	0xe000e010

080027e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f7ff ff49 	bl	8002680 <__NVIC_SetPriorityGrouping>
}
 80027ee:	bf00      	nop
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b086      	sub	sp, #24
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	4603      	mov	r3, r0
 80027fe:	60b9      	str	r1, [r7, #8]
 8002800:	607a      	str	r2, [r7, #4]
 8002802:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002804:	2300      	movs	r3, #0
 8002806:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002808:	f7ff ff5e 	bl	80026c8 <__NVIC_GetPriorityGrouping>
 800280c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	68b9      	ldr	r1, [r7, #8]
 8002812:	6978      	ldr	r0, [r7, #20]
 8002814:	f7ff ff90 	bl	8002738 <NVIC_EncodePriority>
 8002818:	4602      	mov	r2, r0
 800281a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800281e:	4611      	mov	r1, r2
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff ff5f 	bl	80026e4 <__NVIC_SetPriority>
}
 8002826:	bf00      	nop
 8002828:	3718      	adds	r7, #24
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b082      	sub	sp, #8
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7ff ffb0 	bl	800279c <SysTick_Config>
 800283c:	4603      	mov	r3, r0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
	...

08002848 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002848:	b480      	push	{r7}
 800284a:	b08b      	sub	sp, #44	; 0x2c
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002852:	2300      	movs	r3, #0
 8002854:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002856:	2300      	movs	r3, #0
 8002858:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800285a:	e169      	b.n	8002b30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800285c:	2201      	movs	r2, #1
 800285e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	69fa      	ldr	r2, [r7, #28]
 800286c:	4013      	ands	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	429a      	cmp	r2, r3
 8002876:	f040 8158 	bne.w	8002b2a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	4a9a      	ldr	r2, [pc, #616]	; (8002ae8 <HAL_GPIO_Init+0x2a0>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d05e      	beq.n	8002942 <HAL_GPIO_Init+0xfa>
 8002884:	4a98      	ldr	r2, [pc, #608]	; (8002ae8 <HAL_GPIO_Init+0x2a0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d875      	bhi.n	8002976 <HAL_GPIO_Init+0x12e>
 800288a:	4a98      	ldr	r2, [pc, #608]	; (8002aec <HAL_GPIO_Init+0x2a4>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d058      	beq.n	8002942 <HAL_GPIO_Init+0xfa>
 8002890:	4a96      	ldr	r2, [pc, #600]	; (8002aec <HAL_GPIO_Init+0x2a4>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d86f      	bhi.n	8002976 <HAL_GPIO_Init+0x12e>
 8002896:	4a96      	ldr	r2, [pc, #600]	; (8002af0 <HAL_GPIO_Init+0x2a8>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d052      	beq.n	8002942 <HAL_GPIO_Init+0xfa>
 800289c:	4a94      	ldr	r2, [pc, #592]	; (8002af0 <HAL_GPIO_Init+0x2a8>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d869      	bhi.n	8002976 <HAL_GPIO_Init+0x12e>
 80028a2:	4a94      	ldr	r2, [pc, #592]	; (8002af4 <HAL_GPIO_Init+0x2ac>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d04c      	beq.n	8002942 <HAL_GPIO_Init+0xfa>
 80028a8:	4a92      	ldr	r2, [pc, #584]	; (8002af4 <HAL_GPIO_Init+0x2ac>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d863      	bhi.n	8002976 <HAL_GPIO_Init+0x12e>
 80028ae:	4a92      	ldr	r2, [pc, #584]	; (8002af8 <HAL_GPIO_Init+0x2b0>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d046      	beq.n	8002942 <HAL_GPIO_Init+0xfa>
 80028b4:	4a90      	ldr	r2, [pc, #576]	; (8002af8 <HAL_GPIO_Init+0x2b0>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d85d      	bhi.n	8002976 <HAL_GPIO_Init+0x12e>
 80028ba:	2b12      	cmp	r3, #18
 80028bc:	d82a      	bhi.n	8002914 <HAL_GPIO_Init+0xcc>
 80028be:	2b12      	cmp	r3, #18
 80028c0:	d859      	bhi.n	8002976 <HAL_GPIO_Init+0x12e>
 80028c2:	a201      	add	r2, pc, #4	; (adr r2, 80028c8 <HAL_GPIO_Init+0x80>)
 80028c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028c8:	08002943 	.word	0x08002943
 80028cc:	0800291d 	.word	0x0800291d
 80028d0:	0800292f 	.word	0x0800292f
 80028d4:	08002971 	.word	0x08002971
 80028d8:	08002977 	.word	0x08002977
 80028dc:	08002977 	.word	0x08002977
 80028e0:	08002977 	.word	0x08002977
 80028e4:	08002977 	.word	0x08002977
 80028e8:	08002977 	.word	0x08002977
 80028ec:	08002977 	.word	0x08002977
 80028f0:	08002977 	.word	0x08002977
 80028f4:	08002977 	.word	0x08002977
 80028f8:	08002977 	.word	0x08002977
 80028fc:	08002977 	.word	0x08002977
 8002900:	08002977 	.word	0x08002977
 8002904:	08002977 	.word	0x08002977
 8002908:	08002977 	.word	0x08002977
 800290c:	08002925 	.word	0x08002925
 8002910:	08002939 	.word	0x08002939
 8002914:	4a79      	ldr	r2, [pc, #484]	; (8002afc <HAL_GPIO_Init+0x2b4>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d013      	beq.n	8002942 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800291a:	e02c      	b.n	8002976 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	623b      	str	r3, [r7, #32]
          break;
 8002922:	e029      	b.n	8002978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	3304      	adds	r3, #4
 800292a:	623b      	str	r3, [r7, #32]
          break;
 800292c:	e024      	b.n	8002978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	3308      	adds	r3, #8
 8002934:	623b      	str	r3, [r7, #32]
          break;
 8002936:	e01f      	b.n	8002978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	330c      	adds	r3, #12
 800293e:	623b      	str	r3, [r7, #32]
          break;
 8002940:	e01a      	b.n	8002978 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d102      	bne.n	8002950 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800294a:	2304      	movs	r3, #4
 800294c:	623b      	str	r3, [r7, #32]
          break;
 800294e:	e013      	b.n	8002978 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	2b01      	cmp	r3, #1
 8002956:	d105      	bne.n	8002964 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002958:	2308      	movs	r3, #8
 800295a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	69fa      	ldr	r2, [r7, #28]
 8002960:	611a      	str	r2, [r3, #16]
          break;
 8002962:	e009      	b.n	8002978 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002964:	2308      	movs	r3, #8
 8002966:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	69fa      	ldr	r2, [r7, #28]
 800296c:	615a      	str	r2, [r3, #20]
          break;
 800296e:	e003      	b.n	8002978 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002970:	2300      	movs	r3, #0
 8002972:	623b      	str	r3, [r7, #32]
          break;
 8002974:	e000      	b.n	8002978 <HAL_GPIO_Init+0x130>
          break;
 8002976:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	2bff      	cmp	r3, #255	; 0xff
 800297c:	d801      	bhi.n	8002982 <HAL_GPIO_Init+0x13a>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	e001      	b.n	8002986 <HAL_GPIO_Init+0x13e>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	3304      	adds	r3, #4
 8002986:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	2bff      	cmp	r3, #255	; 0xff
 800298c:	d802      	bhi.n	8002994 <HAL_GPIO_Init+0x14c>
 800298e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	e002      	b.n	800299a <HAL_GPIO_Init+0x152>
 8002994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002996:	3b08      	subs	r3, #8
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	210f      	movs	r1, #15
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	fa01 f303 	lsl.w	r3, r1, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	401a      	ands	r2, r3
 80029ac:	6a39      	ldr	r1, [r7, #32]
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	fa01 f303 	lsl.w	r3, r1, r3
 80029b4:	431a      	orrs	r2, r3
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f000 80b1 	beq.w	8002b2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80029c8:	4b4d      	ldr	r3, [pc, #308]	; (8002b00 <HAL_GPIO_Init+0x2b8>)
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	4a4c      	ldr	r2, [pc, #304]	; (8002b00 <HAL_GPIO_Init+0x2b8>)
 80029ce:	f043 0301 	orr.w	r3, r3, #1
 80029d2:	6193      	str	r3, [r2, #24]
 80029d4:	4b4a      	ldr	r3, [pc, #296]	; (8002b00 <HAL_GPIO_Init+0x2b8>)
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	60bb      	str	r3, [r7, #8]
 80029de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80029e0:	4a48      	ldr	r2, [pc, #288]	; (8002b04 <HAL_GPIO_Init+0x2bc>)
 80029e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e4:	089b      	lsrs	r3, r3, #2
 80029e6:	3302      	adds	r3, #2
 80029e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80029ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f0:	f003 0303 	and.w	r3, r3, #3
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	220f      	movs	r2, #15
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	43db      	mvns	r3, r3
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	4013      	ands	r3, r2
 8002a02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4a40      	ldr	r2, [pc, #256]	; (8002b08 <HAL_GPIO_Init+0x2c0>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d013      	beq.n	8002a34 <HAL_GPIO_Init+0x1ec>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a3f      	ldr	r2, [pc, #252]	; (8002b0c <HAL_GPIO_Init+0x2c4>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d00d      	beq.n	8002a30 <HAL_GPIO_Init+0x1e8>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a3e      	ldr	r2, [pc, #248]	; (8002b10 <HAL_GPIO_Init+0x2c8>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d007      	beq.n	8002a2c <HAL_GPIO_Init+0x1e4>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a3d      	ldr	r2, [pc, #244]	; (8002b14 <HAL_GPIO_Init+0x2cc>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d101      	bne.n	8002a28 <HAL_GPIO_Init+0x1e0>
 8002a24:	2303      	movs	r3, #3
 8002a26:	e006      	b.n	8002a36 <HAL_GPIO_Init+0x1ee>
 8002a28:	2304      	movs	r3, #4
 8002a2a:	e004      	b.n	8002a36 <HAL_GPIO_Init+0x1ee>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	e002      	b.n	8002a36 <HAL_GPIO_Init+0x1ee>
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <HAL_GPIO_Init+0x1ee>
 8002a34:	2300      	movs	r3, #0
 8002a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a38:	f002 0203 	and.w	r2, r2, #3
 8002a3c:	0092      	lsls	r2, r2, #2
 8002a3e:	4093      	lsls	r3, r2
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a46:	492f      	ldr	r1, [pc, #188]	; (8002b04 <HAL_GPIO_Init+0x2bc>)
 8002a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4a:	089b      	lsrs	r3, r3, #2
 8002a4c:	3302      	adds	r3, #2
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d006      	beq.n	8002a6e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a60:	4b2d      	ldr	r3, [pc, #180]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	492c      	ldr	r1, [pc, #176]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	600b      	str	r3, [r1, #0]
 8002a6c:	e006      	b.n	8002a7c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a6e:	4b2a      	ldr	r3, [pc, #168]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	69bb      	ldr	r3, [r7, #24]
 8002a74:	43db      	mvns	r3, r3
 8002a76:	4928      	ldr	r1, [pc, #160]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002a78:	4013      	ands	r3, r2
 8002a7a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d006      	beq.n	8002a96 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a88:	4b23      	ldr	r3, [pc, #140]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002a8a:	685a      	ldr	r2, [r3, #4]
 8002a8c:	4922      	ldr	r1, [pc, #136]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	604b      	str	r3, [r1, #4]
 8002a94:	e006      	b.n	8002aa4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a96:	4b20      	ldr	r3, [pc, #128]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002a98:	685a      	ldr	r2, [r3, #4]
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	491e      	ldr	r1, [pc, #120]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d006      	beq.n	8002abe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ab0:	4b19      	ldr	r3, [pc, #100]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	4918      	ldr	r1, [pc, #96]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	608b      	str	r3, [r1, #8]
 8002abc:	e006      	b.n	8002acc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002abe:	4b16      	ldr	r3, [pc, #88]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	4914      	ldr	r1, [pc, #80]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002ac8:	4013      	ands	r3, r2
 8002aca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d021      	beq.n	8002b1c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ad8:	4b0f      	ldr	r3, [pc, #60]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002ada:	68da      	ldr	r2, [r3, #12]
 8002adc:	490e      	ldr	r1, [pc, #56]	; (8002b18 <HAL_GPIO_Init+0x2d0>)
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	60cb      	str	r3, [r1, #12]
 8002ae4:	e021      	b.n	8002b2a <HAL_GPIO_Init+0x2e2>
 8002ae6:	bf00      	nop
 8002ae8:	10320000 	.word	0x10320000
 8002aec:	10310000 	.word	0x10310000
 8002af0:	10220000 	.word	0x10220000
 8002af4:	10210000 	.word	0x10210000
 8002af8:	10120000 	.word	0x10120000
 8002afc:	10110000 	.word	0x10110000
 8002b00:	40021000 	.word	0x40021000
 8002b04:	40010000 	.word	0x40010000
 8002b08:	40010800 	.word	0x40010800
 8002b0c:	40010c00 	.word	0x40010c00
 8002b10:	40011000 	.word	0x40011000
 8002b14:	40011400 	.word	0x40011400
 8002b18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b1c:	4b0b      	ldr	r3, [pc, #44]	; (8002b4c <HAL_GPIO_Init+0x304>)
 8002b1e:	68da      	ldr	r2, [r3, #12]
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	43db      	mvns	r3, r3
 8002b24:	4909      	ldr	r1, [pc, #36]	; (8002b4c <HAL_GPIO_Init+0x304>)
 8002b26:	4013      	ands	r3, r2
 8002b28:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b36:	fa22 f303 	lsr.w	r3, r2, r3
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f47f ae8e 	bne.w	800285c <HAL_GPIO_Init+0x14>
  }
}
 8002b40:	bf00      	nop
 8002b42:	bf00      	nop
 8002b44:	372c      	adds	r7, #44	; 0x2c
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr
 8002b4c:	40010400 	.word	0x40010400

08002b50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d101      	bne.n	8002b62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e12b      	b.n	8002dba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d106      	bne.n	8002b7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f7fe fec2 	bl	8001900 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2224      	movs	r2, #36	; 0x24
 8002b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f022 0201 	bic.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ba2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002bb2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bb4:	f001 f918 	bl	8003de8 <HAL_RCC_GetPCLK1Freq>
 8002bb8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	4a81      	ldr	r2, [pc, #516]	; (8002dc4 <HAL_I2C_Init+0x274>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d807      	bhi.n	8002bd4 <HAL_I2C_Init+0x84>
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4a80      	ldr	r2, [pc, #512]	; (8002dc8 <HAL_I2C_Init+0x278>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	bf94      	ite	ls
 8002bcc:	2301      	movls	r3, #1
 8002bce:	2300      	movhi	r3, #0
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	e006      	b.n	8002be2 <HAL_I2C_Init+0x92>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	4a7d      	ldr	r2, [pc, #500]	; (8002dcc <HAL_I2C_Init+0x27c>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	bf94      	ite	ls
 8002bdc:	2301      	movls	r3, #1
 8002bde:	2300      	movhi	r3, #0
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e0e7      	b.n	8002dba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	4a78      	ldr	r2, [pc, #480]	; (8002dd0 <HAL_I2C_Init+0x280>)
 8002bee:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf2:	0c9b      	lsrs	r3, r3, #18
 8002bf4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68ba      	ldr	r2, [r7, #8]
 8002c06:	430a      	orrs	r2, r1
 8002c08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	4a6a      	ldr	r2, [pc, #424]	; (8002dc4 <HAL_I2C_Init+0x274>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d802      	bhi.n	8002c24 <HAL_I2C_Init+0xd4>
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	3301      	adds	r3, #1
 8002c22:	e009      	b.n	8002c38 <HAL_I2C_Init+0xe8>
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002c2a:	fb02 f303 	mul.w	r3, r2, r3
 8002c2e:	4a69      	ldr	r2, [pc, #420]	; (8002dd4 <HAL_I2C_Init+0x284>)
 8002c30:	fba2 2303 	umull	r2, r3, r2, r3
 8002c34:	099b      	lsrs	r3, r3, #6
 8002c36:	3301      	adds	r3, #1
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	69db      	ldr	r3, [r3, #28]
 8002c46:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002c4a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	495c      	ldr	r1, [pc, #368]	; (8002dc4 <HAL_I2C_Init+0x274>)
 8002c54:	428b      	cmp	r3, r1
 8002c56:	d819      	bhi.n	8002c8c <HAL_I2C_Init+0x13c>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	1e59      	subs	r1, r3, #1
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c66:	1c59      	adds	r1, r3, #1
 8002c68:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002c6c:	400b      	ands	r3, r1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00a      	beq.n	8002c88 <HAL_I2C_Init+0x138>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	1e59      	subs	r1, r3, #1
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c80:	3301      	adds	r3, #1
 8002c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c86:	e051      	b.n	8002d2c <HAL_I2C_Init+0x1dc>
 8002c88:	2304      	movs	r3, #4
 8002c8a:	e04f      	b.n	8002d2c <HAL_I2C_Init+0x1dc>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d111      	bne.n	8002cb8 <HAL_I2C_Init+0x168>
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	1e58      	subs	r0, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6859      	ldr	r1, [r3, #4]
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	440b      	add	r3, r1
 8002ca2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	bf0c      	ite	eq
 8002cb0:	2301      	moveq	r3, #1
 8002cb2:	2300      	movne	r3, #0
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	e012      	b.n	8002cde <HAL_I2C_Init+0x18e>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	1e58      	subs	r0, r3, #1
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6859      	ldr	r1, [r3, #4]
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	440b      	add	r3, r1
 8002cc6:	0099      	lsls	r1, r3, #2
 8002cc8:	440b      	add	r3, r1
 8002cca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cce:	3301      	adds	r3, #1
 8002cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	bf0c      	ite	eq
 8002cd8:	2301      	moveq	r3, #1
 8002cda:	2300      	movne	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_I2C_Init+0x196>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e022      	b.n	8002d2c <HAL_I2C_Init+0x1dc>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d10e      	bne.n	8002d0c <HAL_I2C_Init+0x1bc>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1e58      	subs	r0, r3, #1
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6859      	ldr	r1, [r3, #4]
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	440b      	add	r3, r1
 8002cfc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d00:	3301      	adds	r3, #1
 8002d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d0a:	e00f      	b.n	8002d2c <HAL_I2C_Init+0x1dc>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	1e58      	subs	r0, r3, #1
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6859      	ldr	r1, [r3, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	0099      	lsls	r1, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d22:	3301      	adds	r3, #1
 8002d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d2c:	6879      	ldr	r1, [r7, #4]
 8002d2e:	6809      	ldr	r1, [r1, #0]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69da      	ldr	r2, [r3, #28]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	431a      	orrs	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002d5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	6911      	ldr	r1, [r2, #16]
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	68d2      	ldr	r2, [r2, #12]
 8002d66:	4311      	orrs	r1, r2
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6812      	ldr	r2, [r2, #0]
 8002d6c:	430b      	orrs	r3, r1
 8002d6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0201 	orr.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2220      	movs	r2, #32
 8002da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	000186a0 	.word	0x000186a0
 8002dc8:	001e847f 	.word	0x001e847f
 8002dcc:	003d08ff 	.word	0x003d08ff
 8002dd0:	431bde83 	.word	0x431bde83
 8002dd4:	10624dd3 	.word	0x10624dd3

08002dd8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b088      	sub	sp, #32
 8002ddc:	af02      	add	r7, sp, #8
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	607a      	str	r2, [r7, #4]
 8002de2:	461a      	mov	r2, r3
 8002de4:	460b      	mov	r3, r1
 8002de6:	817b      	strh	r3, [r7, #10]
 8002de8:	4613      	mov	r3, r2
 8002dea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002dec:	f7ff fc3e 	bl	800266c <HAL_GetTick>
 8002df0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b20      	cmp	r3, #32
 8002dfc:	f040 80e0 	bne.w	8002fc0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	2319      	movs	r3, #25
 8002e06:	2201      	movs	r2, #1
 8002e08:	4970      	ldr	r1, [pc, #448]	; (8002fcc <HAL_I2C_Master_Transmit+0x1f4>)
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f000 fa92 	bl	8003334 <I2C_WaitOnFlagUntilTimeout>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002e16:	2302      	movs	r3, #2
 8002e18:	e0d3      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d101      	bne.n	8002e28 <HAL_I2C_Master_Transmit+0x50>
 8002e24:	2302      	movs	r3, #2
 8002e26:	e0cc      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d007      	beq.n	8002e4e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f042 0201 	orr.w	r2, r2, #1
 8002e4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e5c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2221      	movs	r2, #33	; 0x21
 8002e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2210      	movs	r2, #16
 8002e6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	893a      	ldrh	r2, [r7, #8]
 8002e7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	4a50      	ldr	r2, [pc, #320]	; (8002fd0 <HAL_I2C_Master_Transmit+0x1f8>)
 8002e8e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e90:	8979      	ldrh	r1, [r7, #10]
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	6a3a      	ldr	r2, [r7, #32]
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f000 f9ca 	bl	8003230 <I2C_MasterRequestWrite>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e08d      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	613b      	str	r3, [r7, #16]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	613b      	str	r3, [r7, #16]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	613b      	str	r3, [r7, #16]
 8002eba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ebc:	e066      	b.n	8002f8c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	6a39      	ldr	r1, [r7, #32]
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 fb0c 	bl	80034e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00d      	beq.n	8002eea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	d107      	bne.n	8002ee6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ee4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e06b      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eee:	781a      	ldrb	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efa:	1c5a      	adds	r2, r3, #1
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	3b01      	subs	r3, #1
 8002f08:	b29a      	uxth	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f12:	3b01      	subs	r3, #1
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b04      	cmp	r3, #4
 8002f26:	d11b      	bne.n	8002f60 <HAL_I2C_Master_Transmit+0x188>
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d017      	beq.n	8002f60 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	781a      	ldrb	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f40:	1c5a      	adds	r2, r3, #1
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	6a39      	ldr	r1, [r7, #32]
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f000 fafc 	bl	8003562 <I2C_WaitOnBTFFlagUntilTimeout>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00d      	beq.n	8002f8c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f74:	2b04      	cmp	r3, #4
 8002f76:	d107      	bne.n	8002f88 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f86:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e01a      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d194      	bne.n	8002ebe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	e000      	b.n	8002fc2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002fc0:	2302      	movs	r3, #2
  }
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	00100002 	.word	0x00100002
 8002fd0:	ffff0000 	.word	0xffff0000

08002fd4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08a      	sub	sp, #40	; 0x28
 8002fd8:	af02      	add	r7, sp, #8
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	607a      	str	r2, [r7, #4]
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002fe4:	f7ff fb42 	bl	800266c <HAL_GetTick>
 8002fe8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8002fea:	2301      	movs	r3, #1
 8002fec:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b20      	cmp	r3, #32
 8002ff8:	f040 8111 	bne.w	800321e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	2319      	movs	r3, #25
 8003002:	2201      	movs	r2, #1
 8003004:	4988      	ldr	r1, [pc, #544]	; (8003228 <HAL_I2C_IsDeviceReady+0x254>)
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 f994 	bl	8003334 <I2C_WaitOnFlagUntilTimeout>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003012:	2302      	movs	r3, #2
 8003014:	e104      	b.n	8003220 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <HAL_I2C_IsDeviceReady+0x50>
 8003020:	2302      	movs	r3, #2
 8003022:	e0fd      	b.n	8003220 <HAL_I2C_IsDeviceReady+0x24c>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b01      	cmp	r3, #1
 8003038:	d007      	beq.n	800304a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f042 0201 	orr.w	r2, r2, #1
 8003048:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003058:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2224      	movs	r2, #36	; 0x24
 800305e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2200      	movs	r2, #0
 8003066:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4a70      	ldr	r2, [pc, #448]	; (800322c <HAL_I2C_IsDeviceReady+0x258>)
 800306c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800307c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	2200      	movs	r2, #0
 8003086:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f000 f952 	bl	8003334 <I2C_WaitOnFlagUntilTimeout>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00d      	beq.n	80030b2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030a4:	d103      	bne.n	80030ae <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030ac:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e0b6      	b.n	8003220 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030b2:	897b      	ldrh	r3, [r7, #10]
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	461a      	mov	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80030c0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80030c2:	f7ff fad3 	bl	800266c <HAL_GetTick>
 80030c6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	bf0c      	ite	eq
 80030d6:	2301      	moveq	r3, #1
 80030d8:	2300      	movne	r3, #0
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	695b      	ldr	r3, [r3, #20]
 80030e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030ec:	bf0c      	ite	eq
 80030ee:	2301      	moveq	r3, #1
 80030f0:	2300      	movne	r3, #0
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80030f6:	e025      	b.n	8003144 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80030f8:	f7ff fab8 	bl	800266c <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d302      	bcc.n	800310e <HAL_I2C_IsDeviceReady+0x13a>
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d103      	bne.n	8003116 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	22a0      	movs	r2, #160	; 0xa0
 8003112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	695b      	ldr	r3, [r3, #20]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b02      	cmp	r3, #2
 8003122:	bf0c      	ite	eq
 8003124:	2301      	moveq	r3, #1
 8003126:	2300      	movne	r3, #0
 8003128:	b2db      	uxtb	r3, r3
 800312a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003136:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800313a:	bf0c      	ite	eq
 800313c:	2301      	moveq	r3, #1
 800313e:	2300      	movne	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800314a:	b2db      	uxtb	r3, r3
 800314c:	2ba0      	cmp	r3, #160	; 0xa0
 800314e:	d005      	beq.n	800315c <HAL_I2C_IsDeviceReady+0x188>
 8003150:	7dfb      	ldrb	r3, [r7, #23]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d102      	bne.n	800315c <HAL_I2C_IsDeviceReady+0x188>
 8003156:	7dbb      	ldrb	r3, [r7, #22]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0cd      	beq.n	80030f8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2220      	movs	r2, #32
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	f003 0302 	and.w	r3, r3, #2
 800316e:	2b02      	cmp	r3, #2
 8003170:	d129      	bne.n	80031c6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003180:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003182:	2300      	movs	r3, #0
 8003184:	613b      	str	r3, [r7, #16]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	613b      	str	r3, [r7, #16]
 8003196:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	2319      	movs	r3, #25
 800319e:	2201      	movs	r2, #1
 80031a0:	4921      	ldr	r1, [pc, #132]	; (8003228 <HAL_I2C_IsDeviceReady+0x254>)
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f8c6 	bl	8003334 <I2C_WaitOnFlagUntilTimeout>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e036      	b.n	8003220 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2220      	movs	r2, #32
 80031b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80031c2:	2300      	movs	r3, #0
 80031c4:	e02c      	b.n	8003220 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031d4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80031de:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	9300      	str	r3, [sp, #0]
 80031e4:	2319      	movs	r3, #25
 80031e6:	2201      	movs	r2, #1
 80031e8:	490f      	ldr	r1, [pc, #60]	; (8003228 <HAL_I2C_IsDeviceReady+0x254>)
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 f8a2 	bl	8003334 <I2C_WaitOnFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e012      	b.n	8003220 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	3301      	adds	r3, #1
 80031fe:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003200:	69ba      	ldr	r2, [r7, #24]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	429a      	cmp	r2, r3
 8003206:	f4ff af32 	bcc.w	800306e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2220      	movs	r2, #32
 800320e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e000      	b.n	8003220 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800321e:	2302      	movs	r3, #2
  }
}
 8003220:	4618      	mov	r0, r3
 8003222:	3720      	adds	r7, #32
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	00100002 	.word	0x00100002
 800322c:	ffff0000 	.word	0xffff0000

08003230 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b088      	sub	sp, #32
 8003234:	af02      	add	r7, sp, #8
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	607a      	str	r2, [r7, #4]
 800323a:	603b      	str	r3, [r7, #0]
 800323c:	460b      	mov	r3, r1
 800323e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003244:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	2b08      	cmp	r3, #8
 800324a:	d006      	beq.n	800325a <I2C_MasterRequestWrite+0x2a>
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d003      	beq.n	800325a <I2C_MasterRequestWrite+0x2a>
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003258:	d108      	bne.n	800326c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003268:	601a      	str	r2, [r3, #0]
 800326a:	e00b      	b.n	8003284 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003270:	2b12      	cmp	r3, #18
 8003272:	d107      	bne.n	8003284 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003282:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2200      	movs	r2, #0
 800328c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f000 f84f 	bl	8003334 <I2C_WaitOnFlagUntilTimeout>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00d      	beq.n	80032b8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032aa:	d103      	bne.n	80032b4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e035      	b.n	8003324 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032c0:	d108      	bne.n	80032d4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032c2:	897b      	ldrh	r3, [r7, #10]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	461a      	mov	r2, r3
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032d0:	611a      	str	r2, [r3, #16]
 80032d2:	e01b      	b.n	800330c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032d4:	897b      	ldrh	r3, [r7, #10]
 80032d6:	11db      	asrs	r3, r3, #7
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	f003 0306 	and.w	r3, r3, #6
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	f063 030f 	orn	r3, r3, #15
 80032e4:	b2da      	uxtb	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	490e      	ldr	r1, [pc, #56]	; (800332c <I2C_MasterRequestWrite+0xfc>)
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f000 f875 	bl	80033e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e010      	b.n	8003324 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003302:	897b      	ldrh	r3, [r7, #10]
 8003304:	b2da      	uxtb	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	4907      	ldr	r1, [pc, #28]	; (8003330 <I2C_MasterRequestWrite+0x100>)
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 f865 	bl	80033e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e000      	b.n	8003324 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3718      	adds	r7, #24
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	00010008 	.word	0x00010008
 8003330:	00010002 	.word	0x00010002

08003334 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	603b      	str	r3, [r7, #0]
 8003340:	4613      	mov	r3, r2
 8003342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003344:	e025      	b.n	8003392 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800334c:	d021      	beq.n	8003392 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800334e:	f7ff f98d 	bl	800266c <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	429a      	cmp	r2, r3
 800335c:	d302      	bcc.n	8003364 <I2C_WaitOnFlagUntilTimeout+0x30>
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d116      	bne.n	8003392 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2220      	movs	r2, #32
 800336e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	f043 0220 	orr.w	r2, r3, #32
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e023      	b.n	80033da <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	0c1b      	lsrs	r3, r3, #16
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b01      	cmp	r3, #1
 800339a:	d10d      	bne.n	80033b8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	43da      	mvns	r2, r3
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	4013      	ands	r3, r2
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	bf0c      	ite	eq
 80033ae:	2301      	moveq	r3, #1
 80033b0:	2300      	movne	r3, #0
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	461a      	mov	r2, r3
 80033b6:	e00c      	b.n	80033d2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	43da      	mvns	r2, r3
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	4013      	ands	r3, r2
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	bf0c      	ite	eq
 80033ca:	2301      	moveq	r3, #1
 80033cc:	2300      	movne	r3, #0
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	461a      	mov	r2, r3
 80033d2:	79fb      	ldrb	r3, [r7, #7]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d0b6      	beq.n	8003346 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b084      	sub	sp, #16
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	60f8      	str	r0, [r7, #12]
 80033ea:	60b9      	str	r1, [r7, #8]
 80033ec:	607a      	str	r2, [r7, #4]
 80033ee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033f0:	e051      	b.n	8003496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	695b      	ldr	r3, [r3, #20]
 80033f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003400:	d123      	bne.n	800344a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003410:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800341a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2220      	movs	r2, #32
 8003426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003436:	f043 0204 	orr.w	r2, r3, #4
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e046      	b.n	80034d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003450:	d021      	beq.n	8003496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003452:	f7ff f90b 	bl	800266c <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	429a      	cmp	r2, r3
 8003460:	d302      	bcc.n	8003468 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d116      	bne.n	8003496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2220      	movs	r2, #32
 8003472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	f043 0220 	orr.w	r2, r3, #32
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e020      	b.n	80034d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	0c1b      	lsrs	r3, r3, #16
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b01      	cmp	r3, #1
 800349e:	d10c      	bne.n	80034ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	43da      	mvns	r2, r3
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	4013      	ands	r3, r2
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	bf14      	ite	ne
 80034b2:	2301      	movne	r3, #1
 80034b4:	2300      	moveq	r3, #0
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	e00b      	b.n	80034d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	699b      	ldr	r3, [r3, #24]
 80034c0:	43da      	mvns	r2, r3
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	4013      	ands	r3, r2
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	bf14      	ite	ne
 80034cc:	2301      	movne	r3, #1
 80034ce:	2300      	moveq	r3, #0
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d18d      	bne.n	80033f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034ec:	e02d      	b.n	800354a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 f878 	bl	80035e4 <I2C_IsAcknowledgeFailed>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e02d      	b.n	800355a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003504:	d021      	beq.n	800354a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003506:	f7ff f8b1 	bl	800266c <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	429a      	cmp	r2, r3
 8003514:	d302      	bcc.n	800351c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d116      	bne.n	800354a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2220      	movs	r2, #32
 8003526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	f043 0220 	orr.w	r2, r3, #32
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e007      	b.n	800355a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003554:	2b80      	cmp	r3, #128	; 0x80
 8003556:	d1ca      	bne.n	80034ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b084      	sub	sp, #16
 8003566:	af00      	add	r7, sp, #0
 8003568:	60f8      	str	r0, [r7, #12]
 800356a:	60b9      	str	r1, [r7, #8]
 800356c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800356e:	e02d      	b.n	80035cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 f837 	bl	80035e4 <I2C_IsAcknowledgeFailed>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e02d      	b.n	80035dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003586:	d021      	beq.n	80035cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003588:	f7ff f870 	bl	800266c <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	68ba      	ldr	r2, [r7, #8]
 8003594:	429a      	cmp	r2, r3
 8003596:	d302      	bcc.n	800359e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d116      	bne.n	80035cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2200      	movs	r2, #0
 80035a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2220      	movs	r2, #32
 80035a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b8:	f043 0220 	orr.w	r2, r3, #32
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e007      	b.n	80035dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	f003 0304 	and.w	r3, r3, #4
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	d1ca      	bne.n	8003570 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035fa:	d11b      	bne.n	8003634 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003604:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2220      	movs	r2, #32
 8003610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003620:	f043 0204 	orr.w	r2, r3, #4
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e000      	b.n	8003636 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	bc80      	pop	{r7}
 800363e:	4770      	bx	lr

08003640 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e272      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b00      	cmp	r3, #0
 800365c:	f000 8087 	beq.w	800376e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003660:	4b92      	ldr	r3, [pc, #584]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f003 030c 	and.w	r3, r3, #12
 8003668:	2b04      	cmp	r3, #4
 800366a:	d00c      	beq.n	8003686 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800366c:	4b8f      	ldr	r3, [pc, #572]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 030c 	and.w	r3, r3, #12
 8003674:	2b08      	cmp	r3, #8
 8003676:	d112      	bne.n	800369e <HAL_RCC_OscConfig+0x5e>
 8003678:	4b8c      	ldr	r3, [pc, #560]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003684:	d10b      	bne.n	800369e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003686:	4b89      	ldr	r3, [pc, #548]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d06c      	beq.n	800376c <HAL_RCC_OscConfig+0x12c>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d168      	bne.n	800376c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e24c      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036a6:	d106      	bne.n	80036b6 <HAL_RCC_OscConfig+0x76>
 80036a8:	4b80      	ldr	r3, [pc, #512]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a7f      	ldr	r2, [pc, #508]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036b2:	6013      	str	r3, [r2, #0]
 80036b4:	e02e      	b.n	8003714 <HAL_RCC_OscConfig+0xd4>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d10c      	bne.n	80036d8 <HAL_RCC_OscConfig+0x98>
 80036be:	4b7b      	ldr	r3, [pc, #492]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a7a      	ldr	r2, [pc, #488]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036c8:	6013      	str	r3, [r2, #0]
 80036ca:	4b78      	ldr	r3, [pc, #480]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a77      	ldr	r2, [pc, #476]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036d4:	6013      	str	r3, [r2, #0]
 80036d6:	e01d      	b.n	8003714 <HAL_RCC_OscConfig+0xd4>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036e0:	d10c      	bne.n	80036fc <HAL_RCC_OscConfig+0xbc>
 80036e2:	4b72      	ldr	r3, [pc, #456]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a71      	ldr	r2, [pc, #452]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036ec:	6013      	str	r3, [r2, #0]
 80036ee:	4b6f      	ldr	r3, [pc, #444]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a6e      	ldr	r2, [pc, #440]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036f8:	6013      	str	r3, [r2, #0]
 80036fa:	e00b      	b.n	8003714 <HAL_RCC_OscConfig+0xd4>
 80036fc:	4b6b      	ldr	r3, [pc, #428]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a6a      	ldr	r2, [pc, #424]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003702:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003706:	6013      	str	r3, [r2, #0]
 8003708:	4b68      	ldr	r3, [pc, #416]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a67      	ldr	r2, [pc, #412]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 800370e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003712:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d013      	beq.n	8003744 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371c:	f7fe ffa6 	bl	800266c <HAL_GetTick>
 8003720:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003722:	e008      	b.n	8003736 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003724:	f7fe ffa2 	bl	800266c <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	2b64      	cmp	r3, #100	; 0x64
 8003730:	d901      	bls.n	8003736 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e200      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003736:	4b5d      	ldr	r3, [pc, #372]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d0f0      	beq.n	8003724 <HAL_RCC_OscConfig+0xe4>
 8003742:	e014      	b.n	800376e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003744:	f7fe ff92 	bl	800266c <HAL_GetTick>
 8003748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800374a:	e008      	b.n	800375e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800374c:	f7fe ff8e 	bl	800266c <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b64      	cmp	r3, #100	; 0x64
 8003758:	d901      	bls.n	800375e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e1ec      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800375e:	4b53      	ldr	r3, [pc, #332]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d1f0      	bne.n	800374c <HAL_RCC_OscConfig+0x10c>
 800376a:	e000      	b.n	800376e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800376c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d063      	beq.n	8003842 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800377a:	4b4c      	ldr	r3, [pc, #304]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f003 030c 	and.w	r3, r3, #12
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00b      	beq.n	800379e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003786:	4b49      	ldr	r3, [pc, #292]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f003 030c 	and.w	r3, r3, #12
 800378e:	2b08      	cmp	r3, #8
 8003790:	d11c      	bne.n	80037cc <HAL_RCC_OscConfig+0x18c>
 8003792:	4b46      	ldr	r3, [pc, #280]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d116      	bne.n	80037cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800379e:	4b43      	ldr	r3, [pc, #268]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d005      	beq.n	80037b6 <HAL_RCC_OscConfig+0x176>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d001      	beq.n	80037b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e1c0      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037b6:	4b3d      	ldr	r3, [pc, #244]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	4939      	ldr	r1, [pc, #228]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ca:	e03a      	b.n	8003842 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d020      	beq.n	8003816 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037d4:	4b36      	ldr	r3, [pc, #216]	; (80038b0 <HAL_RCC_OscConfig+0x270>)
 80037d6:	2201      	movs	r2, #1
 80037d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037da:	f7fe ff47 	bl	800266c <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037e0:	e008      	b.n	80037f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037e2:	f7fe ff43 	bl	800266c <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e1a1      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037f4:	4b2d      	ldr	r3, [pc, #180]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0302 	and.w	r3, r3, #2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d0f0      	beq.n	80037e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003800:	4b2a      	ldr	r3, [pc, #168]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	00db      	lsls	r3, r3, #3
 800380e:	4927      	ldr	r1, [pc, #156]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003810:	4313      	orrs	r3, r2
 8003812:	600b      	str	r3, [r1, #0]
 8003814:	e015      	b.n	8003842 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003816:	4b26      	ldr	r3, [pc, #152]	; (80038b0 <HAL_RCC_OscConfig+0x270>)
 8003818:	2200      	movs	r2, #0
 800381a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381c:	f7fe ff26 	bl	800266c <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003824:	f7fe ff22 	bl	800266c <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e180      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003836:	4b1d      	ldr	r3, [pc, #116]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1f0      	bne.n	8003824 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0308 	and.w	r3, r3, #8
 800384a:	2b00      	cmp	r3, #0
 800384c:	d03a      	beq.n	80038c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d019      	beq.n	800388a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003856:	4b17      	ldr	r3, [pc, #92]	; (80038b4 <HAL_RCC_OscConfig+0x274>)
 8003858:	2201      	movs	r2, #1
 800385a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800385c:	f7fe ff06 	bl	800266c <HAL_GetTick>
 8003860:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003862:	e008      	b.n	8003876 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003864:	f7fe ff02 	bl	800266c <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e160      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003876:	4b0d      	ldr	r3, [pc, #52]	; (80038ac <HAL_RCC_OscConfig+0x26c>)
 8003878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d0f0      	beq.n	8003864 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003882:	2001      	movs	r0, #1
 8003884:	f000 fac4 	bl	8003e10 <RCC_Delay>
 8003888:	e01c      	b.n	80038c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800388a:	4b0a      	ldr	r3, [pc, #40]	; (80038b4 <HAL_RCC_OscConfig+0x274>)
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003890:	f7fe feec 	bl	800266c <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003896:	e00f      	b.n	80038b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003898:	f7fe fee8 	bl	800266c <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d908      	bls.n	80038b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e146      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
 80038aa:	bf00      	nop
 80038ac:	40021000 	.word	0x40021000
 80038b0:	42420000 	.word	0x42420000
 80038b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038b8:	4b92      	ldr	r3, [pc, #584]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 80038ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038bc:	f003 0302 	and.w	r3, r3, #2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1e9      	bne.n	8003898 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0304 	and.w	r3, r3, #4
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	f000 80a6 	beq.w	8003a1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038d2:	2300      	movs	r3, #0
 80038d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038d6:	4b8b      	ldr	r3, [pc, #556]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10d      	bne.n	80038fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038e2:	4b88      	ldr	r3, [pc, #544]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	4a87      	ldr	r2, [pc, #540]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 80038e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038ec:	61d3      	str	r3, [r2, #28]
 80038ee:	4b85      	ldr	r3, [pc, #532]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 80038f0:	69db      	ldr	r3, [r3, #28]
 80038f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f6:	60bb      	str	r3, [r7, #8]
 80038f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038fa:	2301      	movs	r3, #1
 80038fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038fe:	4b82      	ldr	r3, [pc, #520]	; (8003b08 <HAL_RCC_OscConfig+0x4c8>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003906:	2b00      	cmp	r3, #0
 8003908:	d118      	bne.n	800393c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800390a:	4b7f      	ldr	r3, [pc, #508]	; (8003b08 <HAL_RCC_OscConfig+0x4c8>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a7e      	ldr	r2, [pc, #504]	; (8003b08 <HAL_RCC_OscConfig+0x4c8>)
 8003910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003914:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003916:	f7fe fea9 	bl	800266c <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800391e:	f7fe fea5 	bl	800266c <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b64      	cmp	r3, #100	; 0x64
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e103      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003930:	4b75      	ldr	r3, [pc, #468]	; (8003b08 <HAL_RCC_OscConfig+0x4c8>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003938:	2b00      	cmp	r3, #0
 800393a:	d0f0      	beq.n	800391e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d106      	bne.n	8003952 <HAL_RCC_OscConfig+0x312>
 8003944:	4b6f      	ldr	r3, [pc, #444]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	4a6e      	ldr	r2, [pc, #440]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 800394a:	f043 0301 	orr.w	r3, r3, #1
 800394e:	6213      	str	r3, [r2, #32]
 8003950:	e02d      	b.n	80039ae <HAL_RCC_OscConfig+0x36e>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d10c      	bne.n	8003974 <HAL_RCC_OscConfig+0x334>
 800395a:	4b6a      	ldr	r3, [pc, #424]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 800395c:	6a1b      	ldr	r3, [r3, #32]
 800395e:	4a69      	ldr	r2, [pc, #420]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003960:	f023 0301 	bic.w	r3, r3, #1
 8003964:	6213      	str	r3, [r2, #32]
 8003966:	4b67      	ldr	r3, [pc, #412]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003968:	6a1b      	ldr	r3, [r3, #32]
 800396a:	4a66      	ldr	r2, [pc, #408]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 800396c:	f023 0304 	bic.w	r3, r3, #4
 8003970:	6213      	str	r3, [r2, #32]
 8003972:	e01c      	b.n	80039ae <HAL_RCC_OscConfig+0x36e>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	2b05      	cmp	r3, #5
 800397a:	d10c      	bne.n	8003996 <HAL_RCC_OscConfig+0x356>
 800397c:	4b61      	ldr	r3, [pc, #388]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	4a60      	ldr	r2, [pc, #384]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003982:	f043 0304 	orr.w	r3, r3, #4
 8003986:	6213      	str	r3, [r2, #32]
 8003988:	4b5e      	ldr	r3, [pc, #376]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	4a5d      	ldr	r2, [pc, #372]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 800398e:	f043 0301 	orr.w	r3, r3, #1
 8003992:	6213      	str	r3, [r2, #32]
 8003994:	e00b      	b.n	80039ae <HAL_RCC_OscConfig+0x36e>
 8003996:	4b5b      	ldr	r3, [pc, #364]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	4a5a      	ldr	r2, [pc, #360]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 800399c:	f023 0301 	bic.w	r3, r3, #1
 80039a0:	6213      	str	r3, [r2, #32]
 80039a2:	4b58      	ldr	r3, [pc, #352]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	4a57      	ldr	r2, [pc, #348]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 80039a8:	f023 0304 	bic.w	r3, r3, #4
 80039ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d015      	beq.n	80039e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039b6:	f7fe fe59 	bl	800266c <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039bc:	e00a      	b.n	80039d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039be:	f7fe fe55 	bl	800266c <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e0b1      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039d4:	4b4b      	ldr	r3, [pc, #300]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	f003 0302 	and.w	r3, r3, #2
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0ee      	beq.n	80039be <HAL_RCC_OscConfig+0x37e>
 80039e0:	e014      	b.n	8003a0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039e2:	f7fe fe43 	bl	800266c <HAL_GetTick>
 80039e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039e8:	e00a      	b.n	8003a00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ea:	f7fe fe3f 	bl	800266c <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d901      	bls.n	8003a00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e09b      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a00:	4b40      	ldr	r3, [pc, #256]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003a02:	6a1b      	ldr	r3, [r3, #32]
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1ee      	bne.n	80039ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a0c:	7dfb      	ldrb	r3, [r7, #23]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d105      	bne.n	8003a1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a12:	4b3c      	ldr	r3, [pc, #240]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003a14:	69db      	ldr	r3, [r3, #28]
 8003a16:	4a3b      	ldr	r2, [pc, #236]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f000 8087 	beq.w	8003b36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a28:	4b36      	ldr	r3, [pc, #216]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f003 030c 	and.w	r3, r3, #12
 8003a30:	2b08      	cmp	r3, #8
 8003a32:	d061      	beq.n	8003af8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	69db      	ldr	r3, [r3, #28]
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d146      	bne.n	8003aca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a3c:	4b33      	ldr	r3, [pc, #204]	; (8003b0c <HAL_RCC_OscConfig+0x4cc>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a42:	f7fe fe13 	bl	800266c <HAL_GetTick>
 8003a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a48:	e008      	b.n	8003a5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a4a:	f7fe fe0f 	bl	800266c <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d901      	bls.n	8003a5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e06d      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a5c:	4b29      	ldr	r3, [pc, #164]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1f0      	bne.n	8003a4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a1b      	ldr	r3, [r3, #32]
 8003a6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a70:	d108      	bne.n	8003a84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a72:	4b24      	ldr	r3, [pc, #144]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	4921      	ldr	r1, [pc, #132]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003a80:	4313      	orrs	r3, r2
 8003a82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a84:	4b1f      	ldr	r3, [pc, #124]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a19      	ldr	r1, [r3, #32]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a94:	430b      	orrs	r3, r1
 8003a96:	491b      	ldr	r1, [pc, #108]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a9c:	4b1b      	ldr	r3, [pc, #108]	; (8003b0c <HAL_RCC_OscConfig+0x4cc>)
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa2:	f7fe fde3 	bl	800266c <HAL_GetTick>
 8003aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003aa8:	e008      	b.n	8003abc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aaa:	f7fe fddf 	bl	800266c <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e03d      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003abc:	4b11      	ldr	r3, [pc, #68]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d0f0      	beq.n	8003aaa <HAL_RCC_OscConfig+0x46a>
 8003ac8:	e035      	b.n	8003b36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aca:	4b10      	ldr	r3, [pc, #64]	; (8003b0c <HAL_RCC_OscConfig+0x4cc>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad0:	f7fe fdcc 	bl	800266c <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad8:	f7fe fdc8 	bl	800266c <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e026      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003aea:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <HAL_RCC_OscConfig+0x4c4>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1f0      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x498>
 8003af6:	e01e      	b.n	8003b36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	69db      	ldr	r3, [r3, #28]
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d107      	bne.n	8003b10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e019      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
 8003b04:	40021000 	.word	0x40021000
 8003b08:	40007000 	.word	0x40007000
 8003b0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b10:	4b0b      	ldr	r3, [pc, #44]	; (8003b40 <HAL_RCC_OscConfig+0x500>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d106      	bne.n	8003b32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d001      	beq.n	8003b36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e000      	b.n	8003b38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3718      	adds	r7, #24
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	40021000 	.word	0x40021000

08003b44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d101      	bne.n	8003b58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e0d0      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b58:	4b6a      	ldr	r3, [pc, #424]	; (8003d04 <HAL_RCC_ClockConfig+0x1c0>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0307 	and.w	r3, r3, #7
 8003b60:	683a      	ldr	r2, [r7, #0]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d910      	bls.n	8003b88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b66:	4b67      	ldr	r3, [pc, #412]	; (8003d04 <HAL_RCC_ClockConfig+0x1c0>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f023 0207 	bic.w	r2, r3, #7
 8003b6e:	4965      	ldr	r1, [pc, #404]	; (8003d04 <HAL_RCC_ClockConfig+0x1c0>)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b76:	4b63      	ldr	r3, [pc, #396]	; (8003d04 <HAL_RCC_ClockConfig+0x1c0>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0307 	and.w	r3, r3, #7
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d001      	beq.n	8003b88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e0b8      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d020      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d005      	beq.n	8003bac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ba0:	4b59      	ldr	r3, [pc, #356]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	4a58      	ldr	r2, [pc, #352]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003baa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0308 	and.w	r3, r3, #8
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d005      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bb8:	4b53      	ldr	r3, [pc, #332]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	4a52      	ldr	r2, [pc, #328]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003bbe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003bc2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bc4:	4b50      	ldr	r3, [pc, #320]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	494d      	ldr	r1, [pc, #308]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d040      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d107      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bea:	4b47      	ldr	r3, [pc, #284]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d115      	bne.n	8003c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e07f      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d107      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c02:	4b41      	ldr	r3, [pc, #260]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d109      	bne.n	8003c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e073      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c12:	4b3d      	ldr	r3, [pc, #244]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0302 	and.w	r3, r3, #2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e06b      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c22:	4b39      	ldr	r3, [pc, #228]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f023 0203 	bic.w	r2, r3, #3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	4936      	ldr	r1, [pc, #216]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c34:	f7fe fd1a 	bl	800266c <HAL_GetTick>
 8003c38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c3a:	e00a      	b.n	8003c52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c3c:	f7fe fd16 	bl	800266c <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e053      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c52:	4b2d      	ldr	r3, [pc, #180]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f003 020c 	and.w	r2, r3, #12
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d1eb      	bne.n	8003c3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c64:	4b27      	ldr	r3, [pc, #156]	; (8003d04 <HAL_RCC_ClockConfig+0x1c0>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0307 	and.w	r3, r3, #7
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d210      	bcs.n	8003c94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c72:	4b24      	ldr	r3, [pc, #144]	; (8003d04 <HAL_RCC_ClockConfig+0x1c0>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f023 0207 	bic.w	r2, r3, #7
 8003c7a:	4922      	ldr	r1, [pc, #136]	; (8003d04 <HAL_RCC_ClockConfig+0x1c0>)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c82:	4b20      	ldr	r3, [pc, #128]	; (8003d04 <HAL_RCC_ClockConfig+0x1c0>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d001      	beq.n	8003c94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e032      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d008      	beq.n	8003cb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ca0:	4b19      	ldr	r3, [pc, #100]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	4916      	ldr	r1, [pc, #88]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0308 	and.w	r3, r3, #8
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d009      	beq.n	8003cd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cbe:	4b12      	ldr	r3, [pc, #72]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	00db      	lsls	r3, r3, #3
 8003ccc:	490e      	ldr	r1, [pc, #56]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cd2:	f000 f821 	bl	8003d18 <HAL_RCC_GetSysClockFreq>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	4b0b      	ldr	r3, [pc, #44]	; (8003d08 <HAL_RCC_ClockConfig+0x1c4>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	091b      	lsrs	r3, r3, #4
 8003cde:	f003 030f 	and.w	r3, r3, #15
 8003ce2:	490a      	ldr	r1, [pc, #40]	; (8003d0c <HAL_RCC_ClockConfig+0x1c8>)
 8003ce4:	5ccb      	ldrb	r3, [r1, r3]
 8003ce6:	fa22 f303 	lsr.w	r3, r2, r3
 8003cea:	4a09      	ldr	r2, [pc, #36]	; (8003d10 <HAL_RCC_ClockConfig+0x1cc>)
 8003cec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003cee:	4b09      	ldr	r3, [pc, #36]	; (8003d14 <HAL_RCC_ClockConfig+0x1d0>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fe fc8a 	bl	800260c <HAL_InitTick>

  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	40022000 	.word	0x40022000
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	08004c9c 	.word	0x08004c9c
 8003d10:	20000010 	.word	0x20000010
 8003d14:	20000014 	.word	0x20000014

08003d18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d18:	b490      	push	{r4, r7}
 8003d1a:	b08a      	sub	sp, #40	; 0x28
 8003d1c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003d1e:	4b29      	ldr	r3, [pc, #164]	; (8003dc4 <HAL_RCC_GetSysClockFreq+0xac>)
 8003d20:	1d3c      	adds	r4, r7, #4
 8003d22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003d28:	f240 2301 	movw	r3, #513	; 0x201
 8003d2c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	61fb      	str	r3, [r7, #28]
 8003d32:	2300      	movs	r3, #0
 8003d34:	61bb      	str	r3, [r7, #24]
 8003d36:	2300      	movs	r3, #0
 8003d38:	627b      	str	r3, [r7, #36]	; 0x24
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d42:	4b21      	ldr	r3, [pc, #132]	; (8003dc8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	f003 030c 	and.w	r3, r3, #12
 8003d4e:	2b04      	cmp	r3, #4
 8003d50:	d002      	beq.n	8003d58 <HAL_RCC_GetSysClockFreq+0x40>
 8003d52:	2b08      	cmp	r3, #8
 8003d54:	d003      	beq.n	8003d5e <HAL_RCC_GetSysClockFreq+0x46>
 8003d56:	e02b      	b.n	8003db0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d58:	4b1c      	ldr	r3, [pc, #112]	; (8003dcc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003d5a:	623b      	str	r3, [r7, #32]
      break;
 8003d5c:	e02b      	b.n	8003db6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	0c9b      	lsrs	r3, r3, #18
 8003d62:	f003 030f 	and.w	r3, r3, #15
 8003d66:	3328      	adds	r3, #40	; 0x28
 8003d68:	443b      	add	r3, r7
 8003d6a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003d6e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d012      	beq.n	8003da0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d7a:	4b13      	ldr	r3, [pc, #76]	; (8003dc8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	0c5b      	lsrs	r3, r3, #17
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	3328      	adds	r3, #40	; 0x28
 8003d86:	443b      	add	r3, r7
 8003d88:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003d8c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	4a0e      	ldr	r2, [pc, #56]	; (8003dcc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003d92:	fb03 f202 	mul.w	r2, r3, r2
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d9e:	e004      	b.n	8003daa <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	4a0b      	ldr	r2, [pc, #44]	; (8003dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003da4:	fb02 f303 	mul.w	r3, r2, r3
 8003da8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dac:	623b      	str	r3, [r7, #32]
      break;
 8003dae:	e002      	b.n	8003db6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003db0:	4b06      	ldr	r3, [pc, #24]	; (8003dcc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003db2:	623b      	str	r3, [r7, #32]
      break;
 8003db4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003db6:	6a3b      	ldr	r3, [r7, #32]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3728      	adds	r7, #40	; 0x28
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bc90      	pop	{r4, r7}
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	08003f30 	.word	0x08003f30
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	007a1200 	.word	0x007a1200
 8003dd0:	003d0900 	.word	0x003d0900

08003dd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dd8:	4b02      	ldr	r3, [pc, #8]	; (8003de4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003dda:	681b      	ldr	r3, [r3, #0]
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bc80      	pop	{r7}
 8003de2:	4770      	bx	lr
 8003de4:	20000010 	.word	0x20000010

08003de8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003dec:	f7ff fff2 	bl	8003dd4 <HAL_RCC_GetHCLKFreq>
 8003df0:	4602      	mov	r2, r0
 8003df2:	4b05      	ldr	r3, [pc, #20]	; (8003e08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	0a1b      	lsrs	r3, r3, #8
 8003df8:	f003 0307 	and.w	r3, r3, #7
 8003dfc:	4903      	ldr	r1, [pc, #12]	; (8003e0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dfe:	5ccb      	ldrb	r3, [r1, r3]
 8003e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	08004cac 	.word	0x08004cac

08003e10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e18:	4b0a      	ldr	r3, [pc, #40]	; (8003e44 <RCC_Delay+0x34>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a0a      	ldr	r2, [pc, #40]	; (8003e48 <RCC_Delay+0x38>)
 8003e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e22:	0a5b      	lsrs	r3, r3, #9
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	fb02 f303 	mul.w	r3, r2, r3
 8003e2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e2c:	bf00      	nop
  }
  while (Delay --);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	1e5a      	subs	r2, r3, #1
 8003e32:	60fa      	str	r2, [r7, #12]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1f9      	bne.n	8003e2c <RCC_Delay+0x1c>
}
 8003e38:	bf00      	nop
 8003e3a:	bf00      	nop
 8003e3c:	3714      	adds	r7, #20
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bc80      	pop	{r7}
 8003e42:	4770      	bx	lr
 8003e44:	20000010 	.word	0x20000010
 8003e48:	10624dd3 	.word	0x10624dd3

08003e4c <memset>:
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	4402      	add	r2, r0
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d100      	bne.n	8003e56 <memset+0xa>
 8003e54:	4770      	bx	lr
 8003e56:	f803 1b01 	strb.w	r1, [r3], #1
 8003e5a:	e7f9      	b.n	8003e50 <memset+0x4>

08003e5c <__libc_init_array>:
 8003e5c:	b570      	push	{r4, r5, r6, lr}
 8003e5e:	2600      	movs	r6, #0
 8003e60:	4d0c      	ldr	r5, [pc, #48]	; (8003e94 <__libc_init_array+0x38>)
 8003e62:	4c0d      	ldr	r4, [pc, #52]	; (8003e98 <__libc_init_array+0x3c>)
 8003e64:	1b64      	subs	r4, r4, r5
 8003e66:	10a4      	asrs	r4, r4, #2
 8003e68:	42a6      	cmp	r6, r4
 8003e6a:	d109      	bne.n	8003e80 <__libc_init_array+0x24>
 8003e6c:	f000 f828 	bl	8003ec0 <_init>
 8003e70:	2600      	movs	r6, #0
 8003e72:	4d0a      	ldr	r5, [pc, #40]	; (8003e9c <__libc_init_array+0x40>)
 8003e74:	4c0a      	ldr	r4, [pc, #40]	; (8003ea0 <__libc_init_array+0x44>)
 8003e76:	1b64      	subs	r4, r4, r5
 8003e78:	10a4      	asrs	r4, r4, #2
 8003e7a:	42a6      	cmp	r6, r4
 8003e7c:	d105      	bne.n	8003e8a <__libc_init_array+0x2e>
 8003e7e:	bd70      	pop	{r4, r5, r6, pc}
 8003e80:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e84:	4798      	blx	r3
 8003e86:	3601      	adds	r6, #1
 8003e88:	e7ee      	b.n	8003e68 <__libc_init_array+0xc>
 8003e8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e8e:	4798      	blx	r3
 8003e90:	3601      	adds	r6, #1
 8003e92:	e7f2      	b.n	8003e7a <__libc_init_array+0x1e>
 8003e94:	08004cb4 	.word	0x08004cb4
 8003e98:	08004cb4 	.word	0x08004cb4
 8003e9c:	08004cb4 	.word	0x08004cb4
 8003ea0:	08004cb8 	.word	0x08004cb8

08003ea4 <memcpy>:
 8003ea4:	440a      	add	r2, r1
 8003ea6:	4291      	cmp	r1, r2
 8003ea8:	f100 33ff 	add.w	r3, r0, #4294967295
 8003eac:	d100      	bne.n	8003eb0 <memcpy+0xc>
 8003eae:	4770      	bx	lr
 8003eb0:	b510      	push	{r4, lr}
 8003eb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003eb6:	4291      	cmp	r1, r2
 8003eb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ebc:	d1f9      	bne.n	8003eb2 <memcpy+0xe>
 8003ebe:	bd10      	pop	{r4, pc}

08003ec0 <_init>:
 8003ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ec2:	bf00      	nop
 8003ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ec6:	bc08      	pop	{r3}
 8003ec8:	469e      	mov	lr, r3
 8003eca:	4770      	bx	lr

08003ecc <_fini>:
 8003ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ece:	bf00      	nop
 8003ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ed2:	bc08      	pop	{r3}
 8003ed4:	469e      	mov	lr, r3
 8003ed6:	4770      	bx	lr
