{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.2034",
   "Default View_TopLeft":"1419,834",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port ram -pg 1 -lvl 5 -x 2230 -y -510 -defaultsOSRD
preplace port temp_sensor -pg 1 -lvl 5 -x 2230 -y 1040 -defaultsOSRD
preplace port port-id_dmi_hard_reset_0 -pg 1 -lvl 0 -x -820 -y -100 -defaultsOSRD
preplace port port-id_dmi_reg_en_0 -pg 1 -lvl 0 -x -820 -y -220 -defaultsOSRD
preplace port port-id_dmi_reg_wr_en_0 -pg 1 -lvl 0 -x -820 -y -260 -defaultsOSRD
preplace port port-id_rst_0 -pg 1 -lvl 0 -x -820 -y -320 -defaultsOSRD
preplace port port-id_clk_0 -pg 1 -lvl 0 -x -820 -y -360 -defaultsOSRD
preplace port port-id_i_ram_init_done_0 -pg 1 -lvl 0 -x -820 -y -170 -defaultsOSRD
preplace port port-id_i_ram_init_error_0 -pg 1 -lvl 0 -x -820 -y -150 -defaultsOSRD
preplace port port-id_i_uart_rx -pg 1 -lvl 0 -x -820 -y 790 -defaultsOSRD
preplace port port-id_o_uart_tx -pg 1 -lvl 5 -x 2230 -y 420 -defaultsOSRD
preplace port port-id_o_accel_sclk -pg 1 -lvl 5 -x 2230 -y 770 -defaultsOSRD
preplace port port-id_o_accel_cs_n -pg 1 -lvl 5 -x 2230 -y 810 -defaultsOSRD
preplace port port-id_o_accel_mosi -pg 1 -lvl 5 -x 2230 -y 830 -defaultsOSRD
preplace port port-id_i_accel_miso -pg 1 -lvl 0 -x -820 -y 970 -defaultsOSRD
preplace port port-id_v_sync -pg 1 -lvl 5 -x 2230 -y 980 -defaultsOSRD
preplace port port-id_h_sync -pg 1 -lvl 5 -x 2230 -y 1020 -defaultsOSRD
preplace portBus dmi_reg_addr_0 -pg 1 -lvl 0 -x -820 -y -200 -defaultsOSRD
preplace portBus dmi_reg_rdata_0 -pg 1 -lvl 5 -x 2230 -y -210 -defaultsOSRD
preplace portBus dmi_reg_wdata_0 -pg 1 -lvl 0 -x -820 -y -120 -defaultsOSRD
preplace portBus bidir -pg 1 -lvl 5 -x 2230 -y 70 -defaultsOSRD
preplace portBus o_led -pg 1 -lvl 5 -x 2230 -y 280 -defaultsOSRD
preplace portBus i_sw -pg 1 -lvl 0 -x -820 -y 320 -defaultsOSRD
preplace portBus PWMs -pg 1 -lvl 5 -x 2230 -y 790 -defaultsOSRD
preplace portBus AN -pg 1 -lvl 5 -x 2230 -y 200 -defaultsOSRD
preplace portBus Digits_Bits -pg 1 -lvl 5 -x 2230 -y 220 -defaultsOSRD
preplace portBus vga -pg 1 -lvl 5 -x 2230 -y 1000 -defaultsOSRD
preplace inst swerv_wrapper_verilog_0 -pg 1 -lvl 2 -x 390 -y -410 -defaultsOSRD
preplace inst axi2wb_intcon_wrapper_0 -pg 1 -lvl 3 -x 1250 -y 210 -defaultsOSRD
preplace inst wb_gpio_wrapper_0 -pg 1 -lvl 4 -x 1900 -y -80 -defaultsOSRD
preplace inst bootrom_wrapper_0 -pg 1 -lvl 4 -x 1900 -y -420 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 390 -y 450 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 2 -x 390 -y -150 -defaultsOSRD
preplace inst wb_uart_wrapper_0 -pg 1 -lvl 4 -x 1900 -y 200 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x -130 -y 70 -defaultsOSRD
preplace inst syscon_wrapper_0 -pg 1 -lvl 2 -x 390 -y 100 -defaultsOSRD
preplace inst PWM_w_Int_v1_0_0 -pg 1 -lvl 2 -x 390 -y 1000 -defaultsOSRD
preplace inst Display_0 -pg 1 -lvl 2 -x 390 -y 850 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 2 -x 390 -y 1150 -defaultsOSRD
preplace inst wb_spi_wrapper_0 -pg 1 -lvl 4 -x 1900 -y 800 -defaultsOSRD
preplace inst ptc_wrapper_0 -pg 1 -lvl 4 -x 1900 -y 500 -defaultsOSRD
preplace inst VGA_v1_0_0 -pg 1 -lvl 2 -x 390 -y 710 -defaultsOSRD
preplace netloc Display_0_AN 1 2 3 940J -570 NJ -570 2170
preplace netloc Display_0_Digits_Bits 1 2 3 680 -610 NJ -610 2180J
preplace netloc PWM_w_Int_v1_0_0_Interrupt_out 1 0 3 -270 -780 NJ -780 580
preplace netloc PWM_w_Int_v1_0_0_LEDs 1 2 3 NJ 990 NJ 990 2210J
preplace netloc VGA_v1_0_0_h_sync 1 2 3 670J 800 1480J 1020 NJ
preplace netloc VGA_v1_0_0_v_sync 1 2 3 660J 810 1460J 980 NJ
preplace netloc VGA_v1_0_0_vga 1 2 3 650J 1000 NJ 1000 NJ
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_adr_o 1 3 1 1620 -90n
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_cyc_o 1 3 1 1690 -110n
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_dat_o 1 3 1 1670 -70n
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_sel_o 1 3 1 1710 -50n
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_stb_o 1 3 1 1750 -10n
preplace netloc axi2wb_intcon_wrapper_0_wb_gpio_we_o 1 3 1 1730 -30n
preplace netloc axi2wb_intcon_wrapper_0_wb_ptc_adr_o 1 3 1 1600 440n
preplace netloc axi2wb_intcon_wrapper_0_wb_ptc_cyc_o 1 3 1 1750 470n
preplace netloc axi2wb_intcon_wrapper_0_wb_ptc_dat_o 1 3 1 1560 460n
preplace netloc axi2wb_intcon_wrapper_0_wb_ptc_sel_o 1 3 1 1520 480n
preplace netloc axi2wb_intcon_wrapper_0_wb_ptc_stb_o 1 3 1 1460 540n
preplace netloc axi2wb_intcon_wrapper_0_wb_ptc_we_o 1 3 1 1480 500n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_adr_o 1 3 1 1590 -450n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_cyc_o 1 3 1 1630 -370n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_dat_o 1 3 1 1600 -430n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_sel_o 1 3 1 1610 -410n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_stb_o 1 3 1 1640 -350n
preplace netloc axi2wb_intcon_wrapper_0_wb_rom_we_o 1 3 1 1620 -390n
preplace netloc axi2wb_intcon_wrapper_0_wb_spi_accel_adr_o 1 3 1 1630 600n
preplace netloc axi2wb_intcon_wrapper_0_wb_spi_accel_cyc_o 1 3 1 1540 680n
preplace netloc axi2wb_intcon_wrapper_0_wb_spi_accel_dat_o 1 3 1 1610 620n
preplace netloc axi2wb_intcon_wrapper_0_wb_spi_accel_sel_o 1 3 1 1570 640n
preplace netloc axi2wb_intcon_wrapper_0_wb_spi_accel_stb_o 1 3 1 1510 700n
preplace netloc axi2wb_intcon_wrapper_0_wb_spi_accel_we_o 1 3 1 1600 660n
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_adr_o 1 1 3 170 -650 1000 -640 1440
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_cyc_o 1 1 3 160 -680 N -680 1510
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_dat_o 1 1 3 180 -640 980 -540 1480
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_sel_o 1 1 3 110 -760 N -760 1470
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_stb_o 1 1 3 210 -600 970 -530 1450
preplace netloc axi2wb_intcon_wrapper_0_wb_sys_we_o 1 1 3 220 -590 N -590 1490
preplace netloc axi2wb_intcon_wrapper_0_wb_uart_adr_o 1 3 1 N 160
preplace netloc axi2wb_intcon_wrapper_0_wb_uart_cyc_o 1 3 1 N 240
preplace netloc axi2wb_intcon_wrapper_0_wb_uart_dat_o 1 3 1 N 180
preplace netloc axi2wb_intcon_wrapper_0_wb_uart_sel_o 1 3 1 1660 200n
preplace netloc axi2wb_intcon_wrapper_0_wb_uart_stb_o 1 3 1 1720 220n
preplace netloc axi2wb_intcon_wrapper_0_wb_uart_we_o 1 3 1 1700 200n
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 2 200 -610 550
preplace netloc axi_iic_0_iic2intc_irpt 1 0 3 -260 -770 NJ -770 640
preplace netloc bootrom_wrapper_0_o_wb_ack 1 2 3 1050 -600 1550 -630 2110
preplace netloc bootrom_wrapper_0_o_wb_rdt 1 2 3 1060 -550 1570 -590 2090
preplace netloc clk_0_1 1 0 4 -750J -270 80 -570 930 -490 1680
preplace netloc dmi_hard_reset_0_1 1 0 2 -740J -170 100
preplace netloc dmi_reg_addr_0_1 1 0 2 -790J -280 40
preplace netloc dmi_reg_en_0_1 1 0 2 -800J -290 30
preplace netloc dmi_reg_wdata_0_1 1 0 2 -750J -190 90
preplace netloc dmi_reg_wr_en_0_1 1 0 2 NJ -260 70
preplace netloc i_accel_miso_0_1 1 0 4 NJ 970 -40J 1270 760J 880 NJ
preplace netloc i_ram_init_done_0_1 1 0 2 -800J -160 -20
preplace netloc i_ram_init_error_0_1 1 0 2 NJ -150 -30
preplace netloc i_sw 1 0 3 -760J -330 -10 -690 570
preplace netloc i_uart_rx_0_1 1 0 4 -770J -350 -30 -710 NJ -710 1740
preplace netloc o_led 1 2 3 650 -670 1520 -660 2190
preplace netloc ptc_wrapper_0_wb_ack_o 1 2 3 1050 950 NJ 950 2090
preplace netloc ptc_wrapper_0_wb_dat_o 1 2 3 1060 940 NJ 940 2100
preplace netloc ptc_wrapper_0_wb_err_o 1 2 3 1040 960 NJ 960 2080
preplace netloc ptc_wrapper_0_wb_inta_o 1 1 4 190 -630 NJ -630 1540J -690 2150
preplace netloc rst_0_1 1 0 4 -780 -180 60 -580 960J -470 1650
preplace netloc swerv_wrapper_verilog_0_dmi_reg_rdata 1 2 3 NJ -380 1560 -600 2210
preplace netloc syscon_wrapper_0_o_nmi_int 1 1 2 120 -750 630J
preplace netloc syscon_wrapper_0_o_nmi_vec 1 1 2 140 -730 610J
preplace netloc syscon_wrapper_0_o_sw_irq3 1 0 3 -220 -300 20 -620 590
preplace netloc syscon_wrapper_0_o_sw_irq4 1 0 3 -250 -320 0 -670 600
preplace netloc syscon_wrapper_0_o_timer_irq 1 1 2 130 -740 620J
preplace netloc syscon_wrapper_0_o_wb_ack 1 2 1 650 140n
preplace netloc syscon_wrapper_0_o_wb_rdt 1 2 1 660 120n
preplace netloc wb_gpio_wrapper_0_bidir 1 4 1 2160 -40n
preplace netloc wb_gpio_wrapper_0_wb_ack_o 1 2 3 1000 -580 N -580 2080
preplace netloc wb_gpio_wrapper_0_wb_dat_o 1 2 3 1020 -560 N -560 2060
preplace netloc wb_gpio_wrapper_0_wb_err_o 1 2 3 990 -620 N -620 2100
preplace netloc wb_spi_wrapper_0_o_accel_cs_n 1 4 1 N 810
preplace netloc wb_spi_wrapper_0_o_accel_mosi 1 4 1 N 830
preplace netloc wb_spi_wrapper_0_o_accel_sclk 1 4 1 2150 770n
preplace netloc wb_spi_wrapper_0_spi_irq 1 0 5 -230 -310 10J -660 1020J -650 1490J -640 2070
preplace netloc wb_spi_wrapper_0_wb_ack_o 1 2 3 1010 1010 NJ 1010 2050
preplace netloc wb_spi_wrapper_0_wb_dat_o 1 2 3 1030 970 NJ 970 2060
preplace netloc wb_uart_wrapper_0_o_uart_tx 1 4 1 2170 210n
preplace netloc wb_uart_wrapper_0_uart_irq 1 0 5 -240 -340 -20 -700 NJ -700 1750 -680 2140
preplace netloc wb_uart_wrapper_0_wb_ack_o 1 2 3 1030 -690 1530 -670 2130
preplace netloc wb_uart_wrapper_0_wb_dat_o 1 2 3 1040 -660 1500 -650 2120
preplace netloc xlconcat_0_dout 1 1 1 -40 -410n
preplace netloc S00_AXI_1 1 1 3 150 -720 NJ -720 1460
preplace netloc axi2wb_intcon_wrapper_0_o_ram_axi4 1 3 2 1580 -550 2200
preplace netloc axi_iic_0_IIC 1 2 3 770J 1040 NJ 1040 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 1 2 230 -250 560
preplace netloc axi_interconnect_0_M01_AXI 1 1 2 230 1230 610
preplace netloc axi_interconnect_0_M02_AXI 1 1 2 220 1240 600
preplace netloc axi_interconnect_0_M03_AXI 1 1 2 210 1250 590
preplace netloc axi_interconnect_0_M04_AXI 1 1 2 200 1260 570
preplace netloc swerv_wrapper_verilog_0_ifu_axi 1 2 1 980 -440n
preplace netloc swerv_wrapper_verilog_0_lsu_axi 1 2 1 950 -420n
preplace netloc swerv_wrapper_verilog_0_sb_axi 1 2 1 660 -400n
levelinfo -pg 1 -820 -130 390 1250 1900 2230
pagesize -pg 1 -db -bbox -sgen -1020 -1060 2740 1740
"
}
{
   "da_axi4_cnt":"2"
}
