# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
SCAN_CLK(R)->ALU_CLK(R)	19.560   */3.121         */0.440         U0_ALU/ALU_OUT_reg[0]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.560   */6.133         */0.440         U0_ALU/ALU_OUT_reg[1]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.561   */8.733         */0.439         U0_ALU/ALU_OUT_reg[2]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.560   */10.993        */0.440         U0_ALU/ALU_OUT_reg[3]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.593   */12.184        */0.407         U0_ALU/ALU_OUT_reg[15]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.592   */12.414        */0.408         U0_ALU/ALU_OUT_reg[14]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.591   */12.862        */0.409         U0_ALU/ALU_OUT_reg[13]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.558   */13.052        */0.442         U0_ALU/ALU_OUT_reg[4]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.588   */13.203        */0.412         U0_ALU/ALU_OUT_reg[12]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.588   */13.500        */0.412         U0_ALU/ALU_OUT_reg[11]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.588   */13.803        */0.412         U0_ALU/ALU_OUT_reg[10]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.588   */13.831        */0.412         U0_ALU/ALU_OUT_reg[9]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.578   */13.905        */0.422         U0_ALU/ALU_OUT_reg[8]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.571   */14.108        */0.429         U0_ALU/ALU_OUT_reg[7]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.569   */14.551        */0.431         U0_ALU/ALU_OUT_reg[6]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.568   */14.693        */0.432         U0_ALU/ALU_OUT_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */15.540        */0.416         U0_RegFile/RdData_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.383   */15.572        */0.417         U0_RegFile/RdData_reg[3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */15.573        */0.416         U0_RegFile/RdData_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.383   */15.575        */0.417         U0_RegFile/RdData_reg[6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */15.590        */0.416         U0_RegFile/RdData_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.383   */15.610        */0.417         U0_RegFile/RdData_reg[4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */15.612        */0.416         U0_RegFile/RdData_reg[7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */15.642        */0.416         U0_RegFile/RdData_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.368   */15.896        */0.432         U0_RegFile/regArr_reg[7][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.369   */15.899        */0.431         U0_RegFile/regArr_reg[13][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.370   */15.904        */0.430         U0_RegFile/regArr_reg[7][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.369   */15.905        */0.431         U0_RegFile/regArr_reg[13][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */15.909        */0.426         U0_RegFile/regArr_reg[13][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */15.909        */0.427         U0_RegFile/regArr_reg[13][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */15.911        */0.428         U0_RegFile/regArr_reg[9][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.369   */15.911        */0.431         U0_RegFile/regArr_reg[15][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */15.913        */0.429         U0_RegFile/regArr_reg[7][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */15.914        */0.429         U0_RegFile/regArr_reg[13][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */15.915        */0.429         U0_RegFile/regArr_reg[7][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.344   */15.916        */0.456         U0_RegFile/regArr_reg[3][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */15.917        */0.428         U0_RegFile/regArr_reg[9][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.376   */15.917        */0.424         U0_RegFile/regArr_reg[9][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */15.919        */0.428         U0_RegFile/regArr_reg[7][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */15.919        */0.427         U0_RegFile/regArr_reg[5][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */15.920        */0.426         U0_RegFile/regArr_reg[9][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.370   */15.920        */0.430         U0_RegFile/regArr_reg[15][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */15.921        */0.425         U0_RegFile/regArr_reg[9][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.376   */15.923        */0.424         U0_RegFile/regArr_reg[7][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */15.923        */0.426         U0_RegFile/regArr_reg[13][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */15.924        */0.425         U0_RegFile/regArr_reg[13][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */15.926        */0.425         U0_RegFile/regArr_reg[9][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */15.928        */0.426         U0_RegFile/regArr_reg[9][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */15.929        */0.429         U0_RegFile/regArr_reg[15][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.376   */15.929        */0.424         U0_RegFile/regArr_reg[7][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.377   */15.930        */0.423         U0_RegFile/regArr_reg[7][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */15.930        */0.425         U0_RegFile/regArr_reg[9][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */15.930        */0.427         U0_RegFile/regArr_reg[15][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */15.930        */0.427         U0_RegFile/regArr_reg[5][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.376   */15.930        */0.424         U0_RegFile/regArr_reg[15][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */15.930        */0.429         U0_RegFile/regArr_reg[5][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */15.931        */0.427         U0_RegFile/regArr_reg[5][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.370   */15.932        */0.430         U0_RegFile/regArr_reg[11][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */15.932        */0.428         U0_RegFile/regArr_reg[5][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.377   */15.933        */0.423         U0_RegFile/regArr_reg[13][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */15.933        */0.429         U0_RegFile/regArr_reg[3][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */15.934        */0.427         U0_RegFile/regArr_reg[15][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */15.935        */0.425         U0_RegFile/regArr_reg[15][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */15.936        */0.429         U0_RegFile/regArr_reg[11][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */15.937        */0.426         U0_RegFile/regArr_reg[5][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */15.937        */0.428         U0_RegFile/regArr_reg[1][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */15.939        */0.429         U0_RegFile/regArr_reg[1][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */15.940        */0.428         U0_RegFile/regArr_reg[11][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */15.940        */0.426         U0_RegFile/regArr_reg[5][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */15.941        */0.427         U0_RegFile/regArr_reg[3][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */15.943        */0.427         U0_RegFile/regArr_reg[3][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.376   */15.943        */0.424         U0_RegFile/regArr_reg[5][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */15.945        */0.425         U0_RegFile/regArr_reg[1][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */15.945        */0.426         U0_RegFile/regArr_reg[11][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */15.946        */0.427         U0_RegFile/regArr_reg[1][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */15.946        */0.426         U0_RegFile/regArr_reg[1][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.377   */15.947        */0.423         U0_RegFile/regArr_reg[15][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */15.947        */0.425         U0_RegFile/regArr_reg[1][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */15.947        */0.428         U0_RegFile/regArr_reg[3][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */15.948        */0.425         U0_RegFile/regArr_reg[1][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */15.950        */0.425         U0_RegFile/regArr_reg[11][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */15.951        */0.426         U0_RegFile/regArr_reg[3][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.378   */15.952        */0.422         U0_RegFile/regArr_reg[11][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */15.953        */0.427         U0_RegFile/regArr_reg[3][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.379   */15.955        */0.421         U0_RegFile/regArr_reg[1][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.377   */15.956        */0.423         U0_RegFile/regArr_reg[11][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.378   */15.958        */0.422         U0_RegFile/regArr_reg[11][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.379   */15.959        */0.421         U0_RegFile/regArr_reg[3][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.368   */16.154        */0.432         U0_RegFile/regArr_reg[4][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.369   */16.175        */0.431         U0_RegFile/regArr_reg[4][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.369   */16.182        */0.431         U0_RegFile/regArr_reg[0][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */16.183        */0.428         U0_RegFile/regArr_reg[10][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.345   */16.183        */0.455         U0_RegFile/regArr_reg[2][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.369   */16.185        */0.431         U0_RegFile/regArr_reg[10][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.369   */16.187        */0.431         U0_RegFile/regArr_reg[0][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */16.188        */0.429         U0_RegFile/regArr_reg[6][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.188        */0.427         U0_RegFile/regArr_reg[6][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */16.188        */0.426         U0_RegFile/regArr_reg[4][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */16.188        */0.428         U0_RegFile/regArr_reg[0][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.370   */16.190        */0.430         U0_RegFile/regArr_reg[6][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.370   */16.190        */0.430         U0_RegFile/regArr_reg[0][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.190        */0.427         U0_RegFile/regArr_reg[4][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */16.191        */0.426         U0_RegFile/regArr_reg[4][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.345   */16.191        */0.455         U0_RegFile/regArr_reg[2][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.370   */16.192        */0.430         U0_RegFile/regArr_reg[10][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */16.192        */0.426         U0_RegFile/regArr_reg[4][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */16.194        */0.428         U0_RegFile/regArr_reg[0][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */16.194        */0.429         U0_RegFile/regArr_reg[6][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */16.195        */0.428         U0_RegFile/regArr_reg[6][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.368   */16.195        */0.432         U0_RegFile/regArr_reg[14][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */16.195        */0.425         U0_RegFile/regArr_reg[4][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.196        */0.427         U0_RegFile/regArr_reg[6][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */16.197        */0.428         U0_RegFile/regArr_reg[10][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */16.197        */0.426         U0_RegFile/regArr_reg[4][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */16.198        */0.429         U0_RegFile/regArr_reg[2][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.198        */0.427         U0_RegFile/regArr_reg[0][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.200        */0.427         U0_RegFile/regArr_reg[10][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.200        */0.427         U0_RegFile/regArr_reg[0][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */16.202        */0.425         U0_RegFile/regArr_reg[6][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.376   */16.203        */0.424         U0_RegFile/regArr_reg[0][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.203        */0.427         U0_RegFile/regArr_reg[6][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.370   */16.206        */0.430         U0_RegFile/regArr_reg[2][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */16.206        */0.425         U0_RegFile/regArr_reg[10][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.370   */16.207        */0.430         U0_RegFile/regArr_reg[12][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.376   */16.207        */0.424         U0_RegFile/regArr_reg[10][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */16.208        */0.425         U0_RegFile/regArr_reg[10][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */16.210        */0.429         U0_RegFile/regArr_reg[14][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.367   */16.213        */0.433         U0_RegFile/regArr_reg[8][6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.215        */0.427         U0_RegFile/regArr_reg[2][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */16.217        */0.425         U0_RegFile/regArr_reg[14][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */16.217        */0.426         U0_RegFile/regArr_reg[14][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */16.218        */0.428         U0_RegFile/regArr_reg[14][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */16.218        */0.429         U0_RegFile/regArr_reg[12][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.219        */0.427         U0_RegFile/regArr_reg[12][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.219        */0.427         U0_RegFile/regArr_reg[12][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */16.220        */0.426         U0_RegFile/regArr_reg[14][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */16.220        */0.426         U0_RegFile/regArr_reg[2][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.222        */0.427         U0_RegFile/regArr_reg[14][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */16.222        */0.426         U0_RegFile/regArr_reg[14][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.224        */0.427         U0_RegFile/regArr_reg[12][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.376   */16.224        */0.424         U0_RegFile/regArr_reg[12][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.374   */16.224        */0.426         U0_RegFile/regArr_reg[2][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */16.225        */0.429         U0_RegFile/regArr_reg[8][0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.227        */0.427         U0_RegFile/regArr_reg[12][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.230/*        0.400/*         U0_RegFile/regArr_reg[11][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.230/*        0.400/*         U0_RegFile/regArr_reg[8][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.230/*        0.400/*         U0_RegFile/regArr_reg[8][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.230/*        0.400/*         U0_RegFile/regArr_reg[11][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.230/*        0.400/*         U0_RegFile/regArr_reg[11][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.230/*        0.400/*         U0_RegFile/regArr_reg[10][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.230/*        0.400/*         U0_RegFile/regArr_reg[9][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.230/*        0.400/*         U0_RegFile/regArr_reg[10][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[9][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[10][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[10][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[10][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[9][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[11][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[8][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[11][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[11][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[8][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[10][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[11][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[11][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[8][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[8][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.231/*        0.400/*         U0_RegFile/regArr_reg[9][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.232/*        0.400/*         U0_RegFile/regArr_reg[8][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.233/*        0.400/*         U0_RegFile/regArr_reg[10][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.233/*        0.400/*         U0_RegFile/regArr_reg[9][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.375   */16.233        */0.425         U0_RegFile/regArr_reg[2][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.233/*        0.400/*         U0_RegFile/regArr_reg[10][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.233/*        0.400/*         U0_RegFile/regArr_reg[9][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.371   */16.234        */0.429         U0_RegFile/regArr_reg[8][4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.235/*        0.400/*         U0_RegFile/regArr_reg[9][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.235/*        0.400/*         U0_RegFile/regArr_reg[9][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */16.235        */0.428         U0_RegFile/regArr_reg[8][2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.376   */16.239        */0.424         U0_RegFile/regArr_reg[8][7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.372   */16.239        */0.428         U0_RegFile/regArr_reg[8][5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.377   */16.240        */0.423         U0_RegFile/regArr_reg[12][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.241/*        0.400/*         U0_RegFile/RdData_reg[7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.242/*        0.392/*         U0_RegFile/regArr_reg[0][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.242/*        0.400/*         U0_RegFile/RdData_reg[6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.242/*        0.392/*         U0_RegFile/regArr_reg[0][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.242/*        0.400/*         U0_RegFile/RdData_reg[5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.373   */16.243        */0.427         U0_RegFile/regArr_reg[8][3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.243/*        0.392/*         U0_RegFile/regArr_reg[0][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.243/*        0.392/*         U0_RegFile/regArr_reg[0][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.243/*        0.392/*         U0_RegFile/regArr_reg[0][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.243/*        0.392/*         U0_RegFile/regArr_reg[0][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.244/*        0.392/*         U0_RegFile/regArr_reg[1][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.244/*        0.392/*         U0_RegFile/regArr_reg[0][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.244/*        0.400/*         U0_RegFile/RdData_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.244/*        0.392/*         U0_RegFile/regArr_reg[1][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.244/*        0.400/*         U0_RegFile/RdData_reg[4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.244/*        0.392/*         U0_RegFile/regArr_reg[1][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.244/*        0.392/*         U0_RegFile/regArr_reg[1][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.244/*        0.392/*         U0_RegFile/regArr_reg[1][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.245/*        0.392/*         U0_RegFile/regArr_reg[1][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.245/*        0.400/*         U0_RegFile/RdData_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.246/*        0.400/*         U0_RegFile/RdData_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.398   16.246/*        0.402/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.246/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.247/*        0.392/*         U0_RegFile/regArr_reg[1][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.398   16.247/*        0.402/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.248/*        0.392/*         U0_RegFile/regArr_reg[0][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.248/*        0.392/*         U0_RegFile/regArr_reg[1][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.249/*        0.400/*         U0_RegFile/RdData_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.376   */16.249        */0.424         U0_RegFile/regArr_reg[8][1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.398   16.250/*        0.402/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.398   16.251/*        0.402/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.260/*        0.400/*         U0_RegFile/regArr_reg[2][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.261/*        0.400/*         U0_RegFile/regArr_reg[3][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.261/*        0.400/*         U0_RegFile/regArr_reg[3][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.263/*        0.400/*         U0_RegFile/regArr_reg[3][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   16.263/*        0.400/*         U0_RegFile/regArr_reg[3][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.264/*        0.392/*         U0_RegFile/RdData_VLD_reg/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.264/*        0.392/*         U0_RegFile/regArr_reg[2][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.264/*        0.392/*         U0_RegFile/regArr_reg[2][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.264/*        0.392/*         U0_RegFile/regArr_reg[2][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.266/*        0.392/*         U0_RegFile/regArr_reg[2][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.408   16.268/*        0.392/*         U0_RegFile/regArr_reg[3][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.719   16.575/*        0.081/*         U0_RegFile/regArr_reg[2][5]/SN    1
SCAN_CLK(R)->REF_CLK(R)	19.719   16.576/*        0.081/*         U0_RegFile/regArr_reg[2][0]/SN    1
REF_CLK(R)->UART_RX_CLK(R)	19.260   */16.982        */0.540         U0_ClkDiv/count_reg[2]/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.236   17.106/*        0.564/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.381   */17.120        */0.419         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.380   */17.122        */0.420         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.380   */17.123        */0.420         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	19.381   */17.124        */0.419         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/D    1
@(R)->REF_CLK(R)	19.200   17.125/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/SE    1
@(R)->REF_CLK(R)	19.200   17.125/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/SE    1
@(R)->REF_CLK(R)	19.200   17.125/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/SE    1
@(R)->REF_CLK(R)	19.200   17.125/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/SE    1
@(R)->REF_CLK(R)	19.200   17.125/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/SE    1
@(R)->REF_CLK(R)	19.200   17.125/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/SE    1
@(R)->REF_CLK(R)	19.200   17.125/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/SE    1
@(R)->REF_CLK(R)	19.200   17.125/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/SE    1
@(R)->REF_CLK(R)	19.200   17.125/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.381   */17.126        */0.419         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/D    1
@(R)->REF_CLK(R)	19.200   17.126/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/SE    1
@(R)->REF_CLK(R)	19.200   17.126/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/SE    1
@(R)->REF_CLK(R)	19.200   17.126/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/SE    1
@(R)->REF_CLK(R)	19.200   17.126/*        0.600/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.382   */17.127        */0.418         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.382   */17.129        */0.418         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.382   */17.131        */0.418         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.383   */17.133        */0.417         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.383   */17.135        */0.417         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.383   */17.136        */0.417         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */17.139        */0.416         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */17.139        */0.416         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */17.139        */0.416         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */17.141        */0.416         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */17.142        */0.416         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */17.142        */0.416         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.385   */17.147        */0.415         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.255   17.153/*        0.545/*         U0_ClkDiv/count_reg[1]/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.235   17.183/*        0.565/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.187/*        0.398/*         U0_RegFile/regArr_reg[14][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.187/*        0.398/*         U0_RegFile/regArr_reg[13][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.187/*        0.398/*         U0_RegFile/regArr_reg[14][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.187/*        0.398/*         U0_RegFile/regArr_reg[15][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.187/*        0.398/*         U0_RegFile/regArr_reg[14][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.187/*        0.398/*         U0_RegFile/regArr_reg[12][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.187/*        0.398/*         U0_RegFile/regArr_reg[13][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.187/*        0.398/*         U0_RegFile/regArr_reg[13][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.187/*        0.398/*         U0_RegFile/regArr_reg[14][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.187/*        0.398/*         U0_RegFile/regArr_reg[13][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[12][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[12][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[14][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[13][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[12][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[15][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[13][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[14][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[12][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[13][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.188/*        0.398/*         U0_RegFile/regArr_reg[12][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.189/*        0.398/*         U0_RegFile/regArr_reg[14][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.189/*        0.398/*         U0_RegFile/regArr_reg[15][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.190/*        0.398/*         U0_RegFile/regArr_reg[12][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.190/*        0.398/*         U0_RegFile/regArr_reg[14][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.190/*        0.398/*         U0_RegFile/regArr_reg[12][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.190/*        0.398/*         U0_RegFile/regArr_reg[15][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.191/*        0.398/*         U0_RegFile/regArr_reg[13][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[7][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[15][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[6][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[4][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[6][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[5][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[5][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[8][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[15][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[7][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.192/*        0.398/*         U0_RegFile/regArr_reg[15][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.193/*        0.398/*         U0_RegFile/regArr_reg[7][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.194/*        0.398/*         U0_RegFile/regArr_reg[6][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.194/*        0.398/*         U0_RegFile/regArr_reg[4][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.195/*        0.398/*         U0_RegFile/regArr_reg[4][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.195/*        0.398/*         U0_RegFile/regArr_reg[5][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.195/*        0.398/*         U0_RegFile/regArr_reg[6][5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.195/*        0.398/*         U0_RegFile/regArr_reg[15][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.195/*        0.398/*         U0_RegFile/regArr_reg[4][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.195/*        0.398/*         U0_RegFile/regArr_reg[5][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.196/*        0.398/*         U0_RegFile/regArr_reg[6][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.196/*        0.398/*         U0_RegFile/regArr_reg[5][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.196/*        0.398/*         U0_RegFile/regArr_reg[7][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.196/*        0.398/*         U0_RegFile/regArr_reg[7][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.196/*        0.398/*         U0_RegFile/regArr_reg[4][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.196/*        0.398/*         U0_RegFile/regArr_reg[6][3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.196/*        0.398/*         U0_RegFile/regArr_reg[5][6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.196/*        0.398/*         U0_RegFile/regArr_reg[6][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.196/*        0.398/*         U0_RegFile/regArr_reg[5][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.196/*        0.398/*         U0_RegFile/regArr_reg[7][4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.197/*        0.398/*         U0_RegFile/regArr_reg[5][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.199/*        0.398/*         U0_RegFile/regArr_reg[6][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.199/*        0.398/*         U0_RegFile/regArr_reg[4][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.201/*        0.398/*         U0_RegFile/regArr_reg[4][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.201/*        0.398/*         U0_RegFile/regArr_reg[4][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.201/*        0.398/*         U0_RegFile/regArr_reg[2][7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.201/*        0.398/*         U0_RegFile/regArr_reg[7][0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.402   17.203/*        0.398/*         U0_RegFile/regArr_reg[7][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.410   17.213/*        0.390/*         U0_RegFile/regArr_reg[3][2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.410   17.214/*        0.390/*         U0_RegFile/regArr_reg[3][1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.410   17.215/*        0.390/*         U0_ref_sync/sync_bus_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.410   17.215/*        0.390/*         U0_ref_sync/sync_bus_reg[2]/RN    1
@(R)->ALU_CLK(R)	19.400   17.325/*        0.600/*         U0_ALU/ALU_OUT_reg[9]/SE    1
@(R)->ALU_CLK(R)	19.400   17.325/*        0.600/*         U0_ALU/ALU_OUT_reg[12]/SE    1
@(R)->ALU_CLK(R)	19.400   17.325/*        0.600/*         U0_ALU/ALU_OUT_reg[14]/SE    1
@(R)->ALU_CLK(R)	19.400   17.326/*        0.600/*         U0_ALU/ALU_OUT_reg[11]/SE    1
@(R)->ALU_CLK(R)	19.400   17.326/*        0.600/*         U0_ALU/ALU_OUT_reg[15]/SE    1
@(R)->ALU_CLK(R)	19.400   17.326/*        0.600/*         U0_ALU/ALU_OUT_reg[13]/SE    1
@(R)->ALU_CLK(R)	19.400   17.326/*        0.600/*         U0_ALU/ALU_OUT_reg[10]/SE    1
@(R)->ALU_CLK(R)	19.400   17.326/*        0.600/*         U0_ALU/ALU_OUT_reg[8]/SE    1
REF_CLK(R)->UART_RX_CLK(R)	19.360   */17.328        */0.440         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	19.387   */17.331        */0.413         U0_RegFile/RdData_VLD_reg/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.291   17.343/*        0.509/*         U0_ClkDiv/count_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.353   */17.471        */0.447         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.721   17.522/*        0.079/*         U0_RegFile/regArr_reg[3][3]/SN    1
SCAN_CLK(R)->REF_CLK(R)	19.385   */17.547        */0.415         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.353   */17.548        */0.447         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.380   */17.614        */0.420         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.385   */17.614        */0.415         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.382   */17.625        */0.418         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.383   */17.629        */0.417         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.383   */17.632        */0.417         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.493   17.635/*        0.307/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */17.636        */0.416         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */17.636        */0.416         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */17.637        */0.416         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.509   17.663/*        0.291/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/D    1
REF_CLK(R)->SCAN_CLK(R)	19.514   17.675/*        0.286/*         U1_uart_sync/sync_bus_reg[7]/D    1
REF_CLK(R)->SCAN_CLK(R)	19.518   17.681/*        0.282/*         U1_uart_sync/sync_bus_reg[5]/D    1
REF_CLK(R)->SCAN_CLK(R)	19.519   17.683/*        0.281/*         U1_uart_sync/sync_bus_reg[6]/D    1
REF_CLK(R)->SCAN_CLK(R)	19.517   17.683/*        0.283/*         U1_uart_sync/sync_bus_reg[1]/D    1
REF_CLK(R)->SCAN_CLK(R)	19.519   17.707/*        0.281/*         U1_uart_sync/sync_bus_reg[3]/D    1
@(R)->REF_CLK(R)	19.189   17.707/*        0.611/*         U0_RegFile/regArr_reg[0][5]/SE    1
@(R)->REF_CLK(R)	19.189   17.708/*        0.611/*         U0_RegFile/regArr_reg[0][4]/SE    1
@(R)->REF_CLK(R)	19.189   17.708/*        0.611/*         U0_RegFile/regArr_reg[0][6]/SE    1
@(R)->REF_CLK(R)	19.189   17.708/*        0.611/*         U0_RegFile/regArr_reg[0][3]/SE    1
@(R)->REF_CLK(R)	19.189   17.708/*        0.611/*         U0_RegFile/regArr_reg[0][2]/SE    1
@(R)->REF_CLK(R)	19.189   17.709/*        0.611/*         U0_RegFile/regArr_reg[1][4]/SE    1
@(R)->REF_CLK(R)	19.189   17.709/*        0.611/*         U0_RegFile/regArr_reg[1][5]/SE    1
@(R)->REF_CLK(R)	19.189   17.709/*        0.611/*         U0_RegFile/regArr_reg[0][1]/SE    1
@(R)->REF_CLK(R)	19.189   17.709/*        0.611/*         U0_RegFile/regArr_reg[1][6]/SE    1
@(R)->REF_CLK(R)	19.189   17.709/*        0.611/*         U0_RegFile/regArr_reg[0][7]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.344   */17.709        */0.456         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/D    1
@(R)->REF_CLK(R)	19.189   17.709/*        0.611/*         U0_RegFile/regArr_reg[1][2]/SE    1
@(R)->REF_CLK(R)	19.189   17.709/*        0.611/*         U0_RegFile/regArr_reg[1][3]/SE    1
@(R)->REF_CLK(R)	19.189   17.709/*        0.611/*         U0_RegFile/regArr_reg[1][7]/SE    1
@(R)->REF_CLK(R)	19.189   17.710/*        0.611/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/SE    1
@(R)->REF_CLK(R)	19.189   17.710/*        0.611/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/SE    1
@(R)->REF_CLK(R)	19.189   17.711/*        0.611/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/SE    1
@(R)->REF_CLK(R)	19.189   17.711/*        0.611/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/SE    1
@(R)->REF_CLK(R)	19.189   17.711/*        0.611/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/SE    1
@(R)->REF_CLK(R)	19.195   17.713/*        0.605/*         U0_RegFile/regArr_reg[9][5]/SE    1
@(R)->REF_CLK(R)	19.195   17.713/*        0.605/*         U0_RegFile/regArr_reg[10][5]/SE    1
@(R)->REF_CLK(R)	19.195   17.713/*        0.605/*         U0_RegFile/regArr_reg[9][4]/SE    1
@(R)->REF_CLK(R)	19.195   17.713/*        0.605/*         U0_RegFile/regArr_reg[11][4]/SE    1
@(R)->REF_CLK(R)	19.195   17.713/*        0.605/*         U0_RegFile/regArr_reg[10][4]/SE    1
@(R)->REF_CLK(R)	19.195   17.713/*        0.605/*         U0_RegFile/regArr_reg[11][3]/SE    1
@(R)->REF_CLK(R)	19.195   17.713/*        0.605/*         U0_RegFile/regArr_reg[8][4]/SE    1
REF_CLK(R)->SCAN_CLK(R)	19.515   17.714/*        0.285/*         U1_uart_sync/sync_bus_reg[0]/D    1
@(R)->REF_CLK(R)	19.195   17.714/*        0.605/*         U0_RegFile/regArr_reg[10][6]/SE    1
@(R)->REF_CLK(R)	19.195   17.714/*        0.605/*         U0_RegFile/regArr_reg[8][6]/SE    1
REF_CLK(R)->SCAN_CLK(R)	19.520   17.714/*        0.280/*         U1_uart_sync/sync_bus_reg[4]/D    1
@(R)->REF_CLK(R)	19.195   17.714/*        0.605/*         U0_RegFile/regArr_reg[9][6]/SE    1
@(R)->REF_CLK(R)	19.195   17.714/*        0.605/*         U0_RegFile/regArr_reg[10][3]/SE    1
@(R)->REF_CLK(R)	19.195   17.714/*        0.605/*         U0_RegFile/regArr_reg[9][3]/SE    1
@(R)->REF_CLK(R)	19.195   17.714/*        0.605/*         U0_RegFile/regArr_reg[11][7]/SE    1
@(R)->REF_CLK(R)	19.195   17.714/*        0.605/*         U0_RegFile/regArr_reg[11][6]/SE    1
@(R)->REF_CLK(R)	19.195   17.715/*        0.605/*         U0_RegFile/regArr_reg[8][7]/SE    1
@(R)->REF_CLK(R)	19.195   17.715/*        0.605/*         U0_RegFile/regArr_reg[10][7]/SE    1
@(R)->REF_CLK(R)	19.195   17.715/*        0.605/*         U0_RegFile/regArr_reg[8][5]/SE    1
@(R)->REF_CLK(R)	19.195   17.715/*        0.605/*         U0_RegFile/regArr_reg[11][5]/SE    1
@(R)->REF_CLK(R)	19.195   17.715/*        0.605/*         U0_RegFile/regArr_reg[9][7]/SE    1
@(R)->REF_CLK(R)	19.195   17.715/*        0.605/*         U0_RegFile/regArr_reg[11][2]/SE    1
@(R)->REF_CLK(R)	19.195   17.715/*        0.605/*         U0_RegFile/regArr_reg[8][3]/SE    1
@(R)->REF_CLK(R)	19.195   17.715/*        0.605/*         U0_RegFile/regArr_reg[10][2]/SE    1
@(R)->REF_CLK(R)	19.195   17.715/*        0.605/*         U0_RegFile/regArr_reg[9][2]/SE    1
@(R)->REF_CLK(R)	19.195   17.716/*        0.605/*         U0_RegFile/regArr_reg[9][1]/SE    1
@(R)->REF_CLK(R)	19.195   17.716/*        0.605/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/SE    1
@(R)->REF_CLK(R)	19.195   17.716/*        0.605/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/SE    1
@(R)->REF_CLK(R)	19.195   17.716/*        0.605/*         U0_RegFile/regArr_reg[10][1]/SE    1
@(R)->REF_CLK(R)	19.195   17.716/*        0.605/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/SE    1
@(R)->REF_CLK(R)	19.195   17.717/*        0.605/*         U0_RegFile/regArr_reg[8][2]/SE    1
@(R)->REF_CLK(R)	19.195   17.717/*        0.605/*         U0_RegFile/regArr_reg[11][1]/SE    1
@(R)->REF_CLK(R)	19.195   17.717/*        0.605/*         U0_RegFile/regArr_reg[11][0]/SE    1
@(R)->REF_CLK(R)	19.195   17.717/*        0.605/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/SE    1
@(R)->REF_CLK(R)	19.195   17.717/*        0.605/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.345   */17.717        */0.455         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/D    1
@(R)->REF_CLK(R)	19.195   17.717/*        0.605/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/SE    1
@(R)->REF_CLK(R)	19.195   17.717/*        0.605/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/SE    1
@(R)->REF_CLK(R)	19.195   17.717/*        0.605/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/SE    1
@(R)->REF_CLK(R)	19.195   17.717/*        0.605/*         U0_RegFile/regArr_reg[8][1]/SE    1
@(R)->REF_CLK(R)	19.195   17.717/*        0.605/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/SE    1
@(R)->REF_CLK(R)	19.195   17.718/*        0.605/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/SE    1
@(R)->REF_CLK(R)	19.195   17.718/*        0.605/*         U0_RegFile/regArr_reg[10][0]/SE    1
@(R)->REF_CLK(R)	19.195   17.718/*        0.605/*         U0_RegFile/regArr_reg[15][0]/SE    1
@(R)->REF_CLK(R)	19.195   17.719/*        0.605/*         U0_RegFile/regArr_reg[14][0]/SE    1
@(R)->REF_CLK(R)	19.195   17.719/*        0.605/*         U0_RegFile/regArr_reg[9][0]/SE    1
@(R)->REF_CLK(R)	19.195   17.719/*        0.605/*         U0_RegFile/regArr_reg[13][0]/SE    1
@(R)->REF_CLK(R)	19.195   17.720/*        0.605/*         U0_RegFile/regArr_reg[12][1]/SE    1
@(R)->REF_CLK(R)	19.195   17.720/*        0.605/*         U0_RegFile/regArr_reg[12][0]/SE    1
@(R)->REF_CLK(R)	19.195   17.721/*        0.605/*         U0_RegFile/regArr_reg[14][7]/SE    1
@(R)->REF_CLK(R)	19.195   17.721/*        0.605/*         U0_RegFile/regArr_reg[12][7]/SE    1
@(R)->REF_CLK(R)	19.195   17.721/*        0.605/*         U0_RegFile/regArr_reg[13][7]/SE    1
@(R)->REF_CLK(R)	19.195   17.721/*        0.605/*         U0_RegFile/regArr_reg[15][1]/SE    1
@(R)->REF_CLK(R)	19.195   17.721/*        0.605/*         U0_RegFile/regArr_reg[14][1]/SE    1
@(R)->REF_CLK(R)	19.195   17.721/*        0.605/*         U0_RegFile/regArr_reg[13][1]/SE    1
@(R)->REF_CLK(R)	19.195   17.721/*        0.605/*         U0_RegFile/regArr_reg[12][2]/SE    1
@(R)->REF_CLK(R)	19.195   17.722/*        0.605/*         U0_RegFile/regArr_reg[12][3]/SE    1
@(R)->REF_CLK(R)	19.195   17.723/*        0.605/*         U0_RegFile/regArr_reg[13][2]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.347   */17.723        */0.453         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/D    1
@(R)->REF_CLK(R)	19.195   17.723/*        0.605/*         U0_RegFile/regArr_reg[14][2]/SE    1
@(R)->REF_CLK(R)	19.195   17.724/*        0.605/*         U0_RegFile/regArr_reg[13][4]/SE    1
@(R)->REF_CLK(R)	19.195   17.725/*        0.605/*         U0_RegFile/regArr_reg[13][3]/SE    1
@(R)->REF_CLK(R)	19.195   17.725/*        0.605/*         U0_RegFile/regArr_reg[12][4]/SE    1
REF_CLK(R)->SCAN_CLK(R)	19.519   17.725/*        0.281/*         U1_uart_sync/sync_bus_reg[2]/D    1
@(R)->REF_CLK(R)	19.195   17.725/*        0.605/*         U0_RegFile/regArr_reg[14][3]/SE    1
@(R)->REF_CLK(R)	19.195   17.726/*        0.605/*         U0_RegFile/regArr_reg[15][3]/SE    1
@(R)->REF_CLK(R)	19.195   17.726/*        0.605/*         U0_RegFile/regArr_reg[12][5]/SE    1
@(R)->REF_CLK(R)	19.195   17.726/*        0.605/*         U0_RegFile/regArr_reg[14][6]/SE    1
@(R)->REF_CLK(R)	19.195   17.726/*        0.605/*         U0_RegFile/regArr_reg[12][6]/SE    1
@(R)->REF_CLK(R)	19.195   17.726/*        0.605/*         U0_RegFile/regArr_reg[15][2]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.499   17.727/*        0.301/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/D    1
@(R)->REF_CLK(R)	19.195   17.727/*        0.605/*         U0_RegFile/regArr_reg[13][6]/SE    1
@(R)->REF_CLK(R)	19.195   17.729/*        0.605/*         U0_RegFile/regArr_reg[15][5]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.349   */17.732        */0.451         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/D    1
@(R)->ALU_CLK(R)	19.395   17.916/*        0.605/*         U0_ALU/ALU_OUT_reg[5]/SE    1
@(R)->ALU_CLK(R)	19.395   17.916/*        0.605/*         U0_ALU/ALU_OUT_reg[6]/SE    1
@(R)->ALU_CLK(R)	19.395   17.916/*        0.605/*         U0_ALU/ALU_OUT_reg[3]/SE    1
@(R)->ALU_CLK(R)	19.395   17.916/*        0.605/*         U0_ALU/ALU_OUT_reg[7]/SE    1
@(R)->ALU_CLK(R)	19.395   17.916/*        0.605/*         U0_ALU/ALU_OUT_reg[0]/SE    1
@(R)->ALU_CLK(R)	19.395   17.916/*        0.605/*         U0_ALU/ALU_OUT_reg[2]/SE    1
@(R)->ALU_CLK(R)	19.395   17.916/*        0.605/*         U0_ALU/ALU_OUT_reg[1]/SE    1
@(R)->ALU_CLK(R)	19.395   17.916/*        0.605/*         U0_ALU/ALU_OUT_reg[4]/SE    1
@(R)->ALU_CLK(R)	19.395   17.916/*        0.605/*         U0_ALU/OUT_VALID_reg/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.694   17.973/*        0.106/*         U0_CLK_GATE/U0_TLATNCAX12M/E    1
SCAN_CLK(R)->ALU_CLK(R)	19.643   17.988/*        0.357/*         U0_ALU/OUT_VALID_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.001/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.001/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.001/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.002/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.002/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.002/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.002/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.002/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.002/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.002/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.002/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.004/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.006/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.006/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.007/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.007/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.007/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.007/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.007/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.008/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.008/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.009/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.010/*        0.400/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.015/*        0.400/*         U0_ref_sync/meta_flop_reg/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.015/*        0.400/*         U0_ref_sync/enable_flop_reg/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.015/*        0.400/*         U0_ref_sync/enable_pulse_d_reg/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.017/*        0.400/*         U0_ref_sync/sync_bus_reg[7]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.019/*        0.391/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.020/*        0.391/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.020/*        0.391/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.020/*        0.391/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.400   18.020/*        0.400/*         U0_ref_sync/sync_bus_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.020/*        0.391/*         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.021/*        0.391/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.022/*        0.391/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.023/*        0.391/*         U0_ref_sync/sync_bus_reg[0]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.023/*        0.391/*         U0_ref_sync/sync_flop_reg/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.027/*        0.391/*         U0_ref_sync/sync_bus_reg[5]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.028/*        0.391/*         U0_ref_sync/sync_bus_reg[6]/RN    1
SCAN_CLK(R)->REF_CLK(R)	19.409   18.029/*        0.391/*         U0_ref_sync/sync_bus_reg[4]/RN    1
REF_CLK(R)->SCAN_CLK(R)	19.325   18.064/*        0.475/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	19.378   */18.161        */0.422         U0_ref_sync/sync_bus_reg[6]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.380   */18.172        */0.420         U0_ref_sync/sync_bus_reg[2]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.382   */18.187        */0.418         U0_ref_sync/sync_bus_reg[5]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */18.196        */0.416         U0_ref_sync/sync_bus_reg[4]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */18.197        */0.416         U0_ref_sync/sync_bus_reg[1]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */18.197        */0.416         U0_ref_sync/sync_bus_reg[3]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.384   */18.198        */0.416         U0_ref_sync/sync_bus_reg[0]/D    1
SCAN_CLK(R)->REF_CLK(R)	19.385   */18.202        */0.415         U0_ref_sync/sync_bus_reg[7]/D    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.202/*        0.400/*         U0_ALU/ALU_OUT_reg[9]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.202/*        0.400/*         U0_ALU/ALU_OUT_reg[10]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.202/*        0.400/*         U0_ALU/ALU_OUT_reg[8]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.202/*        0.400/*         U0_ALU/ALU_OUT_reg[12]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.202/*        0.400/*         U0_ALU/ALU_OUT_reg[11]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.202/*        0.400/*         U0_ALU/ALU_OUT_reg[13]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.202/*        0.400/*         U0_ALU/ALU_OUT_reg[15]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.202/*        0.400/*         U0_ALU/ALU_OUT_reg[14]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.203/*        0.400/*         U0_ALU/ALU_OUT_reg[7]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.204/*        0.400/*         U0_ALU/ALU_OUT_reg[5]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.204/*        0.400/*         U0_ALU/ALU_OUT_reg[6]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.204/*        0.400/*         U0_ALU/ALU_OUT_reg[4]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.205/*        0.400/*         U0_ALU/ALU_OUT_reg[2]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.205/*        0.400/*         U0_ALU/ALU_OUT_reg[3]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.205/*        0.400/*         U0_ALU/ALU_OUT_reg[1]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.205/*        0.400/*         U0_ALU/ALU_OUT_reg[0]/RN    1
SCAN_CLK(R)->ALU_CLK(R)	19.600   18.207/*        0.400/*         U0_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->UART_RX_CLK(R)	19.385   */18.221        */0.415         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.247   */18.290        */0.553         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D    1
REF_CLK(R)->SCAN_CLK(R)	19.392   */18.323        */0.408         U1_uart_sync/meta_flop_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	19.389   */18.383        */0.411         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/D    1
REF_CLK(R)->SCAN_CLK(R)	19.381   */18.436        */0.419         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D    1
@(R)->REF_CLK(R)	19.155   18.487/*        0.645/*         U0_RegFile/regArr_reg[2][0]/SE    1
@(R)->REF_CLK(R)	19.156   18.488/*        0.644/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/SE    1
@(R)->REF_CLK(R)	19.156   18.488/*        0.644/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/SE    1
@(R)->REF_CLK(R)	19.156   18.488/*        0.644/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/SE    1
@(R)->REF_CLK(R)	19.156   18.489/*        0.644/*         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/SE    1
@(R)->REF_CLK(R)	19.155   18.490/*        0.645/*         U0_RegFile/regArr_reg[3][3]/SE    1
@(R)->REF_CLK(R)	19.155   18.491/*        0.645/*         U0_RegFile/regArr_reg[2][5]/SE    1
@(R)->REF_CLK(R)	19.188   18.519/*        0.612/*         U0_RegFile/regArr_reg[0][0]/SE    1
@(R)->REF_CLK(R)	19.188   18.519/*        0.612/*         U0_RegFile/regArr_reg[1][0]/SE    1
@(R)->REF_CLK(R)	19.188   18.519/*        0.612/*         U0_RegFile/regArr_reg[1][1]/SE    1
@(R)->REF_CLK(R)	19.188   18.520/*        0.612/*         U0_RegFile/regArr_reg[2][4]/SE    1
@(R)->REF_CLK(R)	19.188   18.520/*        0.612/*         U0_RegFile/regArr_reg[2][3]/SE    1
@(R)->REF_CLK(R)	19.188   18.521/*        0.612/*         U0_RegFile/regArr_reg[3][0]/SE    1
@(R)->REF_CLK(R)	19.188   18.523/*        0.612/*         U0_RegFile/regArr_reg[2][6]/SE    1
@(R)->REF_CLK(R)	19.188   18.524/*        0.612/*         U0_RegFile/regArr_reg[2][1]/SE    1
@(R)->REF_CLK(R)	19.188   18.525/*        0.612/*         U0_RegFile/regArr_reg[3][2]/SE    1
@(R)->REF_CLK(R)	19.188   18.525/*        0.612/*         U0_RegFile/RdData_VLD_reg/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/RdData_reg[1]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/RdData_reg[0]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[14][4]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[5][5]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[4][4]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[13][5]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/RdData_reg[6]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/RdData_reg[7]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/RdData_reg[2]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/RdData_reg[5]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[4][5]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[6][5]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/RdData_reg[4]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/RdData_reg[3]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[14][5]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[7][5]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[15][4]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[15][6]/SE    1
@(R)->REF_CLK(R)	19.193   18.525/*        0.607/*         U0_RegFile/regArr_reg[7][6]/SE    1
@(R)->REF_CLK(R)	19.188   18.526/*        0.612/*         U0_RegFile/regArr_reg[3][1]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[7][7]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[6][6]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[5][7]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[8][0]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[15][7]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[6][7]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[4][7]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[4][6]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[5][4]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[5][6]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[6][3]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[6][4]/SE    1
@(R)->REF_CLK(R)	19.193   18.526/*        0.607/*         U0_RegFile/regArr_reg[5][3]/SE    1
@(R)->REF_CLK(R)	19.193   18.527/*        0.607/*         U0_RegFile/regArr_reg[2][2]/SE    1
@(R)->REF_CLK(R)	19.193   18.527/*        0.607/*         U0_RegFile/regArr_reg[7][4]/SE    1
@(R)->REF_CLK(R)	19.193   18.527/*        0.607/*         U0_RegFile/regArr_reg[7][3]/SE    1
@(R)->REF_CLK(R)	19.193   18.527/*        0.607/*         U0_RegFile/regArr_reg[4][3]/SE    1
@(R)->REF_CLK(R)	19.193   18.527/*        0.607/*         U0_RegFile/regArr_reg[6][2]/SE    1
@(R)->REF_CLK(R)	19.193   18.527/*        0.607/*         U0_RegFile/regArr_reg[5][2]/SE    1
@(R)->REF_CLK(R)	19.193   18.527/*        0.607/*         U0_RegFile/regArr_reg[3][5]/SE    1
@(R)->REF_CLK(R)	19.193   18.527/*        0.607/*         U0_RegFile/regArr_reg[3][6]/SE    1
@(R)->REF_CLK(R)	19.193   18.527/*        0.607/*         U0_RegFile/regArr_reg[5][1]/SE    1
@(R)->REF_CLK(R)	19.193   18.527/*        0.607/*         U0_RegFile/regArr_reg[3][4]/SE    1
@(R)->REF_CLK(R)	19.193   18.528/*        0.607/*         U0_RegFile/regArr_reg[3][7]/SE    1
@(R)->REF_CLK(R)	19.193   18.528/*        0.607/*         U0_RegFile/regArr_reg[7][0]/SE    1
@(R)->REF_CLK(R)	19.193   18.528/*        0.607/*         U0_RegFile/regArr_reg[6][1]/SE    1
@(R)->REF_CLK(R)	19.193   18.528/*        0.607/*         U0_RegFile/regArr_reg[4][2]/SE    1
@(R)->REF_CLK(R)	19.193   18.528/*        0.607/*         U0_RegFile/regArr_reg[6][0]/SE    1
@(R)->REF_CLK(R)	19.193   18.528/*        0.607/*         U0_RegFile/regArr_reg[2][7]/SE    1
@(R)->REF_CLK(R)	19.193   18.528/*        0.607/*         U0_RegFile/regArr_reg[5][0]/SE    1
@(R)->REF_CLK(R)	19.193   18.528/*        0.607/*         U0_RegFile/regArr_reg[4][0]/SE    1
@(R)->REF_CLK(R)	19.193   18.529/*        0.607/*         U0_RegFile/regArr_reg[7][1]/SE    1
@(R)->REF_CLK(R)	19.193   18.529/*        0.607/*         U0_RegFile/regArr_reg[4][1]/SE    1
SCAN_CLK(R)->REF_CLK(R)	19.379   */18.553        */0.421         U0_ref_sync/enable_pulse_d_reg/D    1
REF_CLK(R)->UART_RX_CLK(R)	19.163   */18.555        */0.637         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.453   18.563/*        0.347/*         U0_ref_sync/meta_flop_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	19.229   */18.586        */0.571         U0_RegFile/regArr_reg[0][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.229   */18.587        */0.571         U0_RegFile/regArr_reg[0][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.231   */18.593        */0.569         U0_RegFile/regArr_reg[0][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.257   */18.594        */0.543         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/SI    1
ALU_CLK(R)->UART_RX_CLK(R)	19.123   */18.599        */0.677         U0_ClkDiv/count_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.233   */18.605        */0.567         U0_RegFile/regArr_reg[1][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.234   */18.607        */0.566         U0_RegFile/regArr_reg[0][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.267   */18.607        */0.533         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.234   */18.609        */0.566         U0_RegFile/regArr_reg[0][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.235   */18.610        */0.565         U0_RegFile/regArr_reg[0][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.216   */18.611        */0.584         U0_RegFile/regArr_reg[2][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.235   */18.614        */0.565         U0_RegFile/regArr_reg[0][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.237   */18.631        */0.563         U0_ref_sync/meta_flop_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.243   */18.648        */0.557         U0_RegFile/regArr_reg[1][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.246   */18.662        */0.554         U0_RegFile/regArr_reg[1][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.215   */18.680        */0.585         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.254   */18.685        */0.546         U0_RegFile/regArr_reg[2][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.253   */18.696        */0.547         U0_RegFile/regArr_reg[2][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.697        */0.525         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.254   */18.697        */0.546         U0_RegFile/regArr_reg[1][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.698        */0.525         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.238   */18.709        */0.562         U0_RegFile/regArr_reg[3][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.238   */18.710        */0.562         U0_RegFile/regArr_reg[2][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.257   */18.714        */0.543         U0_RegFile/regArr_reg[1][5]/SI    1
REF_CLK(R)->SCAN_CLK(R)	19.257   */18.719        */0.543         U1_uart_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.265   */18.723        */0.535         U0_RegFile/regArr_reg[3][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.262   */18.724        */0.538         U0_RegFile/regArr_reg[2][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.259   */18.724        */0.541         U0_RegFile/regArr_reg[1][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.262   */18.724        */0.538         U0_RegFile/regArr_reg[2][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.262   */18.739        */0.538         U0_RegFile/regArr_reg[1][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.263   */18.743        */0.537         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.264   */18.746        */0.536         U0_RegFile/regArr_reg[1][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.265   */18.751        */0.535         U0_ref_sync/sync_bus_reg[5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.268   */18.754        */0.532         U0_RegFile/regArr_reg[2][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.265   */18.756        */0.535         U0_RegFile/regArr_reg[3][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.266   */18.760        */0.534         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.266   */18.760        */0.534         U0_ref_sync/sync_bus_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.270   */18.762        */0.530         U0_RegFile/RdData_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.267   */18.762        */0.533         U0_ref_sync/sync_bus_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.267   */18.764        */0.533         U0_ref_sync/sync_bus_reg[6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.268   */18.768        */0.532         U0_RegFile/regArr_reg[12][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.268   */18.768        */0.532         U0_RegFile/regArr_reg[3][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.271   */18.770        */0.529         U0_ref_sync/sync_bus_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.268   */18.771        */0.532         U0_RegFile/RdData_reg[7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.265   */18.772        */0.535         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.265   */18.772        */0.535         U0_RegFile/regArr_reg[0][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.269   */18.774        */0.531         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.269   */18.775        */0.531         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.269   */18.775        */0.531         U0_RegFile/regArr_reg[11][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.775        */0.528         U0_ref_sync/sync_bus_reg[7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.269   */18.776        */0.531         U0_RegFile/regArr_reg[4][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.270   */18.777        */0.530         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.270   */18.778        */0.530         U0_RegFile/RdData_reg[6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.270   */18.779        */0.530         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.270   */18.780        */0.530         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.270   */18.782        */0.530         U0_RegFile/regArr_reg[7][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.270   */18.782        */0.530         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.271   */18.782        */0.529         U0_RegFile/regArr_reg[6][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.271   */18.783        */0.529         U0_RegFile/regArr_reg[14][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.271   */18.783        */0.529         U0_RegFile/regArr_reg[13][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.271   */18.784        */0.529         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.271   */18.785        */0.529         U1_RST_SYNC/meta_flop_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.271   */18.786        */0.529         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.268   */18.786        */0.532         U0_ref_sync/sync_bus_reg[4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.271   */18.786        */0.529         U0_RegFile/regArr_reg[9][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.787        */0.528         U0_RegFile/regArr_reg[11][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.788        */0.528         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.788        */0.528         U0_RegFile/RdData_reg[5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.789        */0.528         U0_RegFile/regArr_reg[11][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.789        */0.528         U0_RegFile/regArr_reg[5][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.790        */0.528         U0_RegFile/regArr_reg[8][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.790        */0.528         U0_RegFile/regArr_reg[15][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.790        */0.528         U0_RegFile/regArr_reg[6][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.791        */0.528         U0_RegFile/regArr_reg[9][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.791        */0.528         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.792        */0.528         U0_RegFile/regArr_reg[12][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.792        */0.528         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.792        */0.527         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.792        */0.527         U0_RegFile/regArr_reg[5][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.794        */0.527         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.794        */0.527         U0_RegFile/regArr_reg[8][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.794        */0.527         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.794        */0.527         U0_RegFile/regArr_reg[5][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.795        */0.527         U0_RegFile/regArr_reg[6][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.796        */0.527         U0_RegFile/regArr_reg[6][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.797        */0.527         U0_RegFile/regArr_reg[9][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.797        */0.527         U0_RegFile/regArr_reg[9][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.797        */0.526         U0_RegFile/regArr_reg[13][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.797        */0.526         U0_RegFile/regArr_reg[12][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.797        */0.526         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.797        */0.526         U0_RegFile/regArr_reg[12][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.798        */0.526         U0_RegFile/regArr_reg[11][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.798        */0.526         U0_RegFile/regArr_reg[7][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.798        */0.526         U0_RegFile/regArr_reg[13][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.798        */0.526         U0_RegFile/regArr_reg[10][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.798        */0.526         U0_RegFile/RdData_reg[4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.798        */0.526         U0_RegFile/regArr_reg[5][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.799        */0.526         U0_RegFile/regArr_reg[8][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.799        */0.526         U0_RegFile/regArr_reg[10][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.799        */0.526         U0_RegFile/regArr_reg[10][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.799        */0.526         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.799        */0.526         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.799        */0.526         U0_RegFile/regArr_reg[9][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.800        */0.526         U0_RegFile/regArr_reg[5][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.800        */0.526         U0_RegFile/regArr_reg[11][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.800        */0.526         U0_RegFile/regArr_reg[12][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.800        */0.526         U0_RegFile/regArr_reg[10][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.800        */0.526         U0_RegFile/regArr_reg[10][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.801        */0.526         U0_RegFile/regArr_reg[7][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.801        */0.526         U0_RegFile/regArr_reg[3][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.801        */0.526         U0_RegFile/regArr_reg[12][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.801        */0.526         U0_RegFile/regArr_reg[13][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.801        */0.526         U0_RegFile/regArr_reg[11][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.801        */0.526         U0_RegFile/regArr_reg[11][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.802        */0.526         U0_RegFile/regArr_reg[11][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.802        */0.526         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.274   */18.802        */0.526         U0_RegFile/regArr_reg[14][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.802        */0.525         U0_RegFile/regArr_reg[4][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.802        */0.525         U0_RegFile/RdData_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.803        */0.525         U0_RegFile/regArr_reg[6][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.803        */0.525         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.804        */0.525         U0_RegFile/regArr_reg[8][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.805        */0.525         U0_RegFile/regArr_reg[10][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.805        */0.525         U0_RegFile/regArr_reg[12][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.272   */18.805        */0.528         U0_ref_sync/sync_flop_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.805        */0.525         U0_RegFile/regArr_reg[5][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.806        */0.525         U0_RegFile/regArr_reg[15][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.807        */0.525         U0_RegFile/regArr_reg[8][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.807        */0.525         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.275   */18.807        */0.525         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.808        */0.524         U0_RegFile/regArr_reg[4][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.808        */0.524         U0_RegFile/regArr_reg[14][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.808        */0.524         U0_RegFile/regArr_reg[13][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.808        */0.524         U0_RegFile/regArr_reg[12][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.809        */0.524         U0_RegFile/regArr_reg[15][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.809        */0.524         U0_RegFile/regArr_reg[4][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.809        */0.524         U0_RegFile/regArr_reg[4][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.809        */0.524         U0_RegFile/regArr_reg[5][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.809        */0.524         U0_RegFile/regArr_reg[3][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.809        */0.524         U0_RegFile/regArr_reg[13][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.809        */0.524         U0_RegFile/regArr_reg[3][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.242   */18.810        */0.558         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.810        */0.524         U0_RegFile/regArr_reg[6][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.810        */0.524         U0_RegFile/regArr_reg[14][4]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.810        */0.527         U0_RegFile/regArr_reg[3][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.810        */0.524         U0_RegFile/regArr_reg[8][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.811        */0.524         U0_RegFile/RdData_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.811        */0.524         U0_RegFile/regArr_reg[4][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.811        */0.524         U0_RegFile/regArr_reg[10][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.811        */0.527         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.276   */18.812        */0.524         U0_RegFile/regArr_reg[5][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.242   */18.812        */0.558         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.813        */0.523         U0_RegFile/regArr_reg[14][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.813        */0.523         U0_RegFile/regArr_reg[7][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.273   */18.813        */0.527         U0_RegFile/regArr_reg[2][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.814        */0.523         U0_RegFile/regArr_reg[8][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.814        */0.523         U0_RegFile/regArr_reg[15][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.814        */0.523         U0_RegFile/regArr_reg[14][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.814        */0.523         U0_RegFile/regArr_reg[4][5]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.814        */0.523         U0_RegFile/RdData_reg[2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.815        */0.523         U0_RegFile/regArr_reg[9][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.816        */0.523         U0_RegFile/regArr_reg[13][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.816        */0.523         U0_RegFile/regArr_reg[7][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.816        */0.523         U0_RegFile/regArr_reg[15][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.816        */0.523         U0_RegFile/regArr_reg[6][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.816        */0.523         U0_RegFile/regArr_reg[4][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.816        */0.523         U0_RegFile/regArr_reg[13][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.277   */18.817        */0.523         U0_RegFile/regArr_reg[7][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.278   */18.819        */0.522         U0_RegFile/regArr_reg[9][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.278   */18.819        */0.522         U0_RegFile/regArr_reg[10][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.278   */18.819        */0.522         U0_RegFile/regArr_reg[7][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.278   */18.819        */0.522         U0_RegFile/regArr_reg[9][0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.278   */18.819        */0.522         U0_RegFile/regArr_reg[15][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.278   */18.819        */0.522         U0_RegFile/regArr_reg[8][3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.278   */18.820        */0.522         U0_RegFile/regArr_reg[15][2]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.278   */18.821        */0.522         U0_RegFile/regArr_reg[6][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.278   */18.821        */0.522         U0_RegFile/regArr_reg[14][7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.243   */18.821        */0.557         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.278   */18.823        */0.522         U0_RegFile/regArr_reg[15][6]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.279   */18.825        */0.521         U0_RegFile/regArr_reg[14][1]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.280   */18.830        */0.520         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.282   */18.833        */0.518         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.282   */18.844        */0.518         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.269   */18.848        */0.531         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.280   */18.853        */0.520         U0_ref_sync/sync_bus_reg[0]/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.286   */18.860        */0.514         U1_RST_SYNC/sync_flop_reg/SI    1
SCAN_CLK(R)->REF_CLK(R)	19.379   */18.893        */0.421         U0_ref_sync/enable_flop_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	19.389   */18.962        */0.411         U0_ref_sync/sync_flop_reg/D    1
SCAN_CLK(R)->REF_CLK(R)	19.391   */18.965        */0.409         U1_RST_SYNC/sync_flop_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.476   */19.010        */0.524         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.478   */19.019        */0.522         U0_ALU/ALU_OUT_reg[2]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.478   */19.021        */0.522         U0_ALU/ALU_OUT_reg[9]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.479   */19.024        */0.521         U0_ALU/ALU_OUT_reg[1]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.479   */19.027        */0.521         U0_ALU/ALU_OUT_reg[6]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.479   */19.029        */0.521         U0_ALU/ALU_OUT_reg[14]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.479   */19.029        */0.521         U0_ALU/ALU_OUT_reg[11]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.480   */19.030        */0.520         U0_ALU/ALU_OUT_reg[8]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.480   */19.030        */0.520         U0_ALU/ALU_OUT_reg[5]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.480   */19.032        */0.520         U0_ALU/ALU_OUT_reg[10]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.480   */19.032        */0.520         U0_ALU/ALU_OUT_reg[3]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.480   */19.035        */0.520         U0_ALU/ALU_OUT_reg[15]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.481   */19.038        */0.519         U0_ALU/ALU_OUT_reg[13]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.482   */19.042        */0.518         U0_ALU/ALU_OUT_reg[12]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.482   */19.043        */0.518         U0_ALU/ALU_OUT_reg[4]/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.482   */19.044        */0.518         U0_ALU/ALU_OUT_reg[7]/SI    1
@(R)->REF_CLK(R)	19.471   19.176/*        0.329/*         U1_RST_SYNC/sync_flop_reg/RN    1
@(R)->REF_CLK(R)	19.480   19.185/*        0.320/*         U1_RST_SYNC/meta_flop_reg/RN    1
@(R)->REF_CLK(R)	19.263   19.258/*        0.537/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/SE    1
@(R)->REF_CLK(R)	19.263   19.258/*        0.537/*         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/SE    1
@(R)->REF_CLK(R)	19.263   19.258/*        0.537/*         U0_ref_sync/sync_bus_reg[0]/SE    1
@(R)->REF_CLK(R)	19.263   19.258/*        0.537/*         U0_ref_sync/sync_flop_reg/SE    1
@(R)->REF_CLK(R)	19.263   19.258/*        0.537/*         U0_ref_sync/sync_bus_reg[4]/SE    1
@(R)->REF_CLK(R)	19.263   19.259/*        0.537/*         U0_ref_sync/sync_bus_reg[6]/SE    1
@(R)->REF_CLK(R)	19.263   19.259/*        0.537/*         U0_ref_sync/sync_bus_reg[2]/SE    1
@(R)->REF_CLK(R)	19.263   19.259/*        0.537/*         U0_ref_sync/sync_bus_reg[1]/SE    1
@(R)->REF_CLK(R)	19.263   19.259/*        0.537/*         U0_ref_sync/sync_bus_reg[5]/SE    1
@(R)->REF_CLK(R)	19.263   19.260/*        0.537/*         U1_RST_SYNC/meta_flop_reg/SE    1
@(R)->REF_CLK(R)	19.271   19.266/*        0.529/*         U0_ref_sync/enable_flop_reg/SE    1
@(R)->REF_CLK(R)	19.271   19.266/*        0.529/*         U0_ref_sync/meta_flop_reg/SE    1
@(R)->REF_CLK(R)	19.271   19.266/*        0.529/*         U0_ref_sync/enable_pulse_d_reg/SE    1
@(R)->REF_CLK(R)	19.271   19.266/*        0.529/*         U0_ref_sync/sync_bus_reg[7]/SE    1
@(R)->REF_CLK(R)	19.271   19.266/*        0.529/*         U0_ref_sync/sync_bus_reg[3]/SE    1
@(R)->REF_CLK(R)	19.271   19.269/*        0.529/*         U1_RST_SYNC/sync_flop_reg/SE    1
@(R)->REF_CLK(R)	19.272   19.271/*        0.528/*         U0_RegFile/regArr_reg[7][2]/SE    1
@(R)->REF_CLK(R)	19.300   */19.299        */0.500         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]/SI    1
@(R)->REF_CLK(R)	19.300   */19.300        */0.500         U0_RegFile/regArr_reg[7][2]/SI    1
@(R)->ALU_CLK(R)	19.500   */19.499        */0.500         U0_ALU/ALU_OUT_reg[0]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	79.800   57.638/*        20.000/*        UART_TX_O    1
UART_RX_CLK(R)->UART_RX_CLK(R)	99.345   77.298/*        0.455/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	99.359   */77.397        */0.441         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	99.499   77.566/*        0.301/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	99.435   77.574/*        0.365/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	99.392   */77.702        */0.408         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	99.390   */77.818        */0.410         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	99.394   */77.826        */0.406         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	99.291   */78.254        */0.509         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	99.298   */78.463        */0.502         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	99.262   */78.608        */0.538         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.261   */97.233        */0.539         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.323   97.238/*        0.477/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.265   */97.253        */0.535         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.265   */97.253        */0.535         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.265   */97.254        */0.535         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.266   */97.261        */0.534         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.268   */97.267        */0.532         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.265   */97.330        */0.535         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D    1
@(R)->UART_RX_CLK(R)	99.005   */97.562        */0.795         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	99.005   */97.562        */0.795         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/SE    1
@(R)->UART_RX_CLK(R)	99.072   97.589/*        0.728/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/SE    1
@(R)->UART_RX_CLK(R)	99.189   97.705/*        0.611/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	99.189   97.705/*        0.611/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/SE    1
@(R)->UART_RX_CLK(R)	99.189   97.705/*        0.611/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/SE    1
@(R)->UART_RX_CLK(R)	99.189   97.705/*        0.611/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/SE    1
@(R)->UART_RX_CLK(R)	99.189   97.706/*        0.611/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/SE    1
@(R)->UART_RX_CLK(R)	99.195   97.712/*        0.605/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/SE    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.507   97.770/*        0.293/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.386   */98.186        */0.414         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.392   98.223/*        0.408/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.392   98.229/*        0.408/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.392   98.229/*        0.408/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.392   98.229/*        0.408/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.392   98.235/*        0.408/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.392   98.242/*        0.408/*         U0_ClkDiv/count_reg[1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.418   98.249/*        0.382/*         U1_uart_sync/enable_flop_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.418   98.249/*        0.382/*         U0_ClkDiv/div_clk_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.418   98.249/*        0.382/*         U1_uart_sync/meta_flop_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.418   98.249/*        0.382/*         U1_uart_sync/enable_pulse_d_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.418   98.250/*        0.382/*         U1_uart_sync/sync_flop_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.418   98.252/*        0.382/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.418   98.254/*        0.382/*         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.426   98.257/*        0.374/*         U1_uart_sync/sync_bus_reg[3]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.426   98.257/*        0.374/*         U1_uart_sync/sync_bus_reg[4]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.426   98.257/*        0.374/*         U1_uart_sync/sync_bus_reg[2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.426   98.257/*        0.374/*         U1_uart_sync/sync_bus_reg[5]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.426   98.257/*        0.374/*         U1_uart_sync/sync_bus_reg[1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.426   98.257/*        0.374/*         U1_uart_sync/sync_bus_reg[6]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.426   98.258/*        0.374/*         U1_uart_sync/sync_bus_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.416   98.258/*        0.384/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.426   98.259/*        0.374/*         U1_uart_sync/sync_bus_reg[7]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.418   98.262/*        0.382/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.418   98.262/*        0.382/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.426   98.263/*        0.374/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.426   98.264/*        0.374/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.426   98.264/*        0.374/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.426   98.265/*        0.374/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.426   98.266/*        0.374/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.426   98.270/*        0.374/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.230   */98.279        */0.570         U0_ClkDiv/odd_edge_tog_reg/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.292/*        0.339/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.292/*        0.339/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.292/*        0.339/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.292/*        0.339/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.292/*        0.339/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.292/*        0.339/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.292/*        0.339/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.292/*        0.339/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.293/*        0.339/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.294/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.294/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.294/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.294/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.294/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.294/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.295/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.295/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.295/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.295/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.296/*        0.339/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.296/*        0.339/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.296/*        0.339/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.461   98.298/*        0.339/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.300/*        0.339/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.302/*        0.339/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.303/*        0.339/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.305/*        0.339/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.306/*        0.339/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.306/*        0.339/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.308/*        0.339/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.309/*        0.339/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.309/*        0.339/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.309/*        0.339/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.310/*        0.339/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.311/*        0.339/*         U0_ClkDiv/count_reg[2]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.461   98.312/*        0.339/*         U0_ClkDiv/count_reg[0]/RN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.100   */98.358        */0.700         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/SI    1
@(R)->UART_RX_CLK(R)	99.071   98.411/*        0.729/*         U0_ClkDiv/count_reg[0]/SE    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.125   */98.505        */0.675         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.099   */98.513        */0.701         U0_ClkDiv/count_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.134   */98.522        */0.666         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/SI    1
UART_RX_CLK(R)->SCAN_CLK(R)	99.105   */98.551        */0.695         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.134   */98.551        */0.666         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.144   */98.582        */0.656         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.743   98.593/*        0.057/*         U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.139   */98.639        */0.661         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.126   */98.678        */0.674         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.126   */98.679        */0.674         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.126   */98.683        */0.674         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.126   */98.683        */0.674         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.127   */98.688        */0.673         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.163   */98.696        */0.637         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.254   */98.699        */0.546         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.164   */98.700        */0.636         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.129   */98.701        */0.671         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.152   */98.704        */0.648         U0_ClkDiv/count_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.257   */98.714        */0.543         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.260   */98.714        */0.540         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.245   */98.716        */0.555         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.263   */98.742        */0.537         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.257   */98.770        */0.543         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.221   */98.776        */0.579         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.272   */98.776        */0.528         U0_RST_SYNC/meta_flop_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.257   */98.781        */0.543         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.278   */98.820        */0.522         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.265   */98.840        */0.535         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.286   */98.858        */0.514         U0_RST_SYNC/sync_flop_reg/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.268   */98.959        */0.532         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI    1
SCAN_CLK(R)->UART_RX_CLK(R)	99.391   */98.963        */0.409         U0_RST_SYNC/sync_flop_reg/D    1
@(R)->UART_RX_CLK(R)	99.136   99.132/*        0.664/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SE    1
@(R)->UART_RX_CLK(R)	99.136   99.132/*        0.664/*         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	99.136   99.132/*        0.664/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	99.136   99.132/*        0.664/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/SE    1
@(R)->UART_RX_CLK(R)	99.136   99.132/*        0.664/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/SE    1
@(R)->UART_RX_CLK(R)	99.136   99.132/*        0.664/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/SE    1
@(R)->UART_RX_CLK(R)	99.136   99.133/*        0.664/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/SE    1
@(R)->UART_RX_CLK(R)	99.136   99.133/*        0.664/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/SE    1
@(R)->UART_RX_CLK(R)	99.136   99.133/*        0.664/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/SE    1
@(R)->UART_RX_CLK(R)	99.136   99.133/*        0.664/*         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/SE    1
@(R)->UART_RX_CLK(R)	99.136   99.135/*        0.664/*         U0_ClkDiv/count_reg[2]/SE    1
@(R)->UART_RX_CLK(R)	99.159   99.155/*        0.641/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SE    1
@(R)->UART_RX_CLK(R)	99.159   99.155/*        0.641/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SE    1
@(R)->UART_RX_CLK(R)	99.159   99.158/*        0.641/*         U0_ClkDiv/count_reg[1]/SE    1
@(R)->UART_RX_CLK(R)	99.471   99.176/*        0.329/*         U0_RST_SYNC/sync_flop_reg/RN    1
@(R)->UART_RX_CLK(R)	99.480   99.185/*        0.320/*         U0_RST_SYNC/meta_flop_reg/RN    1
@(R)->UART_RX_CLK(R)	99.226   99.222/*        0.574/*         U0_ClkDiv/odd_edge_tog_reg/SE    1
@(R)->UART_RX_CLK(R)	99.232   99.228/*        0.568/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/SE    1
@(R)->UART_RX_CLK(R)	99.263   99.259/*        0.537/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SE    1
@(R)->UART_RX_CLK(R)	99.264   99.262/*        0.536/*         U0_RST_SYNC/meta_flop_reg/SE    1
@(R)->UART_RX_CLK(R)	99.271   99.266/*        0.529/*         U0_ClkDiv/div_clk_reg/SE    1
@(R)->UART_RX_CLK(R)	99.271   99.267/*        0.529/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SE    1
@(R)->UART_RX_CLK(R)	99.271   99.267/*        0.529/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SE    1
@(R)->UART_RX_CLK(R)	99.271   99.270/*        0.529/*         U0_RST_SYNC/sync_flop_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	199.262  */196.792       */0.538         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.273  */196.966       */0.527         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.274  */196.971       */0.526         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.275  */196.977       */0.525         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.276  */196.979       */0.524         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.275  */196.980       */0.525         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.276  */197.000       */0.524         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.276  */197.003       */0.524         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D    1
@(R)->SCAN_CLK(R)	199.194  197.118/*       0.606/*         U1_uart_sync/sync_bus_reg[3]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	199.296  197.420/*       0.504/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.236  197.500/*       0.564/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
@(R)->SCAN_CLK(R)	199.005  */197.563       */0.795         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SE    1
@(R)->SCAN_CLK(R)	199.072  197.589/*       0.728/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SE    1
@(R)->SCAN_CLK(R)	199.072  197.589/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.589/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.589/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.589/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.589/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.589/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.589/*       0.728/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.589/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.589/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.590/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.590/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.590/*       0.728/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.590/*       0.728/*         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.591/*       0.728/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.591/*       0.728/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.591/*       0.728/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.591/*       0.728/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.591/*       0.728/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.591/*       0.728/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.591/*       0.728/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SE    1
@(R)->SCAN_CLK(R)	199.072  197.591/*       0.728/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/SE    1
@(R)->SCAN_CLK(R)	199.072  197.591/*       0.728/*         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	199.323  197.661/*       0.477/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D    1
@(R)->SCAN_CLK(R)	199.189  197.707/*       0.611/*         U1_uart_sync/sync_bus_reg[5]/SE    1
@(R)->SCAN_CLK(R)	199.189  197.707/*       0.611/*         U1_uart_sync/sync_bus_reg[2]/SE    1
@(R)->SCAN_CLK(R)	199.189  197.707/*       0.611/*         U1_uart_sync/sync_bus_reg[4]/SE    1
@(R)->SCAN_CLK(R)	199.189  197.707/*       0.611/*         U1_uart_sync/sync_bus_reg[6]/SE    1
@(R)->SCAN_CLK(R)	199.189  197.707/*       0.611/*         U1_uart_sync/sync_bus_reg[7]/SE    1
@(R)->SCAN_CLK(R)	199.189  197.708/*       0.611/*         U1_uart_sync/sync_bus_reg[1]/SE    1
@(R)->SCAN_CLK(R)	199.189  197.708/*       0.611/*         U1_uart_sync/sync_bus_reg[0]/SE    1
@(R)->SCAN_CLK(R)	199.195  197.712/*       0.605/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/SE    1
@(R)->SCAN_CLK(R)	199.195  197.713/*       0.605/*         U1_uart_sync/enable_pulse_d_reg/SE    1
@(R)->SCAN_CLK(R)	199.195  197.714/*       0.605/*         U1_uart_sync/sync_flop_reg/SE    1
@(R)->SCAN_CLK(R)	199.195  197.714/*       0.605/*         U1_uart_sync/enable_flop_reg/SE    1
@(R)->SCAN_CLK(R)	199.195  197.715/*       0.605/*         U1_uart_sync/meta_flop_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	199.339  197.728/*       0.461/*         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.272  */197.896       */0.528         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.273  */197.903       */0.527         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.273  */197.908       */0.527         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.273  */197.908       */0.527         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.274  */197.913       */0.526         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.274  */197.916       */0.526         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.332  198.061/*       0.468/*         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.262  */198.106       */0.538         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.274  */198.399       */0.526         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.275  */198.406       */0.525         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.381  */198.408       */0.419         U1_uart_sync/enable_pulse_d_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.269  */198.444       */0.531         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.112  */198.476       */0.688         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.132  */198.512       */0.668         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.120  */198.648       */0.680         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.123  */198.663       */0.677         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.124  */198.670       */0.676         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.132  */198.719       */0.668         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.133  */198.722       */0.667         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.135  */198.737       */0.665         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.135  */198.739       */0.665         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.342  */198.743       */0.458         U1_uart_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	199.136  */198.744       */0.664         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.136  */198.745       */0.664         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.136  */198.748       */0.664         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.265  */198.753       */0.535         U1_uart_sync/meta_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.138  */198.757       */0.662         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.138  */198.760       */0.662         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.139  */198.762       */0.661         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.139  */198.762       */0.661         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.139  */198.762       */0.661         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.139  */198.762       */0.661         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.139  */198.764       */0.661         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.139  */198.765       */0.661         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.139  */198.765       */0.661         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.139  */198.766       */0.661         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.140  */198.768       */0.660         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.269  */198.776       */0.531         U1_uart_sync/sync_bus_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.270  */198.781       */0.530         U1_uart_sync/sync_bus_reg[5]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.271  */198.787       */0.529         U1_uart_sync/sync_bus_reg[3]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.272  */198.792       */0.528         U1_uart_sync/sync_bus_reg[6]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.273  */198.795       */0.527         U1_uart_sync/sync_bus_reg[1]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.273  */198.795       */0.527         U1_uart_sync/sync_bus_reg[7]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.273  */198.799       */0.527         U1_uart_sync/sync_bus_reg[4]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.277  */198.802       */0.523         U1_uart_sync/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.263  */198.808       */0.537         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.280  */198.831       */0.520         U1_uart_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.279  */198.844       */0.521         U1_uart_sync/sync_bus_reg[0]/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	199.387  */198.952       */0.413         U1_uart_sync/sync_flop_reg/D    1
