#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f8ef84b290 .scope module, "reg_tb" "reg_tb" 2 3;
 .timescale -9 -9;
v000001f8ef903fe0_0 .var "clk", 0 0;
v000001f8ef904080_0 .var "d", 0 0;
v000001f8ef904120_0 .var "en", 0 0;
v000001f8ef9041c0_0 .net "q", 0 0, v000001f8ef84c280_0;  1 drivers
v000001f8ef904260_0 .var "reset", 0 0;
S_000001f8ef84b420 .scope module, "circ" "register" 2 11, 3 1 0, S_000001f8ef84b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v000001f8ef847000_0 .net "clk", 0 0, v000001f8ef903fe0_0;  1 drivers
v000001f8ef846b60_0 .net "d", 0 0, v000001f8ef904080_0;  1 drivers
v000001f8ef84b5b0_0 .net "en", 0 0, v000001f8ef904120_0;  1 drivers
v000001f8ef84c280_0 .var "q", 0 0;
v000001f8ef84c320_0 .var "r_next", 0 0;
v000001f8ef903ea0_0 .var "r_reg", 0 0;
v000001f8ef903f40_0 .net "reset", 0 0, v000001f8ef904260_0;  1 drivers
E_000001f8ef909040 .event anyedge, v000001f8ef903ea0_0;
E_000001f8ef909500 .event anyedge, v000001f8ef84b5b0_0, v000001f8ef846b60_0, v000001f8ef903ea0_0;
E_000001f8ef909280 .event posedge, v000001f8ef903f40_0, v000001f8ef847000_0;
    .scope S_000001f8ef84b420;
T_0 ;
    %wait E_000001f8ef909280;
    %load/vec4 v000001f8ef903f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8ef903ea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f8ef84c320_0;
    %assign/vec4 v000001f8ef903ea0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f8ef84b420;
T_1 ;
    %wait E_000001f8ef909500;
    %load/vec4 v000001f8ef84b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001f8ef846b60_0;
    %store/vec4 v000001f8ef84c320_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f8ef903ea0_0;
    %store/vec4 v000001f8ef84c320_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f8ef84b420;
T_2 ;
    %wait E_000001f8ef909040;
    %load/vec4 v000001f8ef903ea0_0;
    %store/vec4 v000001f8ef84c280_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f8ef84b290;
T_3 ;
    %load/vec4 v000001f8ef903fe0_0;
    %inv;
    %store/vec4 v000001f8ef903fe0_0, 0, 1;
    %delay 10, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f8ef84b290;
T_4 ;
    %vpi_call 2 19 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f8ef84b290 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8ef903fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8ef904260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8ef904120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8ef904080_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8ef904260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8ef904120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8ef904080_0, 0;
    %delay 40, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001f8ef84b290;
T_5 ;
    %vpi_call 2 37 "$monitor", "clk=%b|reset=%b|en=%b|d=%b|q=%b", v000001f8ef903fe0_0, v000001f8ef904260_0, v000001f8ef904120_0, v000001f8ef904080_0, v000001f8ef9041c0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_tb.v";
    "reg.v";
