INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp1/exp1.srcs/sources_1/new/stallable_pipeline_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stallable_pipeline_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp1/exp1.srcs/sim_1/new/sim2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp1/exp1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
