From d2cf7bb93ff6b3b86b71d8abd39c08cc7df91580 Mon Sep 17 00:00:00 2001
From: Jason Hung <jhung@globalscaletechnologies.com>
Date: Tue, 12 Jun 2018 15:21:18 +0800
Subject: [PATCH 2/2] ddr: update ddr topology for ddr3 2gbytes

update ddr topology for ddr3-2cs-2GB
---
 ddr/tim_ddr/DDR_TOPOLOGY_5.txt | 23 +++++++++++++++++++++++
 script/buildtim.sh             |  2 +-
 2 files changed, 24 insertions(+), 1 deletion(-)
 create mode 100644 ddr/tim_ddr/DDR_TOPOLOGY_5.txt

diff --git a/ddr/tim_ddr/DDR_TOPOLOGY_5.txt b/ddr/tim_ddr/DDR_TOPOLOGY_5.txt
new file mode 100644
index 0000000..6e4942a
--- /dev/null
+++ b/ddr/tim_ddr/DDR_TOPOLOGY_5.txt
@@ -0,0 +1,23 @@
+#
+# This file is the input for A3700 DDR porting tool,
+# each item is one parameter for DDR topology, which will be parsed by
+# DDR tool and generate DDR register list accordingly.
+# Supported Marvell boards:
+#       DDR3 2CS : ESPRESSObin (2GB)
+#
+
+#DDR3
+ddr_type=0
+
+#2CS
+ddr_cs_mask=3
+
+#DDR3_1600K
+ddr_speedbin_index=12
+
+#16BIT
+ddr_bus_width_index=2
+
+#8Gbits (1GB)
+ddr_mem_size_index=4
+
diff --git a/script/buildtim.sh b/script/buildtim.sh
index 1587961..607fbd8 100755
--- a/script/buildtim.sh
+++ b/script/buildtim.sh
@@ -228,7 +228,7 @@ UART)
 esac
 
 case "$DDRTOPOLOGY" in
-CUST | [0-4])
+CUST | [0-5])
 	DDRTOPFILE=$CLOCKSPATH/DDR_TOPOLOGY_$DDRTOPOLOGY.$FILEEXT
 	;;
 *)
-- 
1.9.1

