/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/UART_RX.v {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/UART_RX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_RX

Top level modules:
	UART_RX

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/tests/Sudoku_Solver_TB.sv {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/tests/Sudoku_Solver_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Sudoku_Solver_TB

Top level modules:
	Sudoku_Solver_TB

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/src/Sudoku_Solver.sv {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/src/Sudoku_Solver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Sudoku_Solver
** Note: /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/src/Sudoku_Solver.sv(28): (vlog-13177) Promoting concatenation '{default:0}' to an assignment pattern:  Named element found.

Top level modules:
	Sudoku_Solver

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/src/Sudoku_Grid_Reader.sv {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/src/Sudoku_Grid_Reader.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Sudoku_Grid_Reader
** Note: /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/src/Sudoku_Grid_Reader.sv(11): (vlog-13177) Promoting concatenation '{default:0}' to an assignment pattern:  Named element found.

Top level modules:
	Sudoku_Grid_Reader

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/UART_TX.v {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/UART_TX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_TX

Top level modules:
	UART_TX

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/tests/Cell_TB.sv {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/tests/Cell_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Cell_TB

Top level modules:
	Cell_TB

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/tests/Scanner2_TB.sv {2 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/tests/Scanner2_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Scanner2_TB
** Warning: /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/tests/Scanner2_TB.sv(46): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	Scanner2_TB

} {} {}}
