

================================================================
== Vitis HLS Report for 'Write_Loop_proc_Pipeline_Write_Loop'
================================================================
* Date:           Fri Nov 28 18:38:38 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Write_Loop  |      257|      257|         3|          1|          1|   256|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln41_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln41"   --->   Operation 8 'read' 'add_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond51.i.i.i.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_1 = load i9 %j" [image_diff_posterize.c:95]   --->   Operation 11 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i64 %add_ln41_read" [image_diff_posterize.c:92]   --->   Operation 12 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.59ns)   --->   "%icmp_ln92 = icmp_eq  i9 %j_1, i9 256" [image_diff_posterize.c:92]   --->   Operation 13 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%add_ln92 = add i9 %j_1, i9 1" [image_diff_posterize.c:92]   --->   Operation 14 'add' 'add_ln92' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc60.i.i.i.i, void %Write_Loop_proc.exit.exitStub" [image_diff_posterize.c:92]   --->   Operation 15 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %j_1, i32 3, i32 7" [image_diff_posterize.c:95]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %lshr_ln" [image_diff_posterize.c:95]   --->   Operation 17 'zext' 'zext_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_0_addr = getelementptr i8 %image_diff_posterize_rowC_0, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 18 'getelementptr' 'image_diff_posterize_rowC_0_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_0_load = load i5 %image_diff_posterize_rowC_0_addr" [image_diff_posterize.c:95]   --->   Operation 19 'load' 'image_diff_posterize_rowC_0_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_1_addr = getelementptr i8 %image_diff_posterize_rowC_1, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 20 'getelementptr' 'image_diff_posterize_rowC_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_1_load = load i5 %image_diff_posterize_rowC_1_addr" [image_diff_posterize.c:95]   --->   Operation 21 'load' 'image_diff_posterize_rowC_1_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_2_addr = getelementptr i8 %image_diff_posterize_rowC_2, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 22 'getelementptr' 'image_diff_posterize_rowC_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_2_load = load i5 %image_diff_posterize_rowC_2_addr" [image_diff_posterize.c:95]   --->   Operation 23 'load' 'image_diff_posterize_rowC_2_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_3_addr = getelementptr i8 %image_diff_posterize_rowC_3, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 24 'getelementptr' 'image_diff_posterize_rowC_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_3_load = load i5 %image_diff_posterize_rowC_3_addr" [image_diff_posterize.c:95]   --->   Operation 25 'load' 'image_diff_posterize_rowC_3_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_4_addr = getelementptr i8 %image_diff_posterize_rowC_4, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 26 'getelementptr' 'image_diff_posterize_rowC_4_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_4_load = load i5 %image_diff_posterize_rowC_4_addr" [image_diff_posterize.c:95]   --->   Operation 27 'load' 'image_diff_posterize_rowC_4_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_5_addr = getelementptr i8 %image_diff_posterize_rowC_5, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 28 'getelementptr' 'image_diff_posterize_rowC_5_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_5_load = load i5 %image_diff_posterize_rowC_5_addr" [image_diff_posterize.c:95]   --->   Operation 29 'load' 'image_diff_posterize_rowC_5_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_6_addr = getelementptr i8 %image_diff_posterize_rowC_6, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 30 'getelementptr' 'image_diff_posterize_rowC_6_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_6_load = load i5 %image_diff_posterize_rowC_6_addr" [image_diff_posterize.c:95]   --->   Operation 31 'load' 'image_diff_posterize_rowC_6_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_7_addr = getelementptr i8 %image_diff_posterize_rowC_7, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 32 'getelementptr' 'image_diff_posterize_rowC_7_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_7_load = load i5 %image_diff_posterize_rowC_7_addr" [image_diff_posterize.c:95]   --->   Operation 33 'load' 'image_diff_posterize_rowC_7_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i9 %j_1" [image_diff_posterize.c:95]   --->   Operation 34 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln92 = store i9 %add_ln92, i9 %j" [image_diff_posterize.c:92]   --->   Operation 35 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 36 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_0_load = load i5 %image_diff_posterize_rowC_0_addr" [image_diff_posterize.c:95]   --->   Operation 36 'load' 'image_diff_posterize_rowC_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_1_load = load i5 %image_diff_posterize_rowC_1_addr" [image_diff_posterize.c:95]   --->   Operation 37 'load' 'image_diff_posterize_rowC_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_2_load = load i5 %image_diff_posterize_rowC_2_addr" [image_diff_posterize.c:95]   --->   Operation 38 'load' 'image_diff_posterize_rowC_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_3_load = load i5 %image_diff_posterize_rowC_3_addr" [image_diff_posterize.c:95]   --->   Operation 39 'load' 'image_diff_posterize_rowC_3_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_4_load = load i5 %image_diff_posterize_rowC_4_addr" [image_diff_posterize.c:95]   --->   Operation 40 'load' 'image_diff_posterize_rowC_4_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_5_load = load i5 %image_diff_posterize_rowC_5_addr" [image_diff_posterize.c:95]   --->   Operation 41 'load' 'image_diff_posterize_rowC_5_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_6_load = load i5 %image_diff_posterize_rowC_6_addr" [image_diff_posterize.c:95]   --->   Operation 42 'load' 'image_diff_posterize_rowC_6_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_7_load = load i5 %image_diff_posterize_rowC_7_addr" [image_diff_posterize.c:95]   --->   Operation 43 'load' 'image_diff_posterize_rowC_7_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 44 [1/1] (0.58ns)   --->   "%tmp_i_i_i = mux i8 @_ssdm_op_Mux.ap_auto.8i8.i3, i8 %image_diff_posterize_rowC_0_load, i8 %image_diff_posterize_rowC_1_load, i8 %image_diff_posterize_rowC_2_load, i8 %image_diff_posterize_rowC_3_load, i8 %image_diff_posterize_rowC_4_load, i8 %image_diff_posterize_rowC_5_load, i8 %image_diff_posterize_rowC_6_load, i8 %image_diff_posterize_rowC_7_load, i3 %trunc_ln95" [image_diff_posterize.c:95]   --->   Operation 44 'mux' 'tmp_i_i_i' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [image_diff_posterize.c:93]   --->   Operation 45 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [image_diff_posterize.c:94]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [image_diff_posterize.c:95]   --->   Operation 47 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (7.30ns)   --->   "%write_ln95 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem2_addr, i8 %tmp_i_i_i, i1 1" [image_diff_posterize.c:95]   --->   Operation 48 'write' 'write_ln95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.cond51.i.i.i.i" [image_diff_posterize.c:92]   --->   Operation 49 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('j') [11]  (0 ns)
	'load' operation ('j', image_diff_posterize.c:95) on local variable 'j' [17]  (0 ns)
	'add' operation ('add_ln92', image_diff_posterize.c:92) [20]  (0.715 ns)
	'store' operation ('store_ln92', image_diff_posterize.c:92) of variable 'add_ln92', image_diff_posterize.c:92 on local variable 'j' [47]  (0.387 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('image_diff_posterize_rowC_0_load', image_diff_posterize.c:95) on array 'image_diff_posterize_rowC_0' [29]  (0.667 ns)
	'mux' operation ('tmp_i_i_i', image_diff_posterize.c:95) [45]  (0.584 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln95', image_diff_posterize.c:95) on port 'gmem2' (image_diff_posterize.c:95) [46]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
