<def f='llvm/build/lib/Target/AArch64/AArch64GenAsmMatcher.inc' l='199' ll='271'/>
<doc f='llvm/build/lib/Target/AArch64/AArch64GenAsmMatcher.inc' l='198'>// Bits for subtarget features that participate in instruction matching.</doc>
<def f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='35' ll='74'/>
<def f='llvm/build/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc' l='16165' ll='16237'/>
<doc f='llvm/build/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc' l='16164'>// Bits for subtarget features that participate in instruction matching.</doc>
<def f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='35' ll='95'/>
<def f='llvm/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc' l='57' ll='126'/>
<def f='llvm/build/lib/Target/AMDGPU/R600GenMCCodeEmitter.inc' l='1821' ll='1822'/>
<doc f='llvm/build/lib/Target/AMDGPU/R600GenMCCodeEmitter.inc' l='1820'>// Bits for subtarget features that participate in instruction matching.</doc>
<def f='llvm/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc' l='38156' ll='38225'/>
<doc f='llvm/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc' l='38155'>// Bits for subtarget features that participate in instruction matching.</doc>
<def f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='35' ll='115'/>
<def f='llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc' l='135' ll='201'/>
<def f='llvm/build/lib/Target/AVR/AVRGenAsmMatcher.inc' l='56' ll='75'/>
<def f='llvm/build/lib/Target/BPF/BPFGenAsmMatcher.inc' l='48' ll='49'/>
<def f='llvm/build/lib/Target/BPF/BPFGenMCCodeEmitter.inc' l='739' ll='740'/>
<doc f='llvm/build/lib/Target/BPF/BPFGenMCCodeEmitter.inc' l='738'>// Bits for subtarget features that participate in instruction matching.</doc>
<def f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='48' ll='68'/>
<def f='llvm/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc' l='11704' ll='11724'/>
<doc f='llvm/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc' l='11703'>// Bits for subtarget features that participate in instruction matching.</doc>
<def f='llvm/build/lib/Target/Lanai/LanaiGenAsmMatcher.inc' l='56' ll='57'/>
<def f='llvm/build/lib/Target/MSP430/MSP430GenAsmMatcher.inc' l='48' ll='49'/>
<def f='llvm/build/lib/Target/Mips/MipsGenAsmMatcher.inc' l='106' ll='160'/>
<def f='llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc' l='35' ll='80'/>
<def f='llvm/build/lib/Target/PowerPC/PPCGenAsmMatcher.inc' l='48' ll='50'/>
<def f='llvm/build/lib/Target/PowerPC/PPCGenGlobalISel.inc' l='35' ll='67'/>
<def f='llvm/build/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc' l='7331' ll='7333'/>
<doc f='llvm/build/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc' l='7330'>// Bits for subtarget features that participate in instruction matching.</doc>
<def f='llvm/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc' l='91' ll='118'/>
<def f='llvm/build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc' l='17619' ll='17646'/>
<doc f='llvm/build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc' l='17618'>// Bits for subtarget features that participate in instruction matching.</doc>
<def f='llvm/build/lib/Target/RISCV/RISCVGenGlobalISel.inc' l='35' ll='52'/>
<def f='llvm/build/lib/Target/Sparc/SparcGenAsmMatcher.inc' l='56' ll='63'/>
<def f='llvm/build/lib/Target/Sparc/SparcGenMCCodeEmitter.inc' l='1766' ll='1773'/>
<doc f='llvm/build/lib/Target/Sparc/SparcGenMCCodeEmitter.inc' l='1765'>// Bits for subtarget features that participate in instruction matching.</doc>
<def f='llvm/build/lib/Target/SystemZ/SystemZGenAsmMatcher.inc' l='56' ll='93'/>
<def f='llvm/build/lib/Target/SystemZ/SystemZGenMCCodeEmitter.inc' l='8969' ll='9006'/>
<doc f='llvm/build/lib/Target/SystemZ/SystemZGenMCCodeEmitter.inc' l='8968'>// Bits for subtarget features that participate in instruction matching.</doc>
<def f='llvm/build/lib/Target/WebAssembly/WebAssemblyGenAsmMatcher.inc' l='48' ll='60'/>
<def f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='50' ll='56'/>
<def f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='35' ll='158'/>
