

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl2/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:2 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
183c9781a2853cb79f2942d6c5929a5a  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsLib.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore "
Parsing file _cuobjdump_complete_output_0MmnVY
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x4091e6, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sbuf" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c8 (_1.ptx:158) @%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f8 (_1.ptx:201) @%p2 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:211) @%p3 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:243) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x678 (_1.ptx:336) @%p5 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:344) mov.s32 %r56, 4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x988 (_1.ptx:482) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9e8 (_1.ptx:497) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa00 (_1.ptx:501) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa60 (_1.ptx:516) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xae0 (_1.ptx:538) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (_1.ptx:545) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee0 (_1.ptx:716) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf40 (_1.ptx:731) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf58 (_1.ptx:735) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb8 (_1.ptx:750) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_1.ptx:763) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:786) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1190 (_1.ptx:838) @%p1 bra $Lt_10_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1198 (_1.ptx:839) bra.uni $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11f8 (_1.ptx:853) @%p3 bra $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1298 (_1.ptx:879) @%p4 bra $Lt_10_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1310 (_1.ptx:921) @%p1 bra $Lt_11_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1318 (_1.ptx:922) bra.uni $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1408 (_1.ptx:958) @%p3 bra $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1518 (_1.ptx:999) @%p4 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1648 (_1.ptx:1042) @%p5 bra $Lt_11_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1688 (_1.ptx:1052) @%p6 bra $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1750 (_1.ptx:1084) @%p7 bra $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1918 (_1.ptx:1154) @%p8 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (_1.ptx:1162) mov.s32 %r75, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1978 (_1.ptx:1172) @%p9 bra $Lt_11_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a60 (_1.ptx:1249) @%p1 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a68 (_1.ptx:1250) bra.uni $LBB4__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_dqnDwj"
Running: cat _ptx_dqnDwj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_CxV2bF
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_CxV2bF --output-file  /dev/null 2> _ptx_dqnDwjinfo"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=12, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=2, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=42, lmem=0, smem=0, cmem=152
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=10, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_dqnDwj _ptx2_CxV2bF _ptx_dqnDwjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x408f12, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x408cd8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x408a33, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsSort.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x405d57, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b70 (_2.ptx:77) @!%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b80 (_2.ptx:80) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b90 (_2.ptx:83) @!%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1ba0 (_2.ptx:86) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c40 (_2.ptx:120) @%p2 bra $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c50 (_2.ptx:122) @%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:124) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c80 (_2.ptx:130) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cd8 (_2.ptx:144) @!%p4 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ce8 (_2.ptx:147) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1cf8 (_2.ptx:150) @!%p5 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d08 (_2.ptx:153) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45740_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e08 (_2.ptx:211) @%p1 bra $Lt_2_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e50 (_2.ptx:223) @%p2 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ea0 (_2.ptx:234) @%p4 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1eb0 (_2.ptx:236) @%p5 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ec0 (_2.ptx:238) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ee0 (_2.ptx:244) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f40 (_2.ptx:259) @!%p6 bra $Lt_2_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1f50 (_2.ptx:262) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f60 (_2.ptx:265) @!%p7 bra $Lt_2_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1f70 (_2.ptx:268) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1fa0 (_2.ptx:280) @%p8 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1fb8 (_2.ptx:283) @%p9 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1fd0 (_2.ptx:286) bra.uni $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1fe8 (_2.ptx:291) @%p10 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2020 (_2.ptx:303) @%p11 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2070 (_2.ptx:317) @%p12 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x20c0 (_2.ptx:328) @%p14 bra $Lt_2_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x20d0 (_2.ptx:330) @%p15 bra $Lt_2_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x20e0 (_2.ptx:332) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2100 (_2.ptx:338) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2160 (_2.ptx:353) @!%p16 bra $Lt_2_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2170 (_2.ptx:356) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2180 (_2.ptx:359) @!%p17 bra $Lt_2_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2190 (_2.ptx:362) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x21c0 (_2.ptx:374) @%p18 bra $Lt_2_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x21d8 (_2.ptx:377) @%p19 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x21f0 (_2.ptx:380) bra.uni $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2208 (_2.ptx:385) @%p20 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2240 (_2.ptx:397) @%p21 bra $Lt_2_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45823_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2320 (_2.ptx:446) @%p1 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2350 (_2.ptx:455) @%p2 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2390 (_2.ptx:465) @%p3 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23e0 (_2.ptx:476) @%p5 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23f0 (_2.ptx:478) @%p6 bra $Lt_3_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2400 (_2.ptx:480) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2420 (_2.ptx:486) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2480 (_2.ptx:501) @!%p7 bra $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2490 (_2.ptx:504) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24a0 (_2.ptx:507) @!%p8 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24b0 (_2.ptx:510) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24e0 (_2.ptx:522) @%p9 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x24f8 (_2.ptx:525) @%p10 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2510 (_2.ptx:528) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2528 (_2.ptx:533) @%p11 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2560 (_2.ptx:545) @%p12 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2580 (_2.ptx:551) @%p13 bra $Lt_3_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x25b8 (_2.ptx:562) @%p14 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25f8 (_2.ptx:572) @%p15 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2648 (_2.ptx:583) @%p17 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2658 (_2.ptx:585) @%p18 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2668 (_2.ptx:587) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2688 (_2.ptx:593) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x26e8 (_2.ptx:608) @!%p19 bra $Lt_3_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26f8 (_2.ptx:611) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2708 (_2.ptx:614) @!%p20 bra $Lt_3_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2718 (_2.ptx:617) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2748 (_2.ptx:629) @%p21 bra $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2760 (_2.ptx:632) @%p22 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2778 (_2.ptx:635) bra.uni $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2790 (_2.ptx:640) @%p23 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x27c8 (_2.ptx:652) @%p24 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x27e8 (_2.ptx:658) @%p25 bra $Lt_3_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2868 (_2.ptx:693) @%p1 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2910 (_2.ptx:716) @%p4 bra $Lt_4_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2928 (_2.ptx:720) @%p5 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2938 (_2.ptx:722) @%p6 bra $Lt_4_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2948 (_2.ptx:724) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2968 (_2.ptx:730) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x29c8 (_2.ptx:745) @!%p7 bra $Lt_4_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x29d8 (_2.ptx:748) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x29e8 (_2.ptx:751) @!%p8 bra $Lt_4_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29f8 (_2.ptx:754) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2a20 (_2.ptx:765) @%p9 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2a38 (_2.ptx:768) bra.uni $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2a50 (_2.ptx:773) @%p10 bra $Lt_4_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2a60 (_2.ptx:775) @%p11 bra $Lt_4_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2a70 (_2.ptx:777) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2a90 (_2.ptx:783) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2af0 (_2.ptx:798) @!%p12 bra $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2b00 (_2.ptx:801) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2b10 (_2.ptx:804) @!%p13 bra $Lt_4_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2b20 (_2.ptx:807) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2b48 (_2.ptx:818) @%p14 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45960_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bc0 (_2.ptx:854) @%p1 bra $Lt_5_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2be8 (_2.ptx:860) bra.uni $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c50 (_2.ptx:880) @%p2 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c68 (_2.ptx:884) @%p3 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2cb0 (_2.ptx:893) @%p4 bra $Lt_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d00 (_2.ptx:904) @%p6 bra $Lt_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d10 (_2.ptx:906) @%p7 bra $Lt_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d20 (_2.ptx:908) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2d40 (_2.ptx:914) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2da0 (_2.ptx:929) @!%p8 bra $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2db0 (_2.ptx:932) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2dc0 (_2.ptx:935) @!%p9 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2dd0 (_2.ptx:938) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2df8 (_2.ptx:949) @%p10 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2e20 (_2.ptx:954) bra.uni $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2e70 (_2.ptx:966) @%p11 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2e80 (_2.ptx:968) @%p12 bra $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2e90 (_2.ptx:970) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2eb0 (_2.ptx:976) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2f10 (_2.ptx:991) @!%p13 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2f20 (_2.ptx:994) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2f30 (_2.ptx:997) @!%p14 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2f40 (_2.ptx:1000) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2f68 (_2.ptx:1011) @%p15 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2fd0 (_2.ptx:1029) @%p16 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2ff0 (_2.ptx:1035) @%p17 bra $Lt_5_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (_2.ptx:1036) mov.s32 %r65, 256;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3010 (_2.ptx:1039) @%p18 bra $Lt_5_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (_2.ptx:1050) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46035_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46032_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46033_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46034_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3090 (_2.ptx:1080) @%p1 bra $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3098 (_2.ptx:1081) bra.uni $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x30d8 (_2.ptx:1091) @%p2 bra $Lt_6_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_2.ptx:1110) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3180 (_2.ptx:1117) @%p3 bra $Lt_6_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x31c8 (_2.ptx:1127) bra.uni $Lt_6_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3230 (_2.ptx:1147) @%p4 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3248 (_2.ptx:1151) @%p5 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3290 (_2.ptx:1160) @%p6 bra $Lt_6_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x32e0 (_2.ptx:1171) @%p8 bra $Lt_6_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x32f0 (_2.ptx:1173) @%p9 bra $Lt_6_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3300 (_2.ptx:1175) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3320 (_2.ptx:1181) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_2.ptx:1196) @!%p10 bra $Lt_6_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3390 (_2.ptx:1199) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x33a0 (_2.ptx:1202) @!%p11 bra $Lt_6_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x33b0 (_2.ptx:1205) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x33d8 (_2.ptx:1216) @%p12 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3400 (_2.ptx:1221) bra.uni $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3450 (_2.ptx:1233) @%p13 bra $Lt_6_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3460 (_2.ptx:1235) @%p14 bra $Lt_6_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3470 (_2.ptx:1237) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3490 (_2.ptx:1243) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x34f0 (_2.ptx:1258) @!%p15 bra $Lt_6_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3500 (_2.ptx:1261) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3510 (_2.ptx:1264) @!%p16 bra $Lt_6_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3520 (_2.ptx:1267) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3548 (_2.ptx:1278) @%p17 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x35b0 (_2.ptx:1296) @%p18 bra $Lt_6_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x35d0 (_2.ptx:1302) @%p19 bra $Lt_6_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d8 (_2.ptx:1303) ld.shared.s32 %r80, [__cuda_local_var_46034_30_non_const_bs_numElement];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x35e8 (_2.ptx:1305) @%p20 bra $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x36b8 (_2.ptx:1348) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3708 (_2.ptx:1361) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3798 (_2.ptx:1393) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (_2.ptx:1406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3878 (_2.ptx:1438) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c8 (_2.ptx:1452) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3958 (_2.ptx:1484) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39a8 (_2.ptx:1498) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a38 (_2.ptx:1530) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_2.ptx:1545) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b20 (_2.ptx:1577) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b80 (_2.ptx:1594) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3c10 (_2.ptx:1628) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d08 (_2.ptx:1667) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3c70 (_2.ptx:1642) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3cf8 (_2.ptx:1662) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d98 (_2.ptx:1701) @%p1 bra $Lt_14_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f60 (_2.ptx:1780) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3db8 (_2.ptx:1705) @%p2 bra $Lt_14_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3dc8 (_2.ptx:1707) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e40 (_2.ptx:1726) @%p4 bra $Lt_14_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e50 (_2.ptx:1728) @%p5 bra $Lt_14_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e60 (_2.ptx:1730) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3e80 (_2.ptx:1736) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3ee0 (_2.ptx:1751) @!%p6 bra $Lt_14_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3ef0 (_2.ptx:1754) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3f00 (_2.ptx:1757) @!%p7 bra $Lt_14_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f10 (_2.ptx:1760) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3ff0 (_2.ptx:1813) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4070 (_2.ptx:1836) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4028 (_2.ptx:1820) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4038 (_2.ptx:1823) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4100 (_2.ptx:1869) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4140 (_2.ptx:1877) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_XMJoDk"
Running: cat _ptx_XMJoDk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_oo6OP2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_oo6OP2 --output-file  /dev/null 2> _ptx_XMJoDkinfo"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=8, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=23, lmem=0, smem=4108, cmem=84
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=23, lmem=0, smem=4096, cmem=76
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=18, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=21, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=19, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_XMJoDk _ptx2_oo6OP2 _ptx_XMJoDkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x405c35, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x405b12, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x4059e3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4058a0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4057b1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4056c2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4055d3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x4054e4, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x4053eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x4052d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x40515f, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x405032, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x404ee5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x404db8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x402ffb, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x41c0 (_3.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x41e8 (_3.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x42b8 (_3.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4320 (_3.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4350 (_3.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4410 (_3.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4420 (_3.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4658 (_3.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4680 (_3.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4730 (_3.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4750 (_3.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4788 (_3.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (_3.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4838 (_3.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4860 (_3.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4920 (_3.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4930 (_3.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4988 (_3.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a08 (_3.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4cb8 (_3.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ce8 (_3.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e10 (_3.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e60 (_3.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e98 (_3.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ec0 (_3.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f70 (_3.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4f90 (_3.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4fc8 (_3.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (_3.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5030 (_3.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5058 (_3.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5118 (_3.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5128 (_3.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5160 (_3.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51b8 (_3.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x51d8 (_3.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5228 (_3.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5328 (_3.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5348 (_3.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5450 (_3.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5470 (_3.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5520 (_3.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5540 (_3.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5568 (_3.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5610 (_3.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5628 (_3.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5650 (_3.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5710 (_3.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5720 (_3.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5790 (_3.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57b0 (_3.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5850 (_3.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5880 (_3.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x58e0 (_3.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5900 (_3.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b0 (_3.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59d0 (_3.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x59f8 (_3.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5aa0 (_3.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5ab8 (_3.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5ae0 (_3.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (_3.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5bb0 (_3.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5be0 (_3.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_3.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5c40 (_3.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c60 (_3.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d68 (_3.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5d88 (_3.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e38 (_3.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5e58 (_3.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5e80 (_3.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ed0 (_3.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5ee8 (_3.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5f10 (_3.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd0 (_3.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5fe0 (_3.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6050 (_3.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6070 (_3.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6110 (_3.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6140 (_3.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x61a0 (_3.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x61c0 (_3.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6270 (_3.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6290 (_3.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x62b8 (_3.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6308 (_3.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6320 (_3.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6348 (_3.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6408 (_3.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6418 (_3.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6448 (_3.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_3.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5mFp7R"
Running: cat _ptx_5mFp7R | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_TntZPI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_TntZPI --output-file  /dev/null 2> _ptx_5mFp7Rinfo"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5mFp7R _ptx2_TntZPI _ptx_5mFp7Rinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x402fab, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x402f5b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x402f0b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x402688, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		809.186000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x408a33 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (2046,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 17280 (ipc=34.6) sim_rate=751 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:44:31 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 42464 (ipc=42.5) sim_rate=1769 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:44:32 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 63360 (ipc=42.2) sim_rate=2346 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:44:35 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 155520 (ipc=51.8) sim_rate=5554 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:44:36 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(16,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3640,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3641,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3641,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3642,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3647,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3647,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3648,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3648,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3653,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3654,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3678,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3679,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3684,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3685,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3699,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3700,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3703,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3704,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3708,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3709,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3712,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3712,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3713,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3713,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3714,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3715,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3716,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3717,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3718,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3719,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 247808 (ipc=55.1) sim_rate=8545 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:44:37 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(23,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5741,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5742,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5742,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5743,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5748,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5749,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5752,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5753,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5758,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5759,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(42,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5786,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5787,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5793,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5794,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5809,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5810,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5821,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5822,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5830,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5831,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5836,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5837,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5840,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5841,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5841,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5842,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5847,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5848,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5848,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5849,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 408960 (ipc=68.2) sim_rate=13632 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:44:38 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(32,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7833,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7834,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7838,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7839,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7843,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7850,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7851,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7855,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7856,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7896,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7897,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7902,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7903,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7912,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7913,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7918,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7919,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7937,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7938,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7938,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7939,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(55,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7943,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7943,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7944,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7944,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7948,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7949,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7955,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7956,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 580928 (ipc=72.6) sim_rate=18739 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:44:39 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(50,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 675616 (ipc=71.1) sim_rate=21113 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:44:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9931,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9932,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9937,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9938,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9943,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9944,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9944,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9945,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9952,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9953,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9985,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9986,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9999,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(10000,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10000,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10001,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10038,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(10039,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10045,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(10046,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10055,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10056,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10061,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10062,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10062,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(10063,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10065,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(10066,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10068,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10069,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(73,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 809120 (ipc=73.6) sim_rate=24518 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:44:41 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(79,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12027,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12028,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12030,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(12031,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12037,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(12038,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12038,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(12039,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12047,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12048,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12071,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12072,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12083,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12084,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12089,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12090,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (12141,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(12142,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12147,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12148,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (12148,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(12149,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12165,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(12166,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (12170,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(12171,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12174,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12175,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12175,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12176,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 932416 (ipc=74.6) sim_rate=27424 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:44:42 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(82,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1033056 (ipc=73.8) sim_rate=29515 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:44:43 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(98,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14115,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(14116,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14124,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(14125,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14133,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(14134,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14140,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14141,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14144,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14145,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14172,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14173,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14180,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14181,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14181,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(14182,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (14239,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(14240,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14274,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14275,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14281,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14282,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14289,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14290,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14292,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14293,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14296,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14297,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14300,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14301,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(101,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1188032 (ipc=76.6) sim_rate=33000 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:44:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16212,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16213,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16227,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16227,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16228,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16228,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16230,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16231,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16237,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16238,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(110,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16268,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16268,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16269,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16269,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16269,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16270,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16336,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16337,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16370,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16371,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16371,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16372,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16389,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16390,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16419,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16420,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16421,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16422,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16429,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16430,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1283712 (ipc=75.5) sim_rate=34694 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:44:45 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18304,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18305,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18315,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18316,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18316,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18322,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18323,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18332,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18355,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18356,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18363,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18364,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18368,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18369,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18430,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18431,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18456,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18457,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(128,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18459,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18460,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18493,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18494,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1439968 (ipc=77.8) sim_rate=37893 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:44:46 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18517,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18518,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18524,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18525,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18527,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18528,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(134,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1540384 (ipc=77.0) sim_rate=39497 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:44:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20407,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20408,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20417,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20418,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20430,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(20431,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20433,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20434,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20439,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(20440,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20447,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20448,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20455,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20456,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20460,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20461,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20518,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20519,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20543,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20544,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20550,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(20551,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20590,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20591,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20634,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20635,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20645,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20646,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20648,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20649,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(140,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1672480 (ipc=77.8) sim_rate=41812 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:44:48 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(150,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22508,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22509,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22510,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(22511,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (22532,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(22533,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22537,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(22538,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22545,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(22546,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22549,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(22550,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22556,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(22557,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22564,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(22565,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22605,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(22606,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22636,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(22637,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22638,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(22639,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22677,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(22678,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22725,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22726,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22743,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22744,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22751,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22752,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 1796032 (ipc=78.1) sim_rate=43805 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:44:49 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(153,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1897344 (ipc=77.4) sim_rate=45174 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:44:50 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(167,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24656,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(24657,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24661,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(24662,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24665,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(24666,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24674,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24675,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24675,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(24676,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (24681,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(24682,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24682,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(24683,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24693,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(24694,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24696,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(24697,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24725,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(24726,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24728,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(24729,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24768,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(24769,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24814,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(24815,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (24835,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(24836,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24840,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(24841,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(167,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 2051936 (ipc=78.9) sim_rate=47719 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:44:51 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26749,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26750,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26750,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26751,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(177,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26768,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26769,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26786,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(26787,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26787,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(26788,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (26798,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(26799,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26799,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(26800,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26804,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(26805,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (26816,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(26817,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26817,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(26818,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26823,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(26824,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26862,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(26863,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26901,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(26902,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26924,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26925,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26926,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(26927,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 2137216 (ipc=79.2) sim_rate=48573 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:44:52 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(191,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28873,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28874,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28879,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28880,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28888,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28889,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28905,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28906,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28910,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28911,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28925,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28926,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28926,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28927,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28931,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28932,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28940,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28941,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(209,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28944,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28945,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28946,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28947,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28958,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28959,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28990,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28991,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 2305856 (ipc=79.5) sim_rate=51241 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:44:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29011,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29012,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29017,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29018,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(203,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 2403232 (ipc=78.8) sim_rate=52244 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:44:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30963,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30964,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30965,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30966,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30974,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30975,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31035,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31036,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31046,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31047,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31054,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31055,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31056,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(31057,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31059,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31060,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31062,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31063,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31067,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31068,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31068,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31069,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31074,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(31075,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31080,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31081,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31099,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31100,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31105,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31106,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(210,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 2530176 (ipc=79.1) sim_rate=53833 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:44:55 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(225,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33051,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33052,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33055,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33056,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33071,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(33072,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33134,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33135,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33144,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(33145,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33169,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33170,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33171,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33172,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33180,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33181,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33186,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33187,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33187,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33187,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(33188,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(33188,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33199,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33199,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33199,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33200,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33200,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33200,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33214,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33215,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2659456 (ipc=79.4) sim_rate=55405 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:44:56 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(229,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 2759200 (ipc=78.8) sim_rate=56310 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:44:57 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(229,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (35138,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(35139,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (35146,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(35147,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (35163,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(35164,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (35243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(35244,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35248,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35249,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35266,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35267,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (35267,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(35268,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (35280,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(35281,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35283,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (35285,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(35286,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (35296,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(35297,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (35300,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(35301,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (35304,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(35305,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (35313,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(35314,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (35321,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(35322,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(247,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2915456 (ipc=79.9) sim_rate=58309 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:44:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37222,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37223,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37232,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37233,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37246,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37247,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(264,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37356,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37357,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37366,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37367,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (37390,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(37391,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (37407,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(37408,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37410,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37411,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37420,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(37421,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37451,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37452,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37454,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37455,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (37460,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (37460,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(37461,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(37461,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (37464,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(37465,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (37470,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(37471,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2999936 (ipc=80.0) sim_rate=58822 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:44:59 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(264,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (39409,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(39410,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39414,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(39415,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39420,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39421,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 3134176 (ipc=79.3) sim_rate=60272 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:45:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39548,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(39549,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (39624,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(39625,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39636,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(39637,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(278,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39648,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(39649,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39692,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(39693,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39717,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(39718,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39746,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(39747,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39753,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39753,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(39754,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(39754,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39787,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(39788,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39793,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(39794,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39799,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(39800,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(281,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 3262400 (ipc=79.6) sim_rate=61554 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:45:01 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41611,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(41612,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41641,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(41642,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41648,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(41649,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41783,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(41784,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41857,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(41858,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41913,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(41914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41930,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(41931,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41936,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(41937,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41965,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(41966,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41980,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(41981,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (42002,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(42003,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42060,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42061,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (42066,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(42067,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42074,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(42075,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42080,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(42081,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(290,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 3359872 (ipc=79.1) sim_rate=62219 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:45:02 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(301,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43792,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43793,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43839,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(43840,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43845,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(43846,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 3488448 (ipc=79.3) sim_rate=63426 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:45:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (44034,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(44035,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (44058,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(44059,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (44114,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(44115,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44130,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44131,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44199,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(44200,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (44203,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(44204,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44214,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(44215,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (44220,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(44221,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (44276,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(44277,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (44301,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(44302,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (44336,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(44337,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (44342,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(44343,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(304,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 3609280 (ipc=79.3) sim_rate=64451 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:45:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (45983,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(45984,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(318,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46046,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46047,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46063,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(46064,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46204,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(46205,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46290,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(46291,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46338,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(46339,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46377,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(46378,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46444,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(46445,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46471,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46472,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46477,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(46478,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (46513,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(46514,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46530,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46531,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46536,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46537,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46558,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(46559,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46580,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(46581,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 3711968 (ipc=79.0) sim_rate=65122 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:45:05 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(320,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (48187,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(48188,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (48264,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(48265,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (48270,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(48271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (48397,0), 5 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(321,0,0) tid=(223,0,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(48398,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 3840928 (ipc=79.2) sim_rate=66222 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:45:06 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (48536,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(48537,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (48540,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(48541,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (48591,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(48592,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (48686,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(48687,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48692,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(48693,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48698,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(48699,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (48721,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(48722,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (48729,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(48730,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (48807,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(48808,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (48835,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(48836,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (48872,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(48873,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(342,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3956032 (ipc=79.1) sim_rate=67051 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:45:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (50377,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(50378,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (50469,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(50470,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (50471,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(50472,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (50613,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(50614,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (50735,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(50736,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(355,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (50819,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(50820,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (50820,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(50821,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (50888,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(50889,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (50889,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(50890,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (50938,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(50939,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (50948,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(50949,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (50964,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(50965,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 4038528 (ipc=79.2) sim_rate=67308 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:45:08 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (51047,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(51048,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (51069,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(51070,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51073,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51074,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(356,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52564,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(52565,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (52663,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(52664,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (52669,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(52670,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (52810,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(52811,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (52941,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(52942,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 4193952 (ipc=79.1) sim_rate=68753 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:45:09 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (53013,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(53014,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (53043,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(53044,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (53081,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(53082,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (53104,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(53105,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (53161,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(53162,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (53171,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(53172,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (53181,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(53182,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(370,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (53259,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(53260,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (53281,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(53282,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53283,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(53284,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 4267040 (ipc=79.0) sim_rate=68823 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:45:10 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(377,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (54760,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(54761,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (54859,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(54860,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (54898,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(54899,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (55042,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(55043,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55219,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55220,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55224,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(55225,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55295,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(55296,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55299,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(55300,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55305,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(55306,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55376,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55377,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55391,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(55392,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (55397,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(55398,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55462,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(55463,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 4387040 (ipc=79.0) sim_rate=69635 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:45:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (55509,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(55510,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55513,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(55514,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(377,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (56965,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(56966,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 4494944 (ipc=78.9) sim_rate=70233 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:45:12 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(393,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57049,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(57050,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57112,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(57113,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (57254,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(57255,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57417,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(57418,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57433,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(57434,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (57513,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(57514,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (57538,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(57539,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57544,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57545,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (57608,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(57609,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (57618,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(57619,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (57624,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(57625,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (57681,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(57682,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (57755,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(57756,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (57789,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(57790,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(400,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 4621056 (ipc=79.0) sim_rate=71093 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:45:13 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (59200,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(59201,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (59260,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(59261,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (59350,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(59351,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(413,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (59452,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(59453,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (59638,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(59639,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (59664,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(59665,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59719,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(59720,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (59763,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(59764,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (59784,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(59785,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (59830,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(59831,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (59838,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(59839,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59866,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(59867,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (59915,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(59916,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (59996,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(59997,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 4735648 (ipc=78.9) sim_rate=71752 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:45:14 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (60012,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(60013,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(409,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (61415,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(61416,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (61474,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(61475,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 4847296 (ipc=78.8) sim_rate=72347 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:45:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (61599,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(61600,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (61649,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(61650,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (61832,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(61833,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(430,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61871,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(61872,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61922,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(61923,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (61997,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(61998,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (62018,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(62019,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (62028,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(62029,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (62080,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(62081,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (62097,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(62098,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (62143,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(62144,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (62216,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(62217,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (62219,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(62220,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 4973536 (ipc=78.9) sim_rate=73140 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:45:16 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(427,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (63618,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(63619,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63689,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(63690,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (63808,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(63809,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (63843,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(63844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (64047,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(64048,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (64074,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(64075,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (64189,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(64190,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (64195,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(64196,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (64243,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(64244,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (64250,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(64251,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(437,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (64356,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(64357,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (64361,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(64362,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (64363,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(64364,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (64425,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(64426,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (64439,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(64440,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 5085152 (ipc=78.8) sim_rate=73697 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:45:17 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(450,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (65841,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(65842,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (65899,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(65900,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 5200288 (ipc=78.8) sim_rate=74289 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:45:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (66031,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(66032,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (66038,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(66039,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (66261,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(66262,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (66281,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(66282,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (66408,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(66409,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (66431,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(66432,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (66462,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(66463,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (66469,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(66470,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (66558,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(66559,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (66566,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(66567,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (66569,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(66570,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (66648,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(66649,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (66657,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(66658,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(450,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 5324736 (ipc=78.9) sim_rate=74996 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:45:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (68050,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(68051,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(474,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (68108,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(68109,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (68230,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(68231,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (68253,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(68254,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (68488,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(68489,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (68498,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(68499,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (68613,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(68614,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (68627,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(68628,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (68656,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(68657,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (68680,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(68681,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (68752,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(68753,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (68771,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(68772,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (68779,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(68780,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (68865,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(68866,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (68880,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(68881,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 5434752 (ipc=78.8) sim_rate=75482 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:45:20 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(478,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (70265,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(70266,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (70332,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(70333,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (70419,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(70420,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (70456,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(70457,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(483,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 5554784 (ipc=78.8) sim_rate=76092 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:45:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (70697,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(70698,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (70702,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(70703,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (70827,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(70828,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (70851,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(70852,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70855,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(70856,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70920,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(70921,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (70985,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(70986,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (70987,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(70988,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (70991,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(70992,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (71050,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(71051,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (71120,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(71121,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(484,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 5676128 (ipc=78.8) sim_rate=76704 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:45:22 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (72489,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(72490,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (72539,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(72540,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (72623,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(72624,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (72710,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(72711,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(506,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (72905,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(72906,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (72972,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(72973,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (73034,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(73035,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (73045,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(73046,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73063,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(73064,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (73152,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(73153,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (73187,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(73188,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (73207,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(73208,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (73218,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(73219,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (73309,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(73310,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (73327,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(73328,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 5785600 (ipc=78.7) sim_rate=77141 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:45:23 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(501,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (74702,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(74703,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (74751,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(74752,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (74831,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(74832,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (74940,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(74941,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 5908576 (ipc=78.8) sim_rate=77744 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:45:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (75115,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(75116,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (75196,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(75197,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (75231,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(75232,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (75258,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(75259,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (75259,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(75260,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(519,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (75383,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(75384,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (75390,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(75391,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (75416,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(75417,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (75448,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(75449,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (75508,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(75509,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (75551,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(75552,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 6026784 (ipc=78.8) sim_rate=78269 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:45:25 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(514,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (76914,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(76915,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (76955,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(76956,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (77046,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(77047,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (77158,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(77159,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (77322,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(77323,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (77424,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(77425,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (77466,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(77467,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (77477,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(77478,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (77483,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(77484,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (77567,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(77568,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (77613,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(77614,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (77618,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(77619,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (77677,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(77678,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (77713,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(77714,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (77763,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(77764,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(533,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 6138336 (ipc=78.7) sim_rate=78696 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:45:26 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(542,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (79127,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(79128,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (79162,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(79163,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (79269,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(79270,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (79368,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(79369,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 6260736 (ipc=78.8) sim_rate=79249 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:45:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (79538,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(79539,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (79678,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(79679,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (79688,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(79689,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (79749,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (79749,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(79750,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(79750,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (79810,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(79811,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (79818,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(79819,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (79830,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(79831,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (79902,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(79903,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (79917,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(79918,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (79967,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(79968,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(551,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 6338272 (ipc=78.7) sim_rate=79228 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:45:28 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (81331,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(81332,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (81372,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(81373,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (81466,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(81467,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(562,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (81609,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(81610,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (81735,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(81736,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (81872,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(81873,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (81895,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(81896,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (81939,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(81940,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (81968,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(81969,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (81985,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(81986,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 6456640 (ipc=78.7) sim_rate=79711 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:45:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (82040,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(82041,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (82080,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(82081,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (82114,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(82115,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (82138,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(82139,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (82176,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(82177,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(565,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 6568064 (ipc=78.7) sim_rate=80098 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:45:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (83568,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(83569,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (83597,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(83598,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (83654,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(83655,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (83828,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(83829,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(578,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (83961,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(83962,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (84086,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(84087,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (84102,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(84103,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (84156,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(84157,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (84189,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(84190,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (84197,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(84198,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (84243,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(84244,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (84314,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(84315,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (84319,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(84320,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (84380,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(84381,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (84387,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(84388,0)
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 6690816 (ipc=78.7) sim_rate=80612 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:45:31 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(580,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (85774,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(85775,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (85805,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(85806,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (85860,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(85861,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (86037,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(86038,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (86160,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(86161,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (86289,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(86290,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (86306,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(86307,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(595,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (86369,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(86370,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (86385,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(86386,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (86403,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(86404,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (86462,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(86463,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 6808480 (ipc=78.7) sim_rate=81053 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:45:32 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (86518,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(86519,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (86523,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(86524,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (86571,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(86572,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (86592,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(86593,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(597,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (87990,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(87991,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 6921600 (ipc=78.7) sim_rate=81430 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:45:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (88043,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(88044,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (88058,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(88059,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (88240,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(88241,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (88359,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(88360,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (88487,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(88488,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (88507,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(88508,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (88574,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(88575,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (88595,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(88596,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (88604,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(88605,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (88683,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(88684,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (88727,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(88728,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (88752,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(88753,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (88765,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(88766,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (88835,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(88836,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(612,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 7044064 (ipc=78.7) sim_rate=81907 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:45:34 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(617,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (90198,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(90199,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (90251,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(90252,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (90252,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(90253,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (90437,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(90438,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (90606,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(90607,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (90691,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(90692,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (90692,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(90693,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (90782,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(90783,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (90807,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(90808,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (90842,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(90843,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (90889,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(90890,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (90945,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(90946,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (90968,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(90969,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (90983,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(90984,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 7158656 (ipc=78.7) sim_rate=82283 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:45:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (91047,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(91048,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(624,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (92406,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(92407,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (92447,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(92448,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (92478,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(92479,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(630,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 7275744 (ipc=78.7) sim_rate=82678 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:45:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (92642,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(92643,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (92839,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(92840,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (92896,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(92897,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (92902,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(92903,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (93005,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(93006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (93026,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(93027,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (93034,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(93035,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (93091,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(93092,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (93155,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(93156,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (93173,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(93174,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (93189,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(93190,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (93255,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(93256,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(633,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 7396000 (ipc=78.7) sim_rate=83101 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:45:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (94622,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(94623,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (94657,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(94658,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (94699,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(94700,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (94852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(94853,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(658,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (95057,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(95058,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (95115,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(95116,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (95119,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(95120,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (95218,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(95219,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (95227,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(95228,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (95250,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(95251,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (95309,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(95310,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (95367,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(95368,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (95373,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(95374,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (95385,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(95386,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (95465,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(95466,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 7508704 (ipc=78.6) sim_rate=83430 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:45:38 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(648,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (96827,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(96828,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (96858,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(96859,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (96927,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(96928,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 7628832 (ipc=78.6) sim_rate=83833 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:45:39 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (97042,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(97043,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (97276,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(97277,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (97313,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(97314,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (97325,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(97326,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(660,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (97424,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(97425,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (97433,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(97434,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (97458,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(97459,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (97531,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(97532,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (97579,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(97580,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (97587,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(97588,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (97598,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(97599,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (97671,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(97672,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 7747552 (ipc=78.7) sim_rate=84212 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:45:40 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(671,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (99043,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(99044,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (99062,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(99063,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (99128,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(99129,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (99243,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(99244,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (99484,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(99485,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (99522,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(99523,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (99534,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(99535,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (99632,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(99633,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (99634,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(99635,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (99672,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(99673,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (99738,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(99739,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (99783,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(99784,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (99784,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(99785,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (99813,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(99814,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(687,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (99888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(99889,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 7859584 (ipc=78.6) sim_rate=84511 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:45:41 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(693,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (101252,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(101253,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (101272,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(101273,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (101340,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(101341,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (101444,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(101445,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 7980896 (ipc=78.6) sim_rate=84903 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:45:42 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (101701,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(101702,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (101738,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (101738,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(101739,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(101739,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (101831,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(101832,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (101860,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(101861,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (101874,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(101875,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (101950,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(101951,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (101986,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(101987,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (101996,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(101997,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (102018,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(102019,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (102103,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(102104,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(694,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 8099680 (ipc=78.6) sim_rate=85259 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:45:43 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (103462,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(103463,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (103474,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(103475,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(705,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (103534,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(103535,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (103646,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(103647,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (103910,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(103911,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (103945,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(103946,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (103950,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(103951,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (104022,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(104023,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (104072,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(104073,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (104086,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(104087,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (104157,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(104158,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (104174,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(104175,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (104202,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(104203,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (104225,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(104226,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (104319,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(104320,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 8212672 (ipc=78.6) sim_rate=85548 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:45:44 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(710,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (105665,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(105666,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (105690,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(105691,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (105735,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(105736,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (105835,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(105836,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(725,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 8334272 (ipc=78.6) sim_rate=85920 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:45:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (106116,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(106117,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (106160,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(106161,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (106161,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(106162,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (106225,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(106226,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (106267,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(106268,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (106283,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(106284,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (106368,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(106369,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (106386,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(106387,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (106409,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(106410,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (106434,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(106435,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (106525,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(106526,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 8412256 (ipc=78.6) sim_rate=85839 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:45:46 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(724,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (107879,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(107880,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (107915,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(107916,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (107973,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(107974,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (108031,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(108032,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (108348,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(108349,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(740,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (108371,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(108372,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (108385,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(108386,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (108446,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(108447,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (108472,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(108473,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (108481,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(108482,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 8530592 (ipc=78.6) sim_rate=86167 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:45:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (108571,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(108572,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (108594,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(108595,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (108621,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(108622,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (108668,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(108669,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (108736,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(108737,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(746,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 8643200 (ipc=78.6) sim_rate=86432 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:45:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (110086,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(110087,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (110110,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(110111,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (110168,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(110169,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (110232,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(110233,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (110546,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(110547,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (110584,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(110585,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (110603,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(110604,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (110667,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(110668,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (110684,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(110685,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (110690,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(110691,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (110781,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(110782,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (110801,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(110802,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (110830,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(110831,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(750,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (110860,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(110861,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (110943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(110944,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 8765120 (ipc=78.6) sim_rate=86783 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:45:49 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(765,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (112291,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(112292,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (112323,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(112324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (112362,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(112363,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (112443,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(112444,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (112761,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(112762,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (112788,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(112789,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (112806,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(112807,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (112880,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(112881,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (112887,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(112888,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (112905,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(112906,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (112983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(112984,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (112988,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(112989,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 8882112 (ipc=78.6) sim_rate=87079 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:45:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (113039,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(113040,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (113062,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(113063,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (113146,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(113147,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(776,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 8997248 (ipc=78.6) sim_rate=87351 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:45:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (114502,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(114503,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(777,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (114531,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(114532,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (114562,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(114563,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (114661,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(114662,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (114965,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(114966,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (115007,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(115008,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (115009,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(115010,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (115076,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(115077,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (115098,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(115099,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (115113,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(115114,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (115177,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(115178,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (115187,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(115188,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (115256,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(115257,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (115262,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(115263,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (115379,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(115380,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(793,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 9117856 (ipc=78.6) sim_rate=87671 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:45:52 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (116704,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(116705,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (116731,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(116732,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (116786,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(116787,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (116857,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(116858,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(801,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (117201,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(117202,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (117212,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(117213,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (117252,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(117253,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (117310,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(117311,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (117325,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(117326,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (117336,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(117337,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (117392,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(117393,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (117404,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(117405,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (117460,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(117461,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (117483,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(117484,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 9233472 (ipc=78.6) sim_rate=87937 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:45:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (117578,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(117579,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(806,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (118908,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(118909,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (118938,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(118939,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (118975,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(118976,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 9351840 (ipc=78.6) sim_rate=88224 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:45:54 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (119066,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(119067,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(812,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (119418,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(119419,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (119452,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(119453,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (119484,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(119485,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (119521,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(119522,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (119543,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(119544,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (119548,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(119549,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (119608,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(119609,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (119613,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(119614,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (119679,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(119680,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (119690,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(119691,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (119796,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(119797,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 9469632 (ipc=78.6) sim_rate=88501 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:45:55 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(821,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (121132,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(121133,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (121155,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(121156,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (121165,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(121166,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (121290,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(121291,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (121640,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(121641,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (121648,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(121649,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (121717,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(121718,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (121740,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(121741,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (121746,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(121747,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (121748,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(121749,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (121813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(121814,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (121815,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(121816,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(836,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (121884,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(121885,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (121906,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(121907,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (121996,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(121997,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 9584384 (ipc=78.6) sim_rate=88744 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:45:56 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(841,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (123328,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(123329,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (123348,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(123349,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (123353,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(123354,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (123495,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(123496,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 9703872 (ipc=78.6) sim_rate=89026 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:45:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (123827,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(123828,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (123862,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(123863,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (123921,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(123922,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (123953,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(123954,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (123980,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(123981,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (123986,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(123987,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (124018,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(124019,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (124046,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(124047,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (124088,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(124089,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (124105,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(124106,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (124172,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(124173,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(849,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 9822016 (ipc=78.6) sim_rate=89291 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 12:45:58 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(862,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (125516,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(125517,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (125550,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(125551,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (125556,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(125557,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (125700,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(125701,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (126028,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(126029,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (126065,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(126066,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (126113,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(126114,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (126154,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(126155,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (126179,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(126180,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (126221,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(126222,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (126247,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(126248,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (126253,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(126254,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (126310,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(126311,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (126317,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(126318,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (126370,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(126371,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 9937600 (ipc=78.6) sim_rate=89527 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 12:45:59 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(866,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (127719,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(127720,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (127759,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(127760,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (127766,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(127767,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (127905,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(127906,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(873,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 10057632 (ipc=78.6) sim_rate=89800 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 12:46:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (128233,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(128234,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (128276,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(128277,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (128306,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(128307,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (128361,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(128362,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (128383,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(128384,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (128454,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(128455,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (128457,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(128458,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (128460,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(128461,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (128515,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(128516,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (128525,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(128526,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (128565,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(128566,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(882,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 10174048 (ipc=78.6) sim_rate=90035 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 12:46:01 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (129929,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(129930,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (129964,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(129965,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (129978,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(129979,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (130101,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(130102,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(890,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (130439,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(130440,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (130470,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(130471,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (130524,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(130525,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (130539,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(130540,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (130594,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(130595,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (130641,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(130642,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (130656,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(130657,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (130662,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(130663,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (130731,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(130732,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (130734,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(130735,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (130776,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(130777,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 10289952 (ipc=78.5) sim_rate=90262 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 12:46:02 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(894,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (132135,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(132136,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (132171,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(132172,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (132203,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(132204,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (132318,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(132319,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 10409856 (ipc=78.6) sim_rate=90520 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 12:46:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (132641,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(132642,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (132676,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(132677,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (132743,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(132744,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (132765,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(132766,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (132807,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(132808,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(909,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (132842,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(132843,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (132869,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(132870,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (132875,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(132876,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (132924,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(132925,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (132938,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(132939,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (132973,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(132974,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 10487968 (ipc=78.6) sim_rate=90413 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 12:46:04 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(902,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (134349,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(134350,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (134376,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(134377,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (134420,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(134421,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (134515,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(134516,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (134844,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(134845,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (134944,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(134945,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (134950,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(134951,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (134953,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(134954,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 10604704 (ipc=78.6) sim_rate=90638 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 12:46:05 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (135030,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(135031,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (135057,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(135058,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135089,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(135090,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (135093,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(135094,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (135105,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(135106,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (135129,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(135130,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (135179,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(135180,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(921,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 10720512 (ipc=78.5) sim_rate=90851 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 12:46:06 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(931,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (136567,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (136567,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(136568,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(136568,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (136632,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(136633,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (136735,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(136736,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (137051,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(137052,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (137148,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(137149,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (137154,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(137155,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (137159,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(137160,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (137234,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(137235,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (137256,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(137257,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (137295,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(137296,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (137298,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(137299,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (137304,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(137305,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (137332,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(137333,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (137414,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(137415,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(941,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 10840384 (ipc=78.6) sim_rate=91095 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 12:46:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (138760,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(138761,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (138775,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(138776,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (138839,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(138840,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(958,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (138944,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(138945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (139267,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(139268,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (139335,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(139336,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (139344,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(139345,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (139363,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(139364,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (139446,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(139447,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (139457,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(139458,0)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 10957152 (ipc=78.5) sim_rate=91309 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 12:46:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (139510,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(139511,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (139511,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(139512,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (139530,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(139531,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (139578,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(139579,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (139604,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(139605,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(947,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (140972,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(140973,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (140973,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(140974,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 11074080 (ipc=78.5) sim_rate=91521 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 12:46:09 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (141037,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(141038,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (141139,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(141140,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(970,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (141475,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(141476,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (141532,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(141533,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (141534,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(141535,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (141572,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(141573,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (141668,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(141669,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (141670,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(141671,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (141700,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(141701,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (141730,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(141731,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (141777,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(141778,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (141791,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(141792,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (141804,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(141805,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 11193088 (ipc=78.5) sim_rate=91746 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 12:46:10 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(978,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (143169,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(143170,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (143174,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(143175,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (143249,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(143250,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (143337,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(143338,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (143687,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(143688,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (143728,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(143729,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (143739,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(143740,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (143771,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(143772,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(983,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (143881,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(143882,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (143895,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(143896,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (143897,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(143898,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (143962,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(143963,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (143968,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(143969,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (143976,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(143977,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 11309152 (ipc=78.5) sim_rate=91944 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 12:46:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (144030,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(144031,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(986,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (145369,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(145370,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (145375,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(145376,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (145458,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(145459,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 11427328 (ipc=78.5) sim_rate=92155 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 12:46:12 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (145526,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(145527,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (145895,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(145896,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (145951,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(145952,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (145979,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(145980,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (146024,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(146025,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (146050,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(146051,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (146083,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(146084,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (146108,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(146109,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (146151,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(146152,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (146183,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(146184,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (146245,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(146246,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (146278,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(146279,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1003,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 11544416 (ipc=78.5) sim_rate=92355 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 12:46:13 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1009,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (147557,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(147558,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (147561,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(147562,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (147673,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(147674,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (147763,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(147764,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (148102,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(148103,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (148191,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(148192,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (148209,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(148210,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (148243,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(148244,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (148257,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(148258,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (148306,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(148307,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (148329,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(148330,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (148381,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(148382,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (148446,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(148447,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (148462,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(148463,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 11660512 (ipc=78.5) sim_rate=92543 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 12:46:14 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (148511,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(148512,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1015,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (149762,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(149763,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (149772,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(149773,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (149875,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(149876,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1028,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (149974,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(149975,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 11778240 (ipc=78.5) sim_rate=92742 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 12:46:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (150324,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(150325,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (150410,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(150411,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (150413,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(150414,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (150482,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(150483,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (150490,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(150491,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (150513,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(150514,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (150547,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(150548,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (150611,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(150612,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (150633,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(150634,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (150672,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(150673,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (150687,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(150688,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1031,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 11895488 (ipc=78.5) sim_rate=92933 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 12:46:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (151960,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(151961,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (151966,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(151967,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (152091,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(152092,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (152193,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(152194,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1045,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (152522,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(152523,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (152615,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(152616,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (152616,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(152617,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (152674,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(152675,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (152680,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(152681,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (152733,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(152734,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (152770,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(152771,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (152811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(152812,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (152842,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(152843,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (152906,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(152907,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (152924,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(152925,0)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 12013408 (ipc=78.5) sim_rate=93127 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 12:46:17 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1042,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (154152,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(154153,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (154156,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(154157,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (154300,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(154301,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (154396,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(154397,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 12130880 (ipc=78.5) sim_rate=93314 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 12:46:18 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (154759,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(154760,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (154834,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(154835,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (154842,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(154843,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1056,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (154892,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(154893,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (154898,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(154899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (154925,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(154926,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (154976,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(154977,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (155019,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(155020,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (155044,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(155045,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (155098,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(155099,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (155136,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(155137,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 12248160 (ipc=78.5) sim_rate=93497 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 12:46:19 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1066,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (156346,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (156346,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(156347,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(156347,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (156517,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(156518,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (156612,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(156613,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (156949,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(156950,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (157049,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(157050,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (157053,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(157054,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (157098,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(157099,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (157123,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(157124,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (157149,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(157150,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (157206,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(157207,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (157244,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(157245,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (157256,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(157257,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1076,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (157295,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(157296,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (157333,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(157334,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 12366208 (ipc=78.5) sim_rate=93683 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 12:46:20 2016
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 12445728 (ipc=78.5) sim_rate=93576 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 12:46:21 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1082,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (158534,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(158535,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (158568,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(158569,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (158736,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(158737,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (158802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(158803,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (159161,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(159162,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (159260,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(159261,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (159261,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(159262,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (159308,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(159309,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (159329,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(159330,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (159356,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(159357,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (159412,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(159413,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (159434,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(159435,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (159499,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(159500,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (159509,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(159510,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (159533,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(159534,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1083,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 12561024 (ipc=78.5) sim_rate=93738 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 12:46:22 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (160741,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(160742,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (160775,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(160776,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (160968,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (160968,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(160969,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(160969,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1098,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (161383,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(161384,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (161437,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(161438,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (161466,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(161467,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 12678496 (ipc=78.5) sim_rate=93914 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 12:46:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (161527,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(161528,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (161545,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(161546,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (161556,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(161557,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (161627,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(161628,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (161634,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(161635,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (161725,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(161726,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (161730,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(161731,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (161736,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(161737,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1109,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (162933,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(162934,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 12796288 (ipc=78.5) sim_rate=94090 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 12:46:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (163000,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(163001,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (163177,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(163178,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (163187,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(163188,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1120,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (163596,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(163597,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (163679,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (163679,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(163680,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(163680,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (163740,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(163741,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (163744,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(163745,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (163793,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(163794,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (163823,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(163824,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (163855,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(163856,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (163928,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(163929,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (163945,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(163946,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (163951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(163952,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 12913600 (ipc=78.5) sim_rate=94259 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 12:46:25 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1116,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (165129,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(165130,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (165189,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(165190,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (165386,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(165387,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (165388,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(165389,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (165803,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(165804,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1132,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (165885,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (165885,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(165886,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(165886,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (165946,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(165947,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (165947,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(165948,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (165988,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(165989,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 13030528 (ipc=78.5) sim_rate=94424 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 12:46:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (166036,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(166037,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (166053,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(166054,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (166144,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(166145,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (166145,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(166146,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (166150,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(166151,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1140,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (167369,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(167370,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (167393,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(167394,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 13147232 (ipc=78.5) sim_rate=94584 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 12:46:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (167590,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(167591,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (167605,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(167606,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (168005,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(168006,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (168063,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(168064,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (168092,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(168093,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (168154,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(168155,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (168156,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(168157,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (168202,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(168203,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (168250,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(168251,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (168269,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(168270,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1150,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (168350,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(168351,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (168356,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(168357,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (168360,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(168361,0)
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 13266752 (ipc=78.5) sim_rate=94762 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 12:46:28 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1146,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (169562,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(169563,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (169601,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(169602,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (169797,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(169798,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (169803,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(169804,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (170211,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(170212,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (170255,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(170256,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (170303,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(170304,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (170358,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(170359,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (170368,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(170369,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (170410,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(170411,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (170445,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(170446,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (170473,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(170474,0)
GPGPU-Sim uArch: cycles simulated: 170500  inst.: 13384224 (ipc=78.5) sim_rate=94923 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 12:46:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (170553,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(170554,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (170560,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(170561,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (170566,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(170567,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1157,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (171758,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(171759,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (171798,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(171799,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 13498432 (ipc=78.5) sim_rate=95059 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 12:46:30 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (172006,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(172007,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1169,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (172014,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(172015,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (172435,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(172436,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (172477,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(172478,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (172506,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(172507,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (172566,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(172567,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (172576,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(172577,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (172629,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(172630,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (172648,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(172649,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (172692,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(172693,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (172763,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (172763,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(172764,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(172764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (172779,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(172780,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1179,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 13618848 (ipc=78.5) sim_rate=95236 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 12:46:31 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (173946,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(173947,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (174002,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(174003,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (174203,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(174204,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (174218,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(174219,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1182,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (174635,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(174636,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (174683,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(174684,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (174708,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(174709,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (174754,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(174755,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (174772,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(174773,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (174847,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(174848,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (174860,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(174861,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (174896,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(174897,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (174953,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(174954,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (174973,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(174974,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (174999,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(175000,0)
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 13738496 (ipc=78.5) sim_rate=95406 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 12:46:32 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1202,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 13814240 (ipc=78.5) sim_rate=95270 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 12:46:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (176149,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(176150,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (176178,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(176179,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (176397,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(176398,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (176419,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(176420,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1201,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (176881,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(176882,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (176889,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(176890,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (176915,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(176916,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (176952,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(176953,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (176979,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(176980,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (177065,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(177066,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (177070,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(177071,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (177095,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(177096,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (177138,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(177139,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (177173,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(177174,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (177208,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(177209,0)
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 13928704 (ipc=78.5) sim_rate=95402 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 12:46:34 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1211,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (178350,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(178351,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (178361,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(178362,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (178624,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(178625,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (178625,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(178626,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 14049856 (ipc=78.5) sim_rate=95577 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 12:46:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (179097,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(179098,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (179111,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(179112,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (179121,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(179122,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (179175,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(179176,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (179183,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(179184,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (179258,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(179259,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (179274,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(179275,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (179289,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(179290,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1227,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (179348,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(179349,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (179365,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(179366,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (179377,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(179378,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1224,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 14169664 (ipc=78.5) sim_rate=95740 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 12:46:36 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (180554,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(180555,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (180563,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(180564,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (180795,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(180796,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (180831,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(180832,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (181306,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(181307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (181327,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(181328,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (181331,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(181332,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (181389,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(181390,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (181396,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(181397,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (181461,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(181462,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (181476,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(181477,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (181501,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(181502,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (181555,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(181556,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (181576,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(181577,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (181581,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(181582,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1239,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 14281760 (ipc=78.5) sim_rate=95850 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 12:46:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (182743,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(182744,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (182754,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(182755,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (182991,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(182992,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1245,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (183044,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(183045,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 14402432 (ipc=78.5) sim_rate=96016 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 12:46:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (183506,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(183507,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (183531,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(183532,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (183538,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(183539,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (183599,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(183600,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (183600,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(183601,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (183664,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(183665,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (183666,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(183667,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (183697,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(183698,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (183762,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(183763,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (183792,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(183793,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (183806,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(183807,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1251,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (184931,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(184932,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (184963,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(184964,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 14521568 (ipc=78.5) sim_rate=96169 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 12:46:39 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (185181,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(185182,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (185249,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(185250,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1270,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (185736,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(185737,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (185738,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(185739,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (185742,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(185743,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (185805,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(185806,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (185814,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(185815,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (185869,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(185870,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (185875,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(185876,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (185900,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(185901,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (185968,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(185969,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (186009,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(186010,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (186020,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(186021,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 14634400 (ipc=78.5) sim_rate=96278 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 12:46:40 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1276,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (187134,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(187135,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (187184,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(187185,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (187390,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(187391,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (187442,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(187443,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1281,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (187935,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(187936,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (187944,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(187945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (187950,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(187951,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 14754208 (ipc=78.5) sim_rate=96432 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 12:46:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (188006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(188007,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (188027,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(188028,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (188060,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(188061,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (188083,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(188084,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (188104,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(188105,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (188175,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(188176,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (188232,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(188233,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (188244,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(188245,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1279,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (189322,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(189323,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (189407,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(189408,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 14871584 (ipc=78.5) sim_rate=96568 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 12:46:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (189606,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(189607,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (189652,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(189653,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (190136,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(190137,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (190152,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(190153,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (190160,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(190161,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (190228,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(190229,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (190236,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(190237,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (190263,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(190264,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (190293,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(190294,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (190310,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(190311,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1301,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (190378,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(190379,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (190448,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(190449,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (190468,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(190469,0)
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 14988224 (ipc=78.5) sim_rate=96698 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 12:46:43 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (191517,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(191518,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1303,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (191645,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(191646,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (191811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(191812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (191857,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(191858,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (192342,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(192343,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (192354,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(192355,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (192356,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(192357,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (192434,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(192435,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (192443,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(192444,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (192495,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(192496,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 15106336 (ipc=78.5) sim_rate=96835 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 12:46:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (192500,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(192501,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (192509,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(192510,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (192583,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(192584,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (192688,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(192689,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (192717,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(192718,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1307,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (193712,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(193713,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (193836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(193837,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 15221504 (ipc=78.5) sim_rate=96952 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 12:46:45 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1310,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (194020,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(194021,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (194064,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(194065,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (194523,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(194524,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (194542,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(194543,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (194565,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(194566,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (194626,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(194627,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (194636,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(194637,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (194714,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(194715,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (194718,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(194719,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (194723,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(194724,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (194793,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(194794,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (194918,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(194919,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (194957,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(194958,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1335,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 15341568 (ipc=78.5) sim_rate=97098 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 12:46:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (195908,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(195909,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (196030,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(196031,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (196224,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(196225,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (196258,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(196259,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1334,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (196737,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(196738,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (196748,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(196749,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (196768,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(196769,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (196828,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(196829,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (196832,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(196833,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (196906,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(196907,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (196931,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(196932,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (196936,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(196937,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 15458656 (ipc=78.5) sim_rate=97224 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 12:46:47 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (197013,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(197014,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (197140,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(197141,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (197167,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(197168,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1341,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (198100,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(198101,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (198223,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(198224,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (198430,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(198431,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (198451,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(198452,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 15573248 (ipc=78.5) sim_rate=97332 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 12:46:48 2016
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1358,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (198938,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(198939,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (198942,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(198943,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (198997,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(198998,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (199037,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(199038,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (199055,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(199056,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (199095,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(199096,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (199115,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(199116,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (199128,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(199129,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (199225,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(199226,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (199368,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(199369,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (199383,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(199384,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 15652736 (ipc=78.5) sim_rate=97221 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 12:46:49 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1359,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (200294,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(200295,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (200408,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(200409,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (200624,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(200625,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (200654,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(200655,0)
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 15770560 (ipc=78.5) sim_rate=97349 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 12:46:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (201133,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(201134,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (201144,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(201145,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (201227,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(201228,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (201246,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(201247,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (201288,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(201289,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (201300,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(201301,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1366,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (201313,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(201314,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (201340,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(201341,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (201418,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(201419,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (201605,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(201606,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (201607,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(201608,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 15889312 (ipc=78.5) sim_rate=97480 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 12:46:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (202500,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(202501,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1385,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (202610,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(202611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (202840,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(202841,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (202853,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(202854,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (203343,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(203344,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (203358,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(203359,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (203457,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(203458,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (203515,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(203516,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (203516,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (203516,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(203517,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(203517,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (203523,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(203524,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (203577,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(203578,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (203614,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(203615,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1394,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (203824,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(203825,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (203831,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(203832,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 16003744 (ipc=78.4) sim_rate=97583 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 12:46:52 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (204703,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(204704,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (204798,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(204799,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1403,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (205039,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(205040,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (205054,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(205055,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 16122720 (ipc=78.5) sim_rate=97713 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 12:46:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (205541,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(205542,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (205628,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(205629,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (205677,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(205678,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (205706,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(205707,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (205712,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(205713,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (205737,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(205738,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (205779,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(205780,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (205787,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(205788,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (205819,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(205820,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (206036,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(206037,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (206045,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(206046,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1404,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (206910,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(206911,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (206996,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(206997,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 16242464 (ipc=78.5) sim_rate=97846 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 12:46:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (207259,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(207260,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (207265,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(207266,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1420,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (207739,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(207740,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (207861,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(207862,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (207884,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(207885,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (207922,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(207923,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (207937,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(207938,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (207953,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(207954,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (207997,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(207998,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (208000,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(208001,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (208014,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(208015,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (208239,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(208240,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (208249,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(208250,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 16354944 (ipc=78.4) sim_rate=97933 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 12:46:55 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1424,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (209115,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(209116,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (209193,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(209194,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (209455,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(209456,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (209467,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(209468,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1436,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (209921,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(209922,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 16474944 (ipc=78.5) sim_rate=98065 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 12:46:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (210077,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(210078,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (210086,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(210087,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (210115,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(210116,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (210147,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(210148,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (210206,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(210207,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (210207,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(210208,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (210210,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(210211,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (210213,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(210214,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (210448,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(210449,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (210462,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(210463,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1434,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (211345,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(211346,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (211417,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(211418,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 16592992 (ipc=78.5) sim_rate=98183 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 12:46:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (211661,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(211662,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (211662,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(211663,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (212133,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(212134,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (212285,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(212286,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (212300,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(212301,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1447,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (212345,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(212346,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (212369,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(212370,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (212375,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(212376,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (212411,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(212412,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (212420,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(212421,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (212426,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(212427,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (212649,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(212650,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (212669,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(212670,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 16708128 (ipc=78.4) sim_rate=98283 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 12:46:58 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1460,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (213589,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(213590,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (213628,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(213629,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (213872,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(213873,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (213876,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(213877,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (214336,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(214337,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 16827040 (ipc=78.4) sim_rate=98403 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 12:46:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (214502,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(214503,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (214550,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(214551,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (214556,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(214557,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (214568,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(214569,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (214574,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(214575,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (214612,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(214613,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (214632,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(214633,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (214689,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(214690,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1468,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (214864,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(214865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (214873,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(214874,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 16904320 (ipc=78.4) sim_rate=98280 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 12:47:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (215808,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(215809,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (215845,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(215846,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1472,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (216068,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(216069,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (216094,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(216095,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (216538,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(216539,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (216711,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(216712,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (216745,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(216746,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (216749,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(216750,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (216756,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(216757,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (216783,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(216784,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (216830,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(216831,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (216841,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(216842,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (216907,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(216908,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 17023552 (ipc=78.4) sim_rate=98402 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 12:47:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (217062,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(217063,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (217094,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(217095,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1481,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (218012,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(218013,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (218050,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(218051,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (218270,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(218271,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (218301,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(218302,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1493,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 17139680 (ipc=78.4) sim_rate=98503 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 12:47:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (218731,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(218732,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (218918,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(218919,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (218939,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(218940,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (218961,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(218962,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (218997,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(218998,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (219003,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(219004,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (219043,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(219044,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (219045,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(219046,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (219117,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(219118,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (219275,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(219276,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (219290,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(219291,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1499,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 17257056 (ipc=78.4) sim_rate=98611 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 12:47:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (220215,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(220216,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (220269,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(220270,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (220466,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(220467,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (220509,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(220510,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1514,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (220923,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(220924,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (221136,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(221137,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (221154,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(221155,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (221178,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(221179,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (221203,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(221204,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (221228,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(221229,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (221234,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(221235,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (221282,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(221283,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (221359,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(221360,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (221485,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(221486,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (221493,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(221494,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 17375168 (ipc=78.4) sim_rate=98722 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 12:47:04 2016
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1507,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (222430,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(222431,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (222462,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(222463,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (222672,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(222673,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (222731,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(222732,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 17492096 (ipc=78.4) sim_rate=98825 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 12:47:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (223118,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(223119,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (223334,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(223335,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1526,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (223356,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(223357,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (223362,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(223363,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (223423,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(223424,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (223440,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(223441,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (223446,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(223447,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (223487,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(223488,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (223570,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(223571,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (223693,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(223694,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (223715,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(223716,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 17610464 (ipc=78.4) sim_rate=98935 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 12:47:06 2016
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1530,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (224657,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(224658,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (224663,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(224664,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (224880,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(224881,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (224926,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(224927,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (225316,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(225317,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (225540,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(225541,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (225561,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(225562,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (225577,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(225578,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (225644,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(225645,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (225650,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(225651,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (225656,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(225657,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (225734,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(225735,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (225778,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(225779,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1531,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (225923,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(225924,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (225958,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(225959,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 17726016 (ipc=78.4) sim_rate=99028 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 12:47:07 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (226847,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(226848,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (226871,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(226872,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1554,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (227083,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(227084,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (227131,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(227132,0)
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 17843936 (ipc=78.4) sim_rate=99132 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 12:47:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (227514,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(227515,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (227744,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(227745,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (227771,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(227772,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (227792,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(227793,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (227843,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(227844,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (227854,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(227855,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (227862,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(227863,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (227944,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(227945,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (227994,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(227995,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (228123,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(228124,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (228171,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(228172,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1548,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 17963552 (ipc=78.4) sim_rate=99246 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 12:47:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (229043,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(229044,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (229081,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(229082,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (229283,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(229284,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (229338,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(229339,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1565,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (229720,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(229721,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (229959,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(229960,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (229985,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(229986,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (230015,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(230016,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (230071,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(230072,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (230076,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(230077,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (230084,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(230085,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (230146,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(230147,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (230173,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(230174,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (230345,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(230346,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (230380,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(230381,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 18079040 (ipc=78.4) sim_rate=99335 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 12:47:10 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1571,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (231250,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(231251,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (231304,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(231305,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (231487,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(231488,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (231543,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(231544,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1589,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (231934,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(231935,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 18195744 (ipc=78.4) sim_rate=99430 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 12:47:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (232170,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(232171,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (232205,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(232206,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (232213,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(232214,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (232276,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(232277,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (232283,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(232284,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (232303,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(232304,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (232343,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(232344,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (232360,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(232361,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (232571,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(232572,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (232601,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(232602,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1587,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (233456,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(233457,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (233497,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(233498,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 18315392 (ipc=78.4) sim_rate=99540 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 12:47:12 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (233689,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(233690,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (233751,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(233752,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (234147,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(234148,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1585,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (234373,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(234374,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (234409,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(234410,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (234429,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(234430,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (234472,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(234473,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (234487,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(234488,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (234493,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(234494,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (234547,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(234548,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (234548,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(234549,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (234771,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(234772,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (234793,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(234794,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 18430752 (ipc=78.4) sim_rate=99625 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 12:47:13 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1607,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (235653,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(235654,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (235698,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(235699,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (235902,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(235903,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (235961,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(235962,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (236376,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(236377,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 18548480 (ipc=78.4) sim_rate=99723 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 12:47:14 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (236576,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(236577,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (236613,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(236614,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (236634,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(236635,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (236687,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(236688,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (236690,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(236691,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (236701,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(236702,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (236751,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(236752,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (236770,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(236771,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1606,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (236992,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(236993,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (237020,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(237021,0)
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 18625792 (ipc=78.4) sim_rate=99603 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 12:47:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (237877,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(237878,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (237900,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(237901,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1622,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (238146,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(238147,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (238195,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(238196,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (238588,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(238589,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (238795,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(238796,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (238821,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(238822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (238844,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(238845,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (238901,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(238902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (238914,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(238915,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (238943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(238944,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (238949,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(238950,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (238977,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(238978,0)
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 18746304 (ipc=78.4) sim_rate=99714 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 12:47:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (239221,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(239222,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (239233,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(239234,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1622,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (240066,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(240067,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (240102,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(240103,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (240355,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(240356,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (240425,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(240426,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1646,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 18862048 (ipc=78.4) sim_rate=99799 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 12:47:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (240803,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(240804,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (241011,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(241012,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (241014,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(241015,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (241064,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(241065,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (241087,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(241088,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (241133,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(241134,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (241164,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(241165,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (241172,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(241173,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (241195,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(241196,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (241413,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(241414,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (241444,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(241445,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1643,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 18977792 (ipc=78.4) sim_rate=99883 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 12:47:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (242280,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(242281,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (242320,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(242321,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (242554,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(242555,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (242647,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(242648,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1654,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (243057,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(243058,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (243218,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(243219,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (243226,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(243227,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (243309,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(243310,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (243311,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(243312,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (243356,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(243357,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (243404,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(243405,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (243410,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(243411,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (243420,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(243421,0)
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 19097088 (ipc=78.4) sim_rate=99984 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 12:47:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (243618,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(243619,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (243644,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(243645,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1656,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (244467,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(244468,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (244522,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(244523,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (244748,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(244749,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (244873,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(244874,0)
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 19214976 (ipc=78.4) sim_rate=100078 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 12:47:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (245271,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(245272,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1679,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (245422,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(245423,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (245424,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(245425,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (245497,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(245498,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (245520,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(245521,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (245603,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(245604,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (245609,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(245610,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (245653,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(245654,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (245659,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(245660,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (245812,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(245813,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (245838,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(245839,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 19331744 (ipc=78.4) sim_rate=100164 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 12:47:21 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1682,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (246657,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(246658,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (246725,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(246726,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (246937,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(246938,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (247083,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(247084,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (247488,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(247489,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (247627,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(247628,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (247654,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(247655,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (247706,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(247707,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (247741,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(247742,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (247805,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(247806,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (247809,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(247810,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1689,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (247865,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(247866,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (247867,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(247868,0)
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 19447936 (ipc=78.4) sim_rate=100247 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 12:47:22 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (248015,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(248016,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (248055,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(248056,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (248845,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(248846,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (248923,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(248924,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1705,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (249128,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(249129,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (249289,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(249290,0)
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 19565792 (ipc=78.4) sim_rate=100337 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 12:47:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (249682,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(249683,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (249833,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(249834,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (249850,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(249851,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (249910,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(249911,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (249939,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(249940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (250007,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(250008,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (250026,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(250027,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (250075,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(250076,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (250088,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(250089,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (250225,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(250226,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (250264,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(250265,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1703,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 19684928 (ipc=78.4) sim_rate=100433 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 12:47:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (251050,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(251051,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (251137,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(251138,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (251316,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(251317,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (251494,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(251495,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1710,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (251899,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(251900,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (252040,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(252041,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (252042,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(252043,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (252108,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(252109,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (252137,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(252138,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (252208,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(252209,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (252217,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(252218,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (252280,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(252281,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (252305,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(252306,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (252446,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(252447,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (252481,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(252482,0)
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 19799264 (ipc=78.4) sim_rate=100503 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 12:47:25 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1727,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (253266,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(253267,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (253351,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(253352,0)
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 19878112 (ipc=78.4) sim_rate=100394 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 12:47:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (253533,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(253534,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (253701,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(253702,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1737,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (254106,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(254107,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (254241,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(254242,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (254258,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(254259,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (254316,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(254317,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (254337,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(254338,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (254428,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(254429,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (254440,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(254441,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (254503,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(254504,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (254515,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(254516,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (254671,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(254672,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (254685,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(254686,0)
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 19995808 (ipc=78.4) sim_rate=100481 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 12:47:27 2016
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1730,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (255471,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(255472,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (255541,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(255542,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (255719,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(255720,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (255908,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(255909,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (256308,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(256309,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1751,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (256443,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(256444,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (256465,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(256466,0)
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 20114656 (ipc=78.4) sim_rate=100573 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 12:47:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (256525,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(256526,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (256538,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(256539,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (256659,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(256660,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (256665,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(256666,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (256723,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(256724,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (256725,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(256726,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (256893,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(256894,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (256903,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(256904,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1757,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (257665,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(257666,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (257759,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(257760,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (257905,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(257906,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 20229248 (ipc=78.4) sim_rate=100643 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 12:47:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (258112,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(258113,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (258480,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(258481,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (258637,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(258638,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (258717,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(258718,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (258721,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(258722,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (258783,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(258784,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1764,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (258854,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(258855,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (258871,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(258872,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (258909,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(258910,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (258920,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(258921,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (259106,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(259107,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (259152,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(259153,0)
GPGPU-Sim uArch: cycles simulated: 259500  inst.: 20347360 (ipc=78.4) sim_rate=100729 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 12:47:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (259862,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(259863,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (259960,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(259961,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1768,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (260095,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(260096,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (260318,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(260319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (260667,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(260668,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (260827,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(260828,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (260914,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(260915,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (260918,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(260919,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (260984,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(260985,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 20468192 (ipc=78.4) sim_rate=100828 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 12:47:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (261045,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(261046,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (261071,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(261072,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (261109,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(261110,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (261110,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(261111,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1774,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (261320,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(261321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (261354,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(261355,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (262066,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(262067,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (262163,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(262164,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (262296,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(262297,0)
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 20581664 (ipc=78.4) sim_rate=100890 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 12:47:32 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1788,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (262531,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(262532,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (262865,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(262866,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (263019,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(263020,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (263118,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(263119,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (263125,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(263126,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (263210,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(263211,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (263244,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(263245,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (263261,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(263262,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (263305,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(263306,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (263323,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(263324,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (263528,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(263529,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (263552,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(263553,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1794,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 264000  inst.: 20698464 (ipc=78.4) sim_rate=100968 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 12:47:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (264259,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(264260,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (264377,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(264378,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (264507,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(264508,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (264748,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(264749,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1801,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (265067,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(265068,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (265219,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(265220,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (265315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (265315,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(265316,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(265316,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (265409,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(265410,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (265452,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(265453,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (265464,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(265465,0)
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 20819264 (ipc=78.4) sim_rate=101064 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 12:47:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (265534,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (265534,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(265535,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(265535,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (265739,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(265740,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (265762,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(265763,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1807,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (266463,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(266464,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (266600,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(266601,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (266698,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(266699,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (266993,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(266994,0)
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 20933952 (ipc=78.4) sim_rate=101130 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 12:47:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (267266,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(267267,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1827,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (267439,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(267440,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (267503,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(267504,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (267532,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(267533,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (267613,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(267614,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (267666,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(267667,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (267679,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(267680,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (267745,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(267746,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (267751,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(267752,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (267945,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(267946,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (267965,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(267966,0)
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 21011616 (ipc=78.4) sim_rate=101017 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 12:47:36 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1833,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (268659,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(268660,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (268819,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(268820,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (268891,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(268892,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (269218,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(269219,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 21129280 (ipc=78.4) sim_rate=101097 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 12:47:37 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (269501,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(269502,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (269646,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(269647,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (269735,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(269736,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (269753,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(269754,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (269817,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(269818,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1831,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (269869,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(269870,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (269893,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(269894,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (269958,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(269959,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (269972,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(269973,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (270158,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(270159,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (270201,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(270202,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (270877,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(270878,0)
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 21249888 (ipc=78.4) sim_rate=101189 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 12:47:38 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (271051,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(271052,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1842,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (271094,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(271095,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (271438,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(271439,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (271703,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(271704,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (271862,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(271863,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (271936,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(271937,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (271953,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(271954,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (272043,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(272044,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (272073,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(272074,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (272105,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(272106,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (272165,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(272166,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (272195,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(272196,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1859,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (272383,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(272384,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (272391,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(272392,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 21364480 (ipc=78.4) sim_rate=101253 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 12:47:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (273103,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(273104,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (273257,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(273258,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (273279,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(273280,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1858,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (273649,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(273650,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (273932,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(273933,0)
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 21481248 (ipc=78.4) sim_rate=101326 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 12:47:40 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (274051,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(274052,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (274129,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(274130,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (274142,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(274143,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (274242,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(274243,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (274277,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(274278,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (274297,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(274298,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (274359,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(274360,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (274407,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(274408,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (274588,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(274589,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (274599,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(274600,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1870,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (275311,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(275312,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (275467,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(275468,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (275479,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(275480,0)
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 21601056 (ipc=78.4) sim_rate=101413 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 12:47:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (275856,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(275857,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1876,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (276146,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(276147,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (276262,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(276263,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (276318,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(276319,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (276351,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(276352,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (276448,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(276449,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (276481,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(276482,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (276506,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(276507,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (276571,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(276572,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (276625,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(276626,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (276795,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(276796,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (276814,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(276815,0)
GPGPU-Sim uArch: cycles simulated: 277000  inst.: 21718016 (ipc=78.4) sim_rate=101486 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 12:47:42 2016
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1886,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (277499,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(277500,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (277671,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(277672,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (277686,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(277687,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (278057,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(278058,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (278354,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(278355,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1892,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (278461,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(278462,0)
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 21835680 (ipc=78.4) sim_rate=101561 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 12:47:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (278536,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(278537,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (278556,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(278557,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (278657,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(278658,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (278708,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(278709,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (278712,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(278713,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (278806,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(278807,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (278829,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(278830,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (279014,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(279015,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (279015,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(279016,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1902,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (279694,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(279695,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (279882,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(279883,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (279902,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(279903,0)
GPGPU-Sim uArch: cycles simulated: 280000  inst.: 21951904 (ipc=78.4) sim_rate=101629 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 12:47:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (280268,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(280269,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (280544,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(280545,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (280656,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(280657,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (280728,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(280729,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (280744,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(280745,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1912,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (280853,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(280854,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (280911,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(280912,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (280957,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(280958,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (280992,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(280993,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (281033,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(281034,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (281217,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(281218,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (281222,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(281223,0)
GPGPU-Sim uArch: cycles simulated: 281500  inst.: 22068544 (ipc=78.4) sim_rate=101698 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 12:47:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (281900,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(281901,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1921,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (282090,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(282091,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (282110,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(282111,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (282472,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(282473,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (282745,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(282746,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (282845,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(282846,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (282922,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(282923,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (282937,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(282938,0)
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 22189536 (ipc=78.4) sim_rate=101786 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 12:47:46 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (283062,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(283063,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (283110,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(283111,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (283170,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(283171,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (283233,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(283234,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (283245,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(283246,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1935,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (283422,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(283423,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (283424,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(283425,0)
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 22266016 (ipc=78.4) sim_rate=101671 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 12:47:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (284101,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(284102,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (284294,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(284295,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (284325,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(284326,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1939,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (284740,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(284741,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (284949,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(284950,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (285052,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(285053,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (285117,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(285118,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (285157,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(285158,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (285270,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(285271,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (285315,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(285316,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (285365,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(285366,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (285440,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(285441,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (285466,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(285467,0)
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 22382432 (ipc=78.4) sim_rate=101738 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 12:47:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (285627,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(285628,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (285633,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(285634,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1939,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (286290,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(286291,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (286487,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(286488,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (286545,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(286546,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (286937,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(286938,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 22498656 (ipc=78.4) sim_rate=101803 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 12:47:49 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1959,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (287155,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(287156,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (287257,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(287258,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (287322,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(287323,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (287382,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(287383,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (287478,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(287479,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (287513,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(287514,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (287555,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(287556,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (287666,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(287667,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (287671,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(287672,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (287829,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(287830,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (287842,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(287843,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1965,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 22619808 (ipc=78.4) sim_rate=101891 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 12:47:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (288515,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(288516,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (288690,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(288691,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (288752,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(288753,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (289150,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(289151,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (289356,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(289357,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1965,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (289471,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(289472,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (289527,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (289581,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (289675,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (289739,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (289759,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (289871,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (289882,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 22733504 (ipc=78.4) sim_rate=101943 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 12:47:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (290042,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (290050,0), 5 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1976,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (290717,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (290889,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (290957,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (291374,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 22849792 (ipc=78.4) sim_rate=102008 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 12:47:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (291561,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (291689,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (291733,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (291790,0), 4 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1980,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (291865,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (291919,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (291964,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (292066,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (292088,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (292248,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (292284,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (292933,0), 4 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(1995,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (293095,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (293176,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 23008608 (ipc=78.4) sim_rate=102260 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 12:47:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (293580,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (293792,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (293899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (293938,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (293995,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (294084,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (294115,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (294171,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (294261,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (294293,0), 3 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2007,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (294454,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (294493,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (295118,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (295300,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (295378,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 23163776 (ipc=78.4) sim_rate=102494 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 12:47:54 2016
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2017,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (295802,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (295997,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (296113,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (296158,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (296201,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (296297,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (296317,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (296372,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (296451,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (296517,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (296661,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (296703,0), 2 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2017,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 23279776 (ipc=78.4) sim_rate=102554 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 12:47:55 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (297313,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (297505,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (297583,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2037,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (298057,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (298215,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (298331,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (298365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (298409,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (298491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (298517,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (298591,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (298633,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (298734,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (298880,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (298927,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 23438336 (ipc=78.4) sim_rate=102799 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 12:47:56 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2035,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (299499,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (299715,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (299787,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (300271,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (300417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (300527,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (300555,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (300611,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (300716,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (300739,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (300811,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (300812,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (300972,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2042,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (301114,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (301138,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (301699,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (301917,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (301996,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 23568096 (ipc=78.0) sim_rate=102917 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 12:47:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (302464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (302604,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (302723,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 7.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z11MapperCountPcS_P4int4PiS2_S2_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 302724
gpu_sim_insn = 23569920
gpu_ipc =      77.8594
gpu_tot_sim_cycle = 302724
gpu_tot_sim_insn = 23569920
gpu_tot_ipc =      77.8594
gpu_tot_issued_cta = 2046
gpu_stall_dramfull = 387
gpu_stall_icnt2sh    = 375
gpu_total_sim_rate=102925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 409200
	L1I_total_cache_misses = 660
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 98208
	L1D_total_cache_misses = 49104
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 81840
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81720
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 408540
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 660
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 
gpgpu_n_tot_thrd_icount = 24617472
gpgpu_n_tot_w_icount = 769296
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49104
gpgpu_n_mem_write_global = 49104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1571328
gpgpu_n_store_insn = 1571328
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2618880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2112	W0_Idle:42561	W0_Scoreboard:8227803	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:769296
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 392832 {8:49104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6678144 {136:49104,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6678144 {136:49104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392832 {8:49104,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 362 
averagemflatency = 212 
max_icnt2mem_latency = 68 
max_icnt2sh_latency = 302723 
mrq_lat_table:41589 	1074 	810 	3698 	37614 	7244 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49115 	49108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	89485 	8678 	118 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	47173 	1929 	17 	0 	0 	0 	0 	85 	277 	718 	1433 	2786 	5360 	10691 	21371 	6383 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     18473     18468     18517     18488     17587     17298     19396     19375     19420     19391     19444     19426     18502     18481     18475     18535 
dram[1]:     18518     18528     18562     18566     17650     17371     19450     19458     19465     19461     19506     19580     18526     18561     18547     18547 
dram[2]:     18481     18517     18524     18507     17325     17572     19411     19428     19419     19395     19482     19473     18503     18556     18470     18487 
dram[3]:     18506     18581     18560     18600     17387     17623     19456     19450     19456     19473     19578     19500     18525     18593     18543     18574 
dram[4]:     18453     18530     18483     18521     17575     17304     19353     19434     19393     19393     19390     19500     18471     18567     18538     18475 
dram[5]:     18531     18579     18562     18591     17644     17350     19446     19462     19453     19468     19520     19611     18555     18594     18547     18569 
average row accesses per activate:
dram[0]:  1.264474  1.323246  1.266491  1.300813  1.314917  1.318560  1.268164  1.344538  1.274900  1.304348  1.266491  1.325967  1.266491  1.325967  1.292059  1.304348 
dram[1]:  1.276596  1.221374  1.286863  1.191067  1.276139  1.226804  1.280000  1.189591  1.263158  1.201502  1.293801  1.229193  1.276596  1.198502  1.280000  1.230769 
dram[2]:  1.256544  1.381295  1.253264  1.340782  1.276139  1.375723  1.253264  1.354020  1.266491  1.327801  1.263158  1.371429  1.243523  1.371429  1.280000  1.344538 
dram[3]:  1.273210  1.218274  1.290323  1.240310  1.276139  1.252632  1.276596  1.222930  1.258191  1.253264  1.276596  1.235521  1.278296  1.213654  1.271523  1.280000 
dram[4]:  1.352113  1.371429  1.311475  1.307902  1.344633  1.352273  1.337047  1.350211  1.333333  1.318681  1.329640  1.344538  1.337047  1.333333  1.318681  1.311475 
dram[5]:  1.225478  1.188119  1.218274  1.224490  1.250986  1.239583  1.197008  1.197008  1.206030  1.237113  1.246753  1.206030  1.213654  1.200000  1.238710  1.256544 
average row locality = 92069/72170 = 1.275724
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       513       514       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[1]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[2]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[3]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[4]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[5]:       514       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
total reads: 49109
bank skew: 514/508 = 1.01
chip skew: 8187/8184 = 1.00
number of total write accesses:
dram[0]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[1]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[2]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[3]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[4]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[5]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
total reads: 42960
bank skew: 448/444 = 1.01
chip skew: 7160/7160 = 1.00
average mf latency per bank:
dram[0]:        229       225       226       226       226       226       225       226       226       225       226       226       226       226       226       226
dram[1]:        226       226       226       226       226       226       226       226       226       226       226       226       226       226       226       226
dram[2]:        226       226       226       226       226       226       225       226       226       226       226       226       226       226       226       227
dram[3]:        226       226       226       226       226       227       226       226       226       226       226       226       225       226       226       226
dram[4]:        226       226       226       226       226       226       226       226       226       225       226       225       226       226       226       226
dram[5]:        226       226       226       226       226       226       226       226       226       226       226       226       226       226       226       226
maximum mf latency per bank:
dram[0]:        320       319       326       322       345       331       319       334       360       325       324       335       343       327       323       328
dram[1]:        352       346       318       326       335       343       319       339       312       344       346       330       345       326       341       311
dram[2]:        317       329       324       354       309       335       313       336       324       344       330       331       344       342       323       338
dram[3]:        339       329       323       345       337       333       315       346       339       320       320       362       311       320       317       332
dram[4]:        324       324       352       320       334       325       319       312       326       320       321       332       342       327       321       334
dram[5]:        330       323       346       326       346       341       321       347       313       327       331       311       334       315       334       358

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399595 n_nop=345251 n_act=11833 n_pre=11817 n_req=15347 n_rd=16374 n_write=14320 bw_util=0.1536
n_activity=326046 dram_eff=0.1883
bk0: 1026a 372708i bk1: 1028a 373733i bk2: 1024a 372552i bk3: 1024a 373248i bk4: 1016a 373659i bk5: 1016a 374056i bk6: 1024a 372599i bk7: 1024a 373857i bk8: 1024a 372784i bk9: 1024a 373318i bk10: 1024a 372549i bk11: 1024a 373637i bk12: 1024a 372411i bk13: 1024a 373853i bk14: 1024a 373073i bk15: 1024a 373345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.650256
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399595 n_nop=344255 n_act=12334 n_pre=12318 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.1536
n_activity=331572 dram_eff=0.1851
bk0: 1024a 372729i bk1: 1024a 371948i bk2: 1024a 372931i bk3: 1024a 371355i bk4: 1016a 373009i bk5: 1016a 371952i bk6: 1024a 372621i bk7: 1024a 371098i bk8: 1024a 372648i bk9: 1024a 371463i bk10: 1024a 373232i bk11: 1024a 372045i bk12: 1024a 373011i bk13: 1024a 371360i bk14: 1024a 372910i bk15: 1024a 371979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.624187
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399595 n_nop=345461 n_act=11731 n_pre=11715 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.1536
n_activity=325264 dram_eff=0.1887
bk0: 1024a 372807i bk1: 1024a 374480i bk2: 1024a 372757i bk3: 1024a 373808i bk4: 1016a 373191i bk5: 1016a 374841i bk6: 1024a 372669i bk7: 1024a 374056i bk8: 1024a 372627i bk9: 1024a 373719i bk10: 1024a 372610i bk11: 1024a 374315i bk12: 1024a 372067i bk13: 1024a 374219i bk14: 1024a 372665i bk15: 1024a 373760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.656322
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399595 n_nop=344507 n_act=12208 n_pre=12192 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.1536
n_activity=332051 dram_eff=0.1848
bk0: 1024a 372837i bk1: 1024a 371727i bk2: 1024a 373261i bk3: 1024a 372218i bk4: 1016a 372752i bk5: 1016a 372430i bk6: 1024a 372826i bk7: 1024a 371740i bk8: 1024a 372382i bk9: 1024a 372653i bk10: 1024a 372921i bk11: 1024a 372060i bk12: 1024a 372858i bk13: 1024a 371503i bk14: 1024a 372703i bk15: 1024a 372739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.625628
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399595 n_nop=345925 n_act=11499 n_pre=11483 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.1536
n_activity=330226 dram_eff=0.1859
bk0: 1024a 374322i bk1: 1024a 374581i bk2: 1024a 373462i bk3: 1024a 373613i bk4: 1016a 374128i bk5: 1016a 374534i bk6: 1024a 373873i bk7: 1024a 374139i bk8: 1024a 373649i bk9: 1024a 373620i bk10: 1024a 373972i bk11: 1024a 374183i bk12: 1024a 373829i bk13: 1024a 374109i bk14: 1024a 373626i bk15: 1024a 373883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.66126
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399595 n_nop=343787 n_act=12566 n_pre=12550 n_req=15346 n_rd=16372 n_write=14320 bw_util=0.1536
n_activity=336781 dram_eff=0.1823
bk0: 1028a 371948i bk1: 1024a 371288i bk2: 1024a 371495i bk3: 1024a 371813i bk4: 1016a 372352i bk5: 1016a 372412i bk6: 1024a 371188i bk7: 1024a 371286i bk8: 1024a 371341i bk9: 1024a 372339i bk10: 1024a 372484i bk11: 1024a 371836i bk12: 1024a 371759i bk13: 1024a 371576i bk14: 1024a 372050i bk15: 1024a 372697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.605786

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8199, Miss = 4093, Miss_rate = 0.499, Pending_hits = 3, Reservation_fails = 94
L2_cache_bank[1]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 188
L2_cache_bank[2]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 215
L2_cache_bank[11]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 98283
L2_total_cache_misses = 49109
L2_total_cache_miss_rate = 0.4997
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 497
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 403
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=294969
icnt_total_pkts_simt_to_mem=294699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.11759
	minimum = 6
	maximum = 60
Network latency average = 8.59731
	minimum = 6
	maximum = 45
Slowest packet = 14
Flit latency average = 6.53587
	minimum = 6
	maximum = 42
Slowest flit = 869
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.024049
	minimum = 0.0215807 (at node 0)
	maximum = 0.0271336 (at node 16)
Accepted packet rate average = 0.024049
	minimum = 0.0215807 (at node 0)
	maximum = 0.0271336 (at node 16)
Injected flit rate average = 0.0721435
	minimum = 0.0647091 (at node 0)
	maximum = 0.0815991 (at node 16)
Accepted flit rate average= 0.0721435
	minimum = 0.0647686 (at node 0)
	maximum = 0.0812027 (at node 16)
Injected packet length average = 2.99985
Accepted packet length average = 2.99985
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.11759 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 8.59731 (1 samples)
	minimum = 6 (1 samples)
	maximum = 45 (1 samples)
Flit latency average = 6.53587 (1 samples)
	minimum = 6 (1 samples)
	maximum = 42 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.024049 (1 samples)
	minimum = 0.0215807 (1 samples)
	maximum = 0.0271336 (1 samples)
Accepted packet rate average = 0.024049 (1 samples)
	minimum = 0.0215807 (1 samples)
	maximum = 0.0271336 (1 samples)
Injected flit rate average = 0.0721435 (1 samples)
	minimum = 0.0647091 (1 samples)
	maximum = 0.0815991 (1 samples)
Accepted flit rate average = 0.0721435 (1 samples)
	minimum = 0.0647686 (1 samples)
	maximum = 0.0812027 (1 samples)
Injected packet size average = 2.99985 (1 samples)
Accepted packet size average = 2.99985 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 49 sec (229 sec)
gpgpu_simulation_rate = 102925 (inst/sec)
gpgpu_simulation_rate = 1321 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1023,1,1) blockDim = (256,1,1) 
kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,302724)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,302724)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,302724)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,302724)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,302724)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,302724)
GPGPU-Sim uArch: cycles simulated: 303724  inst.: 23612384 (ipc=42.5) sim_rate=102662 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 12:47:58 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 305224  inst.: 23730752 (ipc=64.3) sim_rate=102730 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 12:47:59 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(11,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(2,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(6,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 306724  inst.: 24024896 (ipc=113.7) sim_rate=103555 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 12:48:00 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(10,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(7,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(7,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 307724  inst.: 24234929 (ipc=133.0) sim_rate=104012 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 12:48:01 2016
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(13,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(34,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 309224  inst.: 24460919 (ipc=137.1) sim_rate=104533 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 12:48:02 2016
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(37,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(7,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(13,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 310724  inst.: 24820135 (ipc=156.3) sim_rate=105617 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 12:48:03 2016
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(31,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8464,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8465,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8491,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8492,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8555,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8556,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8672,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8673,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8703,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8704,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8732,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8733,302724)
GPGPU-Sim uArch: cycles simulated: 311724  inst.: 24987623 (ipc=157.5) sim_rate=105879 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 12:48:04 2016
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(53,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9091,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9092,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9098,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9099,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9112,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9113,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9125,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9126,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9134,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9135,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9142,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9143,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9156,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9157,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9165,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9166,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9169,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9170,302724)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(22,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(43,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 312724  inst.: 25258205 (ipc=168.8) sim_rate=106574 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 12:48:05 2016
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(15,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(55,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 313724  inst.: 25481944 (ipc=173.8) sim_rate=107066 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 12:48:06 2016
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(29,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(31,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(18,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 314724  inst.: 25693150 (ipc=176.9) sim_rate=107502 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 12:48:07 2016
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(20,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(22,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12806,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12807,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12903,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12904,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12981,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12982,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13018,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13019,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13024,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13025,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13064,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13065,302724)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(31,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 316224  inst.: 26043630 (ipc=183.2) sim_rate=108515 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 12:48:08 2016
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(43,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13647,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13648,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13685,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13686,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13894,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13895,302724)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(38,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13929,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13930,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13960,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13961,302724)
GPGPU-Sim uArch: cycles simulated: 316724  inst.: 26189710 (ipc=187.1) sim_rate=108670 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 12:48:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14032,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14033,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14063,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14064,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14107,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14108,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14108,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14109,302724)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(30,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(38,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 317724  inst.: 26445627 (ipc=191.7) sim_rate=109279 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 12:48:10 2016
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(38,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(39,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(32,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 318724  inst.: 26656117 (ipc=192.9) sim_rate=109695 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 12:48:11 2016
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(47,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(32,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(42,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 320224  inst.: 27001717 (ipc=196.1) sim_rate=110662 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 12:48:12 2016
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(35,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17673,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17674,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17839,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17840,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17937,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17938,302724)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(37,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18005,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(18006,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18055,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(18056,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18069,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18070,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18217,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18218,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18228,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(18229,302724)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(51,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18406,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(18407,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18410,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18411,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18471,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(18472,302724)
GPGPU-Sim uArch: cycles simulated: 321224  inst.: 27249157 (ipc=198.9) sim_rate=111221 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 12:48:13 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18512,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18513,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18569,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(18570,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18616,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18617,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18648,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18649,302724)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(51,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(48,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 322224  inst.: 27508373 (ipc=202.0) sim_rate=111822 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 12:48:14 2016
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(52,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(52,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(51,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 323224  inst.: 27731003 (ipc=203.0) sim_rate=112271 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 12:48:15 2016
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(47,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(48,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 324224  inst.: 27946036 (ipc=203.5) sim_rate=112685 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 12:48:16 2016
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(46,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(74,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22214,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(22215,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22360,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(22361,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22497,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22498,302724)
GPGPU-Sim uArch: cycles simulated: 325224  inst.: 28175260 (ipc=204.7) sim_rate=113153 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 12:48:17 2016
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(123,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22583,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(22584,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22611,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22612,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22644,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(22645,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22923,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(22924,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (22954,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(22955,302724)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(66,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23069,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(23070,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23086,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23087,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23273,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(23274,302724)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(72,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23314,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(23315,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23423,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(23424,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23460,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(23461,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23477,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(23478,302724)
GPGPU-Sim uArch: cycles simulated: 326224  inst.: 28441708 (ipc=207.3) sim_rate=113766 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 12:48:18 2016
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(71,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(74,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(65,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 327224  inst.: 28699237 (ipc=209.4) sim_rate=114339 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 12:48:19 2016
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(71,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(73,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 328224  inst.: 28903264 (ipc=209.2) sim_rate=114695 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 12:48:20 2016
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(64,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(61,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(68,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 329724  inst.: 29212739 (ipc=209.0) sim_rate=115465 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 12:48:21 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (27158,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(27159,302724)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(65,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (27299,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(27300,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27430,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27431,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (27431,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(27432,302724)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(72,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27657,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(27658,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (27684,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(27685,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (27690,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(27691,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (27752,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(27753,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27864,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(27865,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27889,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(27890,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (27895,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(27896,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (27933,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(27934,302724)
GPGPU-Sim uArch: cycles simulated: 330724  inst.: 29447443 (ipc=209.9) sim_rate=115934 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 12:48:22 2016
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(83,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28009,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(28010,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28047,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(28048,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28087,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(28088,302724)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(81,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(75,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 331724  inst.: 29702032 (ipc=211.5) sim_rate=116478 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 12:48:23 2016
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(75,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(155,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 332724  inst.: 29912012 (ipc=211.4) sim_rate=116843 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 12:48:24 2016
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(88,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(78,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(78,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 334224  inst.: 30197002 (ipc=210.4) sim_rate=117498 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 12:48:25 2016
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(79,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (31670,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(31671,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (31818,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(31819,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (31947,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(31948,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (31982,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(31983,302724)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(91,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (32104,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(32105,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (32126,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(32127,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (32342,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(32343,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (32369,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(32370,302724)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(88,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (32438,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(32439,302724)
GPGPU-Sim uArch: cycles simulated: 335224  inst.: 30434250 (ipc=211.2) sim_rate=117962 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 12:48:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (32519,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(32520,302724)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(90,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (33062,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(33063,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (33139,302724), 5 CTAs running
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(104,0,0) tid=(95,0,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(33140,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (33150,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(33151,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (33169,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(33170,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (33211,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(33212,302724)
GPGPU-Sim uArch: cycles simulated: 336224  inst.: 30708276 (ipc=213.1) sim_rate=118564 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 12:48:27 2016
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(176,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(111,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(96,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 337224  inst.: 30930998 (ipc=213.4) sim_rate=118965 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 12:48:28 2016
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(97,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(117,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 338224  inst.: 31104077 (ipc=212.2) sim_rate=119172 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 12:48:29 2016
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(93,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(102,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36637,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36638,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36642,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36643,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36666,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36667,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36726,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36727,302724)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(100,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36799,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36800,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36842,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36843,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36969,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36970,302724)
GPGPU-Sim uArch: cycles simulated: 339724  inst.: 31443473 (ipc=212.8) sim_rate=120013 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 12:48:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37041,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37042,302724)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(96,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (37247,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(37248,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37269,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37270,302724)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(115,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37585,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37586,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (37594,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(37595,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37648,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37649,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37675,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37676,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37697,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37698,302724)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(111,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 340724  inst.: 31710751 (ipc=214.2) sim_rate=120573 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 12:48:31 2016
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(189,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 341224  inst.: 31835184 (ipc=214.7) sim_rate=120587 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 12:48:32 2016
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(127,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(186,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(122,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 342724  inst.: 32121590 (ipc=213.8) sim_rate=121213 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 12:48:33 2016
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(107,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(119,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 343724  inst.: 32332792 (ipc=213.7) sim_rate=121551 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 12:48:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41089,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(41090,302724)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(113,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41210,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(41211,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41318,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(41319,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41391,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(41392,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41493,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(41494,302724)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(124,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41595,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(41596,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41764,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(41765,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41773,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(41774,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41853,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(41854,302724)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(137,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (41942,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(41943,302724)
GPGPU-Sim uArch: cycles simulated: 344724  inst.: 32563992 (ipc=214.1) sim_rate=121962 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 12:48:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42051,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(42052,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42105,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42106,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42127,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(42128,302724)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(128,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42457,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42458,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42468,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(42469,302724)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(131,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 345724  inst.: 32819612 (ipc=215.1) sim_rate=122461 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 12:48:36 2016
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(203,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(122,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(202,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 346724  inst.: 33037708 (ipc=215.2) sim_rate=122816 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 12:48:37 2016
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(124,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(123,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 348224  inst.: 33322223 (ipc=214.3) sim_rate=123415 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 12:48:38 2016
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(122,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(133,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46041,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46042,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46125,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(46126,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (46155,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(46156,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46199,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(46200,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46247,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(46248,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46260,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(46261,302724)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(129,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46369,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46370,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46471,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(46472,302724)
GPGPU-Sim uArch: cycles simulated: 349224  inst.: 33549439 (ipc=214.6) sim_rate=123798 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 12:48:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46663,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(46664,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46672,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46673,302724)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(128,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46964,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(46965,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47012,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(47013,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (47049,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(47050,302724)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(143,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47153,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47154,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (47366,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(47367,302724)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(149,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 350224  inst.: 33824583 (ipc=215.9) sim_rate=124355 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 12:48:40 2016
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(142,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(142,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 351224  inst.: 34055128 (ipc=216.2) sim_rate=124744 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 12:48:41 2016
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(146,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(145,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 352224  inst.: 34232894 (ipc=215.4) sim_rate=124937 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 12:48:42 2016
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(138,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(147,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (50508,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(50509,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (50615,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(50616,302724)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(146,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (50850,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(50851,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50951,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(50952,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (50981,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(50982,302724)
GPGPU-Sim uArch: cycles simulated: 353724  inst.: 34565350 (ipc=215.6) sim_rate=125692 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 12:48:43 2016
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(147,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (51197,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(51198,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (51202,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(51203,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (51237,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(51238,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51276,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(51277,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (51413,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(51414,302724)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(159,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (51472,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(51473,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (51500,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(51501,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (51673,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(51674,302724)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(155,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (51857,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(51858,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (51906,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(51907,302724)
GPGPU-Sim uArch: cycles simulated: 354724  inst.: 34814722 (ipc=216.2) sim_rate=126140 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 12:48:44 2016
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(159,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 355224  inst.: 34944031 (ipc=216.6) sim_rate=126151 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 12:48:45 2016
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(234,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(156,0,0) tid=(84,0,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(173,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 356724  inst.: 35246115 (ipc=216.2) sim_rate=126784 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 12:48:46 2016
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(151,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(152,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 357724  inst.: 35443901 (ipc=215.9) sim_rate=127039 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 12:48:47 2016
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(160,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (55349,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(55350,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (55432,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(55433,302724)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(170,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (55499,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(55500,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (55540,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(55541,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (55559,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(55560,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (55648,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(55649,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (55766,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(55767,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (55873,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(55874,302724)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(161,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 358724  inst.: 35676397 (ipc=216.2) sim_rate=127415 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 12:48:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (56101,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(56102,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (56184,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(56185,302724)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(181,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (56313,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(56314,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (56371,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(56372,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (56415,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(56416,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (56573,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(56574,302724)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(189,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (56775,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(56776,302724)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(182,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 359724  inst.: 35945655 (ipc=217.1) sim_rate=127920 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 12:48:49 2016
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(177,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(174,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 360724  inst.: 36175061 (ipc=217.3) sim_rate=128280 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 12:48:50 2016
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(254,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(176,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(170,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 362224  inst.: 36450612 (ipc=216.5) sim_rate=128800 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 12:48:51 2016
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(174,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (59900,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(59901,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (60202,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(60203,302724)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(183,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (60290,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(60291,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (60361,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(60362,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (60419,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(60420,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (60420,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(60421,302724)
GPGPU-Sim uArch: cycles simulated: 363224  inst.: 36692052 (ipc=216.9) sim_rate=129197 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 12:48:52 2016
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(182,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (60640,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(60641,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (60683,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(60684,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (60698,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(60699,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (60764,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(60765,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (60833,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(60834,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (60908,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(60909,302724)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(186,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (61125,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(61126,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (61268,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(61269,302724)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(192,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (61339,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(61340,302724)
GPGPU-Sim uArch: cycles simulated: 364224  inst.: 36943532 (ipc=217.5) sim_rate=129626 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 12:48:53 2016
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(189,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(194,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 365224  inst.: 37185950 (ipc=217.9) sim_rate=130020 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 12:48:54 2016
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(191,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(186,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(193,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 366724  inst.: 37463707 (ipc=217.1) sim_rate=130535 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 12:48:55 2016
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(182,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(183,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (64784,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(64785,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (64829,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(64830,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (64913,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(64914,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (64968,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64968,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(64969,302724)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(64969,302724)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(197,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 367724  inst.: 37682811 (ipc=217.1) sim_rate=130843 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 12:48:56 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65126,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(65127,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65201,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(65202,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65267,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(65268,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65297,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(65298,302724)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(201,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65491,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(65492,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65711,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(65712,302724)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(207,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (65768,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(65769,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65810,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(65811,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65971,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(65972,302724)
GPGPU-Sim uArch: cycles simulated: 368724  inst.: 37943479 (ipc=217.8) sim_rate=131292 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 12:48:57 2016
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(204,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (66188,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(66189,302724)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(209,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(222,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 369724  inst.: 38196705 (ipc=218.3) sim_rate=131712 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 12:48:58 2016
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(209,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(208,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 370724  inst.: 38386371 (ipc=217.9) sim_rate=131911 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 12:48:59 2016
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(197,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(198,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (69315,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(69316,302724)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(285,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 372224  inst.: 38694274 (ipc=217.6) sim_rate=132514 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 12:49:00 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (69668,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(69669,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69697,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(69698,302724)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(209,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69766,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(69767,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (69782,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(69783,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (69807,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(69808,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (70036,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(70037,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70072,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(70073,302724)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(213,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (70093,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(70094,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (70134,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(70135,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (70234,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(70235,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (70273,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(70274,302724)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(221,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (70485,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(70486,302724)
GPGPU-Sim uArch: cycles simulated: 373224  inst.: 38949794 (ipc=218.2) sim_rate=132934 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 12:49:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (70708,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(70709,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (70739,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(70740,302724)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(222,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 373724  inst.: 39075766 (ipc=218.4) sim_rate=132910 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 12:49:02 2016
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(220,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(294,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 374724  inst.: 39309593 (ipc=218.6) sim_rate=133252 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 12:49:03 2016
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(296,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(212,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(224,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 376224  inst.: 39591541 (ipc=218.0) sim_rate=133755 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 12:49:04 2016
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(220,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(223,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (74189,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(74190,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (74198,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(74199,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (74287,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(74288,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (74301,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(74302,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (74334,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(74335,302724)
GPGPU-Sim uArch: cycles simulated: 377224  inst.: 39806345 (ipc=217.9) sim_rate=134028 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 12:49:05 2016
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(219,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (74556,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(74557,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (74561,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(74562,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (74619,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(74620,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (74668,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(74669,302724)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(228,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (74886,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(74887,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (75100,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(75101,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (75134,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(75135,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (75228,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(75229,302724)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(229,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (75347,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(75348,302724)
GPGPU-Sim uArch: cycles simulated: 378224  inst.: 40075889 (ipc=218.6) sim_rate=134482 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 12:49:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (75555,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(75556,302724)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(311,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(225,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(234,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 379224  inst.: 40318156 (ipc=218.9) sim_rate=134843 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 12:49:07 2016
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(232,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(242,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 380224  inst.: 40503304 (ipc=218.5) sim_rate=135011 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 12:49:08 2016
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(236,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(239,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (78714,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(78715,302724)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(228,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 381724  inst.: 40817552 (ipc=218.3) sim_rate=135606 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 12:49:09 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (79077,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(79078,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (79095,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(79096,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (79200,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(79201,302724)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(241,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (79244,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(79245,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (79266,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(79267,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (79403,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(79404,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (79444,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(79445,302724)
GPGPU-Sim uArch: cycles simulated: 382224  inst.: 40944528 (ipc=218.5) sim_rate=135577 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 12:49:10 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (79556,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(79557,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (79588,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(79589,302724)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(244,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (79639,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(79640,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (79663,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(79664,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (79889,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(79890,302724)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(255,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (80109,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(80110,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (80118,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(80119,302724)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(251,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 383224  inst.: 41203518 (ipc=219.1) sim_rate=135985 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 12:49:11 2016
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(254,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(249,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(253,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 384724  inst.: 41521823 (ipc=218.9) sim_rate=136584 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 12:49:12 2016
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(243,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(252,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(246,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 386224  inst.: 41825079 (ipc=218.6) sim_rate=137131 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 12:49:13 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (83588,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(83589,302724)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(247,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (83613,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(83614,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (83753,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(83754,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (83755,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(83756,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (83770,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(83771,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (83948,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(83949,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (83985,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(83986,302724)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(250,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (84069,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (84069,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(84070,302724)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(84070,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (84263,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(84264,302724)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(256,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 387224  inst.: 42064375 (ipc=218.9) sim_rate=137465 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 12:49:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (84506,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(84507,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (84527,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(84528,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (84619,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(84620,302724)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(263,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (84775,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(84776,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (85016,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(85017,302724)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(262,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 388224  inst.: 42326136 (ipc=219.4) sim_rate=137870 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 12:49:15 2016
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(261,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(268,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(255,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(260,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 389724  inst.: 42624697 (ipc=219.0) sim_rate=138391 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 12:49:16 2016
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(276,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(268,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (88099,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(88100,302724)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(261,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (88458,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(88459,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (88485,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(88486,302724)
GPGPU-Sim uArch: cycles simulated: 391224  inst.: 42946110 (ipc=218.9) sim_rate=138984 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 12:49:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (88625,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(88626,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (88626,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(88627,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (88636,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(88637,302724)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(272,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (88819,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(88820,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (88847,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(88848,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (88925,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(88926,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (88961,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(88962,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (89035,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(89036,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (89055,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(89056,302724)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(290,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (89300,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(89301,302724)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(281,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (89493,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(89494,302724)
GPGPU-Sim uArch: cycles simulated: 392224  inst.: 43204486 (ipc=219.4) sim_rate=139369 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 12:49:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (89543,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(89544,302724)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(270,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(282,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(284,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 393724  inst.: 43549615 (ipc=219.6) sim_rate=140030 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 12:49:19 2016
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(274,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(276,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(284,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(280,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (92959,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(92960,302724)
GPGPU-Sim uArch: cycles simulated: 395724  inst.: 43945733 (ipc=219.1) sim_rate=140851 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 12:49:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (93013,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(93014,302724)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(282,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (93162,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(93163,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (93164,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(93165,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (93167,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(93168,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (93331,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(93332,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (93370,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(93371,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (93452,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(93453,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (93464,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(93465,302724)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(291,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (93722,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(93723,302724)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(297,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (93947,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(93948,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (93988,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(93989,302724)
GPGPU-Sim uArch: cycles simulated: 396724  inst.: 44191029 (ipc=219.4) sim_rate=141185 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 12:49:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (94000,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(94001,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (94186,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(94187,302724)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(294,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (94403,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(94404,302724)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(298,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 397724  inst.: 44454716 (ipc=219.8) sim_rate=141575 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 12:49:22 2016
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(360,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(289,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(306,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 398724  inst.: 44658394 (ipc=219.7) sim_rate=141772 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 12:49:23 2016
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(293,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(292,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(294,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (97495,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(97496,302724)
GPGPU-Sim uArch: cycles simulated: 400224  inst.: 44949324 (ipc=219.3) sim_rate=142244 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 12:49:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (97840,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(97841,302724)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(304,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (97883,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(97884,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (98040,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(98041,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (98049,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(98050,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (98050,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(98051,302724)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(302,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (98287,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(98288,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (98303,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(98304,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (98329,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(98330,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (98373,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(98374,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (98485,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(98486,302724)
GPGPU-Sim uArch: cycles simulated: 401224  inst.: 45201164 (ipc=219.6) sim_rate=142590 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 12:49:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (98513,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(98514,302724)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(311,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (98713,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(98714,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (98881,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(98882,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (98928,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(98929,302724)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(313,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(313,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 402224  inst.: 45459872 (ipc=220.0) sim_rate=142955 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 12:49:26 2016
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(380,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(311,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(389,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 403724  inst.: 45758900 (ipc=219.7) sim_rate=143444 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 12:49:27 2016
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(302,0,0) tid=(232,0,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(301,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(312,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (102402,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(102403,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (102425,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(102426,302724)
GPGPU-Sim uArch: cycles simulated: 405224  inst.: 46068691 (ipc=219.5) sim_rate=143964 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 12:49:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (102562,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(102563,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (102567,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(102568,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (102572,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(102573,302724)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(314,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (102747,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(102748,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (102839,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(102840,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (102859,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(102860,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (102909,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(102910,302724)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(319,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (103152,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(103153,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (103361,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(103362,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (103397,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(103398,302724)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(316,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (103409,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(103410,302724)
GPGPU-Sim uArch: cycles simulated: 406224  inst.: 46324867 (ipc=219.9) sim_rate=144314 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 12:49:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (103592,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(103593,302724)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(321,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (103800,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(103801,302724)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(319,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(323,0,0) tid=(98,0,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(328,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 407724  inst.: 46687479 (ipc=220.2) sim_rate=144992 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 12:49:30 2016
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(330,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(334,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 409224  inst.: 46962658 (ipc=219.7) sim_rate=145395 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 12:49:31 2016
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(319,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (106930,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(106931,302724)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(327,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (107281,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(107282,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (107307,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(107308,302724)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(333,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (107438,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(107439,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (107445,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(107446,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (107446,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(107447,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (107612,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(107613,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (107689,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(107690,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (107721,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(107722,302724)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(333,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (107763,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(107764,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (107874,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(107875,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (107899,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(107900,302724)
GPGPU-Sim uArch: cycles simulated: 410724  inst.: 47330426 (ipc=220.0) sim_rate=146081 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 12:49:32 2016
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(333,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (108116,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(108117,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (108314,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(108315,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (108343,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(108344,302724)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(330,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(351,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 411724  inst.: 47586043 (ipc=220.3) sim_rate=146418 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 12:49:33 2016
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(331,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(333,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 412724  inst.: 47794185 (ipc=220.2) sim_rate=146607 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 12:49:34 2016
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(338,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(336,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(343,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(344,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (111809,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(111810,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (111819,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(111820,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (111939,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(111940,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (111958,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(111959,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (111971,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(111972,302724)
GPGPU-Sim uArch: cycles simulated: 414724  inst.: 48193633 (ipc=219.9) sim_rate=147381 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 12:49:35 2016
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(347,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (112188,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(112189,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (112214,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(112215,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (112251,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(112252,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (112301,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(112302,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (112528,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(112529,302724)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(358,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (112741,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(112742,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (112779,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(112780,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (112845,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(112846,302724)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(358,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (112978,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(112979,302724)
GPGPU-Sim uArch: cycles simulated: 415724  inst.: 48453749 (ipc=220.2) sim_rate=147724 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 12:49:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (113184,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(113185,302724)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(357,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(424,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 416724  inst.: 48707504 (ipc=220.5) sim_rate=148047 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 12:49:37 2016
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(434,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(434,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(351,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(345,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 418724  inst.: 49084376 (ipc=220.0) sim_rate=148740 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 12:49:38 2016
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(349,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (116336,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(116337,302724)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(362,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (116706,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(116707,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (116716,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(116717,302724)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(365,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (116895,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(116896,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (116897,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(116898,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (116899,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(116900,302724)
GPGPU-Sim uArch: cycles simulated: 419724  inst.: 49331272 (ipc=220.2) sim_rate=149037 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 12:49:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (117068,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(117069,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (117081,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(117082,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (117131,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(117132,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (117225,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(117226,302724)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(362,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (117283,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(117284,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (117325,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(117326,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (117516,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(117517,302724)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(368,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (117725,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(117726,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (117744,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(117745,302724)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(361,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(361,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 421224  inst.: 49712807 (ipc=220.6) sim_rate=149737 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 12:49:40 2016
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(370,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(374,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 422224  inst.: 49915427 (ipc=220.5) sim_rate=149896 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 12:49:41 2016
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(362,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(368,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(361,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 423724  inst.: 50211503 (ipc=220.2) sim_rate=150333 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 12:49:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (121229,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(121230,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (121245,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(121246,302724)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(370,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (121413,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(121414,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (121420,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(121421,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (121435,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(121436,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (121592,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(121593,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (121597,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(121598,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (121656,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(121657,302724)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(383,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (121693,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(121694,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (121931,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(121932,302724)
GPGPU-Sim uArch: cycles simulated: 424724  inst.: 50445951 (ipc=220.3) sim_rate=150584 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 12:49:43 2016
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(397,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (122148,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(122149,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (122168,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(122169,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (122232,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(122233,302724)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(386,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (122408,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(122409,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (122636,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(122637,302724)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(452,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 425724  inst.: 50718281 (ipc=220.7) sim_rate=150947 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 12:49:44 2016
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(388,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(376,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 426724  inst.: 50934273 (ipc=220.7) sim_rate=151140 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 12:49:45 2016
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(381,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(389,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 427724  inst.: 51108290 (ipc=220.3) sim_rate=151207 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 12:49:46 2016
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(378,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(384,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (125729,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(125730,302724)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(382,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (126103,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(126104,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (126116,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(126117,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (126271,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(126272,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (126297,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(126298,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (126308,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(126309,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (126313,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(126314,302724)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(395,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (126453,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(126454,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (126493,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(126494,302724)
GPGPU-Sim uArch: cycles simulated: 429224  inst.: 51454518 (ipc=220.4) sim_rate=151783 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 12:49:47 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (126515,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(126516,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (126672,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(126673,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (126696,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(126697,302724)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(388,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (126933,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(126934,302724)
GPGPU-Sim uArch: cycles simulated: 429724  inst.: 51586790 (ipc=220.6) sim_rate=151725 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 12:49:48 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (127098,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(127099,302724)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(397,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (127160,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(127161,302724)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(402,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(398,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 430724  inst.: 51836738 (ipc=220.8) sim_rate=152013 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 12:49:49 2016
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(418,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(396,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(402,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 432224  inst.: 52122695 (ipc=220.5) sim_rate=152405 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 12:49:50 2016
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(404,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(404,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 433224  inst.: 52336157 (ipc=220.4) sim_rate=152583 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 12:49:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (130596,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(130597,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (130621,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(130622,302724)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(404,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (130813,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (130813,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(130814,302724)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(130814,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (130817,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(130818,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (130960,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(130961,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (130978,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(130979,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (131024,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(131025,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (131111,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(131112,302724)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(401,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (131412,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(131413,302724)
GPGPU-Sim uArch: cycles simulated: 434224  inst.: 52579741 (ipc=220.6) sim_rate=152848 (inst/sec) elapsed = 0:0:05:44 / Tue Mar 22 12:49:52 2016
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(409,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (131595,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(131596,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (131617,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(131618,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (131635,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(131636,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (131816,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(131817,302724)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(410,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (132022,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(132023,302724)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(418,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 435224  inst.: 52841375 (ipc=220.9) sim_rate=153163 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 12:49:53 2016
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(406,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(413,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(405,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 436724  inst.: 53140721 (ipc=220.7) sim_rate=153585 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 12:49:54 2016
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(405,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(407,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(416,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (135128,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(135129,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (135498,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(135499,302724)
GPGPU-Sim uArch: cycles simulated: 438224  inst.: 53457828 (ipc=220.6) sim_rate=154057 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 12:49:55 2016
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(426,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (135515,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(135516,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (135691,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(135692,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (135721,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (135721,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(135722,302724)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(135722,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (135760,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(135761,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (135813,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(135814,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (135866,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(135867,302724)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(426,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (135935,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(135936,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (136105,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(136106,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (136130,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(136131,302724)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(426,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (136338,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(136339,302724)
GPGPU-Sim uArch: cycles simulated: 439224  inst.: 53714052 (ipc=220.8) sim_rate=154350 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 12:49:56 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (136503,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(136504,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (136550,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(136551,302724)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(425,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(430,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(429,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 440224  inst.: 53965706 (ipc=221.1) sim_rate=154629 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 12:49:57 2016
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(432,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(432,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(423,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 441724  inst.: 54243258 (ipc=220.7) sim_rate=154980 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 12:49:58 2016
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(423,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(453,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 442724  inst.: 54460043 (ipc=220.6) sim_rate=155156 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 12:49:59 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (140022,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(140023,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (140044,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(140045,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (140155,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(140156,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (140201,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(140202,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (140205,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(140206,302724)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(430,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (140343,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(140344,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (140368,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(140369,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (140412,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(140413,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (140518,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(140519,302724)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(437,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (140812,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(140813,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (140999,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(141000,302724)
GPGPU-Sim uArch: cycles simulated: 443724  inst.: 54710859 (ipc=220.9) sim_rate=155428 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 12:50:00 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (141028,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(141029,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (141033,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(141034,302724)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(458,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (141212,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(141213,302724)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(450,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (141408,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(141409,302724)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(446,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(515,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 445224  inst.: 55083120 (ipc=221.1) sim_rate=156042 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 12:50:01 2016
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(448,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(443,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(447,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 446724  inst.: 55351890 (ipc=220.7) sim_rate=156361 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 12:50:02 2016
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(449,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (144581,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(144582,302724)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(443,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (144874,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(144875,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (144893,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(144894,302724)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(450,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (145013,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(145014,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (145100,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(145101,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (145101,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(145102,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (145137,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(145138,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (145199,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(145200,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (145252,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(145253,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (145329,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(145330,302724)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(448,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 448224  inst.: 55713810 (ipc=220.9) sim_rate=156940 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 12:50:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (145510,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(145511,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (145532,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(145533,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (145721,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(145722,302724)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(455,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (145947,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(145948,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (145963,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(145964,302724)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(455,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 449224  inst.: 55972377 (ipc=221.2) sim_rate=157225 (inst/sec) elapsed = 0:0:05:56 / Tue Mar 22 12:50:04 2016
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(466,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(455,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(454,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(458,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 450724  inst.: 56275061 (ipc=221.0) sim_rate=157633 (inst/sec) elapsed = 0:0:05:57 / Tue Mar 22 12:50:05 2016
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(454,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(460,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 451724  inst.: 56476057 (ipc=220.8) sim_rate=157754 (inst/sec) elapsed = 0:0:05:58 / Tue Mar 22 12:50:06 2016
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(458,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (149415,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(149416,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (149437,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(149438,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (149569,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(149570,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (149596,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(149597,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (149600,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(149601,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (149735,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(149736,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (149781,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(149782,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (149808,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(149809,302724)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(461,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (149915,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(149916,302724)
GPGPU-Sim uArch: cycles simulated: 452724  inst.: 56702457 (ipc=220.9) sim_rate=157945 (inst/sec) elapsed = 0:0:05:59 / Tue Mar 22 12:50:07 2016
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(464,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (150191,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(150192,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (150374,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(150375,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (150395,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(150396,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (150474,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(150475,302724)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(478,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (150585,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(150586,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (150796,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(150797,302724)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(544,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 453724  inst.: 56977929 (ipc=221.2) sim_rate=158272 (inst/sec) elapsed = 0:0:06:00 / Tue Mar 22 12:50:08 2016
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(554,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(478,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 454724  inst.: 57205568 (ipc=221.3) sim_rate=158464 (inst/sec) elapsed = 0:0:06:01 / Tue Mar 22 12:50:09 2016
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(470,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(465,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(493,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 456224  inst.: 57479968 (ipc=220.9) sim_rate=158784 (inst/sec) elapsed = 0:0:06:02 / Tue Mar 22 12:50:10 2016
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(473,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (153948,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(153949,302724)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(469,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (154257,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(154258,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (154275,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(154276,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (154452,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(154453,302724)
GPGPU-Sim uArch: cycles simulated: 457224  inst.: 57715296 (ipc=221.0) sim_rate=158995 (inst/sec) elapsed = 0:0:06:03 / Tue Mar 22 12:50:11 2016
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(484,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (154535,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(154536,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (154540,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(154541,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (154558,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(154559,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (154667,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(154668,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (154673,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(154674,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (154713,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(154714,302724)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(486,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (154906,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(154907,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (154927,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(154928,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (155121,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(155122,302724)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(483,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (155364,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(155365,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (155372,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(155373,302724)
GPGPU-Sim uArch: cycles simulated: 458224  inst.: 57970384 (ipc=221.2) sim_rate=159259 (inst/sec) elapsed = 0:0:06:04 / Tue Mar 22 12:50:12 2016
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(489,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(480,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(491,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 459224  inst.: 58213692 (ipc=221.4) sim_rate=159489 (inst/sec) elapsed = 0:0:06:05 / Tue Mar 22 12:50:13 2016
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(504,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 460224  inst.: 58396295 (ipc=221.1) sim_rate=159552 (inst/sec) elapsed = 0:0:06:06 / Tue Mar 22 12:50:14 2016
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(492,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(486,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(480,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (158817,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(158818,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (158839,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(158840,302724)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(515,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 461724  inst.: 58705895 (ipc=221.0) sim_rate=159961 (inst/sec) elapsed = 0:0:06:07 / Tue Mar 22 12:50:15 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (159041,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(159042,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (159055,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(159056,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (159063,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(159064,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (159129,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(159130,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (159181,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(159182,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (159206,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(159207,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (159297,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(159298,302724)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(493,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (159587,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(159588,302724)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(501,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (159772,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(159773,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (159796,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(159797,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (159868,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(159869,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (159991,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(159992,302724)
GPGPU-Sim uArch: cycles simulated: 462724  inst.: 58971851 (ipc=221.3) sim_rate=160249 (inst/sec) elapsed = 0:0:06:08 / Tue Mar 22 12:50:16 2016
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(579,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (160275,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(160276,302724)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(509,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(498,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(503,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 464224  inst.: 59326544 (ipc=221.4) sim_rate=160776 (inst/sec) elapsed = 0:0:06:09 / Tue Mar 22 12:50:17 2016
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(504,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(502,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(505,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 465724  inst.: 59604254 (ipc=221.1) sim_rate=161092 (inst/sec) elapsed = 0:0:06:10 / Tue Mar 22 12:50:18 2016
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(506,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (163338,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(163339,302724)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(508,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (163644,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(163645,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (163741,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(163742,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (163846,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(163847,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (163910,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(163911,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (163930,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(163931,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (163946,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(163947,302724)
GPGPU-Sim uArch: cycles simulated: 466724  inst.: 59845966 (ipc=221.2) sim_rate=161309 (inst/sec) elapsed = 0:0:06:11 / Tue Mar 22 12:50:19 2016
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(510,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (164061,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(164062,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (164096,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(164097,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (164107,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(164108,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (164280,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(164281,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (164316,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(164317,302724)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(514,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (164516,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(164517,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (164732,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(164733,302724)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(516,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (164800,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(164801,302724)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(516,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 468224  inst.: 60227904 (ipc=221.5) sim_rate=161902 (inst/sec) elapsed = 0:0:06:12 / Tue Mar 22 12:50:20 2016
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(516,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(513,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 469224  inst.: 60430769 (ipc=221.4) sim_rate=162012 (inst/sec) elapsed = 0:0:06:13 / Tue Mar 22 12:50:21 2016
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(536,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(524,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(522,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(527,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 470724  inst.: 60727157 (ipc=221.2) sim_rate=162372 (inst/sec) elapsed = 0:0:06:14 / Tue Mar 22 12:50:22 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (168242,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(168243,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (168247,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(168248,302724)
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(531,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (168435,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(168436,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (168451,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(168452,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (168459,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(168460,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (168506,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(168507,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (168576,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(168577,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (168591,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(168592,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (168700,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(168701,302724)
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(524,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (169019,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(169020,302724)
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(535,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (169203,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(169204,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (169239,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(169240,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (169256,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(169257,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (169385,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(169386,302724)
GPGPU-Sim uArch: cycles simulated: 472224  inst.: 61103165 (ipc=221.4) sim_rate=162941 (inst/sec) elapsed = 0:0:06:15 / Tue Mar 22 12:50:23 2016
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(532,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (169672,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(169673,302724)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(531,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 472724  inst.: 61236215 (ipc=221.6) sim_rate=162862 (inst/sec) elapsed = 0:0:06:16 / Tue Mar 22 12:50:24 2016
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(528,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(539,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(533,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 474224  inst.: 61537420 (ipc=221.4) sim_rate=163229 (inst/sec) elapsed = 0:0:06:17 / Tue Mar 22 12:50:25 2016
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(529,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(527,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(530,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (172763,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(172764,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (172778,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(172779,302724)
GPGPU-Sim uArch: cycles simulated: 475724  inst.: 61848220 (ipc=221.3) sim_rate=163619 (inst/sec) elapsed = 0:0:06:18 / Tue Mar 22 12:50:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (173047,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(173048,302724)
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(544,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (173261,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(173262,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (173324,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(173325,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (173325,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(173326,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (173363,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(173364,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (173440,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(173441,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (173449,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(173450,302724)
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(543,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (173544,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(173545,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (173738,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(173739,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (173757,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(173758,302724)
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(569,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (173913,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(173914,302724)
GPGPU-Sim uArch: cycles simulated: 476724  inst.: 62103564 (ipc=221.5) sim_rate=163861 (inst/sec) elapsed = 0:0:06:19 / Tue Mar 22 12:50:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (174105,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(174106,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (174198,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(174199,302724)
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(548,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(551,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 477724  inst.: 62354193 (ipc=221.6) sim_rate=164089 (inst/sec) elapsed = 0:0:06:20 / Tue Mar 22 12:50:28 2016
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(546,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(548,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(550,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 479224  inst.: 62638909 (ipc=221.4) sim_rate=164406 (inst/sec) elapsed = 0:0:06:21 / Tue Mar 22 12:50:29 2016
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(560,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(544,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(559,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (177646,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(177647,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (177697,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(177698,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (177839,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(177840,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (177851,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(177852,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (177852,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(177853,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (177912,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(177913,302724)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(560,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (177972,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(177973,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (177980,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(177981,302724)
GPGPU-Sim uArch: cycles simulated: 480724  inst.: 62961251 (ipc=221.3) sim_rate=164820 (inst/sec) elapsed = 0:0:06:22 / Tue Mar 22 12:50:30 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (178094,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(178095,302724)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(562,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (178423,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(178424,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (178639,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(178640,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (178650,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(178651,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (178663,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(178664,302724)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(560,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (178787,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(178788,302724)
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(573,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (179060,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(179061,302724)
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(568,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 482224  inst.: 63361952 (ipc=221.7) sim_rate=165435 (inst/sec) elapsed = 0:0:06:23 / Tue Mar 22 12:50:31 2016
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(636,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(566,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(565,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 483724  inst.: 63659705 (ipc=221.5) sim_rate=165780 (inst/sec) elapsed = 0:0:06:24 / Tue Mar 22 12:50:32 2016
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(561,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(559,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (182195,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(182196,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (182221,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(182222,302724)
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(562,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (182412,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(182413,302724)
GPGPU-Sim uArch: cycles simulated: 485224  inst.: 63973930 (ipc=221.4) sim_rate=166166 (inst/sec) elapsed = 0:0:06:25 / Tue Mar 22 12:50:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (182641,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(182642,302724)
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(646,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (182719,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(182720,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (182728,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(182729,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (182766,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(182767,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (182814,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(182815,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (182840,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(182841,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (182937,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(182938,302724)
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(579,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (183146,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(183147,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (183164,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(183165,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (183303,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(183304,302724)
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(648,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 486224  inst.: 64229018 (ipc=221.6) sim_rate=166396 (inst/sec) elapsed = 0:0:06:26 / Tue Mar 22 12:50:34 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (183583,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(183584,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (183603,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(183604,302724)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(584,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(571,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 487224  inst.: 64481664 (ipc=221.7) sim_rate=166619 (inst/sec) elapsed = 0:0:06:27 / Tue Mar 22 12:50:35 2016
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(586,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(648,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(579,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 488724  inst.: 64759802 (ipc=221.5) sim_rate=166906 (inst/sec) elapsed = 0:0:06:28 / Tue Mar 22 12:50:36 2016
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(580,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(574,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 489724  inst.: 64982321 (ipc=221.5) sim_rate=167049 (inst/sec) elapsed = 0:0:06:29 / Tue Mar 22 12:50:37 2016
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(578,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (187110,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(187111,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (187114,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(187115,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (187223,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(187224,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (187255,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(187256,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (187294,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(187295,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (187317,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(187318,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (187375,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(187376,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (187391,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(187392,302724)
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(584,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (187480,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(187481,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (187800,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(187801,302724)
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(593,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 490724  inst.: 65221857 (ipc=221.6) sim_rate=167235 (inst/sec) elapsed = 0:0:06:30 / Tue Mar 22 12:50:38 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (188001,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(188002,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (188024,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(188025,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (188093,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(188094,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (188155,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(188156,302724)
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(598,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (188454,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(188455,302724)
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(589,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(597,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 491724  inst.: 65486456 (ipc=221.8) sim_rate=167484 (inst/sec) elapsed = 0:0:06:31 / Tue Mar 22 12:50:39 2016
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(592,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(586,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 492724  inst.: 65689775 (ipc=221.7) sim_rate=167575 (inst/sec) elapsed = 0:0:06:32 / Tue Mar 22 12:50:40 2016
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(585,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(593,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(611,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 494224  inst.: 65983064 (ipc=221.5) sim_rate=167895 (inst/sec) elapsed = 0:0:06:33 / Tue Mar 22 12:50:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (191602,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(191603,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (191634,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(191635,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (191788,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(191789,302724)
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(600,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (192004,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(192005,302724)
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(604,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (192251,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(192252,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (192282,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(192283,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (192312,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(192313,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (192388,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(192389,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (192405,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(192406,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (192432,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(192433,302724)
GPGPU-Sim uArch: cycles simulated: 495224  inst.: 66217752 (ipc=221.5) sim_rate=168065 (inst/sec) elapsed = 0:0:06:34 / Tue Mar 22 12:50:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (192541,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(192542,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (192549,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(192550,302724)
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(602,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (192705,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(192706,302724)
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(677,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (192973,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(192974,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (192990,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(192991,302724)
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(605,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 496224  inst.: 66479544 (ipc=221.8) sim_rate=168302 (inst/sec) elapsed = 0:0:06:35 / Tue Mar 22 12:50:43 2016
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(605,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(601,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 497224  inst.: 66697852 (ipc=221.7) sim_rate=168428 (inst/sec) elapsed = 0:0:06:36 / Tue Mar 22 12:50:44 2016
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(606,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(606,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(600,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 498724  inst.: 66982631 (ipc=221.5) sim_rate=168721 (inst/sec) elapsed = 0:0:06:37 / Tue Mar 22 12:50:45 2016
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(608,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (196506,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(196507,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (196528,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(196529,302724)
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(619,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (196653,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(196654,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (196774,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (196774,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(196775,302724)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(196775,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (196813,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(196814,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (196870,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(196871,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (196902,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(196903,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (196922,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(196923,302724)
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(691,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 499724  inst.: 67223871 (ipc=221.6) sim_rate=168904 (inst/sec) elapsed = 0:0:06:38 / Tue Mar 22 12:50:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (197203,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(197204,302724)
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(626,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (197393,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(197394,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (197413,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(197414,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (197480,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(197481,302724)
GPGPU-Sim uArch: cycles simulated: 500224  inst.: 67362839 (ipc=221.7) sim_rate=168829 (inst/sec) elapsed = 0:0:06:39 / Tue Mar 22 12:50:47 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (197568,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(197569,302724)
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(617,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (197894,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(197895,302724)
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(697,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(692,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 501224  inst.: 67618966 (ipc=221.9) sim_rate=169047 (inst/sec) elapsed = 0:0:06:40 / Tue Mar 22 12:50:48 2016
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(694,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(643,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(637,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 502724  inst.: 67903061 (ipc=221.7) sim_rate=169334 (inst/sec) elapsed = 0:0:06:41 / Tue Mar 22 12:50:49 2016
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(623,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(621,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (200997,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(200998,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (201038,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(201039,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (201183,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(201184,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (201311,302724), 5 CTAs running
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(634,0,0) tid=(47,0,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(201312,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (201349,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(201350,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (201393,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(201394,302724)
GPGPU-Sim uArch: cycles simulated: 504224  inst.: 68224550 (ipc=221.6) sim_rate=169712 (inst/sec) elapsed = 0:0:06:42 / Tue Mar 22 12:50:50 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (201625,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(201626,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (201656,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(201657,302724)
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(634,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (201718,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(201719,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (201740,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(201741,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (201931,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(201932,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (201935,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(201936,302724)
GPGPU-Sim uArch: cycles simulated: 504724  inst.: 68350150 (ipc=221.7) sim_rate=169603 (inst/sec) elapsed = 0:0:06:43 / Tue Mar 22 12:50:51 2016
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(629,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (202096,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(202097,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (202335,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(202336,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (202423,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(202424,302724)
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(641,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(705,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 505724  inst.: 68606555 (ipc=221.9) sim_rate=169818 (inst/sec) elapsed = 0:0:06:44 / Tue Mar 22 12:50:52 2016
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(643,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(708,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(631,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 507224  inst.: 68908285 (ipc=221.7) sim_rate=170143 (inst/sec) elapsed = 0:0:06:45 / Tue Mar 22 12:50:53 2016
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(637,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(633,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(636,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (205868,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(205869,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (205899,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(205900,302724)
GPGPU-Sim uArch: cycles simulated: 508724  inst.: 69228493 (ipc=221.6) sim_rate=170513 (inst/sec) elapsed = 0:0:06:46 / Tue Mar 22 12:50:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (206044,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(206045,302724)
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(644,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (206147,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(206148,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (206175,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(206176,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (206210,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(206211,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (206268,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(206269,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (206299,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(206300,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (206314,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(206315,302724)
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(649,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 509224  inst.: 69354637 (ipc=221.7) sim_rate=170404 (inst/sec) elapsed = 0:0:06:47 / Tue Mar 22 12:50:55 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (206635,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(206636,302724)
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(655,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (206875,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(206876,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (206895,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(206896,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (206903,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(206904,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (206969,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(206970,302724)
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(721,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (207284,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(207285,302724)
GPGPU-Sim uArch: cycles simulated: 510224  inst.: 69623935 (ipc=221.9) sim_rate=170646 (inst/sec) elapsed = 0:0:06:48 / Tue Mar 22 12:50:56 2016
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(655,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(723,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(727,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 511224  inst.: 69846846 (ipc=222.0) sim_rate=170774 (inst/sec) elapsed = 0:0:06:49 / Tue Mar 22 12:50:57 2016
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(647,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(651,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(672,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 512724  inst.: 70127820 (ipc=221.7) sim_rate=171043 (inst/sec) elapsed = 0:0:06:50 / Tue Mar 22 12:50:58 2016
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(650,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (210406,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(210407,302724)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (210440,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(210441,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (210568,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(210569,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (210753,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(210754,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (210760,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(210761,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (210801,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(210802,302724)
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(665,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (210989,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(210990,302724)
GPGPU-Sim uArch: cycles simulated: 513724  inst.: 70350932 (ipc=221.7) sim_rate=171170 (inst/sec) elapsed = 0:0:06:51 / Tue Mar 22 12:50:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (211033,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(211034,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (211119,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(211120,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (211164,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(211165,302724)
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(683,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (211372,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(211373,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (211387,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(211388,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (211498,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(211499,302724)
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(668,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (211736,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(211737,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (211816,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(211817,302724)
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(670,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 514724  inst.: 70606752 (ipc=221.9) sim_rate=171375 (inst/sec) elapsed = 0:0:06:52 / Tue Mar 22 12:51:00 2016
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(672,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(741,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 515724  inst.: 70846137 (ipc=222.0) sim_rate=171540 (inst/sec) elapsed = 0:0:06:53 / Tue Mar 22 12:51:01 2016
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(664,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(668,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(660,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 517224  inst.: 71119475 (ipc=221.7) sim_rate=171786 (inst/sec) elapsed = 0:0:06:54 / Tue Mar 22 12:51:02 2016
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(667,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(674,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (215332,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(215333,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (215351,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(215352,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (215491,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(215492,302724)
GPGPU-Sim uArch: cycles simulated: 518224  inst.: 71351675 (ipc=221.7) sim_rate=171931 (inst/sec) elapsed = 0:0:06:55 / Tue Mar 22 12:51:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (215529,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(215530,302724)
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(680,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (215596,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(215597,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (215608,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(215609,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (215669,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(215670,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (215706,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(215707,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (215750,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(215751,302724)
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(678,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (216035,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(216036,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (216273,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(216274,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (216288,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(216289,302724)
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(686,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (216316,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(216317,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (216401,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(216402,302724)
GPGPU-Sim uArch: cycles simulated: 519224  inst.: 71619751 (ipc=221.9) sim_rate=172162 (inst/sec) elapsed = 0:0:06:56 / Tue Mar 22 12:51:04 2016
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(680,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (216675,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(216676,302724)
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(684,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(685,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 520224  inst.: 71865424 (ipc=222.0) sim_rate=172339 (inst/sec) elapsed = 0:0:06:57 / Tue Mar 22 12:51:05 2016
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(685,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(703,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 521224  inst.: 72053182 (ipc=221.9) sim_rate=172376 (inst/sec) elapsed = 0:0:06:58 / Tue Mar 22 12:51:06 2016
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(686,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(679,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (219878,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(219879,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (219880,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(219881,302724)
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(690,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 522724  inst.: 72357218 (ipc=221.8) sim_rate=172690 (inst/sec) elapsed = 0:0:06:59 / Tue Mar 22 12:51:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (220008,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(220009,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (220149,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(220150,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (220213,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(220214,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (220219,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(220220,302724)
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(696,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (220410,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(220411,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (220418,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(220419,302724)
GPGPU-Sim uArch: cycles simulated: 523224  inst.: 72476034 (ipc=221.8) sim_rate=172561 (inst/sec) elapsed = 0:0:07:00 / Tue Mar 22 12:51:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (220523,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(220524,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (220549,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(220550,302724)
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(693,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (220774,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(220775,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (220796,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(220797,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (220894,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(220895,302724)
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(771,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (221228,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(221229,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (221249,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(221250,302724)
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(695,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 524224  inst.: 72731306 (ipc=221.9) sim_rate=172758 (inst/sec) elapsed = 0:0:07:01 / Tue Mar 22 12:51:09 2016
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(778,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(698,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 525224  inst.: 72966411 (ipc=222.0) sim_rate=172906 (inst/sec) elapsed = 0:0:07:02 / Tue Mar 22 12:51:10 2016
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(694,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(696,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(690,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 526724  inst.: 73243625 (ipc=221.8) sim_rate=173152 (inst/sec) elapsed = 0:0:07:03 / Tue Mar 22 12:51:11 2016
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(694,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(703,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (224739,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(224740,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (224761,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(224762,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (224887,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(224888,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (224935,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(224936,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (224962,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(224963,302724)
GPGPU-Sim uArch: cycles simulated: 527724  inst.: 73474889 (ipc=221.8) sim_rate=173289 (inst/sec) elapsed = 0:0:07:04 / Tue Mar 22 12:51:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (225041,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(225042,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (225101,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(225102,302724)
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(707,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (225128,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(225129,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (225131,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(225132,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (225411,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(225412,302724)
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(703,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (225648,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(225649,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (225675,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(225676,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (225756,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(225757,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (225774,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(225775,302724)
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(781,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 528724  inst.: 73748561 (ipc=222.0) sim_rate=173526 (inst/sec) elapsed = 0:0:07:05 / Tue Mar 22 12:51:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (226080,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(226081,302724)
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(722,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(717,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(710,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 529724  inst.: 73989004 (ipc=222.1) sim_rate=173683 (inst/sec) elapsed = 0:0:07:06 / Tue Mar 22 12:51:14 2016
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(790,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(705,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 531224  inst.: 74265736 (ipc=221.9) sim_rate=173924 (inst/sec) elapsed = 0:0:07:07 / Tue Mar 22 12:51:15 2016
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(717,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(712,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (229276,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(229277,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (229294,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(229295,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (229417,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(229418,302724)
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(723,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 532224  inst.: 74479408 (ipc=221.8) sim_rate=174017 (inst/sec) elapsed = 0:0:07:08 / Tue Mar 22 12:51:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (229524,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(229525,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (229600,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(229601,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (229611,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(229612,302724)
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(723,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (229854,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(229855,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (229870,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(229871,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (229944,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(229945,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (230025,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(230026,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (230164,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(230165,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (230187,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(230188,302724)
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(732,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (230294,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(230295,302724)
GPGPU-Sim uArch: cycles simulated: 533224  inst.: 74732480 (ipc=222.0) sim_rate=174201 (inst/sec) elapsed = 0:0:07:09 / Tue Mar 22 12:51:17 2016
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(804,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (230648,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(230649,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (230658,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(230659,302724)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(734,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(747,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 534224  inst.: 74983830 (ipc=222.1) sim_rate=174381 (inst/sec) elapsed = 0:0:07:10 / Tue Mar 22 12:51:18 2016
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(724,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(746,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(730,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 535724  inst.: 75265499 (ipc=221.9) sim_rate=174629 (inst/sec) elapsed = 0:0:07:11 / Tue Mar 22 12:51:19 2016
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(725,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(734,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 536724  inst.: 75483287 (ipc=221.9) sim_rate=174729 (inst/sec) elapsed = 0:0:07:12 / Tue Mar 22 12:51:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (234132,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(234133,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (234174,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(234175,302724)
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(738,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (234275,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(234276,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (234426,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(234427,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (234428,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (234428,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(234429,302724)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(234429,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (234491,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(234492,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (234538,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(234539,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (234544,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(234545,302724)
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(739,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (234806,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(234807,302724)
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(735,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 537724  inst.: 75748535 (ipc=222.0) sim_rate=174938 (inst/sec) elapsed = 0:0:07:13 / Tue Mar 22 12:51:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (235051,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(235052,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (235055,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(235056,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (235163,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(235164,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (235187,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(235188,302724)
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(759,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (235563,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(235564,302724)
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(736,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 538724  inst.: 76005778 (ipc=222.2) sim_rate=175128 (inst/sec) elapsed = 0:0:07:14 / Tue Mar 22 12:51:22 2016
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(736,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(736,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 539724  inst.: 76209969 (ipc=222.1) sim_rate=175195 (inst/sec) elapsed = 0:0:07:15 / Tue Mar 22 12:51:23 2016
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(740,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(747,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(746,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(746,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 541224  inst.: 76506446 (ipc=222.0) sim_rate=175473 (inst/sec) elapsed = 0:0:07:16 / Tue Mar 22 12:51:24 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (238635,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(238636,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (238689,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(238690,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (238814,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(238815,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (238891,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(238892,302724)
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(744,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (239007,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(239008,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (239009,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(239010,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (239059,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(239060,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (239272,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(239273,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (239283,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(239284,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (239336,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(239337,302724)
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(751,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 542224  inst.: 76729566 (ipc=222.0) sim_rate=175582 (inst/sec) elapsed = 0:0:07:17 / Tue Mar 22 12:51:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (239557,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(239558,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (239572,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(239573,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (239703,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(239704,302724)
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(832,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (240003,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(240004,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (240064,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(240065,302724)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(838,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(760,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 543224  inst.: 76992986 (ipc=222.1) sim_rate=175783 (inst/sec) elapsed = 0:0:07:18 / Tue Mar 22 12:51:26 2016
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(758,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(837,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 544224  inst.: 77213937 (ipc=222.1) sim_rate=175885 (inst/sec) elapsed = 0:0:07:19 / Tue Mar 22 12:51:27 2016
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(767,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(756,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 545224  inst.: 77389557 (ipc=221.9) sim_rate=175885 (inst/sec) elapsed = 0:0:07:20 / Tue Mar 22 12:51:28 2016
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(758,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(762,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (243507,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(243508,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (243544,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(243545,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (243671,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(243672,302724)
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(763,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (243807,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(243808,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (243808,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(243809,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (243835,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(243836,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (243887,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(243888,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (243941,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (243941,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(243942,302724)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(243942,302724)
GPGPU-Sim uArch: cycles simulated: 546724  inst.: 77741029 (ipc=222.0) sim_rate=176283 (inst/sec) elapsed = 0:0:07:21 / Tue Mar 22 12:51:29 2016
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(768,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (244247,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(244248,302724)
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(769,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (244472,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(244473,302724)
GPGPU-Sim uArch: cycles simulated: 547224  inst.: 77878717 (ipc=222.1) sim_rate=176196 (inst/sec) elapsed = 0:0:07:22 / Tue Mar 22 12:51:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (244528,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(244529,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (244548,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(244549,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (244605,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(244606,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (244650,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(244651,302724)
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(774,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(777,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 548224  inst.: 78131854 (ipc=222.2) sim_rate=176369 (inst/sec) elapsed = 0:0:07:23 / Tue Mar 22 12:51:31 2016
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(771,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(772,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(775,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 549724  inst.: 78418428 (ipc=222.1) sim_rate=176618 (inst/sec) elapsed = 0:0:07:24 / Tue Mar 22 12:51:32 2016
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(767,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(766,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 550724  inst.: 78628524 (ipc=222.0) sim_rate=176693 (inst/sec) elapsed = 0:0:07:25 / Tue Mar 22 12:51:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (248035,302724), 5 CTAs running
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(773,0,0) tid=(191,0,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(248036,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (248074,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(248075,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (248195,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(248196,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (248279,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(248280,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (248389,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(248390,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (248433,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(248434,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (248477,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(248478,302724)
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(775,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (248688,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (248688,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(248689,302724)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(248689,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (248777,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(248778,302724)
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(782,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 551724  inst.: 78854540 (ipc=222.0) sim_rate=176803 (inst/sec) elapsed = 0:0:07:26 / Tue Mar 22 12:51:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (249020,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(249021,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (249027,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(249028,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (249091,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(249092,302724)
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(780,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (249397,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(249398,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (249456,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(249457,302724)
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(781,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(866,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 552724  inst.: 79121182 (ipc=222.2) sim_rate=177004 (inst/sec) elapsed = 0:0:07:27 / Tue Mar 22 12:51:35 2016
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(781,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(783,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 553724  inst.: 79334430 (ipc=222.2) sim_rate=177085 (inst/sec) elapsed = 0:0:07:28 / Tue Mar 22 12:51:36 2016
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(788,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(791,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(785,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 555224  inst.: 79619187 (ipc=222.0) sim_rate=177325 (inst/sec) elapsed = 0:0:07:29 / Tue Mar 22 12:51:37 2016
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(794,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (252959,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(252960,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (252985,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(252986,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (253110,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(253111,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (253205,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(253206,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (253222,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(253223,302724)
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(804,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (253247,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(253248,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (253310,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(253311,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (253344,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(253345,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (253353,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(253354,302724)
GPGPU-Sim uArch: cycles simulated: 556224  inst.: 79871123 (ipc=222.1) sim_rate=177491 (inst/sec) elapsed = 0:0:07:30 / Tue Mar 22 12:51:38 2016
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(802,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (253655,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(253656,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (253927,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(253928,302724)
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(807,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (253947,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(253948,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (253962,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(253963,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (254024,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(254025,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (254049,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(254050,302724)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(798,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 557224  inst.: 80134437 (ipc=222.3) sim_rate=177681 (inst/sec) elapsed = 0:0:07:31 / Tue Mar 22 12:51:39 2016
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(805,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(877,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 558224  inst.: 80359257 (ipc=222.3) sim_rate=177785 (inst/sec) elapsed = 0:0:07:32 / Tue Mar 22 12:51:40 2016
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(881,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(802,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 559224  inst.: 80536833 (ipc=222.1) sim_rate=177785 (inst/sec) elapsed = 0:0:07:33 / Tue Mar 22 12:51:41 2016
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(824,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(797,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (257476,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(257477,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (257518,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(257519,302724)
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(830,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (257645,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(257646,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (257663,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(257664,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (257831,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(257832,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (257836,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(257837,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (257863,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(257864,302724)
GPGPU-Sim uArch: cycles simulated: 560724  inst.: 80858458 (ipc=222.0) sim_rate=178102 (inst/sec) elapsed = 0:0:07:34 / Tue Mar 22 12:51:42 2016
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(810,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (258047,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(258048,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (258067,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(258068,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (258173,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(258174,302724)
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(819,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (258426,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(258427,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (258443,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(258444,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (258477,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(258478,302724)
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(826,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (258941,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(258942,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (258968,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(258969,302724)
GPGPU-Sim uArch: cycles simulated: 561724  inst.: 81117994 (ipc=222.2) sim_rate=178281 (inst/sec) elapsed = 0:0:07:35 / Tue Mar 22 12:51:43 2016
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(823,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(824,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(829,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 562724  inst.: 81361306 (ipc=222.3) sim_rate=178423 (inst/sec) elapsed = 0:0:07:36 / Tue Mar 22 12:51:44 2016
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(830,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(810,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 563724  inst.: 81542729 (ipc=222.1) sim_rate=178430 (inst/sec) elapsed = 0:0:07:37 / Tue Mar 22 12:51:45 2016
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(812,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(813,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(829,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (262342,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(262343,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (262383,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(262384,302724)
GPGPU-Sim uArch: cycles simulated: 565224  inst.: 81867489 (ipc=222.1) sim_rate=178749 (inst/sec) elapsed = 0:0:07:38 / Tue Mar 22 12:51:46 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (262506,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(262507,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (262581,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(262582,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (262600,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(262601,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (262639,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(262640,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (262690,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(262691,302724)
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(905,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (262744,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (262744,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(262745,302724)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(262745,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (263031,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(263032,302724)
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(834,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (263272,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(263273,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (263305,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(263306,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (263363,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(263364,302724)
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(837,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (263453,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(263454,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (263465,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(263466,302724)
GPGPU-Sim uArch: cycles simulated: 566224  inst.: 82133301 (ipc=222.3) sim_rate=178939 (inst/sec) elapsed = 0:0:07:39 / Tue Mar 22 12:51:47 2016
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(826,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 566724  inst.: 82267248 (ipc=222.3) sim_rate=178841 (inst/sec) elapsed = 0:0:07:40 / Tue Mar 22 12:51:48 2016
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(845,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(852,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(830,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 568224  inst.: 82567926 (ipc=222.2) sim_rate=179106 (inst/sec) elapsed = 0:0:07:41 / Tue Mar 22 12:51:49 2016
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(838,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(837,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 569224  inst.: 82765960 (ipc=222.1) sim_rate=179147 (inst/sec) elapsed = 0:0:07:42 / Tue Mar 22 12:51:50 2016
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(833,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (266870,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(266871,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (266911,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(266912,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (267039,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(267040,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (267062,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(267063,302724)
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(835,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (267174,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(267175,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (267213,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(267214,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (267244,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(267245,302724)
GPGPU-Sim uArch: cycles simulated: 570224  inst.: 82989320 (ipc=222.1) sim_rate=179242 (inst/sec) elapsed = 0:0:07:43 / Tue Mar 22 12:51:51 2016
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(840,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (267559,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(267560,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (267649,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(267650,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (267663,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(267664,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (267802,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(267803,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (267837,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(267838,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (267874,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(267875,302724)
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(849,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (267978,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(267979,302724)
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(849,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (268322,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(268323,302724)
GPGPU-Sim uArch: cycles simulated: 571224  inst.: 83245140 (ipc=222.3) sim_rate=179407 (inst/sec) elapsed = 0:0:07:44 / Tue Mar 22 12:51:52 2016
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(854,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(842,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(850,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 572224  inst.: 83479466 (ipc=222.3) sim_rate=179525 (inst/sec) elapsed = 0:0:07:45 / Tue Mar 22 12:51:53 2016
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(840,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(840,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 573724  inst.: 83755543 (ipc=222.1) sim_rate=179732 (inst/sec) elapsed = 0:0:07:46 / Tue Mar 22 12:51:54 2016
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(844,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(855,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (271740,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(271741,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (271777,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(271778,302724)
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(859,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (271928,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(271929,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (271938,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(271939,302724)
GPGPU-Sim uArch: cycles simulated: 574724  inst.: 83994799 (ipc=222.2) sim_rate=179860 (inst/sec) elapsed = 0:0:07:47 / Tue Mar 22 12:51:55 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (272038,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(272039,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (272067,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(272068,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (272120,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(272121,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (272180,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(272181,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (272188,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(272189,302724)
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(852,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (272431,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(272432,302724)
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(869,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (272675,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(272676,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (272693,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(272694,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (272753,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(272754,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (272829,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(272830,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (272880,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(272881,302724)
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(879,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 575724  inst.: 84261847 (ipc=222.3) sim_rate=180046 (inst/sec) elapsed = 0:0:07:48 / Tue Mar 22 12:51:56 2016
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(869,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(862,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 576724  inst.: 84503382 (ipc=222.4) sim_rate=180177 (inst/sec) elapsed = 0:0:07:49 / Tue Mar 22 12:51:57 2016
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(877,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(867,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 577724  inst.: 84689870 (ipc=222.3) sim_rate=180191 (inst/sec) elapsed = 0:0:07:50 / Tue Mar 22 12:51:58 2016
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(855,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(859,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(868,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (276263,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(276264,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (276303,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(276304,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (276432,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(276433,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (276444,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(276445,302724)
GPGPU-Sim uArch: cycles simulated: 579224  inst.: 84995414 (ipc=222.2) sim_rate=180457 (inst/sec) elapsed = 0:0:07:51 / Tue Mar 22 12:51:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (276567,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(276568,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (276602,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(276603,302724)
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(873,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (276639,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(276640,302724)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (276957,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(276958,302724)
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(873,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (277025,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(277026,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (277054,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(277055,302724)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (277210,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(277211,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (277238,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(277239,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (277292,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(277293,302724)
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(874,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (277434,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(277435,302724)
GPGPU-Sim uArch: cycles simulated: 580224  inst.: 85242630 (ipc=222.2) sim_rate=180598 (inst/sec) elapsed = 0:0:07:52 / Tue Mar 22 12:52:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (277688,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(277689,302724)
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(871,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(870,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 581224  inst.: 85498103 (ipc=222.4) sim_rate=180757 (inst/sec) elapsed = 0:0:07:53 / Tue Mar 22 12:52:01 2016
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(878,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(880,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 582224  inst.: 85696618 (ipc=222.3) sim_rate=180794 (inst/sec) elapsed = 0:0:07:54 / Tue Mar 22 12:52:02 2016
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(871,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(870,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(873,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(872,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 583724  inst.: 85997757 (ipc=222.2) sim_rate=181047 (inst/sec) elapsed = 0:0:07:55 / Tue Mar 22 12:52:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (281123,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(281124,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (281165,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(281166,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (281310,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(281311,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (281324,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(281325,302724)
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(880,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (281444,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(281445,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (281463,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(281464,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (281515,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(281516,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (281567,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(281568,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (281608,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(281609,302724)
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(885,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (281866,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(281867,302724)
GPGPU-Sim uArch: cycles simulated: 584724  inst.: 86265997 (ipc=222.3) sim_rate=181231 (inst/sec) elapsed = 0:0:07:56 / Tue Mar 22 12:52:04 2016
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(889,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (282118,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(282119,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (282197,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(282198,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (282228,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(282229,302724)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (282242,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(282243,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (282291,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(282292,302724)
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(887,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 585224  inst.: 86393235 (ipc=222.4) sim_rate=181117 (inst/sec) elapsed = 0:0:07:57 / Tue Mar 22 12:52:05 2016
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(890,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(892,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(885,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 586724  inst.: 86724983 (ipc=222.4) sim_rate=181433 (inst/sec) elapsed = 0:0:07:58 / Tue Mar 22 12:52:06 2016
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(898,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(887,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 587724  inst.: 86910016 (ipc=222.2) sim_rate=181440 (inst/sec) elapsed = 0:0:07:59 / Tue Mar 22 12:52:07 2016
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(890,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (285655,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(285656,302724)
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(893,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (285693,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(285694,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (285823,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(285824,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (285853,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(285854,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (285996,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(285997,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (286029,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(286030,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (286035,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(286036,302724)
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(900,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (286423,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(286424,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (286436,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(286437,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (286449,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(286450,302724)
GPGPU-Sim uArch: cycles simulated: 589224  inst.: 87246308 (ipc=222.3) sim_rate=181763 (inst/sec) elapsed = 0:0:08:00 / Tue Mar 22 12:52:08 2016
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(916,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (286660,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(286661,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (286686,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(286687,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (286708,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(286709,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (286794,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(286795,302724)
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(983,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 589724  inst.: 87376900 (ipc=222.3) sim_rate=181656 (inst/sec) elapsed = 0:0:08:01 / Tue Mar 22 12:52:09 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (287096,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(287097,302724)
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(901,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(906,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(979,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 591224  inst.: 87729030 (ipc=222.4) sim_rate=182010 (inst/sec) elapsed = 0:0:08:02 / Tue Mar 22 12:52:10 2016
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(908,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(901,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 592224  inst.: 87902899 (ipc=222.2) sim_rate=181993 (inst/sec) elapsed = 0:0:08:03 / Tue Mar 22 12:52:11 2016
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(906,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(904,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(916,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (290571,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(290572,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (290602,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(290603,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (290740,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(290741,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (290786,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(290787,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (290843,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(290844,302724)
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(911,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (290873,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(290874,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (290902,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(290903,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (290962,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(290963,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (290998,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(290999,302724)
GPGPU-Sim uArch: cycles simulated: 593724  inst.: 88253195 (ipc=222.3) sim_rate=182341 (inst/sec) elapsed = 0:0:08:04 / Tue Mar 22 12:52:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (291159,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(291160,302724)
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(914,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (291276,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(291277,302724)
GPGPU-Sim uArch: cycles simulated: 594224  inst.: 88390459 (ipc=222.4) sim_rate=182248 (inst/sec) elapsed = 0:0:08:05 / Tue Mar 22 12:52:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (291513,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(291514,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (291571,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(291572,302724)
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(922,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (291670,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(291671,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (291687,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(291688,302724)
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(915,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(1001,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 595224  inst.: 88645789 (ipc=222.5) sim_rate=182398 (inst/sec) elapsed = 0:0:08:06 / Tue Mar 22 12:52:14 2016
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(929,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(927,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(918,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 596724  inst.: 88931100 (ipc=222.3) sim_rate=182610 (inst/sec) elapsed = 0:0:08:07 / Tue Mar 22 12:52:15 2016
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(917,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(923,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 597724  inst.: 89143186 (ipc=222.3) sim_rate=182670 (inst/sec) elapsed = 0:0:08:08 / Tue Mar 22 12:52:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (295099,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(295100,302724)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (295135,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(295136,302724)
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(922,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (295261,302724), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(295262,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (295305,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(295306,302724)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (295345,302724), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(295346,302724)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (295387,302724), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(295388,302724)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (295422,302724), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(295423,302724)
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(926,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (295818,302724), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(295819,302724)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (295841,302724), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(295842,302724)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (295854,302724), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(295855,302724)
GPGPU-Sim uArch: cycles simulated: 598724  inst.: 89370770 (ipc=222.3) sim_rate=182762 (inst/sec) elapsed = 0:0:08:09 / Tue Mar 22 12:52:17 2016
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(937,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (296063,302724), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(296064,302724)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (296100,302724), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(296101,302724)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (296129,302724), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(296130,302724)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (296180,302724), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(296181,302724)
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(937,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (296591,302724), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(296592,302724)
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(938,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 599724  inst.: 89632798 (ipc=222.4) sim_rate=182924 (inst/sec) elapsed = 0:0:08:10 / Tue Mar 22 12:52:18 2016
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(1009,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(933,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 600724  inst.: 89848389 (ipc=222.4) sim_rate=182990 (inst/sec) elapsed = 0:0:08:11 / Tue Mar 22 12:52:19 2016
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(930,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(938,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(932,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 602224  inst.: 90132937 (ipc=222.2) sim_rate=183197 (inst/sec) elapsed = 0:0:08:12 / Tue Mar 22 12:52:20 2016
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(934,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (299962,302724), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(299963,302724)
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(949,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (300000,302724), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(300001,302724)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (300153,302724), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(300154,302724)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (300158,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (300221,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (300281,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (300309,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (300367,302724), 5 CTAs running
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(945,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (300386,302724), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 603224  inst.: 90379769 (ipc=222.3) sim_rate=183326 (inst/sec) elapsed = 0:0:08:13 / Tue Mar 22 12:52:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (300594,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (300659,302724), 5 CTAs running
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(953,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (300897,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (300978,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (301040,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (301119,302724), 5 CTAs running
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(953,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 604224  inst.: 90632213 (ipc=222.4) sim_rate=183466 (inst/sec) elapsed = 0:0:08:14 / Tue Mar 22 12:52:22 2016
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(959,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(968,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(966,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 605724  inst.: 90903091 (ipc=222.2) sim_rate=183642 (inst/sec) elapsed = 0:0:08:15 / Tue Mar 22 12:52:23 2016
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(948,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(952,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(953,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (304492,302724), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 607224  inst.: 91204032 (ipc=222.1) sim_rate=183879 (inst/sec) elapsed = 0:0:08:16 / Tue Mar 22 12:52:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (304528,302724), 5 CTAs running
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(956,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (304670,302724), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (304706,302724), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (304763,302724), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (304802,302724), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (304822,302724), 4 CTAs running
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(956,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (305194,302724), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (305203,302724), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (305275,302724), 4 CTAs running
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(965,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (305429,302724), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (305472,302724), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 608224  inst.: 91433568 (ipc=222.1) sim_rate=183970 (inst/sec) elapsed = 0:0:08:17 / Tue Mar 22 12:52:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (305528,302724), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (305568,302724), 4 CTAs running
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(963,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (305985,302724), 4 CTAs running
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(974,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(960,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 609724  inst.: 91759644 (ipc=222.1) sim_rate=184256 (inst/sec) elapsed = 0:0:08:18 / Tue Mar 22 12:52:26 2016
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(978,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(961,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(966,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 611224  inst.: 92008935 (ipc=221.8) sim_rate=184386 (inst/sec) elapsed = 0:0:08:19 / Tue Mar 22 12:52:27 2016
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(965,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(966,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (309347,302724), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (309384,302724), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (309527,302724), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (309560,302724), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (309606,302724), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (309651,302724), 3 CTAs running
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(971,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (309677,302724), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (309725,302724), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (309792,302724), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (309995,302724), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 612724  inst.: 92375367 (ipc=222.0) sim_rate=184750 (inst/sec) elapsed = 0:0:08:20 / Tue Mar 22 12:52:28 2016
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(986,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (310039,302724), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (310263,302724), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (310354,302724), 3 CTAs running
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(987,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (310438,302724), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (310493,302724), 3 CTAs running
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(984,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 613724  inst.: 92610429 (ipc=222.0) sim_rate=184851 (inst/sec) elapsed = 0:0:08:21 / Tue Mar 22 12:52:29 2016
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(986,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(978,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 615224  inst.: 92871536 (ipc=221.8) sim_rate=185003 (inst/sec) elapsed = 0:0:08:22 / Tue Mar 22 12:52:30 2016
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(981,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(975,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(980,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (313882,302724), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (313895,302724), 3 CTAs running
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(982,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 616724  inst.: 93170478 (ipc=221.7) sim_rate=185229 (inst/sec) elapsed = 0:0:08:23 / Tue Mar 22 12:52:31 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (314047,302724), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (314076,302724), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (314178,302724), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (314188,302724), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (314202,302724), 2 CTAs running
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(988,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (314575,302724), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (314603,302724), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (314633,302724), 2 CTAs running
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(993,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (314817,302724), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (314872,302724), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (314876,302724), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (314963,302724), 2 CTAs running
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(998,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (315349,302724), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 618224  inst.: 93526370 (ipc=221.7) sim_rate=185568 (inst/sec) elapsed = 0:0:08:24 / Tue Mar 22 12:52:32 2016
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(998,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(1015,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(1004,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 619724  inst.: 93805394 (ipc=221.6) sim_rate=185753 (inst/sec) elapsed = 0:0:08:25 / Tue Mar 22 12:52:33 2016
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(1010,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(1002,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(990,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 621224  inst.: 94095925 (ipc=221.4) sim_rate=185960 (inst/sec) elapsed = 0:0:08:26 / Tue Mar 22 12:52:34 2016
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(1005,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (318719,302724), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (318740,302724), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (318899,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (318920,302724), 2 CTAs running
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(1002,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (319029,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (319089,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (319128,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (319181,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (319199,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (319365,302724), 1 CTAs running
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(1010,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 622224  inst.: 94345381 (ipc=221.5) sim_rate=186085 (inst/sec) elapsed = 0:0:08:27 / Tue Mar 22 12:52:35 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (319516,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (319685,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (319716,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (319803,302724), 1 CTAs running
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(1009,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (319882,302724), 1 CTAs running
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(1008,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(1018,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1011,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 624224  inst.: 94725195 (ipc=221.3) sim_rate=186466 (inst/sec) elapsed = 0:0:08:28 / Tue Mar 22 12:52:36 2016
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(1009,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(1009,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 625724  inst.: 94984668 (ipc=221.1) sim_rate=186610 (inst/sec) elapsed = 0:0:08:29 / Tue Mar 22 12:52:37 2016
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1008,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (323269,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (323288,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (323400,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (323437,302724), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (323571,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (323587,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (323593,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(1020,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (323933,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (324015,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (324027,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (324208,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (324225,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (324244,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (324310,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (324710,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(1020,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 628724  inst.: 95227779 (ipc=219.8) sim_rate=186721 (inst/sec) elapsed = 0:0:08:30 / Tue Mar 22 12:52:38 2016
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(1021,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (328150,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (328169,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (328288,302724), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
kernel_name = _Z7prescanILb1ELb0EEvPiPKiS0_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 328289
gpu_sim_insn = 71733783
gpu_ipc =     218.5080
gpu_tot_sim_cycle = 631013
gpu_tot_sim_insn = 95303703
gpu_tot_ipc =     151.0329
gpu_tot_issued_cta = 3069
gpu_stall_dramfull = 1087
gpu_stall_icnt2sh    = 1095
gpu_total_sim_rate=186870

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1839354
	L1I_total_cache_misses = 1500
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8415
L1D_cache:
	L1D_cache_core[0]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[1]: Access = 8805, Miss = 5541, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[4]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[6]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8805, Miss = 5541, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8805, Miss = 5541, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 7
	L1D_total_cache_accesses = 131967
	L1D_total_cache_misses = 82863
	L1D_total_cache_miss_rate = 0.6279
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 84
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 108438
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 108318
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1837854
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1500
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 
gpgpu_n_tot_thrd_icount = 105148032
gpgpu_n_tot_w_icount = 3285876
gpgpu_n_stall_shd_mem = 147396
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65472
gpgpu_n_mem_write_global = 66495
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2095104
gpgpu_n_store_insn = 2096127
gpgpu_n_shmem_insn = 5231622
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3406590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 147312
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 84
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27797	W0_Idle:1154449	W0_Scoreboard:14318540	W1:65472	W2:45012	W3:0	W4:45012	W5:0	W6:0	W7:0	W8:45012	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:45012	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3040356
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 523776 {8:65472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8945112 {40:1023,136:65472,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8904192 {136:65472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 531960 {8:66495,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 800 
maxdqlatency = 0 
maxmflatency = 1075 
averagemflatency = 228 
max_icnt2mem_latency = 133 
max_icnt2sh_latency = 631012 
mrq_lat_table:68359 	6532 	2752 	8531 	45739 	12642 	2045 	711 	111 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50655 	81128 	186 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	107545 	16770 	7728 	132 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	63196 	2258 	33 	0 	0 	0 	0 	85 	277 	718 	1433 	2786 	5360 	10691 	21371 	18113 	5661 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	814 	437 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        60        64        64        64        60        64        64        64        64        64        60        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        56        64        56        64        64        64        56        64        52        64        64        64        56        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        56        64        64        64        64        64        60        64        64        64        64 
maximum service time to same row:
dram[0]:     33293     34389     33452     34519     33476     34549     33401     34272     33381     34319     33289     34459     33450     34256     33453     34375 
dram[1]:     33478     34388     33646     34516     33751     34282     33573     34469     33566     30970     33478     34493     33630     34449     33638     34546 
dram[2]:     34071     33656     34222     33588     34227     33445     34224     33307     34147     30410     34067     33591     34238     33321     34216     33328 
dram[3]:     34271     33851     34025     33783     34060     33637     31182     33476     33887     33587     33759     33781     34052     33494     33884     33525 
dram[4]:     33627     34456     33756     34357     33785     34209     33514     34078     33557     33952     33621     34372     33481     34078     33622     34096 
dram[5]:     33815     33943     33935     34250     33963     33558     33693     30993     33744     34149     33823     33922     33662     34274     33803     34119 
average row accesses per activate:
dram[0]:  1.853629  1.963494  1.861386  1.923274  2.070959  2.052083  2.010050  2.130493  1.971605  1.987469  1.884712  1.963446  1.856790  1.943152  1.894207  1.923274 
dram[1]:  1.891960  1.801198  1.903798  1.769412  2.017926  1.905683  2.048656  1.877934  1.953431  1.842227  1.928205  1.816425  1.880000  1.761124  1.891824  1.803357 
dram[2]:  1.863861  2.035183  1.866005  1.963446  1.997465  2.170799  2.007528  2.139037  1.965475  2.043702  1.880000  2.032432  1.847666  2.026954  1.882353  1.960887 
dram[3]:  1.855734  1.803357  1.894207  1.834146  1.977415  1.984887  2.007528  1.951220  1.923913  1.940098  1.868323  1.849939  1.868323  1.805522  1.849939  1.884712 
dram[4]:  1.994695  2.016086  1.938144  1.933162  2.118279  2.112601  2.119205  2.156334  2.052903  2.037179  1.968586  2.005333  1.978947  1.973753  1.920817  1.935650 
dram[5]:  1.821040  1.745075  1.812048  1.794749  1.982390  1.917275  1.911589  1.897983  1.853972  1.890346  1.856790  1.784104  1.792610  1.765258  1.834146  1.827461 
average row locality = 147448/76598 = 1.924959
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       835       834       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[1]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[2]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[3]:       833       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[4]:       832       832       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
dram[5]:       834       834       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
total reads: 81886
bank skew: 896/832 = 1.08
chip skew: 13651/13644 = 1.00
number of total write accesses:
dram[0]:       672       672       672       672       696       696       704       704       709       700       672       672       672       672       672       672 
dram[1]:       672       672       672       672       696       696       704       704       706       702       672       672       672       672       672       672 
dram[2]:       672       672       672       672       696       696       704       704       706       704       672       672       672       672       672       672 
dram[3]:       672       672       672       672       696       696       704       704       705       701       672       672       672       672       672       672 
dram[4]:       672       672       672       672       696       696       704       704       705       703       672       672       672       672       672       672 
dram[5]:       672       672       672       672       696       696       704       704       701       700       672       672       672       672       672       672 
total reads: 65562
bank skew: 709/672 = 1.06
chip skew: 10930/10921 = 1.00
average mf latency per bank:
dram[0]:        203       203       201       203       205       208       202       203       213       208       202       204       202       203       202       203
dram[1]:        202       205       202       204       205       210       202       206       212       209       202       206       202       205       202       205
dram[2]:        203       201       203       202       208       205       203       202       213       207       204       203       203       202       204       202
dram[3]:        204       202       204       202       210       205       207       202       216       206       206       203       204       203       205       203
dram[4]:        201       203       202       204       204       208       201       204       207       208       202       204       201       204       202       203
dram[5]:        202       205       202       205       205       210       201       207       206       211       202       205       202       206       202       205
maximum mf latency per bank:
dram[0]:        362       376       368       381       933      1058       667       774       683       407       439       469       406       448       429       389
dram[1]:        354       440       379       391       891      1070       484       911       455       880       450       622       386       444       435       426
dram[2]:        402       348       369       354      1075       884       507       705       492       729       453       446       425       497       407       397
dram[3]:        398       350       390       360      1060       865       936       490       910       394       657       449       404       478       418       355
dram[4]:        357       361       364       376       905      1036       730       510       757       424       455       436       417       475       377       372
dram[5]:        359       397       380       386       919      1056       453       903       418       872       432       468       411       464       365       407

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832936 n_nop=758646 n_act=12579 n_pre=12563 n_req=24580 n_rd=27302 n_write=21846 bw_util=0.118
n_activity=452221 dram_eff=0.2174
bk0: 1670a 798341i bk1: 1668a 799765i bk2: 1664a 798244i bk3: 1664a 799275i bk4: 1760a 798395i bk5: 1760a 798753i bk6: 1792a 796978i bk7: 1792a 798913i bk8: 1776a 797156i bk9: 1772a 798056i bk10: 1664a 798326i bk11: 1664a 799409i bk12: 1664a 797889i bk13: 1664a 799583i bk14: 1664a 798351i bk15: 1664a 798903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.510158
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832936 n_nop=757650 n_act=13081 n_pre=13065 n_req=24576 n_rd=27296 n_write=21844 bw_util=0.118
n_activity=457595 dram_eff=0.2148
bk0: 1668a 798554i bk1: 1664a 797433i bk2: 1664a 799012i bk3: 1664a 796884i bk4: 1760a 797998i bk5: 1760a 796188i bk6: 1792a 797467i bk7: 1792a 795641i bk8: 1776a 797358i bk9: 1772a 795658i bk10: 1664a 799219i bk11: 1664a 797423i bk12: 1664a 798987i bk13: 1664a 796518i bk14: 1664a 798474i bk15: 1664a 797052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.529647
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832936 n_nop=758950 n_act=12430 n_pre=12414 n_req=24578 n_rd=27296 n_write=21846 bw_util=0.118
n_activity=451949 dram_eff=0.2175
bk0: 1668a 798884i bk1: 1664a 800262i bk2: 1664a 799122i bk3: 1664a 799314i bk4: 1760a 798286i bk5: 1760a 799709i bk6: 1792a 797628i bk7: 1792a 798475i bk8: 1776a 797449i bk9: 1772a 798268i bk10: 1664a 798495i bk11: 1664a 799595i bk12: 1664a 798326i bk13: 1664a 799780i bk14: 1664a 798363i bk15: 1664a 799082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.524065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832936 n_nop=757856 n_act=12980 n_pre=12964 n_req=24573 n_rd=27294 n_write=21842 bw_util=0.118
n_activity=460352 dram_eff=0.2135
bk0: 1666a 798428i bk1: 1664a 797557i bk2: 1664a 798928i bk3: 1664a 797983i bk4: 1760a 797358i bk5: 1760a 797386i bk6: 1792a 797050i bk7: 1792a 796691i bk8: 1776a 796778i bk9: 1772a 797228i bk10: 1664a 798067i bk11: 1664a 797674i bk12: 1664a 798502i bk13: 1664a 797259i bk14: 1664a 797793i bk15: 1664a 798110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.538857
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x81cf8e80, atomic=0 1 entries : 0x7f03ece9b6f0 :  mf: uid=2153820, sid01:w21, part=4, addr=0x81cf8e80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (631012), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832936 n_nop=759436 n_act=12192 n_pre=12176 n_req=24572 n_rd=27288 n_write=21844 bw_util=0.118
n_activity=455499 dram_eff=0.2157
bk0: 1664a 800368i bk1: 1664a 800445i bk2: 1664a 799373i bk3: 1664a 799452i bk4: 1760a 798984i bk5: 1760a 799288i bk6: 1792a 798341i bk7: 1792a 799005i bk8: 1772a 798466i bk9: 1772a 798262i bk10: 1664a 799580i bk11: 1664a 800007i bk12: 1664a 799533i bk13: 1664a 800094i bk14: 1664a 798842i bk15: 1664a 799479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.519007
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x81cf8f00, atomic=0 1 entries : 0x7f03ecec42c0 :  mf: uid=2153819, sid01:w22, part=5, addr=0x81cf8f00, load , size=128, unknown  status = IN_PARTITION_DRAM (631009), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=832936 n_nop=757145 n_act=13337 n_pre=13321 n_req=24569 n_rd=27296 n_write=21837 bw_util=0.118
n_activity=463021 dram_eff=0.2122
bk0: 1668a 798074i bk1: 1668a 796754i bk2: 1664a 797603i bk3: 1664a 797098i bk4: 1760a 797486i bk5: 1760a 796449i bk6: 1792a 795894i bk7: 1792a 795526i bk8: 1772a 796230i bk9: 1772a 796431i bk10: 1664a 798374i bk11: 1664a 797197i bk12: 1664a 797559i bk13: 1664a 796738i bk14: 1664a 797769i bk15: 1664a 797622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.52295

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11085, Miss = 6827, Miss_rate = 0.616, Pending_hits = 15, Reservation_fails = 394
L2_cache_bank[1]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 6, Reservation_fails = 189
L2_cache_bank[2]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 10, Reservation_fails = 216
L2_cache_bank[3]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 1
L2_cache_bank[4]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 10, Reservation_fails = 220
L2_cache_bank[5]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 11054, Miss = 6825, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 113
L2_cache_bank[7]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 5, Reservation_fails = 8
L2_cache_bank[9]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 3, Reservation_fails = 1
L2_cache_bank[10]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 7, Reservation_fails = 215
L2_cache_bank[11]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 6, Reservation_fails = 221
L2_total_cache_accesses = 132177
L2_total_cache_misses = 81886
L2_total_cache_miss_rate = 0.6195
L2_total_cache_pending_hits = 75
L2_total_cache_reservation_fails = 1578
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1356
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=394875
icnt_total_pkts_simt_to_mem=395088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3625
	minimum = 6
	maximum = 55
Network latency average = 9.21029
	minimum = 6
	maximum = 42
Slowest packet = 196573
Flit latency average = 7.81272
	minimum = 6
	maximum = 42
Slowest flit = 594806
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00764773
	minimum = 0.00686286 (at node 0)
	maximum = 0.00879103 (at node 15)
Accepted packet rate average = 0.00764773
	minimum = 0.00686286 (at node 0)
	maximum = 0.00879103 (at node 15)
Injected flit rate average = 0.022597
	minimum = 0.0203266 (at node 0)
	maximum = 0.0257761 (at node 15)
Accepted flit rate average= 0.022597
	minimum = 0.0202291 (at node 0)
	maximum = 0.0258004 (at node 15)
Injected packet length average = 2.95473
Accepted packet length average = 2.95473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74004 (2 samples)
	minimum = 6 (2 samples)
	maximum = 57.5 (2 samples)
Network latency average = 8.9038 (2 samples)
	minimum = 6 (2 samples)
	maximum = 43.5 (2 samples)
Flit latency average = 7.17429 (2 samples)
	minimum = 6 (2 samples)
	maximum = 42 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0158484 (2 samples)
	minimum = 0.0142218 (2 samples)
	maximum = 0.0179623 (2 samples)
Accepted packet rate average = 0.0158484 (2 samples)
	minimum = 0.0142218 (2 samples)
	maximum = 0.0179623 (2 samples)
Injected flit rate average = 0.0473702 (2 samples)
	minimum = 0.0425179 (2 samples)
	maximum = 0.0536876 (2 samples)
Accepted flit rate average = 0.0473702 (2 samples)
	minimum = 0.0424988 (2 samples)
	maximum = 0.0535016 (2 samples)
Injected packet size average = 2.98896 (2 samples)
Accepted packet size average = 2.98896 (2 samples)
Hops average = 1 (2 samples)
