// Seed: 1049671835
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output id_6
);
  always @(1) begin
    if (id_4) begin
      id_2 = 1;
    end else id_6 <= 1;
  end
endmodule
