{"data": [{"name": "Approximate Networks on Chip", "category": "1"}, {"name": "Co-Design and Abstraction of a Network-on-Chip Using Deterministic Network Calculus", "category": "1"}, {"name": "Keynote Talk - Many-Core SoC in Nanoscale CMOS - Challenges & Opportunities", "category": "4"}, {"name": "Abetting Planned Obsolescence by Aging 3D Networks-on-Chip", "category": "5"}, {"name": "Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise.", "category": "3"}, {"name": "Exploring serial vertical interconnects for 3D ICs.", "category": "3"}, {"name": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "category": "4"}, {"name": "Application-aware prioritization mechanisms for on-chip networks.", "category": "5"}, {"name": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "category": "3"}, {"name": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "category": "0"}, {"name": "Data Criticality in Network-On-Chip Design", "category": "0"}, {"name": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "category": "2"}, {"name": "The Power of Priority - NoC Based Distributed Cache Coherency", "category": "0"}, {"name": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "category": "1"}, {"name": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "category": "0"}, {"name": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "category": "4"}, {"name": "Express Cube Topologies for on-Chip Interconnects.", "category": "2"}, {"name": "A low latency router supporting adaptivity for on-chip interconnects.", "category": "1"}, {"name": "VIX - Virtual Input Crossbar for Efficient Switch Allocation.", "category": "0"}, {"name": "Approaching Ideal NoC Latency with Pre-Configured Routes", "category": "5"}, {"name": "A Delay Model and Speculative Architecture for Pipelined Routers.", "category": "0"}, {"name": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "category": "1"}, {"name": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "category": "2"}, {"name": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "category": "4"}, {"name": "Networks on Chips - A New SoC Paradigm.", "category": "4"}, {"name": "Preemptive virtual clock - a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.", "category": "4"}, {"name": "Highway in TDM NoCs", "category": "2"}, {"name": "Efficient Timing Channel Protection for On-Chip Networks", "category": "4"}, {"name": "SurfNoC - a low latency and provably non-interfering approach to secure networks-on-chip.", "category": "3"}, {"name": "Approximate Arithmetic Circuits and Their Applications", "category": "6"}, {"name": "BINDU - deadlock-freedom with one bubble in the network", "category": "1"}, {"name": "Reconfigurable Network-on-Chip for 3D Neural Network Accelerators", "category": "0"}, {"name": "SpiNNaker - A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation.", "category": "6"}, {"name": "Network-on-Chip Architectures for Neural Networks", "category": "0"}, {"name": "Rethinking NoCs for Spatial Neural Network Accelerators", "category": "2"}, {"name": "MAERI - Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects.", "category": "1"}, {"name": "Application-Aware Topology Reconfiguration for On-Chip Networks.", "category": "2"}, {"name": "3D NoCs with active interposer for multi-die systems", "category": "0"}, {"name": "Global and semi-global communication on Si-IF", "category": "0"}, {"name": "Detection and prevention protocol for black hole attack in network-on-chip", "category": "5"}, {"name": "Challenges and Opportunities for Edge Cloud Architectures", "category": "2"}, {"name": "Keynote Talk - NoCs - A Short History of Success and a Long Future", "category": "1"}, {"name": "UBERNoC - unified buffer power-efficient router for network-on-chip", "category": "1"}, {"name": "Securing Photonic NoC Architectures from Hardware Trojans", "category": "4"}, {"name": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "category": "4"}, {"name": "Firefly - illuminating future network-on-chip with nanophotonics.", "category": "0"}, {"name": "FlexiShare - Channel sharing for an energy-efficient nanophotonic crossbar.", "category": "3"}, {"name": "Fort-NoCs - Mitigating the Threat of a Compromised NoC.", "category": "3"}, {"name": "PICO - mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", "category": "5"}, {"name": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "category": "4"}, {"name": "Power efficient photonic network-on-chip for a scalable GPU", "category": "5"}, {"name": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "category": "5"}, {"name": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "category": "5"}, {"name": "Brisk and limited-impact NoC routing reconfiguration.", "category": "0"}, {"name": "Energy-efficient interconnect via Router Parking.", "category": "6"}, {"name": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "category": "6"}, {"name": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "category": "1"}, {"name": "User Cooperation Network Coding Approach for NoC Performance Improvement", "category": "5"}, {"name": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "category": "6"}, {"name": "A case for bufferless routing in on-chip networks.", "category": "6"}, {"name": "CHIPPER - A low-complexity bufferless deflection router.", "category": "3"}, {"name": "Rotary router - an efficient architecture for CMP interconnection networks.", "category": "2"}, {"name": "DyAD - smart routing for networks-on-chip.", "category": "0"}, {"name": "GARNET - A detailed on-chip network model inside a full-system simulator.", "category": "0"}, {"name": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "category": "1"}, {"name": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "category": "1"}, {"name": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "category": "4"}, {"name": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "category": "2"}, {"name": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "category": "1"}, {"name": "Single-cycle collective communication over a shared network fabric", "category": "0"}, {"name": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "category": "6"}, {"name": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "category": "1"}, {"name": "Applying CDMA Technique to Network-on-Chip.", "category": "0"}, {"name": "A fully-asynchronous low-power framework for GALS NoC integration.", "category": "5"}, {"name": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "category": "0"}, {"name": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "category": "1"}, {"name": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "category": "5"}, {"name": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "category": "6"}, {"name": "APEC - improved acknowledgement prioritization through erasure coding in bufferless NoCs", "category": "3"}, {"name": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "category": "0"}, {"name": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "category": "2"}, {"name": "Performance evaluation and design trade-offs for wireless network-on-chip architectures.", "category": "2"}, {"name": "Wireless NoC as Interconnection Backbone for Multicore Chips - Promises and Challenges.", "category": "5"}, {"name": "BIST for Network-on-Chip Interconnect Infrastructures.", "category": "6"}, {"name": "Using the inter- and intra-switch regularity in NoC switch testing.", "category": "2"}, {"name": "Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects.", "category": "5"}, {"name": "Accurate Congestion Control for RDMA Transfers", "category": "6"}, {"name": "A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks.", "category": "1"}, {"name": "HOPE - Hotspot congestion control for Clos network on chip", "category": "4"}, {"name": "Distributed and Dynamic Shared-Buffer Router for High-Performance Interconnect", "category": "5"}, {"name": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "category": "3"}, {"name": "Route Packets, Not Wires - On-Chip Interconnection Networks.", "category": "3"}, {"name": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "category": "5"}, {"name": "Photonic Network-on-Chip Design.", "category": "6"}, {"name": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "category": "5"}, {"name": "QuT - A low-power optical Network-on-Chip", "category": "3"}, {"name": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "category": "5"}, {"name": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "category": "6"}, {"name": "Catnap - energy proportional multiple network-on-chip.", "category": "1"}, {"name": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "category": "4"}, {"name": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "category": "4"}, {"name": "SLaC - Stage laser control for a flattened butterfly network.", "category": "4"}, {"name": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "category": "2"}, {"name": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "category": "1"}, {"name": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "category": "0"}, {"name": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "category": "5"}, {"name": "Smart hill climbing for agile dynamic mapping in many-core systems.", "category": "3"}, {"name": "MIRA - A Multi-layered On-Chip Interconnect Router Architecture.", "category": "5"}, {"name": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "category": "1"}, {"name": "TAPP - temperature-aware application mapping for NoC-based many-core processors.", "category": "6"}, {"name": "Energy-efficient and high-performance NoC architecture and mapping solution for deep neural networks", "category": "4"}, {"name": "SMART++ - reducing cost and improving efficiency of multi-hop bypass in NoC routers", "category": "3"}, {"name": "Connection-centric network for spiking neural networks", "category": "5"}, {"name": "Breaking the on-chip latency barrier using SMART.", "category": "2"}, {"name": "SUNMAP - a tool for automatic topology selection and generation for NoCs.", "category": "5"}, {"name": "Application-specific network-on-chip architecture customization via long-range link insertion.", "category": "4"}, {"name": "Approximate nanophotonic interconnects", "category": "2"}, {"name": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "category": "2"}, {"name": "An Analytical Approach for Network-on-Chip Performance Analysis.", "category": "6"}, {"name": "An Analytical Latency Model for Networks-on-Chip.", "category": "5"}, {"name": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "category": "2"}, {"name": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "category": "2"}, {"name": "NoC-based DNN accelerator - a future design paradigm", "category": "4"}, {"name": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "category": "2"}, {"name": "A communication characterisation of Splash-2 and Parsec.", "category": "3"}, {"name": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "category": "6"}, {"name": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "category": "3"}, {"name": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "category": "3"}, {"name": "Multi-carrier spread-spectrum transceiver for WiNoC", "category": "5"}, {"name": "CDMA-based multiple multicast communications on WiNOC for efficient parallel computing", "category": "5"}, {"name": "Minimally buffered deflection routing with in-order delivery in a torus", "category": "2"}, {"name": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "category": "2"}, {"name": "SCARAB - a single cycle adaptive routing and bufferless network.", "category": "1"}, {"name": "DeBAR - deflection based adaptive router with minimal buffering.", "category": "2"}, {"name": "Low-cost router microarchitecture for on-chip networks.", "category": "3"}, {"name": "Evaluating Bufferless Flow Control for On-chip Networks", "category": "6"}, {"name": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "category": "5"}, {"name": "On-Chip Interconnection Architecture of the Tile Processor.", "category": "2"}, {"name": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "category": "6"}, {"name": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "category": "0"}, {"name": "Power punch - Towards non-blocking power-gating of NoC routers.", "category": "2"}, {"name": "Run-time power gating of on-chip routers using look-ahead routing.", "category": "3"}, {"name": "DVFS for NoCs in CMPs - A thread voting approach.", "category": "3"}, {"name": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "category": "4"}, {"name": "ClusCross - a new topology for silicon interposer-based network-on-chip", "category": "5"}, {"name": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "category": "6"}, {"name": "A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS.", "category": "5"}, {"name": "Low-Latency Virtual-Channel Routers for On-Chip Networks.", "category": "6"}, {"name": "CONNECT - re-examining conventional wisdom for designing nocs in the context of FPGAs.", "category": "4"}, {"name": "A Statistical Traffic Model for On-Chip Interconnection Networks.", "category": "3"}, {"name": "JAMS - Jitter-Aware Message Scheduling for FlexRay Automotive Networks", "category": "6"}, {"name": "Distributed SDN architecture for NoC-based many-core SoCs", "category": "0"}, {"name": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "category": "0"}, {"name": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "category": "2"}, {"name": "NoC-enabled software/hardware co-design framework for accelerating k-mer counting", "category": "0"}, {"name": "SMART - A Scalable Mapping And Routing Technique for Power-Gating in NoC Routers", "category": "5"}, {"name": "Direct-modulated optical networks for interposer systems", "category": "0"}, {"name": "Extending networks from chips to flexible and stretchable electronics", "category": "6"}, {"name": "Safe and dynamic traffic rate control for networks-on-chips", "category": "0"}, {"name": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "category": "5"}, {"name": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "category": "6"}, {"name": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "category": "6"}, {"name": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "category": "2"}, {"name": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "category": "6"}, {"name": "Time-critical computing on a single-chip massively parallel processor.", "category": "0"}, {"name": "Access Regulation to Hot-Modules in Wormhole NoCs", "category": "3"}, {"name": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "category": "2"}, {"name": "Flow mapping and data distribution on mesh-based deep learning accelerator", "category": "1"}, {"name": "Analyzing networks-on-chip based deep neural networks", "category": "0"}, {"name": "Ghost routers - energy-efficient asymmetric multicore processors with symmetric NoCs", "category": "4"}, {"name": "Chip-scale si-photonics optical transceiverfor a photonics-electronics convergence system (invited paper)", "category": "1"}, {"name": "Channel mapping strategies for effective protection switching in fail-operational hard real-time NoCs", "category": "5"}, {"name": "Hybrid Automotive In-Vehicle Networks", "category": "6"}, {"name": "Addressing Extensibility and Fault Tolerance in CAN-based Automotive Systems", "category": "2"}, {"name": "Reinforcement learning based interconnection routing for adaptive traffic optimization", "category": "6"}, {"name": "Energy and Area Efficient Near Field Inductive Coupling - A Case Study on 3D NoC", "category": "2"}, {"name": "Hybrid large-area systems and their interconnection backbone (invited paper)", "category": "2"}, {"name": "3D NoC-Enabled Heterogeneous Manycore Architectures for Accelerating CNN Training - Performance and Thermal Trade-offs", "category": "0"}, {"name": "Parka - Thermally Insulated Nanophotonic Interconnects", "category": "1"}, {"name": "BiNoCHS - Bimodal Network-on-Chip for CPU-GPU Heterogeneous Systems", "category": "3"}, {"name": "Adaptive Manycore Architectures for Big Data Computing", "category": "3"}, {"name": "Fabrics on Die - Where Function, Debug and Test Meet", "category": "6"}, {"name": "Highly Fault-tolerant NoC Routing with Application-aware Congestion Management", "category": "1"}, {"name": "NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine", "category": "6"}, {"name": "Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism", "category": "1"}, {"name": "Designing High-Performance, Power-Efficient NoCs With Embedded Silicon-in-Silica Nanophotonics", "category": "4"}, {"name": "Fault-Tolerant 3D-NoC Architecture and Design - Recent Advances and Challenges", "category": "0"}, {"name": "ARTEMIS - An Aging-Aware Runtime Application Mapping Framework for 3D NoC-based Chip Multiprocessors", "category": "6"}, {"name": "Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence", "category": "6"}, {"name": "Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing", "category": "6"}, {"name": "MapPro - Proactive Runtime Mapping for Dynamic Workloads by Quantifying Ripple Effect of Applications on Networks-on-Chip", "category": "4"}, {"name": "Wear-Aware Adaptive Routing for Networks-on-Chips", "category": "4"}, {"name": "Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip", "category": "0"}, {"name": "Improving DVFS in NoCs with Coherence Prediction", "category": "1"}, {"name": "Modeling and Design of High-Radix On-Chip Crossbar Switches", "category": "1"}, {"name": "Novel Hybrid Wired-Wireless Network-on-Chip Architectures - Transducer and Communication Fabric Design", "category": "1"}, {"name": "Accurate System-level TSV-to-TSV Capacitive Coupling Fault Model for 3D-NoC", "category": "3"}, {"name": "Unbiased Regional Congestion Aware Selection Function for NoCs", "category": "2"}, {"name": "On-Chip Millimeter Wave Antennas and Transceivers", "category": "5"}, {"name": "Achievable Performance Enhancements with mm-Wave Wireless Interconnects in NoC", "category": "1"}, {"name": "A 7.5-mW 10-Gb/s 16-QAM wireline transceiver with carrier synchronization and threshold calibration for mobile inter-chip communications in 16-nm FinFET", "category": "0"}], "links": [{"source": "Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise.", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "Data Criticality in Network-On-Chip Design", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "target": "Data Criticality in Network-On-Chip Design", "value": ""}, {"source": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "target": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "value": ""}, {"source": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "target": "Data Criticality in Network-On-Chip Design", "value": ""}, {"source": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "target": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "value": ""}, {"source": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Data Criticality in Network-On-Chip Design", "target": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "value": ""}, {"source": "Data Criticality in Network-On-Chip Design", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "Express Cube Topologies for on-Chip Interconnects.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "VIX - Virtual Input Crossbar for Efficient Switch Allocation.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "A Delay Model and Speculative Architecture for Pipelined Routers.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "Express Cube Topologies for on-Chip Interconnects.", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "VIX - Virtual Input Crossbar for Efficient Switch Allocation.", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "A Delay Model and Speculative Architecture for Pipelined Routers.", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "Express Cube Topologies for on-Chip Interconnects.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Express Cube Topologies for on-Chip Interconnects.", "target": "VIX - Virtual Input Crossbar for Efficient Switch Allocation.", "value": ""}, {"source": "Express Cube Topologies for on-Chip Interconnects.", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Express Cube Topologies for on-Chip Interconnects.", "target": "A Delay Model and Speculative Architecture for Pipelined Routers.", "value": ""}, {"source": "Express Cube Topologies for on-Chip Interconnects.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "Express Cube Topologies for on-Chip Interconnects.", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "VIX - Virtual Input Crossbar for Efficient Switch Allocation.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A Delay Model and Speculative Architecture for Pipelined Routers.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "VIX - Virtual Input Crossbar for Efficient Switch Allocation.", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "VIX - Virtual Input Crossbar for Efficient Switch Allocation.", "target": "A Delay Model and Speculative Architecture for Pipelined Routers.", "value": ""}, {"source": "VIX - Virtual Input Crossbar for Efficient Switch Allocation.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "VIX - Virtual Input Crossbar for Efficient Switch Allocation.", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A Delay Model and Speculative Architecture for Pipelined Routers.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "A Delay Model and Speculative Architecture for Pipelined Routers.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "A Delay Model and Speculative Architecture for Pipelined Routers.", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Preemptive virtual clock - a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Highway in TDM NoCs", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Efficient Timing Channel Protection for On-Chip Networks", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "SurfNoC - a low latency and provably non-interfering approach to secure networks-on-chip.", "value": ""}, {"source": "Preemptive virtual clock - a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.", "target": "Highway in TDM NoCs", "value": ""}, {"source": "Preemptive virtual clock - a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.", "target": "Efficient Timing Channel Protection for On-Chip Networks", "value": ""}, {"source": "Preemptive virtual clock - a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.", "target": "SurfNoC - a low latency and provably non-interfering approach to secure networks-on-chip.", "value": ""}, {"source": "Highway in TDM NoCs", "target": "Efficient Timing Channel Protection for On-Chip Networks", "value": ""}, {"source": "Highway in TDM NoCs", "target": "SurfNoC - a low latency and provably non-interfering approach to secure networks-on-chip.", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "Efficient Timing Channel Protection for On-Chip Networks", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "SurfNoC - a low latency and provably non-interfering approach to secure networks-on-chip.", "value": ""}, {"source": "SurfNoC - a low latency and provably non-interfering approach to secure networks-on-chip.", "target": "SurfNoC - a low latency and provably non-interfering approach to secure networks-on-chip.", "value": ""}, {"source": "SpiNNaker - A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "SpiNNaker - A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation.", "target": "Rethinking NoCs for Spatial Neural Network Accelerators", "value": ""}, {"source": "SpiNNaker - A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation.", "target": "MAERI - Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects.", "value": ""}, {"source": "SpiNNaker - A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation.", "target": "Application-Aware Topology Reconfiguration for On-Chip Networks.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Rethinking NoCs for Spatial Neural Network Accelerators", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "MAERI - Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Application-Aware Topology Reconfiguration for On-Chip Networks.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "MAERI - Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Application-Aware Topology Reconfiguration for On-Chip Networks.", "value": ""}, {"source": "MAERI - Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects.", "target": "Application-Aware Topology Reconfiguration for On-Chip Networks.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Firefly - illuminating future network-on-chip with nanophotonics.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "FlexiShare - Channel sharing for an energy-efficient nanophotonic crossbar.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Fort-NoCs - Mitigating the Threat of a Compromised NoC.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "PICO - mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Firefly - illuminating future network-on-chip with nanophotonics.", "target": "FlexiShare - Channel sharing for an energy-efficient nanophotonic crossbar.", "value": ""}, {"source": "Firefly - illuminating future network-on-chip with nanophotonics.", "target": "Fort-NoCs - Mitigating the Threat of a Compromised NoC.", "value": ""}, {"source": "Firefly - illuminating future network-on-chip with nanophotonics.", "target": "PICO - mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", "value": ""}, {"source": "Firefly - illuminating future network-on-chip with nanophotonics.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "FlexiShare - Channel sharing for an energy-efficient nanophotonic crossbar.", "target": "Fort-NoCs - Mitigating the Threat of a Compromised NoC.", "value": ""}, {"source": "FlexiShare - Channel sharing for an energy-efficient nanophotonic crossbar.", "target": "PICO - mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", "value": ""}, {"source": "FlexiShare - Channel sharing for an energy-efficient nanophotonic crossbar.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Fort-NoCs - Mitigating the Threat of a Compromised NoC.", "target": "PICO - mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", "value": ""}, {"source": "Fort-NoCs - Mitigating the Threat of a Compromised NoC.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "PICO - mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "Energy-efficient interconnect via Router Parking.", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "User Cooperation Network Coding Approach for NoC Performance Improvement", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "CHIPPER - A low-complexity bufferless deflection router.", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "Rotary router - an efficient architecture for CMP interconnection networks.", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "ARIADNE - Agnostic Reconfiguration in a Disconnected Network Environment.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "Energy-efficient interconnect via Router Parking.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "User Cooperation Network Coding Approach for NoC Performance Improvement", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "CHIPPER - A low-complexity bufferless deflection router.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "Rotary router - an efficient architecture for CMP interconnection networks.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Energy-efficient interconnect via Router Parking.", "target": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "value": ""}, {"source": "Energy-efficient interconnect via Router Parking.", "target": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "value": ""}, {"source": "Energy-efficient interconnect via Router Parking.", "target": "User Cooperation Network Coding Approach for NoC Performance Improvement", "value": ""}, {"source": "Energy-efficient interconnect via Router Parking.", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Energy-efficient interconnect via Router Parking.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "Energy-efficient interconnect via Router Parking.", "target": "CHIPPER - A low-complexity bufferless deflection router.", "value": ""}, {"source": "Energy-efficient interconnect via Router Parking.", "target": "Rotary router - an efficient architecture for CMP interconnection networks.", "value": ""}, {"source": "Energy-efficient interconnect via Router Parking.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "Energy-efficient interconnect via Router Parking.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "target": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "value": ""}, {"source": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "target": "User Cooperation Network Coding Approach for NoC Performance Improvement", "value": ""}, {"source": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "target": "CHIPPER - A low-complexity bufferless deflection router.", "value": ""}, {"source": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "target": "Rotary router - an efficient architecture for CMP interconnection networks.", "value": ""}, {"source": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "target": "User Cooperation Network Coding Approach for NoC Performance Improvement", "value": ""}, {"source": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "target": "CHIPPER - A low-complexity bufferless deflection router.", "value": ""}, {"source": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "target": "Rotary router - an efficient architecture for CMP interconnection networks.", "value": ""}, {"source": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "Synchronized Progress in Interconnection Networks (SPIN) - A New Theory for Deadlock Freedom.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "User Cooperation Network Coding Approach for NoC Performance Improvement", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "User Cooperation Network Coding Approach for NoC Performance Improvement", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "User Cooperation Network Coding Approach for NoC Performance Improvement", "target": "CHIPPER - A low-complexity bufferless deflection router.", "value": ""}, {"source": "User Cooperation Network Coding Approach for NoC Performance Improvement", "target": "Rotary router - an efficient architecture for CMP interconnection networks.", "value": ""}, {"source": "User Cooperation Network Coding Approach for NoC Performance Improvement", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "User Cooperation Network Coding Approach for NoC Performance Improvement", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "CHIPPER - A low-complexity bufferless deflection router.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Rotary router - an efficient architecture for CMP interconnection networks.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "CHIPPER - A low-complexity bufferless deflection router.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "Rotary router - an efficient architecture for CMP interconnection networks.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "Rotary router - an efficient architecture for CMP interconnection networks.", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Rotary router - an efficient architecture for CMP interconnection networks.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "Rotary router - an efficient architecture for CMP interconnection networks.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Applying CDMA Technique to Network-on-Chip.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Applying CDMA Technique to Network-on-Chip.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Applying CDMA Technique to Network-on-Chip.", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "Applying CDMA Technique to Network-on-Chip.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Applying CDMA Technique to Network-on-Chip.", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Applying CDMA Technique to Network-on-Chip.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A fully-asynchronous low-power framework for GALS NoC integration.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A fully-asynchronous low-power framework for GALS NoC integration.", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "A fully-asynchronous low-power framework for GALS NoC integration.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A fully-asynchronous low-power framework for GALS NoC integration.", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "A fully-asynchronous low-power framework for GALS NoC integration.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Performance evaluation and design trade-offs for wireless network-on-chip architectures.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Wireless NoC as Interconnection Backbone for Multicore Chips - Promises and Challenges.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "BIST for Network-on-Chip Interconnect Infrastructures.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Using the inter- and intra-switch regularity in NoC switch testing.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Performance evaluation and design trade-offs for wireless network-on-chip architectures.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Wireless NoC as Interconnection Backbone for Multicore Chips - Promises and Challenges.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "BIST for Network-on-Chip Interconnect Infrastructures.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Using the inter- and intra-switch regularity in NoC switch testing.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless network-on-chip architectures.", "target": "Wireless NoC as Interconnection Backbone for Multicore Chips - Promises and Challenges.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless network-on-chip architectures.", "target": "BIST for Network-on-Chip Interconnect Infrastructures.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless network-on-chip architectures.", "target": "Using the inter- and intra-switch regularity in NoC switch testing.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless network-on-chip architectures.", "target": "Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects.", "value": ""}, {"source": "Wireless NoC as Interconnection Backbone for Multicore Chips - Promises and Challenges.", "target": "BIST for Network-on-Chip Interconnect Infrastructures.", "value": ""}, {"source": "Wireless NoC as Interconnection Backbone for Multicore Chips - Promises and Challenges.", "target": "Using the inter- and intra-switch regularity in NoC switch testing.", "value": ""}, {"source": "Wireless NoC as Interconnection Backbone for Multicore Chips - Promises and Challenges.", "target": "Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects.", "value": ""}, {"source": "BIST for Network-on-Chip Interconnect Infrastructures.", "target": "Using the inter- and intra-switch regularity in NoC switch testing.", "value": ""}, {"source": "BIST for Network-on-Chip Interconnect Infrastructures.", "target": "Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects.", "value": ""}, {"source": "Using the inter- and intra-switch regularity in NoC switch testing.", "target": "Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects.", "value": ""}, {"source": "A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks.", "target": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "value": ""}, {"source": "A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks.", "target": "HOPE - Hotspot congestion control for Clos network on chip", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "HOPE - Hotspot congestion control for Clos network on chip", "value": ""}, {"source": "Route Packets, Not Wires - On-Chip Interconnection Networks.", "target": "Networks on Chips - A New SoC Paradigm.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "Photonic Network-on-Chip Design.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "GARNET - A detailed on-chip network model inside a full-system simulator.", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "GARNET - A detailed on-chip network model inside a full-system simulator.", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "GARNET - A detailed on-chip network model inside a full-system simulator.", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "GARNET - A detailed on-chip network model inside a full-system simulator.", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "GARNET - A detailed on-chip network model inside a full-system simulator.", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "GARNET - A detailed on-chip network model inside a full-system simulator.", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "GARNET - A detailed on-chip network model inside a full-system simulator.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "target": "SLaC - Stage laser control for a flattened butterfly network.", "value": ""}, {"source": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "SLaC - Stage laser control for a flattened butterfly network.", "target": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "value": ""}, {"source": "SLaC - Stage laser control for a flattened butterfly network.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "MOCA - an Inter/Intra-Chip Optical Network for Memory.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "MIRA - A Multi-layered On-Chip Interconnect Router Architecture.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "TAPP - temperature-aware application mapping for NoC-based many-core processors.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "MIRA - A Multi-layered On-Chip Interconnect Router Architecture.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "TAPP - temperature-aware application mapping for NoC-based many-core processors.", "value": ""}, {"source": "MIRA - A Multi-layered On-Chip Interconnect Router Architecture.", "target": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "value": ""}, {"source": "MIRA - A Multi-layered On-Chip Interconnect Router Architecture.", "target": "TAPP - temperature-aware application mapping for NoC-based many-core processors.", "value": ""}, {"source": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "target": "TAPP - temperature-aware application mapping for NoC-based many-core processors.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Breaking the on-chip latency barrier using SMART.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "SUNMAP - a tool for automatic topology selection and generation for NoCs.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Application-specific network-on-chip architecture customization via long-range link insertion.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Breaking the on-chip latency barrier using SMART.", "target": "SUNMAP - a tool for automatic topology selection and generation for NoCs.", "value": ""}, {"source": "Breaking the on-chip latency barrier using SMART.", "target": "Application-specific network-on-chip architecture customization via long-range link insertion.", "value": ""}, {"source": "Breaking the on-chip latency barrier using SMART.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "SUNMAP - a tool for automatic topology selection and generation for NoCs.", "target": "Application-specific network-on-chip architecture customization via long-range link insertion.", "value": ""}, {"source": "SUNMAP - a tool for automatic topology selection and generation for NoCs.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Application-specific network-on-chip architecture customization via long-range link insertion.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "An Analytical Approach for Network-on-Chip Performance Analysis.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "An Analytical Latency Model for Networks-on-Chip.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "An Analytical Approach for Network-on-Chip Performance Analysis.", "target": "An Analytical Latency Model for Networks-on-Chip.", "value": ""}, {"source": "An Analytical Approach for Network-on-Chip Performance Analysis.", "target": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "value": ""}, {"source": "An Analytical Approach for Network-on-Chip Performance Analysis.", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "An Analytical Latency Model for Networks-on-Chip.", "target": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "value": ""}, {"source": "An Analytical Latency Model for Networks-on-Chip.", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "A communication characterisation of Splash-2 and Parsec.", "target": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "value": ""}, {"source": "A communication characterisation of Splash-2 and Parsec.", "target": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "PICO - mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "PICO - mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "SCARAB - a single cycle adaptive routing and bufferless network.", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "DeBAR - deflection based adaptive router with minimal buffering.", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "SCARAB - a single cycle adaptive routing and bufferless network.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "DeBAR - deflection based adaptive router with minimal buffering.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "DeBAR - deflection based adaptive router with minimal buffering.", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "DeBAR - deflection based adaptive router with minimal buffering.", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "DeBAR - deflection based adaptive router with minimal buffering.", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "DeBAR - deflection based adaptive router with minimal buffering.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "DeBAR - deflection based adaptive router with minimal buffering.", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "DeBAR - deflection based adaptive router with minimal buffering.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "DeBAR - deflection based adaptive router with minimal buffering.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "On-Chip Interconnection Architecture of the Tile Processor.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "target": "Power punch - Towards non-blocking power-gating of NoC routers.", "value": ""}, {"source": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "target": "Application-aware prioritization mechanisms for on-chip networks.", "value": ""}, {"source": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "target": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "value": ""}, {"source": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "target": "Run-time power gating of on-chip routers using look-ahead routing.", "value": ""}, {"source": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "target": "DVFS for NoCs in CMPs - A thread voting approach.", "value": ""}, {"source": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "Power punch - Towards non-blocking power-gating of NoC routers.", "target": "Application-aware prioritization mechanisms for on-chip networks.", "value": ""}, {"source": "Power punch - Towards non-blocking power-gating of NoC routers.", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "Power punch - Towards non-blocking power-gating of NoC routers.", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "Power punch - Towards non-blocking power-gating of NoC routers.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "Power punch - Towards non-blocking power-gating of NoC routers.", "target": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "value": ""}, {"source": "Power punch - Towards non-blocking power-gating of NoC routers.", "target": "Run-time power gating of on-chip routers using look-ahead routing.", "value": ""}, {"source": "Power punch - Towards non-blocking power-gating of NoC routers.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Power punch - Towards non-blocking power-gating of NoC routers.", "target": "DVFS for NoCs in CMPs - A thread voting approach.", "value": ""}, {"source": "Power punch - Towards non-blocking power-gating of NoC routers.", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "Catnap - energy proportional multiple network-on-chip.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "Run-time power gating of on-chip routers using look-ahead routing.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "DVFS for NoCs in CMPs - A thread voting approach.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "Run-time power gating of on-chip routers using look-ahead routing.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "DVFS for NoCs in CMPs - A thread voting approach.", "value": ""}, {"source": "Catnap - energy proportional multiple network-on-chip.", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "Run-time power gating of on-chip routers using look-ahead routing.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "DVFS for NoCs in CMPs - A thread voting approach.", "value": ""}, {"source": "SCORPIO - A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "target": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "value": ""}, {"source": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "target": "Run-time power gating of on-chip routers using look-ahead routing.", "value": ""}, {"source": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "target": "DVFS for NoCs in CMPs - A thread voting approach.", "value": ""}, {"source": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "target": "Run-time power gating of on-chip routers using look-ahead routing.", "value": ""}, {"source": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "target": "DVFS for NoCs in CMPs - A thread voting approach.", "value": ""}, {"source": "A detailed and flexible cycle-accurate Network-on-Chip simulator.", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "Run-time power gating of on-chip routers using look-ahead routing.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Run-time power gating of on-chip routers using look-ahead routing.", "target": "DVFS for NoCs in CMPs - A thread voting approach.", "value": ""}, {"source": "Run-time power gating of on-chip routers using look-ahead routing.", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "DVFS for NoCs in CMPs - A thread voting approach.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "DVFS for NoCs in CMPs - A thread voting approach.", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS.", "target": "Low-Latency Virtual-Channel Routers for On-Chip Networks.", "value": ""}, {"source": "A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS.", "target": "CONNECT - re-examining conventional wisdom for designing nocs in the context of FPGAs.", "value": ""}, {"source": "A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS.", "target": "A Statistical Traffic Model for On-Chip Interconnection Networks.", "value": ""}, {"source": "Low-Latency Virtual-Channel Routers for On-Chip Networks.", "target": "CONNECT - re-examining conventional wisdom for designing nocs in the context of FPGAs.", "value": ""}, {"source": "Low-Latency Virtual-Channel Routers for On-Chip Networks.", "target": "A Statistical Traffic Model for On-Chip Interconnection Networks.", "value": ""}, {"source": "CONNECT - re-examining conventional wisdom for designing nocs in the context of FPGAs.", "target": "A Statistical Traffic Model for On-Chip Interconnection Networks.", "value": ""}, {"source": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Wireless NoC as Interconnection Backbone for Multicore Chips - Promises and Challenges.", "target": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}, {"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "value": ""}, {"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "value": ""}, {"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}, {"source": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}, {"source": "Time-critical computing on a single-chip massively parallel processor.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Time-critical computing on a single-chip massively parallel processor.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Time-critical computing on a single-chip massively parallel processor.", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}, {"source": "On-Chip Interconnection Architecture of the Tile Processor.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "On-Chip Interconnection Architecture of the Tile Processor.", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "HNOCS - Modular open-source simulator for Heterogeneous NoCs.", "value": ""}]}