{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/pmaxsb:pmaxsw:pmaxsd:pmaxsq",
    "result": {"pageContext":{"op":{"id":"pmaxsb:pmaxsw:pmaxsd:pmaxsq","variants":["VPMAXSB","VPMAXSD","PMAXSD","PMAXSW","VPMAXSW","PMAXSB","VPMAXSQ"],"variant_descriptions":{"PMAXSW":"Compare packed signed word integers in xmm2/m128 and xmm1 and stores maximum packed values in xmm1.","PMAXSB":"Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.","PMAXSD":"Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.","VPMAXSB":"Compare packed signed byte integers in zmm2 and zmm3/m512 and store packed maximum values in zmm1 under writemask k1.","VPMAXSW":"Compare packed signed word integers in zmm2 and zmm3/m512 and store packed maximum values in zmm1 under writemask k1.","VPMAXSD":"Compare packed signed dword integers in zmm2 and zmm3/m512/m32bcst and store packed maximum values in zmm1 using writemask k1.","VPMAXSQ":"Compare packed signed qword integers in zmm2 and zmm3/m512/m64bcst and store packed maximum values in zmm1 using writemask k1."},"text":"<p>Performs a SIMD compare of the packed signed byte, word, dword or qword integers in the second source operand and the first source operand and returns the maximum value for each pair of integers to the destination operand.</p><p>Legacy SSE version PMAXSW: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.</p><p>128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding YMM destination register remain unchanged.</p><p>VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination register are zeroed.</p><p>VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers. Bits (MAXVL-1:256) of the corresponding destination register are zeroed.</p><p>EVEX encoded VPMAXSD/Q: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is conditionally updated based on writemask k1.</p><p>EVEX encoded VPMAXSB/W: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination operand is conditionally updated based on writemask k1.</p>","href":"https://www.felixcloutier.com/x86/PMAXSB%3APMAXSW%3APMAXSD%3APMAXSQ.html"}}},
    "staticQueryHashes": ["3832154866","63159454"]}