{"vcs1":{"timestamp_begin":1730440711.828260235, "rt":1.58, "ut":0.56, "st":0.35}}
{"vcselab":{"timestamp_begin":1730440713.508008725, "rt":1.46, "ut":0.29, "st":0.22}}
{"link":{"timestamp_begin":1730440715.057387072, "rt":0.42, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730440710.975072041}
{"VCS_COMP_START_TIME": 1730440710.975072041}
{"VCS_COMP_END_TIME": 1730440719.862884074}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223360}}
