TimeQuest Timing Analyzer report for SoC_Brain
Mon Jul 23 16:54:53 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clk_llc'
 13. Slow 1200mV 100C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 100C Model Setup: 'clk_div[1]'
 15. Slow 1200mV 100C Model Setup: 'vadr[14]'
 16. Slow 1200mV 100C Model Setup: 'clk_llc2'
 17. Slow 1200mV 100C Model Setup: 'href'
 18. Slow 1200mV 100C Model Setup: 'odd'
 19. Slow 1200mV 100C Model Hold: 'clk_llc'
 20. Slow 1200mV 100C Model Hold: 'clk_div[1]'
 21. Slow 1200mV 100C Model Hold: 'clk_llc2'
 22. Slow 1200mV 100C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 100C Model Hold: 'vadr[14]'
 24. Slow 1200mV 100C Model Hold: 'href'
 25. Slow 1200mV 100C Model Hold: 'odd'
 26. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc2'
 27. Slow 1200mV 100C Model Minimum Pulse Width: 'href'
 28. Slow 1200mV 100C Model Minimum Pulse Width: 'odd'
 29. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_div[1]'
 30. Slow 1200mV 100C Model Minimum Pulse Width: 'vadr[14]'
 31. Slow 1200mV 100C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. MTBF Summary
 40. Synchronizer Summary
 41. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
172. Slow 1200mV -40C Model Fmax Summary
173. Slow 1200mV -40C Model Setup Summary
174. Slow 1200mV -40C Model Hold Summary
175. Slow 1200mV -40C Model Recovery Summary
176. Slow 1200mV -40C Model Removal Summary
177. Slow 1200mV -40C Model Minimum Pulse Width Summary
178. Slow 1200mV -40C Model Setup: 'clk_llc'
179. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
180. Slow 1200mV -40C Model Setup: 'clk_div[1]'
181. Slow 1200mV -40C Model Setup: 'vadr[14]'
182. Slow 1200mV -40C Model Setup: 'clk_llc2'
183. Slow 1200mV -40C Model Setup: 'href'
184. Slow 1200mV -40C Model Setup: 'odd'
185. Slow 1200mV -40C Model Hold: 'clk_llc'
186. Slow 1200mV -40C Model Hold: 'clk_div[1]'
187. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
188. Slow 1200mV -40C Model Hold: 'clk_llc2'
189. Slow 1200mV -40C Model Hold: 'vadr[14]'
190. Slow 1200mV -40C Model Hold: 'href'
191. Slow 1200mV -40C Model Hold: 'odd'
192. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'
193. Slow 1200mV -40C Model Minimum Pulse Width: 'href'
194. Slow 1200mV -40C Model Minimum Pulse Width: 'odd'
195. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'
196. Slow 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'
197. Slow 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
198. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc'
199. Setup Times
200. Hold Times
201. Clock to Output Times
202. Minimum Clock to Output Times
203. Propagation Delay
204. Minimum Propagation Delay
205. MTBF Summary
206. Synchronizer Summary
207. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
208. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
209. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
210. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
211. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
212. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
213. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
214. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
215. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
216. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
217. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
218. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
219. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
220. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
221. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
222. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
223. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
242. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
243. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
244. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
245. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
246. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
247. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
248. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
249. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
250. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
251. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
252. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
253. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
254. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
255. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
256. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
257. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
258. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
259. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
260. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
261. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
262. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
263. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
264. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
265. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
266. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
267. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
268. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
269. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
270. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
271. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
272. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
273. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
274. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
275. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
276. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
277. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
278. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
279. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
280. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
281. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
282. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
283. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
284. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
285. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
286. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
287. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
288. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
289. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
290. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
291. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
292. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
293. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
294. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
295. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
296. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
297. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
298. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
299. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
300. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
301. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
302. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
303. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
304. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
305. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
306. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
307. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
308. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
309. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
310. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
311. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
312. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
313. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
314. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
315. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
316. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
317. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
318. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
319. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
320. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
321. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
322. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
323. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
324. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
325. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
326. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
327. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
328. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
329. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
330. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
331. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
332. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
333. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
334. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
335. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
336. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
337. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
338. Fast 1200mV -40C Model Setup Summary
339. Fast 1200mV -40C Model Hold Summary
340. Fast 1200mV -40C Model Recovery Summary
341. Fast 1200mV -40C Model Removal Summary
342. Fast 1200mV -40C Model Minimum Pulse Width Summary
343. Fast 1200mV -40C Model Setup: 'clk_llc'
344. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
345. Fast 1200mV -40C Model Setup: 'clk_div[1]'
346. Fast 1200mV -40C Model Setup: 'vadr[14]'
347. Fast 1200mV -40C Model Setup: 'clk_llc2'
348. Fast 1200mV -40C Model Setup: 'href'
349. Fast 1200mV -40C Model Setup: 'odd'
350. Fast 1200mV -40C Model Hold: 'clk_llc'
351. Fast 1200mV -40C Model Hold: 'clk_div[1]'
352. Fast 1200mV -40C Model Hold: 'clk_llc2'
353. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
354. Fast 1200mV -40C Model Hold: 'vadr[14]'
355. Fast 1200mV -40C Model Hold: 'href'
356. Fast 1200mV -40C Model Hold: 'odd'
357. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'
358. Fast 1200mV -40C Model Minimum Pulse Width: 'href'
359. Fast 1200mV -40C Model Minimum Pulse Width: 'odd'
360. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'
361. Fast 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'
362. Fast 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
363. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc'
364. Setup Times
365. Hold Times
366. Clock to Output Times
367. Minimum Clock to Output Times
368. Propagation Delay
369. Minimum Propagation Delay
370. MTBF Summary
371. Synchronizer Summary
372. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
373. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
374. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
375. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
376. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
377. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
378. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
379. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
380. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
381. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
382. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
383. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
384. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
385. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
386. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
387. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
388. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
389. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
390. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
391. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
392. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
393. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
394. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
395. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
396. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
397. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
398. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
399. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
400. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
401. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
402. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
403. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
404. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
405. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
406. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
407. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
408. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
409. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
410. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
411. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
412. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
413. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
414. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
415. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
416. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
417. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
418. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
419. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
420. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
421. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
422. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
423. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
424. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
425. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
426. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
427. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
428. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
429. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
430. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
431. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
432. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
433. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
434. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
435. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
436. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
437. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
438. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
439. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
440. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
441. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
442. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
443. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
444. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
445. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
446. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
447. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
448. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
449. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
450. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
451. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
452. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
453. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
454. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
455. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
456. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
457. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
458. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
459. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
460. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
461. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
462. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
463. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
464. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
465. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
466. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
467. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
468. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
469. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
470. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
471. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
472. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
473. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
474. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
475. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
476. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
477. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
478. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
479. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
480. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
481. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
482. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
483. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
484. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
485. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
486. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
487. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
488. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
489. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
490. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
491. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
492. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
493. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
494. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
495. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
496. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
497. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
498. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
499. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
500. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
501. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
502. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
503. Multicorner Timing Analysis Summary
504. Setup Times
505. Hold Times
506. Clock to Output Times
507. Minimum Clock to Output Times
508. Propagation Delay
509. Minimum Propagation Delay
510. Board Trace Model Assignments
511. Input Transition Times
512. Signal Integrity Metrics (Slow 1200mv n40c Model)
513. Signal Integrity Metrics (Slow 1200mv 100c Model)
514. Signal Integrity Metrics (Fast 1200mv n40c Model)
515. Setup Transfers
516. Hold Transfers
517. Report TCCS
518. Report RSKM
519. Unconstrained Paths
520. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; SoC_Brain                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE75U19I7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.90        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  83.9%      ;
;     Processors 3-4         ;   3.2%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; clk_div[1]                                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_div[1] }                                           ;
; clk_llc                                              ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_llc }                                              ;
; clk_llc2                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_llc2 }                                             ;
; href                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { href }                                                 ;
; odd                                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { odd }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 27        ; 100         ;       ;        ;           ;            ; false    ; clk_llc ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; vadr[14]                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { vadr[14] }                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 4.74 MHz    ; 4.74 MHz        ; clk_llc                                              ;                                                               ;
; 113.99 MHz  ; 113.99 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 123.52 MHz  ; 123.52 MHz      ; clk_div[1]                                           ;                                                               ;
; 509.42 MHz  ; 437.64 MHz      ; vadr[14]                                             ; limit due to minimum period restriction (tmin)                ;
; 804.51 MHz  ; 250.0 MHz       ; clk_llc2                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1254.71 MHz ; 250.0 MHz       ; href                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1254.71 MHz ; 250.0 MHz       ; odd                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                            ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; clk_llc                                              ; -173.804 ; -2172.435     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -33.737  ; -11733.541    ;
; clk_div[1]                                           ; -7.096   ; -388.305      ;
; vadr[14]                                             ; -0.963   ; -3.563        ;
; clk_llc2                                             ; -0.243   ; -0.243        ;
; href                                                 ; 0.203    ; 0.000         ;
; odd                                                  ; 0.203    ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.535 ; -16.995       ;
; clk_div[1]                                           ; -0.610 ; -6.997        ;
; clk_llc2                                             ; -0.088 ; -0.088        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.172  ; 0.000         ;
; vadr[14]                                             ; 0.414  ; 0.000         ;
; href                                                 ; 0.449  ; 0.000         ;
; odd                                                  ; 0.449  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.570        ;
; href                                                 ; -3.000 ; -4.285        ;
; odd                                                  ; -3.000 ; -4.285        ;
; clk_div[1]                                           ; -2.710 ; -160.080      ;
; vadr[14]                                             ; -1.285 ; -7.710        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.701  ; 0.000         ;
; clk_llc                                              ; 18.274 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_llc'                                                                 ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -173.804 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.773    ;
; -173.712 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.681    ;
; -173.676 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.645    ;
; -173.653 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.622    ;
; -173.602 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.571    ;
; -173.584 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.553    ;
; -173.561 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.530    ;
; -173.544 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.513    ;
; -173.542 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.511    ;
; -173.518 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.487    ;
; -173.474 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.443    ;
; -173.451 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.420    ;
; -173.422 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.391    ;
; -173.416 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.385    ;
; -173.414 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.383    ;
; -173.393 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.362    ;
; -173.391 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.360    ;
; -173.390 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.359    ;
; -173.367 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.336    ;
; -173.330 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.299    ;
; -173.302 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.379      ; 210.716    ;
; -173.220 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.189    ;
; -173.210 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.379      ; 210.624    ;
; -173.205 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.174    ;
; -173.175 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 210.556    ;
; -173.162 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.131    ;
; -173.160 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.129    ;
; -173.136 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.105    ;
; -173.100 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.379      ; 210.514    ;
; -173.083 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 210.464    ;
; -173.077 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.046    ;
; -173.054 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 210.023    ;
; -173.042 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.379      ; 210.456    ;
; -173.040 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.379      ; 210.454    ;
; -173.016 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.379      ; 210.430    ;
; -172.973 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 210.354    ;
; -172.970 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 210.353    ;
; -172.915 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 210.296    ;
; -172.913 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 210.294    ;
; -172.889 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 210.270    ;
; -172.878 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 210.261    ;
; -172.823 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 209.792    ;
; -172.768 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 210.151    ;
; -172.710 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 210.093    ;
; -172.708 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 210.091    ;
; -172.703 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.379      ; 210.117    ;
; -172.684 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 210.067    ;
; -172.662 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 209.631    ;
; -172.576 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 209.957    ;
; -172.550 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 209.931    ;
; -172.534 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 209.503    ;
; -172.511 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 209.480    ;
; -172.458 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 209.839    ;
; -172.449 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 209.418    ;
; -172.371 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 209.754    ;
; -172.348 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 209.729    ;
; -172.321 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 209.290    ;
; -172.298 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 209.267    ;
; -172.290 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 209.671    ;
; -172.288 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 209.669    ;
; -172.280 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 209.249    ;
; -172.264 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 209.645    ;
; -172.160 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.379      ; 209.574    ;
; -172.067 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 209.036    ;
; -172.033 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 209.414    ;
; -171.951 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 209.332    ;
; -171.947 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.379      ; 209.361    ;
; -171.828 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 209.211    ;
; -171.820 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 209.201    ;
; -171.615 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 208.998    ;
; -171.408 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 208.789    ;
; -171.195 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 208.576    ;
; -130.126 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 167.102    ;
; -129.998 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.974    ;
; -129.975 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.951    ;
; -129.744 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.720    ;
; -129.624 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.386      ; 167.045    ;
; -129.497 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.353      ; 166.885    ;
; -129.373 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.349    ;
; -129.360 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.336    ;
; -129.340 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.316    ;
; -129.307 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.283    ;
; -129.292 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.355      ; 166.682    ;
; -129.245 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.221    ;
; -129.232 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.208    ;
; -129.222 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.198    ;
; -129.212 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.188    ;
; -129.209 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.185    ;
; -129.189 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.165    ;
; -129.179 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.155    ;
; -129.156 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 166.132    ;
; -128.991 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 165.967    ;
; -128.978 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 165.954    ;
; -128.958 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 165.934    ;
; -128.925 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.059     ; 165.901    ;
; -128.872 ; H_DIFF[31] ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.353      ; 166.260    ;
; -128.871 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.386      ; 166.292    ;
; -128.858 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.386      ; 166.279    ;
; -128.838 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.386      ; 166.259    ;
; -128.805 ; H_DIFF[3]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.386      ; 166.226    ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -33.737 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.860     ; 29.867     ;
; -33.671 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.868     ; 29.793     ;
; -33.662 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.860     ; 29.792     ;
; -33.628 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.868     ; 29.750     ;
; -33.625 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.886     ; 29.729     ;
; -33.623 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.892     ; 29.721     ;
; -33.622 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.906     ; 29.706     ;
; -33.613 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.913     ; 29.690     ;
; -33.598 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.860     ; 29.728     ;
; -33.596 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.868     ; 29.718     ;
; -33.591 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.895     ; 29.686     ;
; -33.570 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.871     ; 29.689     ;
; -33.569 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.885     ; 29.674     ;
; -33.561 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.874     ; 29.677     ;
; -33.556 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.844     ; 29.702     ;
; -33.553 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.868     ; 29.675     ;
; -33.550 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.886     ; 29.654     ;
; -33.548 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.892     ; 29.646     ;
; -33.547 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.906     ; 29.631     ;
; -33.545 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.843     ; 29.692     ;
; -33.544 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.888     ; 29.646     ;
; -33.538 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.913     ; 29.615     ;
; -33.532 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.868     ; 29.654     ;
; -33.530 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.860     ; 29.660     ;
; -33.516 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.895     ; 29.611     ;
; -33.495 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.871     ; 29.614     ;
; -33.494 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.885     ; 29.599     ;
; -33.493 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.885     ; 29.598     ;
; -33.491 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.901     ; 29.580     ;
; -33.489 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.868     ; 29.611     ;
; -33.486 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.886     ; 29.590     ;
; -33.486 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.874     ; 29.602     ;
; -33.484 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.892     ; 29.582     ;
; -33.483 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.906     ; 29.567     ;
; -33.481 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.844     ; 29.627     ;
; -33.474 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.913     ; 29.551     ;
; -33.470 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.843     ; 29.617     ;
; -33.469 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.888     ; 29.571     ;
; -33.464 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.868     ; 29.586     ;
; -33.452 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.895     ; 29.547     ;
; -33.431 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.871     ; 29.550     ;
; -33.430 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.885     ; 29.535     ;
; -33.422 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.874     ; 29.538     ;
; -33.421 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.868     ; 29.543     ;
; -33.418 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.886     ; 29.522     ;
; -33.418 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.885     ; 29.523     ;
; -33.417 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.869     ; 29.538     ;
; -33.417 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.844     ; 29.563     ;
; -33.416 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.892     ; 29.514     ;
; -33.416 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.901     ; 29.505     ;
; -33.415 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.906     ; 29.499     ;
; -33.406 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.913     ; 29.483     ;
; -33.406 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.843     ; 29.553     ;
; -33.405 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.888     ; 29.507     ;
; -33.384 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.895     ; 29.479     ;
; -33.363 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.871     ; 29.482     ;
; -33.362 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.885     ; 29.467     ;
; -33.354 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.874     ; 29.470     ;
; -33.354 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.885     ; 29.459     ;
; -33.352 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.901     ; 29.441     ;
; -33.349 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.844     ; 29.495     ;
; -33.342 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.869     ; 29.463     ;
; -33.338 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.843     ; 29.485     ;
; -33.337 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.888     ; 29.439     ;
; -33.329 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 29.435     ;
; -33.315 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 29.421     ;
; -33.303 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 29.402     ;
; -33.291 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 29.394     ;
; -33.286 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.885     ; 29.391     ;
; -33.284 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.901     ; 29.373     ;
; -33.278 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.869     ; 29.399     ;
; -33.272 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.859     ; 29.403     ;
; -33.266 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.889     ; 29.367     ;
; -33.254 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 29.360     ;
; -33.240 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 29.346     ;
; -33.228 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 29.327     ;
; -33.216 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 29.319     ;
; -33.210 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.869     ; 29.331     ;
; -33.206 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.867     ; 29.329     ;
; -33.191 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.889     ; 29.292     ;
; -33.190 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 29.296     ;
; -33.183 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.859     ; 29.314     ;
; -33.176 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 29.282     ;
; -33.164 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 29.263     ;
; -33.163 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.867     ; 29.286     ;
; -33.160 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.885     ; 29.265     ;
; -33.158 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 29.257     ;
; -33.157 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.905     ; 29.242     ;
; -33.152 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 29.255     ;
; -33.148 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.912     ; 29.226     ;
; -33.127 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.889     ; 29.228     ;
; -33.126 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.894     ; 29.222     ;
; -33.122 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 29.228     ;
; -33.117 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.867     ; 29.240     ;
; -33.108 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 29.214     ;
; -33.105 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.870     ; 29.225     ;
; -33.104 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 29.210     ;
; -33.096 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.873     ; 29.213     ;
; -33.096 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 29.195     ;
; -33.091 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.843     ; 29.238     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.096 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 8.282      ;
; -7.043 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 8.217      ;
; -7.040 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 8.250      ;
; -7.026 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.130      ; 8.195      ;
; -7.002 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 8.212      ;
; -6.972 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 8.158      ;
; -6.942 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 8.127      ;
; -6.919 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 8.093      ;
; -6.916 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 8.126      ;
; -6.911 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 8.097      ;
; -6.902 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.130      ; 8.071      ;
; -6.889 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.134      ; 8.062      ;
; -6.886 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 8.095      ;
; -6.878 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 8.088      ;
; -6.872 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.129      ; 8.040      ;
; -6.858 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 8.032      ;
; -6.855 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 8.065      ;
; -6.848 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 8.057      ;
; -6.841 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.130      ; 8.010      ;
; -6.817 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 8.048      ;
; -6.817 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 8.027      ;
; -6.795 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 7.995      ;
; -6.791 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 8.018      ;
; -6.786 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 7.976      ;
; -6.783 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 8.016      ;
; -6.773 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.131      ; 7.943      ;
; -6.769 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 7.961      ;
; -6.766 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.176      ; 7.981      ;
; -6.764 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 7.983      ;
; -6.763 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.172      ; 7.974      ;
; -6.762 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 7.963      ;
; -6.759 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 7.944      ;
; -6.757 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.190      ; 7.986      ;
; -6.756 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.213      ; 8.008      ;
; -6.745 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 7.978      ;
; -6.743 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 7.931      ;
; -6.738 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.176      ; 7.953      ;
; -6.737 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.212      ; 7.988      ;
; -6.734 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 7.939      ;
; -6.734 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.208      ; 7.981      ;
; -6.723 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.125      ; 7.887      ;
; -6.719 ; vadr_B[3]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.190      ; 7.948      ;
; -6.716 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 7.899      ;
; -6.713 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.119      ; 7.871      ;
; -6.706 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.134      ; 7.879      ;
; -6.703 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.934      ;
; -6.703 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 7.912      ;
; -6.702 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.141      ; 7.882      ;
; -6.698 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 7.884      ;
; -6.694 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.125      ; 7.858      ;
; -6.694 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 7.872      ;
; -6.694 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 7.879      ;
; -6.689 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.129      ; 7.857      ;
; -6.688 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.203      ; 7.930      ;
; -6.688 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 7.862      ;
; -6.686 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 7.860      ;
; -6.680 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 7.870      ;
; -6.676 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 7.876      ;
; -6.665 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 7.874      ;
; -6.663 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.132      ; 7.834      ;
; -6.660 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.168      ; 7.867      ;
; -6.657 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.172      ; 7.868      ;
; -6.655 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 7.856      ;
; -6.650 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.189      ; 7.878      ;
; -6.650 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.150      ; 7.839      ;
; -6.650 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.213      ; 7.902      ;
; -6.649 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.131      ; 7.819      ;
; -6.646 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.127      ; 7.812      ;
; -6.646 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 7.845      ;
; -6.642 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.176      ; 7.857      ;
; -6.641 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.134      ; 7.814      ;
; -6.638 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 7.847      ;
; -6.627 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 7.837      ;
; -6.625 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 7.825      ;
; -6.624 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.129      ; 7.792      ;
; -6.622 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.168      ; 7.829      ;
; -6.620 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.212      ; 7.871      ;
; -6.619 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 7.809      ;
; -6.619 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.130      ; 7.788      ;
; -6.617 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.212      ; 7.868      ;
; -6.616 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.125      ; 7.780      ;
; -6.615 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 7.815      ;
; -6.612 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 7.826      ;
; -6.610 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 7.815      ;
; -6.610 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.208      ; 7.857      ;
; -6.606 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 7.805      ;
; -6.600 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 7.809      ;
; -6.596 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.172      ; 7.807      ;
; -6.596 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.141      ; 7.776      ;
; -6.595 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.131      ; 7.765      ;
; -6.594 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.172      ; 7.805      ;
; -6.594 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 7.795      ;
; -6.589 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.213      ; 7.841      ;
; -6.589 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.119      ; 7.747      ;
; -6.588 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.131      ; 7.758      ;
; -6.587 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.211      ; 7.837      ;
; -6.586 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.124      ; 7.749      ;
; -6.582 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 7.756      ;
; -6.581 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.176      ; 7.796      ;
; -6.580 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.165      ; 7.784      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'vadr[14]'                                                                   ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.963 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.883      ;
; -0.875 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.795      ;
; -0.870 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.790      ;
; -0.839 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.759      ;
; -0.832 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.752      ;
; -0.829 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.749      ;
; -0.827 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.747      ;
; -0.813 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.733      ;
; -0.741 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.661      ;
; -0.739 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.659      ;
; -0.736 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.656      ;
; -0.705 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.625      ;
; -0.698 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.618      ;
; -0.698 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.618      ;
; -0.239 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.159      ;
; -0.227 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.147      ;
; -0.225 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.145      ;
; -0.221 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.141      ;
; -0.200 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.120      ;
; -0.198 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 1.118      ;
; 0.148  ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.078     ; 0.772      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_llc2'                                                               ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.243 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.079     ; 1.162      ;
; 0.046  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 2.845      ; 3.519      ;
; 0.147  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.079     ; 0.772      ;
; 0.593  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 2.845      ; 3.472      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.203 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.203 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.535 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 1.795      ;
; -1.448 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 1.882      ;
; -1.446 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 1.884      ;
; -1.256 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.074      ;
; -0.981 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.341      ;
; -0.915 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.953      ; 2.383      ;
; -0.871 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.459      ;
; -0.837 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.992      ; 2.500      ;
; -0.812 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.518      ;
; -0.810 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.976      ; 2.511      ;
; -0.807 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.523      ;
; -0.804 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.526      ;
; -0.796 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.534      ;
; -0.778 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.978      ; 2.545      ;
; -0.748 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.955      ; 2.552      ;
; -0.730 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.600      ;
; -0.730 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.600      ;
; -0.722 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.608      ;
; -0.690 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.983      ; 2.638      ;
; -0.685 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.983      ; 2.643      ;
; -0.677 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.983      ; 2.651      ;
; -0.671 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.659      ;
; -0.669 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.661      ;
; -0.668 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.662      ;
; -0.665 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.665      ;
; -0.629 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.983      ; 2.699      ;
; -0.622 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.708      ;
; -0.617 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.713      ;
; -0.599 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.731      ;
; -0.511 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.819      ;
; -0.318 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.900      ; 3.030      ;
; -0.284 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.900      ; 3.064      ;
; 0.410  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.674      ;
; 0.414  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.678      ;
; 0.457  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.721      ;
; 0.624  ; X_int[20]                        ; R_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 0.886      ;
; 0.643  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.907      ;
; 0.646  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.910      ;
; 0.646  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.910      ;
; 0.660  ; C_L                              ; R_B        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.093      ; 0.939      ;
; 0.671  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.093      ; 0.950      ;
; 0.675  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.093      ; 0.954      ;
; 0.775  ; vpo_wrxd2                        ; vpo_wrxd3  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.039      ;
; 0.800  ; A_int[17]                        ; R_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.062      ;
; 0.807  ; X_int[19]                        ; R_int[19]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.069      ;
; 0.809  ; A_int[20]                        ; R_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.071      ;
; 0.817  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.081      ;
; 0.838  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.896      ; 3.950      ;
; 0.840  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.896      ; 3.952      ;
; 0.845  ; A_int[19]                        ; R_int[19]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.107      ;
; 0.845  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.896      ; 3.957      ;
; 0.846  ; A_int[13]                        ; R_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.108      ;
; 0.847  ; A_int[16]                        ; R_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.109      ;
; 0.847  ; A_int[15]                        ; R_int[15]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.109      ;
; 0.848  ; A_int[11]                        ; R_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.110      ;
; 0.848  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.896      ; 3.960      ;
; 0.855  ; A_int[10]                        ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.117      ;
; 0.869  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.900      ; 3.985      ;
; 0.884  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.900      ; 4.000      ;
; 0.896  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 4.008      ;
; 0.898  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 4.010      ;
; 0.924  ; C_int[20]                        ; B_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.188      ;
; 0.934  ; Y_Data1[1]                       ; X_int[4]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.081      ; 1.201      ;
; 0.940  ; R_B                              ; vdata_C[5] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.301     ; 0.825      ;
; 0.944  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 4.056      ;
; 0.947  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.896      ; 4.059      ;
; 0.951  ; BK_B                             ; vdata_C[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.301     ; 0.836      ;
; 0.962  ; C_int[11]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.226      ;
; 0.962  ; B2_int[10]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.226      ;
; 0.970  ; G_B                              ; vdata_C[2] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.333     ; 0.823      ;
; 0.970  ; B_B                              ; vdata_C[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.333     ; 0.823      ;
; 0.971  ; O_B                              ; vdata_C[4] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.333     ; 0.824      ;
; 0.972  ; B2_int[9]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.236      ;
; 0.976  ; B2_int[9]                        ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.240      ;
; 0.977  ; C_int[10]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.241      ;
; 0.977  ; A_int[9]                         ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.240      ;
; 0.978  ; B2_int[11]                       ; G_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.241      ;
; 0.981  ; A_int[9]                         ; R_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.244      ;
; 0.981  ; C_int[10]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.245      ;
; 0.982  ; B2_int[11]                       ; G_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.245      ;
; 1.007  ; G_int[20]                        ; C_MIN[1]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.270      ;
; 1.031  ; X_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.074      ; 1.291      ;
; 1.033  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.297      ;
; 1.050  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.073      ; 1.309      ;
; 1.052  ; A_int[12]                        ; R_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.314      ;
; 1.058  ; Y_B                              ; vdata_C[3] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.333     ; 0.911      ;
; 1.064  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.080      ; 1.330      ;
; 1.083  ; C_int[9]                         ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.347      ;
; 1.084  ; A_int[8]                         ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.347      ;
; 1.085  ; B2_int[8]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.349      ;
; 1.086  ; C_int[11]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.350      ;
; 1.087  ; B2_int[10]                       ; G_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.350      ;
; 1.087  ; C_int[9]                         ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.351      ;
; 1.088  ; A_int[8]                         ; R_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.351      ;
; 1.089  ; B2_int[8]                        ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.353      ;
; 1.090  ; C_int[11]                        ; B_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.354      ;
; 1.091  ; B2_int[10]                       ; G_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.354      ;
; 1.097  ; B2_int[17]                       ; G_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.076      ; 1.359      ;
; 1.100  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.075      ; 1.361      ;
; 1.100  ; B2_int[7]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.364      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_div[1]'                                                                                                                                               ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.610 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 4.130      ; 3.736      ;
; -0.610 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 4.130      ; 3.736      ;
; -0.552 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 4.117      ; 4.003      ;
; -0.373 ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.373 ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 4.117      ; 3.960      ;
; -0.084 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; -0.500       ; 4.130      ; 3.762      ;
; -0.084 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; -0.500       ; 4.130      ; 3.762      ;
; -0.010 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 4.117      ; 4.045      ;
; -0.003 ; href       ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.126      ; 4.339      ;
; 0.090  ; href       ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.149      ; 4.455      ;
; 0.092  ; href       ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.149      ; 4.457      ;
; 0.108  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.152      ; 4.476      ;
; 0.108  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 4.152      ; 4.476      ;
; 0.109  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 4.152      ; 4.477      ;
; 0.109  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 4.152      ; 4.477      ;
; 0.122  ; href       ; vadr_B[1]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.150      ; 4.488      ;
; 0.122  ; href       ; vadr_B[2]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.150      ; 4.488      ;
; 0.160  ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.155      ; 4.531      ;
; 0.216  ; href       ; vadr_B[3]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 4.130      ; 4.562      ;
; 0.290  ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.290  ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 4.117      ; 4.123      ;
; 0.339  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 1.067      ; 1.622      ;
; 0.339  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 1.067      ; 1.622      ;
; 0.409  ; vadr_B[12] ; vadr_B[12]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[11] ; vadr_B[11]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[10] ; vadr_B[10]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[9]  ; vadr_B[9]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[7]  ; vadr_B[7]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[2]  ; vadr_B[2]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[1]  ; vadr_B[1]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.410  ; vadr_B[8]  ; vadr_B[8]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; vadr_B[3]  ; vadr_B[3]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; vadr_B[5]  ; vadr_B[5]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; vadr_B[4]  ; vadr_B[4]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.540  ; href       ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.126      ; 4.382      ;
; 0.641  ; href       ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.149      ; 4.506      ;
; 0.643  ; href       ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.149      ; 4.508      ;
; 0.654  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.152      ; 4.522      ;
; 0.654  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 4.152      ; 4.522      ;
; 0.654  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 4.152      ; 4.522      ;
; 0.655  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 4.152      ; 4.523      ;
; 0.665  ; vadr[5]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.928      ;
; 0.666  ; vadr[2]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.929      ;
; 0.666  ; vadr[1]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.929      ;
; 0.667  ; vadr[12]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[11]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[10]   ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[9]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[7]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[4]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[3]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.670  ; vadr[8]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.933      ;
; 0.670  ; vadr[6]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.933      ;
; 0.673  ; href       ; vadr_B[1]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.150      ; 4.539      ;
; 0.673  ; href       ; vadr_B[2]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.150      ; 4.539      ;
; 0.675  ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.155      ; 4.546      ;
; 0.688  ; vadr[13]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.951      ;
; 0.692  ; vadr[0]    ; vadr[0]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.955      ;
; 0.786  ; href       ; vadr_B[3]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 4.130      ; 4.632      ;
; 0.945  ; href2      ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.063      ; 2.224      ;
; 0.984  ; vadr[5]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.247      ;
; 0.985  ; vadr[1]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.248      ;
; 0.986  ; vadr[11]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.986  ; vadr[9]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.986  ; vadr[3]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.986  ; vadr[7]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.996  ; vadr[2]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.259      ;
; 0.997  ; vadr[4]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.260      ;
; 0.997  ; vadr[10]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.260      ;
; 0.997  ; vadr[12]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.260      ;
; 0.999  ; vadr[0]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.262      ;
; 1.000  ; vadr[2]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.263      ;
; 1.001  ; vadr[12]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.264      ;
; 1.001  ; vadr[8]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.264      ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_llc2'                                                                ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.088 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 2.955      ; 3.315      ;
; 0.413  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.079      ; 0.678      ;
; 0.438  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 2.955      ; 3.341      ;
; 0.766  ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.079      ; 1.031      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.172 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.084      ;
; 0.247 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.159      ;
; 0.409 ; cs[3]                                                                                        ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.413 ; cs[0]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.678      ;
; 0.440 ; waitx_d4                                                                                     ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; waitx_d3                                                                                     ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.704      ;
; 0.441 ; waitx_d7                                                                                     ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.705      ;
; 0.442 ; waitx_d5                                                                                     ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.706      ;
; 0.447 ; cs[0]                                                                                        ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.712      ;
; 0.457 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[11]~11                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.722      ;
; 0.566 ; cs[3]                                                                                        ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.831      ;
; 0.591 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.257      ;
; 0.594 ; waitx_d1                                                                                     ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.875      ;
; 0.598 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.265      ;
; 0.605 ; oddframe_d2                                                                                  ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.871      ;
; 0.607 ; waitx_d9                                                                                     ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.871      ;
; 0.608 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.273      ;
; 0.613 ; waitx_d8                                                                                     ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.877      ;
; 0.628 ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[7]~7                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.893      ;
; 0.629 ; waitx_d6                                                                                     ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.893      ;
; 0.642 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.299      ;
; 0.659 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.321      ;
; 0.668 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.332      ;
; 0.676 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.344      ;
; 0.682 ; cs[1]                                                                                        ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.947      ;
; 0.686 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.351      ;
; 0.688 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.352      ;
; 0.691 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.345      ;
; 0.701 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.361      ;
; 0.705 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.373      ;
; 0.712 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.369      ;
; 0.722 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.382      ;
; 0.726 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.388      ;
; 0.730 ; cs[1]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.995      ;
; 0.730 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.390      ;
; 0.738 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.395      ;
; 0.743 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.400      ;
; 0.753 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.417      ;
; 0.754 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.418      ;
; 0.763 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.090      ;
; 0.765 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 2.084      ;
; 0.777 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.441      ;
; 0.873 ; waitx_d2                                                                                     ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 0.722      ;
; 0.886 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.546      ;
; 0.894 ; cs[5]                                                                                        ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.159      ;
; 0.894 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.221      ;
; 0.895 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.563      ;
; 0.900 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 2.219      ;
; 0.902 ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.850      ;
; 0.904 ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.564      ;
; 0.910 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.579      ;
; 0.911 ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.579      ;
; 0.913 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.571      ;
; 0.919 ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.587      ;
; 0.924 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.591      ;
; 0.924 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.591      ;
; 0.925 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.591      ;
; 0.925 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.589      ;
; 0.926 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_we_reg        ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.765      ; 2.246      ;
; 0.929 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.592      ;
; 0.933 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.604      ;
; 0.933 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.588      ;
; 0.933 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_we_reg        ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.765      ; 2.253      ;
; 0.938 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.608      ;
; 0.938 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.608      ;
; 0.938 ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.608      ;
; 0.941 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.612      ;
; 0.948 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.617      ;
; 0.950 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.611      ;
; 0.954 ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.619      ;
; 0.959 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.626      ;
; 0.978 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.640      ;
; 0.979 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.647      ;
; 0.979 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.646      ;
; 0.988 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.655      ;
; 1.003 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[15]~15                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.271      ;
; 1.009 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.666      ;
; 1.013 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.678      ;
; 1.021 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.689      ;
; 1.021 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.688      ;
; 1.024 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.296      ;
; 1.028 ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.976      ;
; 1.029 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~porta_address_reg0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.680      ;
; 1.039 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.685      ;
; 1.040 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.704      ;
; 1.040 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.705      ;
; 1.041 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.695      ;
; 1.042 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.709      ;
; 1.047 ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.368      ;
; 1.051 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.718      ;
; 1.054 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.718      ;
; 1.058 ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.379      ;
; 1.064 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.728      ;
; 1.070 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.759      ; 2.384      ;
; 1.074 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.720      ;
; 1.074 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.724      ;
; 1.077 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.723      ;
; 1.077 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.087 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.728      ;
; 1.090 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.744      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.678      ;
; 0.643 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.907      ;
; 0.659 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.924      ;
; 0.667 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 0.931      ;
; 0.962 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.226      ;
; 0.973 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.237      ;
; 0.973 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.237      ;
; 0.977 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.241      ;
; 0.977 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.241      ;
; 0.977 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.241      ;
; 0.981 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.245      ;
; 1.086 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.350      ;
; 1.090 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.354      ;
; 1.101 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.365      ;
; 1.105 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.369      ;
; 1.105 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.369      ;
; 1.109 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.078      ; 1.373      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.449 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.449 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~0                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 0.123  ; 0.358        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.124  ; 0.359        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; 0.124  ; 0.359        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.124  ; 0.359        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 0.125  ; 0.360        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; 0.126  ; 0.361        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; 0.126  ; 0.361        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.126  ; 0.361        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 0.127  ; 0.362        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 0.128  ; 0.363        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 0.129  ; 0.364        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; 0.129  ; 0.364        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.129  ; 0.364        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 0.129  ; 0.364        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 0.130  ; 0.365        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; 0.130  ; 0.365        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.302  ; 0.522        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~1                                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~2                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~3                                                                   ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d1                                                                                      ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[13]                                                                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[14]                                                                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~5                                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~6                                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[11]~11                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[13]~13                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]                                                      ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[15]~15                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]                                                      ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[25]~25                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]                                                      ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[27]~27                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[29]~29                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]                                                       ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[7]~7                                                     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]                                                       ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[3]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; A_addr                                                                                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|wren_a_store         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                                ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                       ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]                                                      ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]~10                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]                                                      ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]~12                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]~18                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[1]~1                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]~20                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]~22                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]~24                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[2]                                                       ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[2]~2                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[3]~3                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[4]                                                       ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[4]~4                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[5]~5                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]~6                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]~8                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[9]~9                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[1]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d2                                                                                      ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d3                                                                                      ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d10                                                                                        ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d3                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d4                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d5                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d6                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d7                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d8                                                                                         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d9                                                                                         ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]~47                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]~49                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]~51                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]~53                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]~55                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]~57                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]~59                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]~61                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]~63                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]~43                                                    ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]~45                                                    ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]~14                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]~16                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]~26                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[2]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~1                                                                        ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~2                                                                        ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~3                                                                        ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~4                                                                        ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~5                                                                        ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~6                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc'                                        ;
+--------+--------------+----------------+-----------------+---------+------------+------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target     ;
+--------+--------------+----------------+-----------------+---------+------------+------------+
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[10] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[11] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[12] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[13] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[14] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[15] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[16] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[17] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[18] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[19] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[20] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[7]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[8]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[9]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[15]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[0]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[1]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[2]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[31] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[3]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[4]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[5]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[6]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[7]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[0] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[1] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[2] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[3] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[4] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[5] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[6] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[7] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data2[0] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data2[1] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data2[2] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data2[3] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data2[4] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data2[5] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data2[6] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data2[7] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[1] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[2] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[3] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[4] ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[0]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[1]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[2]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[3]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[4]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[5]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[7]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[6]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[13]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[0]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[1]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[2]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[3]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[4]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[5]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[6]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[7]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[8]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[3]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[0]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[1]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[2]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[3]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[4]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[5]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[6]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[7]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[10]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[12]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[13]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[14]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[15]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[16]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[17]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[5]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[6]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[7]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[8]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[9]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vpo_wrxd1  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vpo_wrxd2  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vpo_wrxd3  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[10] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[11] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[12] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[13] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[14] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[15] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[16] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[17] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[18] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[19] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[20] ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[4]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[5]  ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[6]  ;
+--------+--------------+----------------+-----------------+---------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.916 ; 3.729 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.244 ; 0.312 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 4.805 ; 5.008 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.647 ; 1.704 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.554 ; 1.527 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 3.450 ; 3.904 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 3.450 ; 3.904 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 3.170 ; 3.579 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.594 ; 3.010 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 2.646 ; 3.064 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.794 ; 3.213 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.783 ; 3.268 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.514 ; 2.951 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.512 ; 2.967 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 2.780 ; 2.739 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 9.407 ; 9.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 8.755 ; 9.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 8.391 ; 8.993 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 8.497 ; 9.109 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 8.475 ; 9.083 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 8.239 ; 8.832 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 8.825 ; 9.383 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 8.733 ; 9.390 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 7.618 ; 8.240 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 8.657 ; 9.283 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 8.701 ; 9.373 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 8.344 ; 8.724 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 8.321 ; 8.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 8.195 ; 8.871 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 9.354 ; 9.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 9.407 ; 9.796 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 6.513 ; 6.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 6.786 ; 7.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 6.398 ; 6.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 6.586 ; 6.637 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 6.524 ; 6.533 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 7.614 ; 7.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.580  ; 0.554  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.343  ; 0.180  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.196  ; 0.149  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.926 ; -0.974 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.868 ; -0.875 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -1.777 ; -2.173 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -2.251 ; -2.693 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -2.040 ; -2.478 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -1.867 ; -2.278 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -2.048 ; -2.481 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.975 ; -2.396 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -1.949 ; -2.376 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.864 ; -2.280 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -1.777 ; -2.173 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.142  ; 0.090  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -4.442 ; -4.874 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -5.177 ; -5.614 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -4.827 ; -5.227 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -5.024 ; -5.447 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -4.862 ; -5.276 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -4.774 ; -5.201 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -5.126 ; -5.557 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -4.819 ; -5.257 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -4.680 ; -5.106 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -5.173 ; -5.660 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -5.161 ; -5.637 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -4.654 ; -5.030 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -4.746 ; -5.156 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -4.910 ; -5.337 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -4.442 ; -4.874 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -4.615 ; -5.032 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -4.959 ; -5.400 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -4.973 ; -5.504 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -4.373 ; -4.846 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -2.690 ; -2.769 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -2.078 ; -2.148 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -3.629 ; -3.586 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 12.187 ; 12.177 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 12.772 ; 12.626 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 13.687 ; 13.688 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 10.462 ; 10.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 10.609 ; 10.746 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 10.938 ; 11.023 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 10.494 ; 10.546 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 11.627 ; 11.625 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 11.118 ; 11.123 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 10.889 ; 10.990 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 10.577 ; 10.621 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 10.167 ; 10.156 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 12.170 ; 12.329 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 12.781 ; 12.838 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 11.894 ; 11.881 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 11.318 ; 11.379 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 13.687 ; 13.688 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 10.814 ; 10.897 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 13.234 ; 13.259 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 9.471  ; 9.356  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 9.999  ; 9.959  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 10.280 ; 10.160 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 10.935 ; 10.864 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 11.748 ; 11.736 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 12.309 ; 12.168 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 5.879  ; 5.848  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 7.487  ; 7.399  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 6.803  ; 6.820  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 5.948  ; 5.964  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 6.488  ; 6.463  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 7.564  ; 7.462  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 6.444  ; 6.513  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 7.612  ; 7.624  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 5.879  ; 5.848  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 6.081  ; 6.026  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 6.390  ; 6.441  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 7.218  ; 7.156  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 7.695  ; 7.651  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 7.194  ; 7.195  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 7.862  ; 7.806  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 7.265  ; 7.225  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 6.876  ; 6.834  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 7.181  ; 7.113  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 7.678  ; 7.681  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 6.700  ; 6.645  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 10.519 ; 10.449 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.844  ; 7.760 ; 8.338 ; 8.254  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.844  ; 7.760 ; 8.338 ; 8.254  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.612  ; 7.540 ; 8.110 ; 8.038  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.427  ; 8.355 ; 8.985 ; 8.913  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.379  ; 8.307 ; 8.929 ; 8.857  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.427  ; 8.355 ; 8.985 ; 8.913  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.358  ; 8.286 ; 8.897 ; 8.825  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.379  ; 8.307 ; 8.929 ; 8.857  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.427  ; 8.355 ; 8.985 ; 8.913  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.358  ; 8.286 ; 8.897 ; 8.825  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.358  ; 8.286 ; 8.897 ; 8.825  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.755  ; 8.683 ; 9.296 ; 9.224  ;
; AMAmem_csx ; AMAmem_data[12] ; 9.119  ; 9.047 ; 9.658 ; 9.586  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.378  ; 8.306 ; 8.920 ; 8.848  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.378  ; 8.306 ; 8.920 ; 8.848  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.762  ; 8.690 ; 9.304 ; 9.232  ;
; AMAmem_csx ; AMAmem_waitx    ; 13.166 ;       ;       ; 13.704 ;
+------------+-----------------+--------+-------+-------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.579  ; 7.495 ; 8.060 ; 7.976  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.579  ; 7.495 ; 8.060 ; 7.976  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.360  ; 7.288 ; 7.845 ; 7.773  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.143  ; 8.071 ; 8.685 ; 8.613  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.097  ; 8.025 ; 8.631 ; 8.559  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.143  ; 8.071 ; 8.685 ; 8.613  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.077  ; 8.005 ; 8.601 ; 8.529  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.097  ; 8.025 ; 8.631 ; 8.559  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.143  ; 8.071 ; 8.685 ; 8.613  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.077  ; 8.005 ; 8.601 ; 8.529  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.077  ; 8.005 ; 8.601 ; 8.529  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.458  ; 8.386 ; 8.984 ; 8.912  ;
; AMAmem_csx ; AMAmem_data[12] ; 8.807  ; 8.735 ; 9.331 ; 9.259  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.096  ; 8.024 ; 8.622 ; 8.550  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.096  ; 8.024 ; 8.622 ; 8.550  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.465  ; 8.393 ; 8.991 ; 8.919  ;
; AMAmem_csx ; AMAmem_waitx    ; 12.689 ;       ;       ; 13.209 ;
+------------+-----------------+--------+-------+-------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.782 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.835          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 7.835        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.301          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 8.301        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.569          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 8.569        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 5.49 MHz    ; 5.49 MHz        ; clk_llc                                              ;                                                               ;
; 130.11 MHz  ; 130.11 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 141.82 MHz  ; 141.82 MHz      ; clk_div[1]                                           ;                                                               ;
; 598.44 MHz  ; 437.64 MHz      ; vadr[14]                                             ; limit due to minimum period restriction (tmin)                ;
; 910.75 MHz  ; 250.0 MHz       ; clk_llc2                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1470.59 MHz ; 250.0 MHz       ; href                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1470.59 MHz ; 250.0 MHz       ; odd                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                            ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; clk_llc                                              ; -145.044 ; -1790.036     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -29.076  ; -10072.701    ;
; clk_div[1]                                           ; -6.051   ; -332.554      ;
; vadr[14]                                             ; -0.671   ; -2.357        ;
; clk_llc2                                             ; -0.098   ; -0.098        ;
; href                                                 ; 0.320    ; 0.000         ;
; odd                                                  ; 0.320    ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.177 ; -12.281       ;
; clk_div[1]                                           ; -0.501 ; -4.777        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019 ; -0.019        ;
; clk_llc2                                             ; 0.015  ; 0.000         ;
; vadr[14]                                             ; 0.354  ; 0.000         ;
; href                                                 ; 0.382  ; 0.000         ;
; odd                                                  ; 0.382  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.570        ;
; href                                                 ; -3.000 ; -4.285        ;
; odd                                                  ; -3.000 ; -4.285        ;
; clk_div[1]                                           ; -2.649 ; -157.518      ;
; vadr[14]                                             ; -1.285 ; -7.710        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.678  ; 0.000         ;
; clk_llc                                              ; 18.296 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_llc'                                                                 ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -145.044 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 182.025    ;
; -144.984 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.965    ;
; -144.851 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.832    ;
; -144.845 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.826    ;
; -144.836 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.817    ;
; -144.834 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.815    ;
; -144.824 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.805    ;
; -144.791 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.772    ;
; -144.791 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.772    ;
; -144.731 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.712    ;
; -144.703 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.684    ;
; -144.652 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.633    ;
; -144.643 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.624    ;
; -144.643 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.624    ;
; -144.641 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.622    ;
; -144.631 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.612    ;
; -144.592 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.573    ;
; -144.583 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.564    ;
; -144.581 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.562    ;
; -144.571 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.552    ;
; -144.558 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.539    ;
; -144.534 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 181.917    ;
; -144.504 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.485    ;
; -144.495 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.476    ;
; -144.493 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.474    ;
; -144.483 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.464    ;
; -144.474 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 181.857    ;
; -144.431 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.782    ;
; -144.371 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.722    ;
; -144.365 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.346    ;
; -144.335 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 181.718    ;
; -144.326 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 181.709    ;
; -144.324 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 181.707    ;
; -144.314 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 181.697    ;
; -144.305 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.286    ;
; -144.293 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.316      ; 181.646    ;
; -144.233 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.316      ; 181.586    ;
; -144.232 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.583    ;
; -144.223 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.574    ;
; -144.221 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.572    ;
; -144.217 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.198    ;
; -144.211 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.562    ;
; -144.094 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.316      ; 181.447    ;
; -144.085 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.316      ; 181.438    ;
; -144.083 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.316      ; 181.436    ;
; -144.073 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.316      ; 181.426    ;
; -144.048 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 181.431    ;
; -144.043 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 181.024    ;
; -143.945 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.296    ;
; -143.928 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.279    ;
; -143.873 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 180.854    ;
; -143.868 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.219    ;
; -143.850 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 180.831    ;
; -143.807 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.316      ; 181.160    ;
; -143.790 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 180.771    ;
; -143.729 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.080    ;
; -143.720 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.071    ;
; -143.718 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.069    ;
; -143.708 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 181.059    ;
; -143.702 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 180.683    ;
; -143.680 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 180.661    ;
; -143.620 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 180.601    ;
; -143.533 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 180.916    ;
; -143.532 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.056     ; 180.513    ;
; -143.442 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 180.793    ;
; -143.430 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 180.781    ;
; -143.363 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.346      ; 180.746    ;
; -143.292 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.316      ; 180.645    ;
; -143.260 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 180.611    ;
; -143.122 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.316      ; 180.475    ;
; -142.927 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 180.278    ;
; -142.757 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.314      ; 180.108    ;
; -107.431 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 144.419    ;
; -107.238 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 144.226    ;
; -107.178 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 144.166    ;
; -107.090 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 144.078    ;
; -106.921 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.353      ; 144.311    ;
; -106.818 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.321      ; 144.176    ;
; -106.695 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.683    ;
; -106.680 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.323      ; 144.040    ;
; -106.672 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.660    ;
; -106.538 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.526    ;
; -106.502 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.490    ;
; -106.479 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.467    ;
; -106.461 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.449    ;
; -106.442 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.430    ;
; -106.419 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.407    ;
; -106.354 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.342    ;
; -106.345 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.333    ;
; -106.331 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.319    ;
; -106.315 ; H_DIFF[31] ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.321      ; 143.673    ;
; -106.285 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.273    ;
; -106.268 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.256    ;
; -106.208 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.196    ;
; -106.197 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.185    ;
; -106.185 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.353      ; 143.575    ;
; -106.162 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.353      ; 143.552    ;
; -106.136 ; H_DIFF[4]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.124    ;
; -106.120 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.049     ; 143.108    ;
; -106.082 ; H_DIFF[2]  ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.321      ; 143.440    ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -29.076 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.203     ; 25.852     ;
; -29.055 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.252     ; 25.782     ;
; -29.028 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.209     ; 25.798     ;
; -29.015 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.203     ; 25.791     ;
; -28.995 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.246     ; 25.728     ;
; -28.994 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.252     ; 25.721     ;
; -28.992 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.231     ; 25.740     ;
; -28.984 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.208     ; 25.755     ;
; -28.984 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.736     ;
; -28.967 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.209     ; 25.737     ;
; -28.966 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.203     ; 25.742     ;
; -28.957 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.709     ;
; -28.949 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.211     ; 25.717     ;
; -28.948 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.235     ; 25.692     ;
; -28.945 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.252     ; 25.672     ;
; -28.940 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.213     ; 25.706     ;
; -28.934 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.246     ; 25.667     ;
; -28.931 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.231     ; 25.679     ;
; -28.930 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.186     ; 25.723     ;
; -28.923 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.208     ; 25.694     ;
; -28.923 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.675     ;
; -28.918 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.209     ; 25.688     ;
; -28.917 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 25.708     ;
; -28.907 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.203     ; 25.683     ;
; -28.896 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.648     ;
; -28.888 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.211     ; 25.656     ;
; -28.887 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.235     ; 25.631     ;
; -28.886 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.241     ; 25.624     ;
; -28.886 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.252     ; 25.613     ;
; -28.885 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.246     ; 25.618     ;
; -28.884 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.636     ;
; -28.882 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.231     ; 25.630     ;
; -28.879 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.213     ; 25.645     ;
; -28.874 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.208     ; 25.645     ;
; -28.874 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.626     ;
; -28.869 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.186     ; 25.662     ;
; -28.867 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.229     ; 25.617     ;
; -28.859 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.209     ; 25.629     ;
; -28.856 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 25.647     ;
; -28.847 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.599     ;
; -28.839 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.211     ; 25.607     ;
; -28.838 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.235     ; 25.582     ;
; -28.830 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.213     ; 25.596     ;
; -28.826 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.246     ; 25.559     ;
; -28.825 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.241     ; 25.563     ;
; -28.823 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.231     ; 25.571     ;
; -28.823 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.575     ;
; -28.820 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.186     ; 25.613     ;
; -28.819 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.209     ; 25.589     ;
; -28.815 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.208     ; 25.586     ;
; -28.815 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.567     ;
; -28.807 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 25.598     ;
; -28.806 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.229     ; 25.556     ;
; -28.788 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.540     ;
; -28.780 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.211     ; 25.548     ;
; -28.779 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.235     ; 25.523     ;
; -28.776 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.225     ; 25.530     ;
; -28.776 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.241     ; 25.514     ;
; -28.774 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.526     ;
; -28.771 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.213     ; 25.537     ;
; -28.769 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.225     ; 25.523     ;
; -28.761 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.186     ; 25.554     ;
; -28.758 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.209     ; 25.528     ;
; -28.757 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.229     ; 25.507     ;
; -28.748 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.188     ; 25.539     ;
; -28.717 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.241     ; 25.455     ;
; -28.715 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.467     ;
; -28.715 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.225     ; 25.469     ;
; -28.709 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.209     ; 25.479     ;
; -28.708 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.225     ; 25.462     ;
; -28.706 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.231     ; 25.454     ;
; -28.703 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.229     ; 25.453     ;
; -28.698 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.229     ; 25.448     ;
; -28.697 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 25.474     ;
; -28.676 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.428     ;
; -28.676 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.251     ; 25.404     ;
; -28.666 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.225     ; 25.420     ;
; -28.659 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.225     ; 25.413     ;
; -28.650 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.209     ; 25.420     ;
; -28.649 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.208     ; 25.420     ;
; -28.645 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.231     ; 25.393     ;
; -28.642 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.229     ; 25.392     ;
; -28.624 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 25.401     ;
; -28.616 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.245     ; 25.350     ;
; -28.615 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.367     ;
; -28.613 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.230     ; 25.362     ;
; -28.607 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.225     ; 25.361     ;
; -28.605 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.207     ; 25.377     ;
; -28.605 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.226     ; 25.358     ;
; -28.603 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.251     ; 25.331     ;
; -28.600 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.225     ; 25.354     ;
; -28.596 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.231     ; 25.344     ;
; -28.593 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.229     ; 25.343     ;
; -28.578 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.226     ; 25.331     ;
; -28.576 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.208     ; 25.347     ;
; -28.570 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.210     ; 25.339     ;
; -28.569 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.234     ; 25.314     ;
; -28.566 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.227     ; 25.318     ;
; -28.561 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.212     ; 25.328     ;
; -28.551 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.185     ; 25.345     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.051 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.138      ; 7.217      ;
; -6.031 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.115      ; 7.174      ;
; -6.016 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 7.183      ;
; -6.004 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.102      ; 7.134      ;
; -5.979 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 7.103      ;
; -5.927 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.138      ; 7.093      ;
; -5.907 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.115      ; 7.050      ;
; -5.900 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.138      ; 7.066      ;
; -5.893 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.128      ; 7.049      ;
; -5.892 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 7.059      ;
; -5.884 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.137      ; 7.049      ;
; -5.880 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.115      ; 7.023      ;
; -5.880 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.102      ; 7.010      ;
; -5.871 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.143      ; 7.042      ;
; -5.866 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.158      ; 7.052      ;
; -5.865 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 7.032      ;
; -5.864 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.114      ; 7.006      ;
; -5.855 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 6.979      ;
; -5.853 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.102      ; 6.983      ;
; -5.849 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.138      ; 7.015      ;
; -5.837 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 6.966      ;
; -5.831 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.159      ; 7.018      ;
; -5.828 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 7.009      ;
; -5.828 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 6.952      ;
; -5.813 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.118      ; 6.959      ;
; -5.812 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 6.935      ;
; -5.805 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 6.931      ;
; -5.801 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.140      ; 6.969      ;
; -5.801 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.123      ; 6.952      ;
; -5.794 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.116      ; 6.938      ;
; -5.792 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.133      ; 6.953      ;
; -5.785 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.154      ; 6.967      ;
; -5.773 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 6.893      ;
; -5.769 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.970      ;
; -5.769 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.128      ; 6.925      ;
; -5.768 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.129      ; 6.925      ;
; -5.767 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 6.965      ;
; -5.766 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.967      ;
; -5.754 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.114      ; 6.896      ;
; -5.753 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.154      ; 6.935      ;
; -5.750 ; vadr_B[3]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.155      ; 6.933      ;
; -5.747 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.924      ;
; -5.747 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.137      ; 6.912      ;
; -5.747 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.143      ; 6.918      ;
; -5.745 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.108      ; 6.881      ;
; -5.742 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.128      ; 6.898      ;
; -5.740 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 6.903      ;
; -5.727 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.102      ; 6.857      ;
; -5.727 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.114      ; 6.869      ;
; -5.726 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.127      ; 6.881      ;
; -5.720 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.136      ; 6.884      ;
; -5.720 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.165      ; 6.913      ;
; -5.720 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.112      ; 6.860      ;
; -5.720 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.143      ; 6.891      ;
; -5.713 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.112      ; 6.853      ;
; -5.712 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.138      ; 6.878      ;
; -5.710 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.137      ; 6.875      ;
; -5.708 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.086      ; 6.822      ;
; -5.705 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.136      ; 6.869      ;
; -5.704 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.142      ; 6.874      ;
; -5.701 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 6.880      ;
; -5.700 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 6.829      ;
; -5.693 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.099      ; 6.820      ;
; -5.690 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 6.884      ;
; -5.690 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.133      ; 6.851      ;
; -5.690 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 6.810      ;
; -5.690 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.105      ; 6.823      ;
; -5.690 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.114      ; 6.832      ;
; -5.682 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.102      ; 6.812      ;
; -5.675 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.138      ; 6.841      ;
; -5.675 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 6.798      ;
; -5.668 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.181      ; 6.877      ;
; -5.668 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.093      ; 6.789      ;
; -5.663 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 6.792      ;
; -5.662 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.118      ; 6.808      ;
; -5.654 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 6.780      ;
; -5.650 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.123      ; 6.801      ;
; -5.643 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 6.841      ;
; -5.641 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.133      ; 6.802      ;
; -5.641 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.118      ; 6.787      ;
; -5.638 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.127      ; 6.793      ;
; -5.638 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 6.761      ;
; -5.634 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.125      ; 6.787      ;
; -5.633 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 6.759      ;
; -5.630 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.114      ; 6.772      ;
; -5.629 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.123      ; 6.780      ;
; -5.629 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.154      ; 6.811      ;
; -5.628 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 6.754      ;
; -5.625 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 6.788      ;
; -5.622 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.092      ; 6.742      ;
; -5.620 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.133      ; 6.781      ;
; -5.618 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.819      ;
; -5.617 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.129      ; 6.774      ;
; -5.616 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 6.814      ;
; -5.615 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.816      ;
; -5.614 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.815      ;
; -5.610 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.156      ; 6.794      ;
; -5.610 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.109      ; 6.747      ;
; -5.609 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 6.799      ;
; -5.603 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.136      ; 6.767      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'vadr[14]'                                                                   ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.671 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.605      ;
; -0.600 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.534      ;
; -0.594 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.528      ;
; -0.591 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.525      ;
; -0.588 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.522      ;
; -0.563 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.497      ;
; -0.563 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.497      ;
; -0.530 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.464      ;
; -0.492 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.426      ;
; -0.492 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.426      ;
; -0.486 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.420      ;
; -0.483 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.417      ;
; -0.480 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.414      ;
; -0.479 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.413      ;
; -0.062 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.996      ;
; -0.049 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.983      ;
; -0.049 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.983      ;
; -0.041 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.975      ;
; -0.032 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.966      ;
; -0.032 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.966      ;
; 0.272  ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.662      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_llc2'                                                               ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.098 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.067     ; 1.031      ;
; 0.133  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 2.467      ; 3.032      ;
; 0.271  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.067     ; 0.662      ;
; 0.509  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 2.467      ; 3.156      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.320 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.320 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.177 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 1.540      ;
; -1.125 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 1.592      ;
; -1.124 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 1.593      ;
; -0.967 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 1.750      ;
; -0.714 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.383      ; 1.996      ;
; -0.652 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.361      ; 2.036      ;
; -0.605 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.112      ;
; -0.584 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.394      ; 2.137      ;
; -0.576 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.133      ;
; -0.575 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.142      ;
; -0.571 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.146      ;
; -0.554 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.384      ; 2.157      ;
; -0.541 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.176      ;
; -0.539 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.178      ;
; -0.522 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.195      ;
; -0.522 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.195      ;
; -0.510 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.363      ; 2.180      ;
; -0.509 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.208      ;
; -0.450 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.267      ;
; -0.445 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.272      ;
; -0.444 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.273      ;
; -0.430 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.287      ;
; -0.398 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.387      ; 2.316      ;
; -0.395 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.322      ;
; -0.395 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.322      ;
; -0.388 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.387      ; 2.326      ;
; -0.387 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.387      ; 2.327      ;
; -0.380 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.337      ;
; -0.340 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.387      ; 2.374      ;
; -0.305 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.390      ; 2.412      ;
; -0.274 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.518      ; 2.650      ;
; -0.177 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.518      ; 2.747      ;
; 0.338  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.574      ;
; 0.352  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.588      ;
; 0.411  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.646      ;
; 0.560  ; X_int[20]                        ; R_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.794      ;
; 0.573  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.808      ;
; 0.574  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.809      ;
; 0.575  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.810      ;
; 0.583  ; C_L                              ; R_B        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.082      ; 0.833      ;
; 0.593  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.082      ; 0.843      ;
; 0.598  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.082      ; 0.848      ;
; 0.700  ; vpo_wrxd2                        ; vpo_wrxd3  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.936      ;
; 0.711  ; A_int[17]                        ; R_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.945      ;
; 0.716  ; A_int[20]                        ; R_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.950      ;
; 0.725  ; X_int[19]                        ; R_int[19]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.959      ;
; 0.736  ; A_int[19]                        ; R_int[19]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.970      ;
; 0.740  ; A_int[16]                        ; R_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.974      ;
; 0.741  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.976      ;
; 0.744  ; A_int[11]                        ; R_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.978      ;
; 0.745  ; A_int[13]                        ; R_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.979      ;
; 0.746  ; A_int[15]                        ; R_int[15]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.980      ;
; 0.755  ; A_int[10]                        ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.989      ;
; 0.781  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.514      ; 3.493      ;
; 0.783  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.514      ; 3.495      ;
; 0.804  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.514      ; 3.516      ;
; 0.806  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.514      ; 3.518      ;
; 0.809  ; C_int[20]                        ; B_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 1.043      ;
; 0.817  ; Y_Data1[1]                       ; X_int[4]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 1.053      ;
; 0.821  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.518      ; 3.537      ;
; 0.833  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.514      ; 3.545      ;
; 0.835  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.514      ; 3.547      ;
; 0.839  ; R_B                              ; vdata_C[5] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.270     ; 0.737      ;
; 0.844  ; B2_int[9]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.079      ;
; 0.850  ; BK_B                             ; vdata_C[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.270     ; 0.748      ;
; 0.850  ; B2_int[10]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.085      ;
; 0.850  ; A_int[9]                         ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.085      ;
; 0.851  ; B2_int[11]                       ; G_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.086      ;
; 0.851  ; C_int[10]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.086      ;
; 0.852  ; C_int[11]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 1.086      ;
; 0.855  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.518      ; 3.571      ;
; 0.858  ; B2_int[9]                        ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.093      ;
; 0.864  ; A_int[9]                         ; R_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.099      ;
; 0.865  ; B2_int[11]                       ; G_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.100      ;
; 0.866  ; G_int[20]                        ; C_MIN[1]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.065      ; 1.099      ;
; 0.866  ; C_int[10]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 1.100      ;
; 0.868  ; G_B                              ; vdata_C[2] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.301     ; 0.735      ;
; 0.868  ; B_B                              ; vdata_C[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.301     ; 0.735      ;
; 0.869  ; O_B                              ; vdata_C[4] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.301     ; 0.736      ;
; 0.886  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.514      ; 3.598      ;
; 0.888  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.514      ; 3.600      ;
; 0.892  ; A_int[12]                        ; R_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 1.126      ;
; 0.899  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 1.135      ;
; 0.911  ; X_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.064      ; 1.143      ;
; 0.913  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 1.149      ;
; 0.919  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.062      ; 1.149      ;
; 0.935  ; A_int[8]                         ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.170      ;
; 0.935  ; C_int[9]                         ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.170      ;
; 0.940  ; B2_int[8]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.175      ;
; 0.940  ; B2_int[10]                       ; G_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.175      ;
; 0.942  ; C_int[11]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 1.176      ;
; 0.944  ; Y_B                              ; vdata_C[3] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.301     ; 0.811      ;
; 0.945  ; A_int[18]                        ; R_int[18]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 1.179      ;
; 0.948  ; B2_int[7]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.183      ;
; 0.948  ; B2_int[9]                        ; G_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.183      ;
; 0.949  ; A_int[8]                         ; R_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.184      ;
; 0.950  ; C_int[9]                         ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 1.184      ;
; 0.953  ; S_DATA[7]                        ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.430      ; 1.551      ;
; 0.953  ; A_int[7]                         ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.188      ;
; 0.954  ; B2_int[8]                        ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.189      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_div[1]'                                                                                                                                               ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.501 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 3.624      ; 3.321      ;
; -0.500 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 3.624      ; 3.322      ;
; -0.349 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 3.609      ; 3.656      ;
; -0.241 ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.241 ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.609      ; 3.566      ;
; -0.068 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 3.609      ; 3.437      ;
; -0.053 ; href       ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.620      ; 3.765      ;
; 0.027  ; href       ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.640      ; 3.865      ;
; 0.029  ; href       ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.640      ; 3.867      ;
; 0.029  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.643      ; 3.870      ;
; 0.029  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.643      ; 3.870      ;
; 0.029  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.643      ; 3.870      ;
; 0.030  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.643      ; 3.871      ;
; 0.047  ; href       ; vadr_B[1]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.641      ; 3.886      ;
; 0.047  ; href       ; vadr_B[2]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.641      ; 3.886      ;
; 0.048  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; -0.500       ; 3.624      ; 3.370      ;
; 0.048  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; -0.500       ; 3.624      ; 3.370      ;
; 0.085  ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.646      ; 3.929      ;
; 0.108  ; href       ; vadr_B[3]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.624      ; 3.930      ;
; 0.308  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 0.927      ; 1.433      ;
; 0.308  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 0.927      ; 1.433      ;
; 0.338  ; vadr_B[12] ; vadr_B[12]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[11] ; vadr_B[11]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[10] ; vadr_B[10]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[9]  ; vadr_B[9]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[7]  ; vadr_B[7]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[5]  ; vadr_B[5]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[4]  ; vadr_B[4]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[2]  ; vadr_B[2]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[1]  ; vadr_B[1]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.339  ; vadr_B[8]  ; vadr_B[8]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[3]  ; vadr_B[3]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.378  ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.378  ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.609      ; 3.685      ;
; 0.587  ; vadr[5]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.822      ;
; 0.590  ; vadr[12]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.590  ; vadr[4]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.590  ; vadr[2]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.590  ; vadr[1]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.591  ; vadr[11]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.591  ; vadr[10]   ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.591  ; vadr[9]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.591  ; vadr[3]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.592  ; vadr[7]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.827      ;
; 0.593  ; vadr[8]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.828      ;
; 0.594  ; vadr[6]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.829      ;
; 0.609  ; vadr[13]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.844      ;
; 0.610  ; vadr[0]    ; vadr[0]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.845      ;
; 0.684  ; href       ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.620      ; 4.002      ;
; 0.686  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.643      ; 4.027      ;
; 0.686  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.643      ; 4.027      ;
; 0.687  ; href       ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.640      ; 4.025      ;
; 0.687  ; href       ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.640      ; 4.025      ;
; 0.687  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.643      ; 4.028      ;
; 0.688  ; href       ; vadr_B[1]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.641      ; 4.027      ;
; 0.688  ; href       ; vadr_B[2]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.641      ; 4.027      ;
; 0.690  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.643      ; 4.031      ;
; 0.744  ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.646      ; 4.088      ;
; 0.783  ; href       ; vadr_B[3]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.624      ; 4.105      ;
; 0.793  ; href2      ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 0.923      ; 1.914      ;
; 0.863  ; vadr[4]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.098      ;
; 0.863  ; vadr[2]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.098      ;
; 0.863  ; vadr[12]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.098      ;
; 0.864  ; vadr[5]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.099      ;
; 0.864  ; vadr[10]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.099      ;
; 0.868  ; vadr[1]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.103      ;
; 0.868  ; vadr[0]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.103      ;
; 0.869  ; vadr[11]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.104      ;
; 0.869  ; vadr[3]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.104      ;
; 0.869  ; vadr[9]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.104      ;
; 0.869  ; vadr[8]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.104      ;
; 0.870  ; vadr[7]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.105      ;
; 0.870  ; vadr[6]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 1.105      ;
; 0.873  ; href2      ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 0.943      ; 2.014      ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.019 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 0.980      ;
; -0.001 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 0.998      ;
; 0.338  ; cs[3]                                                                                        ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.574      ;
; 0.352  ; cs[0]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.588      ;
; 0.391  ; cs[0]                                                                                        ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.627      ;
; 0.397  ; waitx_d7                                                                                     ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.633      ;
; 0.397  ; waitx_d3                                                                                     ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.633      ;
; 0.398  ; waitx_d5                                                                                     ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.634      ;
; 0.398  ; waitx_d4                                                                                     ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.634      ;
; 0.410  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[11]~11                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.646      ;
; 0.496  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.837      ; 1.836      ;
; 0.498  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.842      ; 1.843      ;
; 0.507  ; cs[3]                                                                                        ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.743      ;
; 0.529  ; waitx_d1                                                                                     ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.780      ;
; 0.539  ; oddframe_d2                                                                                  ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.776      ;
; 0.540  ; waitx_d9                                                                                     ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.776      ;
; 0.545  ; waitx_d8                                                                                     ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.781      ;
; 0.557  ; waitx_d6                                                                                     ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.793      ;
; 0.557  ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.132      ;
; 0.557  ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[7]~7                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.793      ;
; 0.565  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.141      ;
; 0.578  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.152      ;
; 0.596  ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.163      ;
; 0.604  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_we_reg        ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.840      ; 1.947      ;
; 0.606  ; cs[1]                                                                                        ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.842      ;
; 0.611  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.183      ;
; 0.621  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.837      ; 1.961      ;
; 0.621  ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.556      ; 1.653      ;
; 0.627  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.842      ; 1.972      ;
; 0.633  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.209      ;
; 0.637  ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.207      ;
; 0.645  ; cs[1]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.881      ;
; 0.645  ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.218      ;
; 0.648  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.211      ;
; 0.649  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.219      ;
; 0.654  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.223      ;
; 0.655  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.232      ;
; 0.665  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.232      ;
; 0.676  ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.556      ; 1.708      ;
; 0.685  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.256      ;
; 0.687  ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.255      ;
; 0.691  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.259      ;
; 0.702  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_we_reg        ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.840      ; 2.045      ;
; 0.704  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.270      ;
; 0.706  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.272      ;
; 0.710  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.281      ;
; 0.711  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.282      ;
; 0.723  ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.842      ; 2.068      ;
; 0.743  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.313      ;
; 0.759  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.834      ; 2.096      ;
; 0.770  ; cs[5]                                                                                        ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.006      ;
; 0.773  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.816      ; 2.092      ;
; 0.781  ; waitx_d2                                                                                     ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.303     ; 0.646      ;
; 0.792  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.844      ; 2.139      ;
; 0.792  ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.842      ; 2.137      ;
; 0.802  ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.378      ;
; 0.811  ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.380      ;
; 0.813  ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.381      ;
; 0.818  ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.396      ;
; 0.825  ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.395      ;
; 0.829  ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.402      ;
; 0.832  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.406      ;
; 0.833  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.407      ;
; 0.833  ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.409      ;
; 0.834  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.414      ;
; 0.836  ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.412      ;
; 0.838  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.412      ;
; 0.841  ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.405      ;
; 0.846  ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.424      ;
; 0.848  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.421      ;
; 0.854  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.840      ; 2.197      ;
; 0.855  ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.425      ;
; 0.856  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.435      ;
; 0.860  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.438      ;
; 0.860  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.834      ; 2.197      ;
; 0.861  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.438      ;
; 0.863  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.443      ;
; 0.871  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[15]~15                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.110      ;
; 0.876  ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.448      ;
; 0.879  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.821      ; 2.203      ;
; 0.886  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_we_reg        ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 2.215      ;
; 0.887  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.461      ;
; 0.889  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.844      ; 2.236      ;
; 0.890  ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.467      ;
; 0.891  ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.466      ;
; 0.893  ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.464      ;
; 0.897  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.136      ;
; 0.909  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.483      ;
; 0.916  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.816      ; 2.235      ;
; 0.921  ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.487      ;
; 0.931  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.504      ;
; 0.937  ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.513      ;
; 0.938  ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.512      ;
; 0.939  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~porta_address_reg0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.498      ;
; 0.944  ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.866      ; 2.313      ;
; 0.951  ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.524      ;
; 0.952  ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.506      ;
; 0.956  ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.526      ;
; 0.959  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.533      ;
; 0.959  ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.516      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_llc2'                                                               ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.015 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 2.559      ; 2.980      ;
; 0.353 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.067      ; 0.588      ;
; 0.430 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 2.559      ; 2.895      ;
; 0.665 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.067      ; 0.900      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.588      ;
; 0.573 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.807      ;
; 0.573 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.807      ;
; 0.574 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.808      ;
; 0.591 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.825      ;
; 0.592 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.826      ;
; 0.593 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.827      ;
; 0.846 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.080      ;
; 0.846 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.080      ;
; 0.851 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.085      ;
; 0.852 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.086      ;
; 0.852 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.086      ;
; 0.860 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.094      ;
; 0.860 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.094      ;
; 0.866 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.100      ;
; 0.942 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.176      ;
; 0.950 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.184      ;
; 0.956 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.190      ;
; 0.956 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.190      ;
; 0.964 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.198      ;
; 0.970 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.204      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.382 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.382 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.224  ; 0.410        ; 0.186          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.371  ; 0.589        ; 0.218          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.229  ; 0.415        ; 0.186          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.367  ; 0.585        ; 0.218          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
; 0.625  ; 0.625        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~0                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~0                                                                              ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.167  ; 0.385        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.167  ; 0.385        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.167  ; 0.385        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.167  ; 0.385        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.167  ; 0.385        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.167  ; 0.385        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.424  ; 0.610        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.424  ; 0.610        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.424  ; 0.610        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.424  ; 0.610        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.424  ; 0.610        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.424  ; 0.610        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4.678 ; 4.896        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~1                                                                   ;
; 4.678 ; 4.896        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~2                                                                   ;
; 4.678 ; 4.896        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~3                                                                   ;
; 4.678 ; 4.896        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[36]~36                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~5                                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~6                                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]~14                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]~16                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]~26                                                   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[31]~31                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~4                                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]                                                      ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]~92                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]                                                      ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]~94                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]                                                      ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]~96                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]                                                      ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]~98                                                   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|address_reg_b[1]   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[32]~32                                                   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[33]~33                                                   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d1                                                                                         ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d2                                                                                         ;
; 4.706 ; 4.924        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;
; 4.706 ; 4.924        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;
; 4.706 ; 4.924        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store         ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|wren_a_store         ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~2                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~3                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~4                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~5                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~6                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|address_reg_b[0]   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]~10                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]~84                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]~12                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]~86                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]~88                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]~90                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[17]~17                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]~18                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[19]~19                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]~20                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[21]~21                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]~22                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[23]~23                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]~24                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]~100                                                  ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[2]~76                                                    ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[4]~78                                                    ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]~6                                                     ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]~80                                                    ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]~8                                                     ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]~82                                                    ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[0]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[1]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[2]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d10                                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d3                                                                                         ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d4                                                                                         ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d5                                                                                         ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d6                                                                                         ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d7                                                                                         ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d8                                                                                         ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d9                                                                                         ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~1                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[10]~47                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[12]~49                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[13]~13                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]                                                      ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[14]~51                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[15]~15                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]                                                      ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[16]~53                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[18]~55                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[20]~57                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[22]~59                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[24]~61                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[25]~25                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]                                                      ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[26]~63                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[27]~27                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[29]~29                                                   ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]                                                       ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[6]~43                                                    ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]                                                       ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[8]~45                                                    ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[3]                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc'                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+------------------+---------+------------+-------------+
; 18.296 ; 18.514       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; BK_B        ;
; 18.296 ; 18.514       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; C_H         ;
; 18.296 ; 18.514       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; C_L         ;
; 18.296 ; 18.514       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; R_B         ;
; 18.297 ; 18.515       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; H_DATA[3]   ;
; 18.299 ; 18.517       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; B_B         ;
; 18.299 ; 18.517       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; G_B         ;
; 18.299 ; 18.517       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; O_B         ;
; 18.299 ; 18.517       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; Y_B         ;
; 18.301 ; 18.519       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; H_DATA[2]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[10]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[11]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[12]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[13]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[15]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[16]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[17]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[18]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[19]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[20]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[6]    ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[7]    ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[8]    ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[9]    ;
; 18.302 ; 18.520       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; H_DATA[0]   ;
; 18.302 ; 18.520       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; H_DATA[1]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[10]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[11]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[12]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[13]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[14]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[15]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[16]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[17]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[18]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[19]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[20]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; X_int[18]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; X_int[19]   ;
; 18.302 ; 18.488       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; X_int[20]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[14]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[5]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[10]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[11]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[12]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[13]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[14]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[15]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[16]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[17]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[18]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[19]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[20]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[7]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[9]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[10]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[11]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[12]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[15]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[16]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[18]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[19]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[20]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[7]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[8]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[9]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[10]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[12]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[13]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[14]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[15]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[16]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[17]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[18]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[19]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[20]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MIN[6]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[13]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[15]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; CodeCnt[0]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; CodeCnt[1]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[0] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[1] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[2] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[3] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[4] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[5] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[6] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[7] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[10]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[11]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[0]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[1]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[2]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[31]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[3]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[4]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[5]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[6]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[7]   ;
+--------+--------------+----------------+------------------+---------+------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.346 ; 3.509 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.220 ; 0.407 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 4.307 ; 4.430 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.483 ; 1.677 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.430 ; 1.453 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 2.978 ; 3.106 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.978 ; 3.106 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.730 ; 2.811 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.193 ; 2.324 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 2.236 ; 2.372 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.363 ; 2.530 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.378 ; 2.555 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.107 ; 2.307 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.106 ; 2.318 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 2.475 ; 2.525 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 8.003 ; 8.145 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 7.563 ; 7.678 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 7.222 ; 7.308 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 7.330 ; 7.423 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 7.296 ; 7.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 7.071 ; 7.180 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 7.622 ; 7.664 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 7.535 ; 7.652 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 6.521 ; 6.690 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 7.470 ; 7.560 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 7.513 ; 7.647 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 7.177 ; 7.102 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 7.168 ; 7.293 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 7.032 ; 7.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 8.003 ; 8.145 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 7.902 ; 8.109 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 5.403 ; 5.571 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 5.612 ; 5.890 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 5.299 ; 5.565 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 5.690 ; 5.638 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 5.637 ; 5.552 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 6.591 ; 6.551 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.471  ; 0.422  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.211  ; 0.092  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.180  ; -0.020 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.863 ; -0.916 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.811 ; -0.834 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -1.479 ; -1.622 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -1.909 ; -2.067 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -1.700 ; -1.912 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -1.557 ; -1.710 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -1.708 ; -1.913 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.650 ; -1.835 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -1.631 ; -1.820 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.557 ; -1.717 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -1.479 ; -1.622 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.126  ; -0.026 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -3.612 ; -3.790 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -4.320 ; -4.455 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -4.006 ; -4.112 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -4.181 ; -4.297 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -4.034 ; -4.164 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -3.952 ; -4.096 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -4.266 ; -4.395 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -3.995 ; -4.146 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -3.873 ; -4.015 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -4.324 ; -4.478 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -4.303 ; -4.475 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -3.837 ; -3.950 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -3.922 ; -4.059 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -4.071 ; -4.205 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -3.612 ; -3.790 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -3.761 ; -3.919 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -4.022 ; -4.284 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -4.083 ; -4.325 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -3.545 ; -3.772 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -2.180 ; -2.345 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.650 ; -1.776 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -2.990 ; -3.085 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.741 ; 10.373 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 11.100 ; 10.913 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 12.358 ; 12.033 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 9.435  ; 9.108  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 9.462  ; 9.272  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 9.881  ; 9.643  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 9.435  ; 9.314  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 10.469 ; 10.116 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 10.012 ; 9.813  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 9.786  ; 9.500  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 9.528  ; 9.367  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 9.159  ; 8.947  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 10.881 ; 10.661 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 11.542 ; 11.206 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 10.735 ; 10.315 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 10.160 ; 9.790  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 12.358 ; 12.033 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 9.751  ; 9.419  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 11.992 ; 11.683 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 8.357  ; 8.238  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 8.847  ; 8.730  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 9.112  ; 8.916  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 9.541  ; 9.299  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.319 ; 9.963  ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 10.662 ; 10.481 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 5.194  ; 5.045  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 6.657  ; 6.339  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 6.021  ; 5.860  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 5.371  ; 5.158  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 5.727  ; 5.565  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 6.764  ; 6.425  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 5.810  ; 5.580  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 6.800  ; 6.545  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 5.194  ; 5.045  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 5.384  ; 5.200  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 5.771  ; 5.567  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 6.431  ; 6.147  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 6.958  ; 6.545  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 6.514  ; 6.148  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 7.040  ; 6.692  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 6.483  ; 6.199  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 6.192  ; 5.866  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 6.443  ; 6.167  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 6.905  ; 6.630  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 5.987  ; 5.733  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 9.142  ; 8.908  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 6.528  ; 6.484 ; 6.795 ; 6.751  ;
; AMAmem_csx ; AMAmem_data[1]  ; 6.528  ; 6.484 ; 6.795 ; 6.751  ;
; AMAmem_csx ; AMAmem_data[2]  ; 6.343  ; 6.260 ; 6.634 ; 6.551  ;
; AMAmem_csx ; AMAmem_data[3]  ; 7.088  ; 7.005 ; 7.381 ; 7.298  ;
; AMAmem_csx ; AMAmem_data[4]  ; 7.042  ; 6.959 ; 7.331 ; 7.248  ;
; AMAmem_csx ; AMAmem_data[5]  ; 7.088  ; 7.005 ; 7.381 ; 7.298  ;
; AMAmem_csx ; AMAmem_data[6]  ; 7.025  ; 6.942 ; 7.305 ; 7.222  ;
; AMAmem_csx ; AMAmem_data[7]  ; 7.042  ; 6.959 ; 7.331 ; 7.248  ;
; AMAmem_csx ; AMAmem_data[8]  ; 7.088  ; 7.005 ; 7.381 ; 7.298  ;
; AMAmem_csx ; AMAmem_data[9]  ; 7.025  ; 6.942 ; 7.305 ; 7.222  ;
; AMAmem_csx ; AMAmem_data[10] ; 7.025  ; 6.942 ; 7.305 ; 7.222  ;
; AMAmem_csx ; AMAmem_data[11] ; 7.386  ; 7.303 ; 7.650 ; 7.567  ;
; AMAmem_csx ; AMAmem_data[12] ; 7.716  ; 7.633 ; 7.960 ; 7.877  ;
; AMAmem_csx ; AMAmem_data[13] ; 7.046  ; 6.963 ; 7.327 ; 7.244  ;
; AMAmem_csx ; AMAmem_data[14] ; 7.046  ; 6.963 ; 7.327 ; 7.244  ;
; AMAmem_csx ; AMAmem_data[15] ; 7.393  ; 7.310 ; 7.657 ; 7.574  ;
; AMAmem_csx ; AMAmem_waitx    ; 11.440 ;       ;       ; 11.416 ;
+------------+-----------------+--------+-------+-------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 6.305  ; 6.261 ; 6.564 ; 6.520  ;
; AMAmem_csx ; AMAmem_data[1]  ; 6.305  ; 6.261 ; 6.564 ; 6.520  ;
; AMAmem_csx ; AMAmem_data[2]  ; 6.132  ; 6.049 ; 6.413 ; 6.330  ;
; AMAmem_csx ; AMAmem_data[3]  ; 6.847  ; 6.764 ; 7.131 ; 7.048  ;
; AMAmem_csx ; AMAmem_data[4]  ; 6.802  ; 6.719 ; 7.082 ; 6.999  ;
; AMAmem_csx ; AMAmem_data[5]  ; 6.847  ; 6.764 ; 7.131 ; 7.048  ;
; AMAmem_csx ; AMAmem_data[6]  ; 6.787  ; 6.704 ; 7.058 ; 6.975  ;
; AMAmem_csx ; AMAmem_data[7]  ; 6.802  ; 6.719 ; 7.082 ; 6.999  ;
; AMAmem_csx ; AMAmem_data[8]  ; 6.847  ; 6.764 ; 7.131 ; 7.048  ;
; AMAmem_csx ; AMAmem_data[9]  ; 6.787  ; 6.704 ; 7.058 ; 6.975  ;
; AMAmem_csx ; AMAmem_data[10] ; 6.787  ; 6.704 ; 7.058 ; 6.975  ;
; AMAmem_csx ; AMAmem_data[11] ; 7.132  ; 7.049 ; 7.389 ; 7.306  ;
; AMAmem_csx ; AMAmem_data[12] ; 7.449  ; 7.366 ; 7.687 ; 7.604  ;
; AMAmem_csx ; AMAmem_data[13] ; 6.806  ; 6.723 ; 7.079 ; 6.996  ;
; AMAmem_csx ; AMAmem_data[14] ; 6.806  ; 6.723 ; 7.079 ; 6.996  ;
; AMAmem_csx ; AMAmem_data[15] ; 7.139  ; 7.056 ; 7.396 ; 7.313  ;
; AMAmem_csx ; AMAmem_waitx    ; 10.992 ;       ;       ; 10.971 ;
+------------+-----------------+--------+-------+-------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.170 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.025          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 8.025        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.469          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 8.469        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.725          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 8.725        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                           ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk_llc                                              ; -60.986 ; -691.685      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.904 ; -5678.787     ;
; clk_div[1]                                           ; -2.994  ; -150.264      ;
; vadr[14]                                             ; 0.102   ; 0.000         ;
; clk_llc2                                             ; 0.166   ; 0.000         ;
; href                                                 ; 0.642   ; 0.000         ;
; odd                                                  ; 0.642   ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -0.940 ; -12.441       ;
; clk_div[1]                                           ; -0.367 ; -4.621        ;
; clk_llc2                                             ; -0.139 ; -0.139        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.006  ; 0.000         ;
; vadr[14]                                             ; 0.180  ; 0.000         ;
; href                                                 ; 0.197  ; 0.000         ;
; odd                                                  ; 0.197  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.102        ;
; href                                                 ; -3.000 ; -4.000        ;
; odd                                                  ; -3.000 ; -4.000        ;
; clk_div[1]                                           ; -1.000 ; -78.000       ;
; vadr[14]                                             ; -1.000 ; -6.000        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.744  ; 0.000         ;
; clk_llc                                              ; 17.947 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_llc'                                                                ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -60.986 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.982     ;
; -60.942 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.938     ;
; -60.929 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.924     ;
; -60.927 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.923     ;
; -60.925 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.921     ;
; -60.883 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.879     ;
; -60.881 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.877     ;
; -60.874 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.870     ;
; -60.870 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.865     ;
; -60.868 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.863     ;
; -60.853 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.849     ;
; -60.840 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.836     ;
; -60.830 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.826     ;
; -60.817 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.812     ;
; -60.809 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.805     ;
; -60.798 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.793     ;
; -60.796 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.792     ;
; -60.796 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.791     ;
; -60.790 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.168      ; 97.983     ;
; -60.783 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.778     ;
; -60.739 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.734     ;
; -60.737 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.732     ;
; -60.731 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.168      ; 97.924     ;
; -60.729 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.168      ; 97.922     ;
; -60.719 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.899     ;
; -60.692 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.688     ;
; -60.686 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.681     ;
; -60.678 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.168      ; 97.871     ;
; -60.665 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.660     ;
; -60.660 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.840     ;
; -60.658 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.838     ;
; -60.657 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.168      ; 97.850     ;
; -60.652 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.647     ;
; -60.648 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.644     ;
; -60.644 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.168      ; 97.837     ;
; -60.635 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.630     ;
; -60.626 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 97.807     ;
; -60.607 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.787     ;
; -60.586 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.766     ;
; -60.573 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.753     ;
; -60.567 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 97.748     ;
; -60.565 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 97.746     ;
; -60.514 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 97.695     ;
; -60.504 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.499     ;
; -60.496 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.168      ; 97.689     ;
; -60.493 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 97.674     ;
; -60.480 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 97.661     ;
; -60.460 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.456     ;
; -60.425 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.605     ;
; -60.416 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.412     ;
; -60.411 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.591     ;
; -60.403 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.398     ;
; -60.354 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.350     ;
; -60.352 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.532     ;
; -60.350 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.530     ;
; -60.332 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 97.513     ;
; -60.310 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.029     ; 97.306     ;
; -60.299 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.479     ;
; -60.297 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.292     ;
; -60.278 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.458     ;
; -60.272 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.267     ;
; -60.265 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.445     ;
; -60.264 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.168      ; 97.457     ;
; -60.193 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.373     ;
; -60.166 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.030     ; 97.161     ;
; -60.158 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.168      ; 97.351     ;
; -60.117 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.297     ;
; -60.100 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 97.281     ;
; -60.087 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.267     ;
; -59.994 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 97.175     ;
; -59.885 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 97.065     ;
; -59.779 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 96.959     ;
; -40.794 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.019     ; 77.800     ;
; -40.750 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.019     ; 77.756     ;
; -40.737 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.020     ; 77.742     ;
; -40.606 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.020     ; 77.611     ;
; -40.598 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.178      ; 77.801     ;
; -40.527 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.165      ; 77.717     ;
; -40.499 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.019     ; 77.505     ;
; -40.476 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.019     ; 77.482     ;
; -40.470 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.019     ; 77.476     ;
; -40.463 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.019     ; 77.469     ;
; -40.455 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.019     ; 77.461     ;
; -40.442 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.020     ; 77.447     ;
; -40.434 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.166      ; 77.625     ;
; -40.432 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.019     ; 77.438     ;
; -40.426 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.019     ; 77.432     ;
; -40.419 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.019     ; 77.425     ;
; -40.419 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.020     ; 77.424     ;
; -40.413 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.020     ; 77.418     ;
; -40.406 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.020     ; 77.411     ;
; -40.311 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.020     ; 77.316     ;
; -40.303 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.178      ; 77.506     ;
; -40.288 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.020     ; 77.293     ;
; -40.282 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.020     ; 77.287     ;
; -40.280 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.178      ; 77.483     ;
; -40.275 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.020     ; 77.280     ;
; -40.274 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.178      ; 77.477     ;
; -40.267 ; H_DIFF[3]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.178      ; 77.470     ;
; -40.232 ; H_DIFF[1]  ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.165      ; 77.422     ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -15.904 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.907     ; 13.956     ;
; -15.877 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 13.928     ;
; -15.867 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.907     ; 13.919     ;
; -15.854 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.953     ; 13.860     ;
; -15.850 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 13.901     ;
; -15.840 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 13.891     ;
; -15.838 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.907     ; 13.890     ;
; -15.837 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 13.900     ;
; -15.836 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 13.848     ;
; -15.827 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.923     ; 13.863     ;
; -15.823 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 13.846     ;
; -15.822 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.894     ; 13.887     ;
; -15.821 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 13.853     ;
; -15.817 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.953     ; 13.823     ;
; -15.813 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 13.864     ;
; -15.811 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 13.862     ;
; -15.809 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.911     ; 13.857     ;
; -15.804 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.922     ; 13.841     ;
; -15.803 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.907     ; 13.855     ;
; -15.800 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 13.863     ;
; -15.799 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 13.844     ;
; -15.799 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 13.811     ;
; -15.790 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.923     ; 13.826     ;
; -15.788 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.953     ; 13.794     ;
; -15.786 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 13.809     ;
; -15.785 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.894     ; 13.850     ;
; -15.784 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 13.835     ;
; -15.784 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 13.816     ;
; -15.780 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.814     ;
; -15.778 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.922     ; 13.815     ;
; -15.776 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 13.827     ;
; -15.772 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.911     ; 13.820     ;
; -15.771 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 13.834     ;
; -15.770 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 13.782     ;
; -15.767 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.922     ; 13.804     ;
; -15.762 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 13.807     ;
; -15.761 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.923     ; 13.797     ;
; -15.757 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 13.780     ;
; -15.756 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.894     ; 13.821     ;
; -15.755 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 13.787     ;
; -15.753 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.953     ; 13.759     ;
; -15.749 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 13.800     ;
; -15.743 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.942     ; 13.760     ;
; -15.743 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.911     ; 13.791     ;
; -15.743 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.777     ;
; -15.741 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.922     ; 13.778     ;
; -15.738 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.922     ; 13.775     ;
; -15.736 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 13.799     ;
; -15.735 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.947     ; 13.747     ;
; -15.733 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 13.778     ;
; -15.726 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.923     ; 13.762     ;
; -15.722 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 13.745     ;
; -15.721 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.894     ; 13.786     ;
; -15.720 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 13.752     ;
; -15.714 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.748     ;
; -15.712 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.922     ; 13.749     ;
; -15.708 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.911     ; 13.756     ;
; -15.706 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.942     ; 13.723     ;
; -15.703 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.922     ; 13.740     ;
; -15.698 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 13.743     ;
; -15.692 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.909     ; 13.742     ;
; -15.679 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.713     ;
; -15.678 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.906     ; 13.731     ;
; -15.677 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.922     ; 13.714     ;
; -15.677 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.942     ; 13.694     ;
; -15.662 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.696     ;
; -15.662 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.928     ; 13.693     ;
; -15.662 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.696     ;
; -15.655 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.909     ; 13.705     ;
; -15.651 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.933     ; 13.677     ;
; -15.651 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.907     ; 13.703     ;
; -15.642 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.676     ;
; -15.642 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.942     ; 13.659     ;
; -15.633 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.906     ; 13.686     ;
; -15.630 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.931     ; 13.658     ;
; -15.628 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.952     ; 13.635     ;
; -15.626 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.909     ; 13.676     ;
; -15.625 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.659     ;
; -15.625 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.928     ; 13.656     ;
; -15.625 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.659     ;
; -15.624 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.907     ; 13.676     ;
; -15.614 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.933     ; 13.640     ;
; -15.613 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.929     ; 13.643     ;
; -15.613 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.948     ; 13.624     ;
; -15.611 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.895     ; 13.675     ;
; -15.610 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.946     ; 13.623     ;
; -15.606 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.907     ; 13.658     ;
; -15.605 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.936     ; 13.628     ;
; -15.605 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.639     ;
; -15.601 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.922     ; 13.638     ;
; -15.597 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.935     ; 13.621     ;
; -15.596 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.893     ; 13.662     ;
; -15.596 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.630     ;
; -15.596 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.928     ; 13.627     ;
; -15.596 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 13.630     ;
; -15.595 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.926     ; 13.628     ;
; -15.593 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.931     ; 13.621     ;
; -15.591 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.909     ; 13.641     ;
; -15.585 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.933     ; 13.611     ;
; -15.583 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.952     ; 13.590     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.994 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.049      ; 4.051      ;
; -2.969 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.037      ; 4.014      ;
; -2.965 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.049      ; 4.022      ;
; -2.954 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.035      ; 3.997      ;
; -2.945 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 4.024      ;
; -2.940 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.037      ; 3.985      ;
; -2.933 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.049      ; 3.990      ;
; -2.932 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.049      ; 3.989      ;
; -2.925 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.035      ; 3.968      ;
; -2.921 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.072      ; 4.001      ;
; -2.916 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 3.995      ;
; -2.908 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.037      ; 3.953      ;
; -2.907 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.037      ; 3.952      ;
; -2.893 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.035      ; 3.936      ;
; -2.892 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.035      ; 3.935      ;
; -2.892 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.072      ; 3.972      ;
; -2.890 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.972      ;
; -2.884 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 3.963      ;
; -2.883 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 3.962      ;
; -2.865 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.062      ; 3.935      ;
; -2.865 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.046      ; 3.919      ;
; -2.862 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.048      ; 3.918      ;
; -2.860 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.072      ; 3.940      ;
; -2.859 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.072      ; 3.939      ;
; -2.858 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.936      ;
; -2.853 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.945      ;
; -2.846 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.049      ; 3.903      ;
; -2.840 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.034      ; 3.882      ;
; -2.833 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.058      ; 3.899      ;
; -2.830 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.044      ; 3.882      ;
; -2.829 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.085      ; 3.922      ;
; -2.825 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.032      ; 3.865      ;
; -2.821 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.080      ; 3.909      ;
; -2.821 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.063      ; 3.892      ;
; -2.821 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.037      ; 3.866      ;
; -2.819 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.049      ; 3.876      ;
; -2.816 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.068      ; 3.892      ;
; -2.808 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.020      ; 3.836      ;
; -2.806 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.035      ; 3.849      ;
; -2.797 ; vadr_B[3]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.081      ; 3.886      ;
; -2.797 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 3.876      ;
; -2.796 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.073      ; 3.877      ;
; -2.794 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.037      ; 3.839      ;
; -2.792 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.069      ; 3.869      ;
; -2.792 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.063      ; 3.863      ;
; -2.789 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.040      ; 3.837      ;
; -2.788 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.026      ; 3.822      ;
; -2.783 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.865      ;
; -2.780 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.036      ; 3.824      ;
; -2.779 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.035      ; 3.822      ;
; -2.779 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.020      ; 3.807      ;
; -2.777 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.876      ;
; -2.773 ; vadr_B[2]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.072      ; 3.853      ;
; -2.770 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 3.849      ;
; -2.768 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.047      ; 3.823      ;
; -2.767 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.073      ; 3.848      ;
; -2.763 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.048      ; 3.819      ;
; -2.760 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.063      ; 3.831      ;
; -2.760 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.040      ; 3.808      ;
; -2.759 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.063      ; 3.830      ;
; -2.759 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.026      ; 3.793      ;
; -2.754 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.836      ;
; -2.751 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.036      ; 3.795      ;
; -2.748 ; vadr_B[5]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.847      ;
; -2.747 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.020      ; 3.775      ;
; -2.746 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.072      ; 3.826      ;
; -2.746 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.020      ; 3.774      ;
; -2.743 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.035      ; 3.786      ;
; -2.735 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.031      ; 3.774      ;
; -2.735 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.073      ; 3.816      ;
; -2.734 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.073      ; 3.815      ;
; -2.734 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.048      ; 3.790      ;
; -2.733 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.044      ; 3.785      ;
; -2.730 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.026      ; 3.764      ;
; -2.728 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.033      ; 3.769      ;
; -2.728 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.040      ; 3.776      ;
; -2.727 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.040      ; 3.775      ;
; -2.727 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.026      ; 3.761      ;
; -2.726 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.026      ; 3.760      ;
; -2.723 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.053      ; 3.784      ;
; -2.722 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.054      ; 3.784      ;
; -2.722 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.804      ;
; -2.721 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.803      ;
; -2.720 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.049      ; 3.777      ;
; -2.719 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.069      ; 3.796      ;
; -2.719 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.036      ; 3.763      ;
; -2.718 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.036      ; 3.762      ;
; -2.717 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.088      ; 3.813      ;
; -2.717 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.816      ;
; -2.716 ; vadr_B[4]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.815      ;
; -2.715 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.814      ;
; -2.706 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.054      ; 3.768      ;
; -2.706 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.031      ; 3.745      ;
; -2.704 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.045      ; 3.757      ;
; -2.704 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.044      ; 3.756      ;
; -2.703 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.786      ;
; -2.702 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.792      ;
; -2.702 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.048      ; 3.758      ;
; -2.701 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.048      ; 3.757      ;
; -2.701 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.026      ; 3.735      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'vadr[14]'                                                                  ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.102 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.848      ;
; 0.146 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.804      ;
; 0.146 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.804      ;
; 0.162 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.788      ;
; 0.166 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.784      ;
; 0.166 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.784      ;
; 0.177 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.773      ;
; 0.178 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.772      ;
; 0.210 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.740      ;
; 0.210 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.740      ;
; 0.210 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.740      ;
; 0.241 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.709      ;
; 0.242 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.708      ;
; 0.243 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.707      ;
; 0.426 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.524      ;
; 0.432 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.518      ;
; 0.432 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.518      ;
; 0.434 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.516      ;
; 0.443 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.507      ;
; 0.443 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.507      ;
; 0.605 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.345      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_llc2'                                                              ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.166 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 1.400      ; 1.815      ;
; 0.427 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.039     ; 0.522      ;
; 0.604 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.039     ; 0.345      ;
; 0.865 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 1.400      ; 1.616      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.642 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.642 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.940 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 0.778      ;
; -0.895 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 0.823      ;
; -0.893 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 0.825      ;
; -0.808 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 0.910      ;
; -0.703 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.470      ; 1.008      ;
; -0.671 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.456      ; 1.026      ;
; -0.646 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.072      ;
; -0.643 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.468      ; 1.066      ;
; -0.638 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.478      ; 1.081      ;
; -0.630 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.471      ; 1.082      ;
; -0.622 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.096      ;
; -0.618 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.100      ;
; -0.617 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.101      ;
; -0.611 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.107      ;
; -0.604 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.458      ; 1.095      ;
; -0.600 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.118      ;
; -0.600 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.118      ;
; -0.587 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.131      ;
; -0.577 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.141      ;
; -0.573 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.145      ;
; -0.572 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.146      ;
; -0.563 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.155      ;
; -0.543 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.175      ;
; -0.541 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.475      ; 1.175      ;
; -0.539 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.179      ;
; -0.536 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.475      ; 1.180      ;
; -0.534 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.475      ; 1.182      ;
; -0.531 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.187      ;
; -0.518 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.475      ; 1.198      ;
; -0.490 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.477      ; 1.228      ;
; -0.282 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 1.422      ; 1.355      ;
; -0.128 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 1.422      ; 1.509      ;
; 0.175  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.296      ;
; 0.179  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.300      ;
; 0.192  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.313      ;
; 0.264  ; X_int[20]                        ; R_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.382      ;
; 0.275  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.275  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.275  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.281  ; C_L                              ; R_B        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.046      ; 0.409      ;
; 0.285  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.046      ; 0.413      ;
; 0.289  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.046      ; 0.417      ;
; 0.320  ; vpo_wrxd2                        ; vpo_wrxd3  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.441      ;
; 0.336  ; A_int[17]                        ; R_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.454      ;
; 0.339  ; A_int[20]                        ; R_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.457      ;
; 0.340  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.460      ;
; 0.344  ; X_int[19]                        ; R_int[19]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.462      ;
; 0.352  ; A_int[16]                        ; R_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.470      ;
; 0.352  ; A_int[19]                        ; R_int[19]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.470      ;
; 0.353  ; A_int[13]                        ; R_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.471      ;
; 0.353  ; A_int[11]                        ; R_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.471      ;
; 0.354  ; A_int[15]                        ; R_int[15]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.472      ;
; 0.358  ; A_int[10]                        ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.476      ;
; 0.366  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 1.418      ; 1.896      ;
; 0.368  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 1.418      ; 1.898      ;
; 0.404  ; C_int[20]                        ; B_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.524      ;
; 0.404  ; Y_Data1[1]                       ; X_int[4]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.526      ;
; 0.405  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 1.422      ; 1.939      ;
; 0.407  ; R_B                              ; vdata_C[5] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.132     ; 0.357      ;
; 0.408  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.418      ; 1.938      ;
; 0.410  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.418      ; 1.940      ;
; 0.413  ; BK_B                             ; vdata_C[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.132     ; 0.363      ;
; 0.418  ; O_B                              ; vdata_C[4] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.144     ; 0.356      ;
; 0.418  ; G_B                              ; vdata_C[2] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.144     ; 0.356      ;
; 0.418  ; B_B                              ; vdata_C[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.144     ; 0.356      ;
; 0.418  ; C_int[11]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.538      ;
; 0.418  ; B2_int[10]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.538      ;
; 0.425  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.546      ;
; 0.426  ; B2_int[9]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.546      ;
; 0.428  ; C_int[10]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.548      ;
; 0.428  ; A_int[9]                         ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.548      ;
; 0.428  ; B2_int[9]                        ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.548      ;
; 0.430  ; B2_int[11]                       ; G_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.549      ;
; 0.430  ; A_int[9]                         ; R_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.550      ;
; 0.430  ; C_int[10]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.550      ;
; 0.432  ; B2_int[11]                       ; G_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.551      ;
; 0.438  ; A_int[12]                        ; R_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.556      ;
; 0.444  ; X_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.034      ; 0.560      ;
; 0.445  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.566      ;
; 0.452  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.033      ; 0.567      ;
; 0.458  ; Y_B                              ; vdata_C[3] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.144     ; 0.396      ;
; 0.461  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.579      ;
; 0.463  ; G_int[20]                        ; C_MIN[1]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.582      ;
; 0.463  ; A_int[18]                        ; R_int[18]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.581      ;
; 0.475  ; C_int[9]                         ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.595      ;
; 0.475  ; A_int[8]                         ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.595      ;
; 0.476  ; B2_int[8]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.596      ;
; 0.476  ; C_int[11]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.596      ;
; 0.477  ; B2_int[17]                       ; G_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.036      ; 0.595      ;
; 0.477  ; B2_int[10]                       ; G_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.596      ;
; 0.477  ; A_int[8]                         ; R_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.597      ;
; 0.477  ; C_int[9]                         ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.597      ;
; 0.478  ; C_int[11]                        ; B_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.598      ;
; 0.478  ; S_DATA[7]                        ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.228      ; 0.788      ;
; 0.478  ; B2_int[8]                        ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.598      ;
; 0.479  ; B2_int[10]                       ; G_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.598      ;
; 0.480  ; Cb_Data1[4]                      ; C_int[8]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.600      ;
; 0.482  ; S_DATA[7]                        ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.228      ; 0.792      ;
; 0.482  ; X_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.603      ;
; 0.483  ; B2_int[12]                       ; G_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.602      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_div[1]'                                                                                                                                               ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.367 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 1.999      ; 1.837      ;
; -0.293 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 2.016      ; 1.835      ;
; -0.293 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 2.016      ; 1.835      ;
; -0.262 ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; -0.262 ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.999      ; 1.849      ;
; 0.042  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 2.028      ; 2.182      ;
; 0.042  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 2.028      ; 2.182      ;
; 0.043  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 2.028      ; 2.183      ;
; 0.045  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 2.028      ; 2.185      ;
; 0.050  ; href       ; vadr_B[1]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 2.025      ; 2.187      ;
; 0.050  ; href       ; vadr_B[2]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 2.025      ; 2.187      ;
; 0.050  ; href       ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 2.025      ; 2.187      ;
; 0.050  ; href       ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 2.025      ; 2.187      ;
; 0.053  ; href       ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 2.012      ; 2.177      ;
; 0.095  ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 2.031      ; 2.238      ;
; 0.102  ; href       ; vadr_B[3]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 2.016      ; 2.230      ;
; 0.144  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 0.462      ; 0.718      ;
; 0.144  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 0.462      ; 0.718      ;
; 0.175  ; vadr_B[8]  ; vadr_B[8]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[3]  ; vadr_B[3]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[12] ; vadr_B[12]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[11] ; vadr_B[11]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[10] ; vadr_B[10]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[9]  ; vadr_B[9]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[7]  ; vadr_B[7]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[5]  ; vadr_B[5]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[4]  ; vadr_B[4]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[2]  ; vadr_B[2]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[1]  ; vadr_B[1]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.284  ; vadr[5]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.404      ;
; 0.284  ; vadr[1]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.404      ;
; 0.285  ; vadr[12]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[11]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[9]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[7]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[4]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[3]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[2]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.286  ; vadr[10]   ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.286  ; vadr[8]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.286  ; vadr[6]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.295  ; vadr[13]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.415      ;
; 0.296  ; vadr[0]    ; vadr[0]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.416      ;
; 0.379  ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 1.999      ; 2.083      ;
; 0.428  ; vadr[1]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.548      ;
; 0.428  ; vadr[5]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.548      ;
; 0.429  ; vadr[11]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[3]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[9]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[7]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.437  ; vadr[4]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.437  ; vadr[2]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.437  ; vadr[12]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.438  ; vadr[0]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.558      ;
; 0.438  ; vadr[10]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.558      ;
; 0.439  ; vadr[13]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[8]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[6]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[4]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[2]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[12]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.440  ; vadr[0]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.560      ;
; 0.440  ; vadr[10]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.560      ;
; 0.441  ; vadr[8]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.561      ;
; 0.441  ; vadr[6]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.561      ;
; 0.479  ; href2      ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 0.474      ; 1.065      ;
; 0.479  ; href2      ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 0.474      ; 1.065      ;
; 0.480  ; href2      ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 0.474      ; 1.066      ;
; 0.482  ; href2      ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 0.474      ; 1.068      ;
; 0.483  ; href2      ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 0.458      ; 1.053      ;
; 0.486  ; vadr[1]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.606      ;
; 0.486  ; vadr[5]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.606      ;
; 0.487  ; vadr[3]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[11]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[9]    ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[7]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; href2      ; vadr_B[1]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 0.471      ; 1.070      ;
; 0.487  ; href2      ; vadr_B[2]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 0.471      ; 1.070      ;
; 0.487  ; href2      ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 0.471      ; 1.070      ;
; 0.487  ; href2      ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 0.471      ; 1.070      ;
; 0.488  ; vadr[1]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.608      ;
; 0.488  ; vadr[5]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.608      ;
; 0.489  ; vadr[3]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
; 0.489  ; vadr[11]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
; 0.489  ; vadr[9]    ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
; 0.489  ; vadr[7]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
; 0.492  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; -0.500       ; 2.016      ; 2.120      ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_llc2'                                                                ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.139 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 1.456      ; 1.532      ;
; 0.179  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.039      ; 0.300      ;
; 0.327  ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.039      ; 0.448      ;
; 0.534  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 1.456      ; 1.705      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.006 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.466      ;
; 0.077 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.537      ;
; 0.175 ; cs[3]                                                                                        ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.296      ;
; 0.179 ; cs[0]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.300      ;
; 0.184 ; waitx_d3                                                                                     ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.304      ;
; 0.185 ; waitx_d7                                                                                     ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.305      ;
; 0.186 ; waitx_d5                                                                                     ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.306      ;
; 0.186 ; waitx_d4                                                                                     ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.306      ;
; 0.191 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[11]~11                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.195 ; cs[0]                                                                                        ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.239 ; cs[3]                                                                                        ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.360      ;
; 0.243 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.569      ;
; 0.246 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.571      ;
; 0.249 ; waitx_d1                                                                                     ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.377      ;
; 0.253 ; oddframe_d2                                                                                  ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.375      ;
; 0.254 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.578      ;
; 0.256 ; waitx_d9                                                                                     ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.376      ;
; 0.258 ; waitx_d8                                                                                     ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.378      ;
; 0.263 ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[7]~7                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.385      ;
; 0.265 ; waitx_d6                                                                                     ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.385      ;
; 0.271 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.586      ;
; 0.272 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.594      ;
; 0.282 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.605      ;
; 0.283 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.606      ;
; 0.285 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.610      ;
; 0.292 ; cs[1]                                                                                        ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.413      ;
; 0.292 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.618      ;
; 0.295 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.618      ;
; 0.297 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.617      ;
; 0.303 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.616      ;
; 0.303 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.624      ;
; 0.306 ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 0.795      ;
; 0.310 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.629      ;
; 0.310 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.625      ;
; 0.313 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.632      ;
; 0.314 ; cs[1]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.435      ;
; 0.320 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.644      ;
; 0.321 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.645      ;
; 0.329 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.643      ;
; 0.330 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.644      ;
; 0.332 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 0.998      ;
; 0.338 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.012      ;
; 0.342 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.665      ;
; 0.350 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_we_reg        ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.019      ;
; 0.365 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.691      ;
; 0.366 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.032      ;
; 0.372 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.046      ;
; 0.373 ; cs[5]                                                                                        ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.494      ;
; 0.377 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.704      ;
; 0.379 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.702      ;
; 0.381 ; waitx_d2                                                                                     ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 0.314      ;
; 0.384 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.700      ;
; 0.385 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.705      ;
; 0.390 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.719      ;
; 0.392 ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.718      ;
; 0.394 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.721      ;
; 0.395 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.722      ;
; 0.395 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.719      ;
; 0.396 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.717      ;
; 0.398 ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.724      ;
; 0.399 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.713      ;
; 0.400 ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 0.889      ;
; 0.401 ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.719      ;
; 0.402 ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.730      ;
; 0.404 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.732      ;
; 0.407 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.734      ;
; 0.408 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.737      ;
; 0.410 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.738      ;
; 0.410 ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.086      ;
; 0.411 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.737      ;
; 0.416 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_we_reg        ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.085      ;
; 0.419 ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.744      ;
; 0.422 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.749      ;
; 0.423 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.744      ;
; 0.424 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.550      ;
; 0.428 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.754      ;
; 0.429 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.756      ;
; 0.429 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.754      ;
; 0.434 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.748      ;
; 0.434 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[15]~15                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.557      ;
; 0.447 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.772      ;
; 0.447 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.771      ;
; 0.450 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.773      ;
; 0.454 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.777      ;
; 0.455 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.118      ;
; 0.459 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.782      ;
; 0.459 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.763      ;
; 0.465 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~porta_address_reg0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.774      ;
; 0.465 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.789      ;
; 0.465 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.789      ;
; 0.470 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.793      ;
; 0.472 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.794      ;
; 0.473 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.785      ;
; 0.473 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.145      ;
; 0.481 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.157      ;
; 0.482 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.797      ;
; 0.484 ; RAM_BUFF:RAM_inst_B|addr_prev[13]                                                            ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[27]~27                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.607      ;
; 0.485 ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__5__bypass[5]~5                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.608      ;
; 0.486 ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.811      ;
; 0.487 ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4|altsyncram_s6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.163      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.300      ;
; 0.273 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.393      ;
; 0.274 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.394      ;
; 0.274 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.394      ;
; 0.280 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.400      ;
; 0.281 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.401      ;
; 0.284 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.404      ;
; 0.417 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.537      ;
; 0.418 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.538      ;
; 0.426 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.546      ;
; 0.427 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.547      ;
; 0.428 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.548      ;
; 0.428 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.548      ;
; 0.429 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.549      ;
; 0.430 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.550      ;
; 0.476 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.596      ;
; 0.478 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.598      ;
; 0.487 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.607      ;
; 0.488 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.608      ;
; 0.489 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.609      ;
; 0.490 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.610      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.197 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.197 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.649  ; 0.865        ; 0.216          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.649  ; 0.865        ; 0.216          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.871  ; 0.871        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.083  ; 0.267        ; 0.184          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.515  ; 0.731        ; 0.216          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.733  ; 0.733        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.083  ; 0.267        ; 0.184          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.514  ; 0.730        ; 0.216          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.732  ; 0.732        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|address_reg_b[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux29~0                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|address_reg_b[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.108  ; 0.338        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; 0.108  ; 0.338        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; 0.108  ; 0.338        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.108  ; 0.338        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 0.108  ; 0.338        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.109  ; 0.339        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; 0.109  ; 0.339        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; 0.109  ; 0.339        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 0.109  ; 0.339        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.109  ; 0.339        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 0.109  ; 0.339        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 0.109  ; 0.339        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 0.110  ; 0.340        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 0.110  ; 0.340        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; 0.110  ; 0.340        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; 0.110  ; 0.340        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; 0.110  ; 0.340        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; 0.110  ; 0.340        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; 0.110  ; 0.340        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; 0.110  ; 0.340        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; 0.110  ; 0.340        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.110  ; 0.340        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_2ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.635  ; 0.635        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.635  ; 0.635        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                         ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_address_reg0   ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg         ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46                      ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_datain_reg0    ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_address_reg0    ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg          ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_we_reg          ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_address_reg0    ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg          ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_we_reg          ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a0~porta_we_reg              ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a15~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a16~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a17~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~porta_address_reg0        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ram_block1a1~porta_we_reg              ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a16~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a17~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a20~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a21~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a3~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a0~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a3~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a5~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2|altsyncram_s6h1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3|altsyncram_s6h1:auto_generated|ram_block1a22~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc'                                        ;
+--------+--------------+----------------+-----------------+---------+------------+------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target     ;
+--------+--------------+----------------+-----------------+---------+------------+------------+
; 17.947 ; 18.131       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[3]  ;
; 17.950 ; 18.134       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[2]  ;
; 17.952 ; 18.136       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[0]  ;
; 17.952 ; 18.136       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[1]  ;
; 17.955 ; 18.139       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_B        ;
; 17.955 ; 18.139       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_B        ;
; 17.955 ; 18.139       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; O_B        ;
; 17.955 ; 18.139       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Y_B        ;
; 17.963 ; 18.147       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; BK_B       ;
; 17.963 ; 18.147       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_H        ;
; 17.963 ; 18.147       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_L        ;
; 17.963 ; 18.147       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_B        ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[10] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[11] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[12] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[13] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[14] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[15] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[16] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[17] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[18] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[19] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[20] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[7]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[8]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[9]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[15]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[1] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[2] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[3] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[4] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[6]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[7]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[8]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[9]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[13] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[14] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[17] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[4]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[5]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[6]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[11]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[0]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[1]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[2]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[3]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[4]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[5]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[7]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[6]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[10]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[11]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[13]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[14]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[16]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[17]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[7]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[8]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[9]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[12]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[13]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[14]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[15]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[16]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[17]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[18]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[19]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[20]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[4]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[5]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[6]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[7]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[0]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[1]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[2]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[31] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[3]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[4]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[5]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[6]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[7]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[10]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[11]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[12]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[13]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[14]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[15]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[16]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[17]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[18]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[19]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[20]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[10]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[12]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[13]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[14]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[15]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[16]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[17]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[5]   ;
+--------+--------------+----------------+-----------------+---------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 2.065 ; 2.171 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.153 ; 0.411 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 2.369 ; 2.784 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 0.845 ; 1.062 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 0.745 ; 1.010 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 1.580 ; 2.267 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 1.580 ; 2.267 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 1.439 ; 2.124 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 1.168 ; 1.814 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 1.202 ; 1.850 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 1.282 ; 1.928 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 1.290 ; 1.969 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 1.143 ; 1.771 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 1.140 ; 1.777 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 1.360 ; 1.564 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 4.624 ; 5.304 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 4.219 ; 5.170 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 4.041 ; 4.940 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 4.112 ; 5.021 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 4.111 ; 5.055 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 3.936 ; 4.827 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 4.235 ; 5.167 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 4.221 ; 5.156 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 3.690 ; 4.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 4.144 ; 5.073 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 4.206 ; 5.147 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 3.927 ; 4.822 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 4.039 ; 4.956 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 3.946 ; 4.850 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 4.585 ; 5.304 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 4.624 ; 5.230 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 3.043 ; 3.731 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 3.250 ; 3.905 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 3.023 ; 3.732 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 3.204 ; 3.600 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 3.159 ; 3.548 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 3.703 ; 4.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.263  ; -0.022 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.232  ; -0.176 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.034  ; -0.164 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.438 ; -0.731 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.396 ; -0.681 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -0.792 ; -1.403 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -1.039 ; -1.691 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -0.919 ; -1.543 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -0.839 ; -1.464 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -0.934 ; -1.550 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -0.887 ; -1.497 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -0.865 ; -1.481 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -0.853 ; -1.471 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -0.792 ; -1.403 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.024  ; -0.196 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -2.105 ; -2.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -2.453 ; -3.157 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -2.281 ; -2.937 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -2.379 ; -3.053 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -2.298 ; -2.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -2.239 ; -2.913 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -2.412 ; -3.110 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -2.277 ; -2.951 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -2.201 ; -2.870 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -2.435 ; -3.144 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -2.449 ; -3.150 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -2.168 ; -2.831 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -2.228 ; -2.905 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -2.309 ; -2.988 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -2.105 ; -2.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -2.197 ; -2.814 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -2.351 ; -2.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -2.386 ; -3.082 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -2.100 ; -2.754 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -1.325 ; -1.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -0.992 ; -1.302 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -1.836 ; -2.040 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 5.926 ; 6.324 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 6.336 ; 6.413 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 6.794 ; 7.061 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 5.031 ; 5.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 5.223 ; 5.440 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 5.420 ; 5.650 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 5.191 ; 5.349 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 5.701 ; 5.939 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 5.524 ; 5.702 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 5.328 ; 5.584 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 5.246 ; 5.408 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 5.007 ; 5.181 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 5.960 ; 6.236 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 6.272 ; 6.525 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 5.796 ; 6.087 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 5.484 ; 5.752 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 6.794 ; 7.061 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 5.289 ; 5.542 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 6.515 ; 6.802 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 4.664 ; 4.728 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 4.915 ; 5.016 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 5.032 ; 5.097 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 5.296 ; 5.509 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 5.709 ; 6.090 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 6.100 ; 6.176 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 2.769 ; 2.874 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 3.505 ; 3.647 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 3.204 ; 3.351 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 2.838 ; 3.005 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 3.063 ; 3.182 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 3.592 ; 3.768 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 3.036 ; 3.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 3.598 ; 3.803 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 2.769 ; 2.874 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 2.872 ; 2.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 3.042 ; 3.255 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 3.389 ; 3.564 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 3.595 ; 3.841 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 3.362 ; 3.587 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 3.668 ; 3.892 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 3.421 ; 3.597 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 3.264 ; 3.503 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 3.436 ; 3.695 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 3.674 ; 3.967 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 3.208 ; 3.421 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 5.092 ; 5.297 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.872 ; 3.856 ; 4.522 ; 4.506 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.872 ; 3.856 ; 4.522 ; 4.506 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.762 ; 3.767 ; 4.397 ; 4.402 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.162 ; 4.167 ; 4.875 ; 4.880 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.127 ; 4.132 ; 4.828 ; 4.833 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.162 ; 4.167 ; 4.875 ; 4.880 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.127 ; 4.132 ; 4.817 ; 4.822 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.127 ; 4.132 ; 4.828 ; 4.833 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.162 ; 4.167 ; 4.875 ; 4.880 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.127 ; 4.132 ; 4.817 ; 4.822 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.127 ; 4.132 ; 4.817 ; 4.822 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.323 ; 4.328 ; 5.046 ; 5.051 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.500 ; 4.505 ; 5.245 ; 5.250 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.145 ; 4.150 ; 4.842 ; 4.847 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.145 ; 4.150 ; 4.842 ; 4.847 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.330 ; 4.335 ; 5.053 ; 5.058 ;
; AMAmem_csx ; AMAmem_waitx    ; 6.322 ;       ;       ; 7.306 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.747 ; 3.731 ; 4.386 ; 4.370 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.747 ; 3.731 ; 4.386 ; 4.370 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.643 ; 3.648 ; 4.267 ; 4.272 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.027 ; 4.032 ; 4.726 ; 4.731 ;
; AMAmem_csx ; AMAmem_data[4]  ; 3.993 ; 3.998 ; 4.681 ; 4.686 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.027 ; 4.032 ; 4.726 ; 4.731 ;
; AMAmem_csx ; AMAmem_data[6]  ; 3.993 ; 3.998 ; 4.671 ; 4.676 ;
; AMAmem_csx ; AMAmem_data[7]  ; 3.993 ; 3.998 ; 4.681 ; 4.686 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.027 ; 4.032 ; 4.726 ; 4.731 ;
; AMAmem_csx ; AMAmem_data[9]  ; 3.993 ; 3.998 ; 4.671 ; 4.676 ;
; AMAmem_csx ; AMAmem_data[10] ; 3.993 ; 3.998 ; 4.671 ; 4.676 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.181 ; 4.186 ; 4.890 ; 4.895 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.351 ; 4.356 ; 5.081 ; 5.086 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.010 ; 4.015 ; 4.694 ; 4.699 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.010 ; 4.015 ; 4.694 ; 4.699 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.188 ; 4.193 ; 4.897 ; 4.902 ;
; AMAmem_csx ; AMAmem_waitx    ; 6.091 ;       ;       ; 7.052 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.717 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.927          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 8.927        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 9.214          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 9.214        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 9.334          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 9.334        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; -173.804   ; -1.535  ; N/A      ; N/A     ; -3.000              ;
;  clk_div[1]                                           ; -7.096     ; -0.610  ; N/A      ; N/A     ; -2.710              ;
;  clk_llc                                              ; -173.804   ; -1.535  ; N/A      ; N/A     ; 17.947              ;
;  clk_llc2                                             ; -0.243     ; -0.139  ; N/A      ; N/A     ; -3.000              ;
;  href                                                 ; 0.203      ; 0.197   ; N/A      ; N/A     ; -3.000              ;
;  odd                                                  ; 0.203      ; 0.197   ; N/A      ; N/A     ; -3.000              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -33.737    ; -0.019  ; N/A      ; N/A     ; 4.678               ;
;  vadr[14]                                             ; -0.963     ; 0.180   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                       ; -14298.087 ; -24.08  ; 0.0      ; 0.0     ; -181.93             ;
;  clk_div[1]                                           ; -388.305   ; -6.997  ; N/A      ; N/A     ; -160.080            ;
;  clk_llc                                              ; -2172.435  ; -16.995 ; N/A      ; N/A     ; 0.000               ;
;  clk_llc2                                             ; -0.243     ; -0.139  ; N/A      ; N/A     ; -5.570              ;
;  href                                                 ; 0.000      ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  odd                                                  ; 0.000      ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -11733.541 ; -0.019  ; N/A      ; N/A     ; 0.000               ;
;  vadr[14]                                             ; -3.563     ; 0.000   ; N/A      ; N/A     ; -7.710              ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.916 ; 3.729 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.244 ; 0.411 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 4.805 ; 5.008 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.647 ; 1.704 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.554 ; 1.527 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 3.450 ; 3.904 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 3.450 ; 3.904 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 3.170 ; 3.579 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.594 ; 3.010 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 2.646 ; 3.064 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.794 ; 3.213 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.783 ; 3.268 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.514 ; 2.951 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.512 ; 2.967 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 2.780 ; 2.739 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 9.407 ; 9.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 8.755 ; 9.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 8.391 ; 8.993 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 8.497 ; 9.109 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 8.475 ; 9.083 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 8.239 ; 8.832 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 8.825 ; 9.383 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 8.733 ; 9.390 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 7.618 ; 8.240 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 8.657 ; 9.283 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 8.701 ; 9.373 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 8.344 ; 8.724 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 8.321 ; 8.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 8.195 ; 8.871 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 9.354 ; 9.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 9.407 ; 9.796 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 6.513 ; 6.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 6.786 ; 7.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 6.398 ; 6.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 6.586 ; 6.637 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 6.524 ; 6.533 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 7.614 ; 7.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.580  ; 0.554  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.343  ; 0.180  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.196  ; 0.149  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.438 ; -0.731 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.396 ; -0.681 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -0.792 ; -1.403 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -1.039 ; -1.691 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -0.919 ; -1.543 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -0.839 ; -1.464 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -0.934 ; -1.550 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -0.887 ; -1.497 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -0.865 ; -1.481 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -0.853 ; -1.471 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -0.792 ; -1.403 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.142  ; 0.090  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -2.105 ; -2.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -2.453 ; -3.157 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -2.281 ; -2.937 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -2.379 ; -3.053 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -2.298 ; -2.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -2.239 ; -2.913 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -2.412 ; -3.110 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -2.277 ; -2.951 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -2.201 ; -2.870 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -2.435 ; -3.144 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -2.449 ; -3.150 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -2.168 ; -2.831 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -2.228 ; -2.905 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -2.309 ; -2.988 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -2.105 ; -2.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -2.197 ; -2.814 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -2.351 ; -2.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -2.386 ; -3.082 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -2.100 ; -2.754 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -1.325 ; -1.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -0.992 ; -1.302 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -1.836 ; -2.040 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 12.187 ; 12.177 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 12.772 ; 12.626 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 13.687 ; 13.688 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 10.462 ; 10.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 10.609 ; 10.746 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 10.938 ; 11.023 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 10.494 ; 10.546 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 11.627 ; 11.625 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 11.118 ; 11.123 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 10.889 ; 10.990 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 10.577 ; 10.621 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 10.167 ; 10.156 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 12.170 ; 12.329 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 12.781 ; 12.838 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 11.894 ; 11.881 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 11.318 ; 11.379 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 13.687 ; 13.688 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 10.814 ; 10.897 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 13.234 ; 13.259 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 9.471  ; 9.356  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 9.999  ; 9.959  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 10.280 ; 10.160 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 10.935 ; 10.864 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 5.709 ; 6.090 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 6.100 ; 6.176 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 2.769 ; 2.874 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 3.505 ; 3.647 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 3.204 ; 3.351 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 2.838 ; 3.005 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 3.063 ; 3.182 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 3.592 ; 3.768 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 3.036 ; 3.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 3.598 ; 3.803 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 2.769 ; 2.874 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 2.872 ; 2.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 3.042 ; 3.255 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 3.389 ; 3.564 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 3.595 ; 3.841 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 3.362 ; 3.587 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 3.668 ; 3.892 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 3.421 ; 3.597 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 3.264 ; 3.503 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 3.436 ; 3.695 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 3.674 ; 3.967 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 3.208 ; 3.421 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 5.092 ; 5.297 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.844  ; 7.760 ; 8.338 ; 8.254  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.844  ; 7.760 ; 8.338 ; 8.254  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.612  ; 7.540 ; 8.110 ; 8.038  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.427  ; 8.355 ; 8.985 ; 8.913  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.379  ; 8.307 ; 8.929 ; 8.857  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.427  ; 8.355 ; 8.985 ; 8.913  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.358  ; 8.286 ; 8.897 ; 8.825  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.379  ; 8.307 ; 8.929 ; 8.857  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.427  ; 8.355 ; 8.985 ; 8.913  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.358  ; 8.286 ; 8.897 ; 8.825  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.358  ; 8.286 ; 8.897 ; 8.825  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.755  ; 8.683 ; 9.296 ; 9.224  ;
; AMAmem_csx ; AMAmem_data[12] ; 9.119  ; 9.047 ; 9.658 ; 9.586  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.378  ; 8.306 ; 8.920 ; 8.848  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.378  ; 8.306 ; 8.920 ; 8.848  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.762  ; 8.690 ; 9.304 ; 9.232  ;
; AMAmem_csx ; AMAmem_waitx    ; 13.166 ;       ;       ; 13.704 ;
+------------+-----------------+--------+-------+-------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.747 ; 3.731 ; 4.386 ; 4.370 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.747 ; 3.731 ; 4.386 ; 4.370 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.643 ; 3.648 ; 4.267 ; 4.272 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.027 ; 4.032 ; 4.726 ; 4.731 ;
; AMAmem_csx ; AMAmem_data[4]  ; 3.993 ; 3.998 ; 4.681 ; 4.686 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.027 ; 4.032 ; 4.726 ; 4.731 ;
; AMAmem_csx ; AMAmem_data[6]  ; 3.993 ; 3.998 ; 4.671 ; 4.676 ;
; AMAmem_csx ; AMAmem_data[7]  ; 3.993 ; 3.998 ; 4.681 ; 4.686 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.027 ; 4.032 ; 4.726 ; 4.731 ;
; AMAmem_csx ; AMAmem_data[9]  ; 3.993 ; 3.998 ; 4.671 ; 4.676 ;
; AMAmem_csx ; AMAmem_data[10] ; 3.993 ; 3.998 ; 4.671 ; 4.676 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.181 ; 4.186 ; 4.890 ; 4.895 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.351 ; 4.356 ; 5.081 ; 5.086 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.010 ; 4.015 ; 4.694 ; 4.699 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.010 ; 4.015 ; 4.694 ; 4.699 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.188 ; 4.193 ; 4.897 ; 4.902 ;
; AMAmem_csx ; AMAmem_waitx    ; 6.091 ;       ;       ; 7.052 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AMAmem_waitx    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_irq0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_irq1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; vpo[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_csx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; resetx                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; odd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vref                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_llc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_rdx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_wrx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_llc2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_div[1]                                           ; clk_div[1]                                           ; 5986         ; 0        ; 0        ; 0        ;
; href                                                 ; clk_div[1]                                           ; 2626         ; 1313     ; 0        ; 0        ;
; odd                                                  ; clk_div[1]                                           ; 30           ; 30       ; 0        ; 0        ;
; vadr[14]                                             ; clk_div[1]                                           ; 1            ; 1        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc                                              ; 169          ; 1        ; 0        ; 0        ;
; clk_llc                                              ; clk_llc                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; href                                                 ; clk_llc                                              ; 54           ; 27       ; 0        ; 0        ;
; odd                                                  ; clk_llc                                              ; 15           ; 15       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc                                              ; 30           ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc2                                             ; 1            ; 1        ; 0        ; 0        ;
; clk_llc2                                             ; clk_llc2                                             ; 2            ; 0        ; 0        ; 0        ;
; href                                                 ; href                                                 ; 1            ; 0        ; 0        ; 0        ;
; odd                                                  ; odd                                                  ; 1            ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 277      ; 0        ; 0        ;
; clk_llc                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 298          ; 0        ; 0        ; 0        ;
; href                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 554          ; 277      ; 0        ; 0        ;
; odd                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 920          ; 278      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12858        ; 0        ; 0        ; 0        ;
; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 641          ; 641      ; 0        ; 0        ;
; vadr[14]                                             ; vadr[14]                                             ; 21           ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_div[1]                                           ; clk_div[1]                                           ; 5986         ; 0        ; 0        ; 0        ;
; href                                                 ; clk_div[1]                                           ; 2626         ; 1313     ; 0        ; 0        ;
; odd                                                  ; clk_div[1]                                           ; 30           ; 30       ; 0        ; 0        ;
; vadr[14]                                             ; clk_div[1]                                           ; 1            ; 1        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc                                              ; 169          ; 1        ; 0        ; 0        ;
; clk_llc                                              ; clk_llc                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; href                                                 ; clk_llc                                              ; 54           ; 27       ; 0        ; 0        ;
; odd                                                  ; clk_llc                                              ; 15           ; 15       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc                                              ; 30           ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc2                                             ; 1            ; 1        ; 0        ; 0        ;
; clk_llc2                                             ; clk_llc2                                             ; 2            ; 0        ; 0        ; 0        ;
; href                                                 ; href                                                 ; 1            ; 0        ; 0        ; 0        ;
; odd                                                  ; odd                                                  ; 1            ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 277      ; 0        ; 0        ;
; clk_llc                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 298          ; 0        ; 0        ; 0        ;
; href                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 554          ; 277      ; 0        ; 0        ;
; odd                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 920          ; 278      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12858        ; 0        ; 0        ; 0        ;
; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 641          ; 641      ; 0        ; 0        ;
; vadr[14]                                             ; vadr[14]                                             ; 21           ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 3384  ; 3384 ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 212   ; 212  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jul 23 16:54:20 2018
Info: Command: quartus_sta SoC_Brain -c SoC_Brain
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SoC_Brain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk_llc clk_llc
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vadr[14] vadr[14]
    Info (332105): create_clock -period 1.000 -name clk_div[1] clk_div[1]
    Info (332105): create_clock -period 1.000 -name href href
    Info (332105): create_clock -period 1.000 -name clk_llc2 clk_llc2
    Info (332105): create_clock -period 1.000 -name odd odd
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -173.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -173.804           -2172.435 clk_llc 
    Info (332119):   -33.737          -11733.541 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.096            -388.305 clk_div[1] 
    Info (332119):    -0.963              -3.563 vadr[14] 
    Info (332119):    -0.243              -0.243 clk_llc2 
    Info (332119):     0.203               0.000 href 
    Info (332119):     0.203               0.000 odd 
Info (332146): Worst-case hold slack is -1.535
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.535             -16.995 clk_llc 
    Info (332119):    -0.610              -6.997 clk_div[1] 
    Info (332119):    -0.088              -0.088 clk_llc2 
    Info (332119):     0.172               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.414               0.000 vadr[14] 
    Info (332119):     0.449               0.000 href 
    Info (332119):     0.449               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 clk_llc2 
    Info (332119):    -3.000              -4.285 href 
    Info (332119):    -3.000              -4.285 odd 
    Info (332119):    -2.710            -160.080 clk_div[1] 
    Info (332119):    -1.285              -7.710 vadr[14] 
    Info (332119):     4.701               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.274               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.782 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -145.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -145.044           -1790.036 clk_llc 
    Info (332119):   -29.076          -10072.701 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.051            -332.554 clk_div[1] 
    Info (332119):    -0.671              -2.357 vadr[14] 
    Info (332119):    -0.098              -0.098 clk_llc2 
    Info (332119):     0.320               0.000 href 
    Info (332119):     0.320               0.000 odd 
Info (332146): Worst-case hold slack is -1.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.177             -12.281 clk_llc 
    Info (332119):    -0.501              -4.777 clk_div[1] 
    Info (332119):    -0.019              -0.019 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.015               0.000 clk_llc2 
    Info (332119):     0.354               0.000 vadr[14] 
    Info (332119):     0.382               0.000 href 
    Info (332119):     0.382               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 clk_llc2 
    Info (332119):    -3.000              -4.285 href 
    Info (332119):    -3.000              -4.285 odd 
    Info (332119):    -2.649            -157.518 clk_div[1] 
    Info (332119):    -1.285              -7.710 vadr[14] 
    Info (332119):     4.678               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.296               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.170 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -60.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -60.986            -691.685 clk_llc 
    Info (332119):   -15.904           -5678.787 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.994            -150.264 clk_div[1] 
    Info (332119):     0.102               0.000 vadr[14] 
    Info (332119):     0.166               0.000 clk_llc2 
    Info (332119):     0.642               0.000 href 
    Info (332119):     0.642               0.000 odd 
Info (332146): Worst-case hold slack is -0.940
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.940             -12.441 clk_llc 
    Info (332119):    -0.367              -4.621 clk_div[1] 
    Info (332119):    -0.139              -0.139 clk_llc2 
    Info (332119):     0.006               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.180               0.000 vadr[14] 
    Info (332119):     0.197               0.000 href 
    Info (332119):     0.197               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.102 clk_llc2 
    Info (332119):    -3.000              -4.000 href 
    Info (332119):    -3.000              -4.000 odd 
    Info (332119):    -1.000             -78.000 clk_div[1] 
    Info (332119):    -1.000              -6.000 vadr[14] 
    Info (332119):     4.744               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.947               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.717 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5273 megabytes
    Info: Processing ended: Mon Jul 23 16:54:53 2018
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:33


