/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_fme_0_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 6:38p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_vice2_fme_0_0.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 6:38p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_FME_0_0_H__
#define BCHP_VICE2_FME_0_0_H__

/***************************************************************************
 *VICE2_FME_0_0 - Fine Motion Estimation Registers 0 0
 ***************************************************************************/
#define BCHP_VICE2_FME_0_0_FW_CONTROL            0x00700c00 /* FME FW control */
#define BCHP_VICE2_FME_0_0_CONFIG                0x00700c04 /* FME configuration */
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE         0x00700c08 /* FME reference picture configuration */
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE          0x00700c0c /* Current and reference picture size */
#define BCHP_VICE2_FME_0_0_LUMA_ADDR_TOP_FRAME   0x00700c10 /* DRAM starting address for current picture Luma data (top field or frame) */
#define BCHP_VICE2_FME_0_0_LUMA_ADDR_BOTTOM      0x00700c14 /* DRAM starting address for current picture Luma data (bottom field) */
#define BCHP_VICE2_FME_0_0_CHROMA_ADDR_TOP_FRAME 0x00700c18 /* DRAM starting address for current picture Chroma data (top field or frame) */
#define BCHP_VICE2_FME_0_0_CHROMA_ADDR_BOTTOM    0x00700c1c /* DRAM starting address for current picture Chroma data (bottom field) */
#define BCHP_VICE2_FME_0_0_CSC_ADDR_REF0         0x00700c20 /* DRAM starting address for reference picture 0 CSC data */
#define BCHP_VICE2_FME_0_0_CSC_ADDR_REF1         0x00700c24 /* DRAM starting address for reference picture 1 CSC data */
#define BCHP_VICE2_FME_0_0_CODING_STD            0x00700c28 /* FME coding standard */
#define BCHP_VICE2_FME_0_0_LAMBDA                0x00700c2c /* MVD weighting factor (lambda) for cost computation */
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL   0x00700c30 /* Picture and motion vector boundary check control */
#define BCHP_VICE2_FME_0_0_PICTURE_H_BOUNDARY    0x00700c34 /* Out-of-picture horizontal boundary */
#define BCHP_VICE2_FME_0_0_PICTURE_V_BOUNDARY    0x00700c38 /* Out-of-picture vertical boundary */
#define BCHP_VICE2_FME_0_0_RANGE_H_BOUNDARY      0x00700c3c /* Motion vector horizontal boundary */
#define BCHP_VICE2_FME_0_0_RANGE_V_BOUNDARY      0x00700c40 /* Motion vector vertical boundary */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7      0x00700c44 /* CMV priority (1st to 8th) */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_8_9      0x00700c48 /* CMV priority (9th and 10th) */
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING          0x00700c4c /* DRAM image mapping */
#define BCHP_VICE2_FME_0_0_SCRATCH               0x00700c50 /* Scratch Register */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_SEL         0x00700c54 /* FME debug information select register */
#define BCHP_VICE2_FME_0_0_ERR_ENABLE            0x00700c58 /* FME error status enable register */
#define BCHP_VICE2_FME_0_0_REG_STATUS            0x00700c60 /* FME shadow register status */
#define BCHP_VICE2_FME_0_0_STATUS                0x00700c64 /* FME core status */
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC         0x00700c68 /* DINO debug register (FME to MC) */
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD        0x00700c6c /* DINO debug register (FME to IMD) */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_0      0x00700c70 /* FME debug information data register 0 */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_1      0x00700c74 /* FME debug information data register 1 */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_2      0x00700c78 /* FME debug information data register 2 */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_3      0x00700c7c /* FME debug information data register 3 */
#define BCHP_VICE2_FME_0_0_ERR_STATUS            0x00700c80 /* FME error status register */

/***************************************************************************
 *FW_CONTROL - FME FW control
 ***************************************************************************/
/* VICE2_FME_0_0 :: FW_CONTROL :: reserved0 [31:02] */
#define BCHP_VICE2_FME_0_0_FW_CONTROL_reserved0_MASK               0xfffffffc
#define BCHP_VICE2_FME_0_0_FW_CONTROL_reserved0_SHIFT              2

/* VICE2_FME_0_0 :: FW_CONTROL :: PIC_START [01:01] */
#define BCHP_VICE2_FME_0_0_FW_CONTROL_PIC_START_MASK               0x00000002
#define BCHP_VICE2_FME_0_0_FW_CONTROL_PIC_START_SHIFT              1
#define BCHP_VICE2_FME_0_0_FW_CONTROL_PIC_START_DEFAULT            0x00000000
#define BCHP_VICE2_FME_0_0_FW_CONTROL_PIC_START_NULL               0
#define BCHP_VICE2_FME_0_0_FW_CONTROL_PIC_START_START              1

/* VICE2_FME_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE2_FME_0_0_FW_CONTROL_DONE_WR_REG_MASK             0x00000001
#define BCHP_VICE2_FME_0_0_FW_CONTROL_DONE_WR_REG_SHIFT            0
#define BCHP_VICE2_FME_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT          0x00000000
#define BCHP_VICE2_FME_0_0_FW_CONTROL_DONE_WR_REG_NULL             0
#define BCHP_VICE2_FME_0_0_FW_CONTROL_DONE_WR_REG_DONE             1

/***************************************************************************
 *CONFIG - FME configuration
 ***************************************************************************/
/* VICE2_FME_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE2_FME_0_0_CONFIG_AUTO_SHUTOFF_MASK                0x80000000
#define BCHP_VICE2_FME_0_0_CONFIG_AUTO_SHUTOFF_SHIFT               31
#define BCHP_VICE2_FME_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT             0x00000001
#define BCHP_VICE2_FME_0_0_CONFIG_AUTO_SHUTOFF_DISABLE             0
#define BCHP_VICE2_FME_0_0_CONFIG_AUTO_SHUTOFF_ENABLE              1

/* VICE2_FME_0_0 :: CONFIG :: reserved0 [30:26] */
#define BCHP_VICE2_FME_0_0_CONFIG_reserved0_MASK                   0x7c000000
#define BCHP_VICE2_FME_0_0_CONFIG_reserved0_SHIFT                  26

/* VICE2_FME_0_0 :: CONFIG :: DRAM_STRIPE_WIDTH [25:25] */
#define BCHP_VICE2_FME_0_0_CONFIG_DRAM_STRIPE_WIDTH_MASK           0x02000000
#define BCHP_VICE2_FME_0_0_CONFIG_DRAM_STRIPE_WIDTH_SHIFT          25
#define BCHP_VICE2_FME_0_0_CONFIG_DRAM_STRIPE_WIDTH_DEFAULT        0x00000000
#define BCHP_VICE2_FME_0_0_CONFIG_DRAM_STRIPE_WIDTH_64BYTES        0
#define BCHP_VICE2_FME_0_0_CONFIG_DRAM_STRIPE_WIDTH_128BYTES       1

/* VICE2_FME_0_0 :: CONFIG :: OUTPUT_FIRST_CMV [24:24] */
#define BCHP_VICE2_FME_0_0_CONFIG_OUTPUT_FIRST_CMV_MASK            0x01000000
#define BCHP_VICE2_FME_0_0_CONFIG_OUTPUT_FIRST_CMV_SHIFT           24
#define BCHP_VICE2_FME_0_0_CONFIG_OUTPUT_FIRST_CMV_DEFAULT         0x00000000

/* VICE2_FME_0_0 :: CONFIG :: FLAG_SAME_REF [23:23] */
#define BCHP_VICE2_FME_0_0_CONFIG_FLAG_SAME_REF_MASK               0x00800000
#define BCHP_VICE2_FME_0_0_CONFIG_FLAG_SAME_REF_SHIFT              23
#define BCHP_VICE2_FME_0_0_CONFIG_FLAG_SAME_REF_DEFAULT            0x00000000

/* VICE2_FME_0_0 :: CONFIG :: PICTURE_TYPE [22:21] */
#define BCHP_VICE2_FME_0_0_CONFIG_PICTURE_TYPE_MASK                0x00600000
#define BCHP_VICE2_FME_0_0_CONFIG_PICTURE_TYPE_SHIFT               21
#define BCHP_VICE2_FME_0_0_CONFIG_PICTURE_TYPE_DEFAULT             0x00000000
#define BCHP_VICE2_FME_0_0_CONFIG_PICTURE_TYPE_I                   0
#define BCHP_VICE2_FME_0_0_CONFIG_PICTURE_TYPE_P                   1
#define BCHP_VICE2_FME_0_0_CONFIG_PICTURE_TYPE_B                   2

/* VICE2_FME_0_0 :: CONFIG :: reserved1 [20:20] */
#define BCHP_VICE2_FME_0_0_CONFIG_reserved1_MASK                   0x00100000
#define BCHP_VICE2_FME_0_0_CONFIG_reserved1_SHIFT                  20

/* VICE2_FME_0_0 :: CONFIG :: FINAL_RESOLUTION [19:18] */
#define BCHP_VICE2_FME_0_0_CONFIG_FINAL_RESOLUTION_MASK            0x000c0000
#define BCHP_VICE2_FME_0_0_CONFIG_FINAL_RESOLUTION_SHIFT           18
#define BCHP_VICE2_FME_0_0_CONFIG_FINAL_RESOLUTION_DEFAULT         0x00000000
#define BCHP_VICE2_FME_0_0_CONFIG_FINAL_RESOLUTION_INTEGER_PEL     0
#define BCHP_VICE2_FME_0_0_CONFIG_FINAL_RESOLUTION_HALF_PEL        1
#define BCHP_VICE2_FME_0_0_CONFIG_FINAL_RESOLUTION_QUARTER_PEL     2
#define BCHP_VICE2_FME_0_0_CONFIG_FINAL_RESOLUTION_RESERVED        3

/* VICE2_FME_0_0 :: CONFIG :: REF_PRIORITY [17:16] */
#define BCHP_VICE2_FME_0_0_CONFIG_REF_PRIORITY_MASK                0x00030000
#define BCHP_VICE2_FME_0_0_CONFIG_REF_PRIORITY_SHIFT               16
#define BCHP_VICE2_FME_0_0_CONFIG_REF_PRIORITY_DEFAULT             0x00000000
#define BCHP_VICE2_FME_0_0_CONFIG_REF_PRIORITY_REF0_PRIORITY       0
#define BCHP_VICE2_FME_0_0_CONFIG_REF_PRIORITY_REF1_PRIORITY       1
#define BCHP_VICE2_FME_0_0_CONFIG_REF_PRIORITY_REF0_INTERLEAVED_PRIORITY 2
#define BCHP_VICE2_FME_0_0_CONFIG_REF_PRIORITY_REF1_INTERLEAVED_PRIORITY 3

/* VICE2_FME_0_0 :: CONFIG :: MVD_8x8 [15:15] */
#define BCHP_VICE2_FME_0_0_CONFIG_MVD_8x8_MASK                     0x00008000
#define BCHP_VICE2_FME_0_0_CONFIG_MVD_8x8_SHIFT                    15
#define BCHP_VICE2_FME_0_0_CONFIG_MVD_8x8_DEFAULT                  0x00000000
#define BCHP_VICE2_FME_0_0_CONFIG_MVD_8x8_DISABLE                  0
#define BCHP_VICE2_FME_0_0_CONFIG_MVD_8x8_ENABLE                   1

/* VICE2_FME_0_0 :: CONFIG :: FLAG_PMV_UP [14:14] */
#define BCHP_VICE2_FME_0_0_CONFIG_FLAG_PMV_UP_MASK                 0x00004000
#define BCHP_VICE2_FME_0_0_CONFIG_FLAG_PMV_UP_SHIFT                14
#define BCHP_VICE2_FME_0_0_CONFIG_FLAG_PMV_UP_DEFAULT              0x00000001
#define BCHP_VICE2_FME_0_0_CONFIG_FLAG_PMV_UP_DISABLE              0
#define BCHP_VICE2_FME_0_0_CONFIG_FLAG_PMV_UP_ENABLE               1

/* VICE2_FME_0_0 :: CONFIG :: NUM_REQUIRED_PATCH [13:09] */
#define BCHP_VICE2_FME_0_0_CONFIG_NUM_REQUIRED_PATCH_MASK          0x00003e00
#define BCHP_VICE2_FME_0_0_CONFIG_NUM_REQUIRED_PATCH_SHIFT         9
#define BCHP_VICE2_FME_0_0_CONFIG_NUM_REQUIRED_PATCH_DEFAULT       0x00000001

/* VICE2_FME_0_0 :: CONFIG :: CSC_PITCH [08:05] */
#define BCHP_VICE2_FME_0_0_CONFIG_CSC_PITCH_MASK                   0x000001e0
#define BCHP_VICE2_FME_0_0_CONFIG_CSC_PITCH_SHIFT                  5
#define BCHP_VICE2_FME_0_0_CONFIG_CSC_PITCH_DEFAULT                0x0000000f

/* VICE2_FME_0_0 :: CONFIG :: LOW_LATENCY_MODE [04:04] */
#define BCHP_VICE2_FME_0_0_CONFIG_LOW_LATENCY_MODE_MASK            0x00000010
#define BCHP_VICE2_FME_0_0_CONFIG_LOW_LATENCY_MODE_SHIFT           4
#define BCHP_VICE2_FME_0_0_CONFIG_LOW_LATENCY_MODE_DEFAULT         0x00000000
#define BCHP_VICE2_FME_0_0_CONFIG_LOW_LATENCY_MODE_DISABLE         0
#define BCHP_VICE2_FME_0_0_CONFIG_LOW_LATENCY_MODE_ENABLE          1

/* VICE2_FME_0_0 :: CONFIG :: CURR_FIELD_FRAME [03:03] */
#define BCHP_VICE2_FME_0_0_CONFIG_CURR_FIELD_FRAME_MASK            0x00000008
#define BCHP_VICE2_FME_0_0_CONFIG_CURR_FIELD_FRAME_SHIFT           3
#define BCHP_VICE2_FME_0_0_CONFIG_CURR_FIELD_FRAME_DEFAULT         0x00000000
#define BCHP_VICE2_FME_0_0_CONFIG_CURR_FIELD_FRAME_FIELD           1
#define BCHP_VICE2_FME_0_0_CONFIG_CURR_FIELD_FRAME_FRAME           0

/* VICE2_FME_0_0 :: CONFIG :: CURR_FIELD_POLARITY [02:02] */
#define BCHP_VICE2_FME_0_0_CONFIG_CURR_FIELD_POLARITY_MASK         0x00000004
#define BCHP_VICE2_FME_0_0_CONFIG_CURR_FIELD_POLARITY_SHIFT        2
#define BCHP_VICE2_FME_0_0_CONFIG_CURR_FIELD_POLARITY_DEFAULT      0x00000000
#define BCHP_VICE2_FME_0_0_CONFIG_CURR_FIELD_POLARITY_TOP          0
#define BCHP_VICE2_FME_0_0_CONFIG_CURR_FIELD_POLARITY_BOTTOM       1

/* VICE2_FME_0_0 :: CONFIG :: LUMA_STORAGE_FORMAT [01:01] */
#define BCHP_VICE2_FME_0_0_CONFIG_LUMA_STORAGE_FORMAT_MASK         0x00000002
#define BCHP_VICE2_FME_0_0_CONFIG_LUMA_STORAGE_FORMAT_SHIFT        1
#define BCHP_VICE2_FME_0_0_CONFIG_LUMA_STORAGE_FORMAT_DEFAULT      0x00000001
#define BCHP_VICE2_FME_0_0_CONFIG_LUMA_STORAGE_FORMAT_ONE_BUFFER   0
#define BCHP_VICE2_FME_0_0_CONFIG_LUMA_STORAGE_FORMAT_TWO_BUFFER   1

/* VICE2_FME_0_0 :: CONFIG :: CHROMA_STORAGE_FORMAT [00:00] */
#define BCHP_VICE2_FME_0_0_CONFIG_CHROMA_STORAGE_FORMAT_MASK       0x00000001
#define BCHP_VICE2_FME_0_0_CONFIG_CHROMA_STORAGE_FORMAT_SHIFT      0
#define BCHP_VICE2_FME_0_0_CONFIG_CHROMA_STORAGE_FORMAT_DEFAULT    0x00000000
#define BCHP_VICE2_FME_0_0_CONFIG_CHROMA_STORAGE_FORMAT_ONE_BUFFER 0
#define BCHP_VICE2_FME_0_0_CONFIG_CHROMA_STORAGE_FORMAT_TWO_BUFFER 1

/***************************************************************************
 *REF_CONFIGURE - FME reference picture configuration
 ***************************************************************************/
/* VICE2_FME_0_0 :: REF_CONFIGURE :: reserved0 [31:30] */
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_reserved0_MASK            0xc0000000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_reserved0_SHIFT           30

/* VICE2_FME_0_0 :: REF_CONFIGURE :: REF1_IDX [29:26] */
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_IDX_MASK             0x3c000000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_IDX_SHIFT            26
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_IDX_DEFAULT          0x00000000

/* VICE2_FME_0_0 :: REF_CONFIGURE :: REF1_FIELD_FRAME [25:25] */
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_FIELD_FRAME_MASK     0x02000000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_FIELD_FRAME_SHIFT    25
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_FIELD_FRAME_DEFAULT  0x00000000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_FIELD_FRAME_FIELD    1
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_FIELD_FRAME_FRAME    0

/* VICE2_FME_0_0 :: REF_CONFIGURE :: REF1_FIELD_POLARITY [24:24] */
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_FIELD_POLARITY_MASK  0x01000000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_FIELD_POLARITY_SHIFT 24
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_FIELD_POLARITY_DEFAULT 0x00000000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_FIELD_POLARITY_TOP   0
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF1_FIELD_POLARITY_BOTTOM 1

/* VICE2_FME_0_0 :: REF_CONFIGURE :: reserved1 [23:22] */
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_reserved1_MASK            0x00c00000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_reserved1_SHIFT           22

/* VICE2_FME_0_0 :: REF_CONFIGURE :: REF0_IDX [21:18] */
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_IDX_MASK             0x003c0000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_IDX_SHIFT            18
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_IDX_DEFAULT          0x00000000

/* VICE2_FME_0_0 :: REF_CONFIGURE :: REF0_FIELD_FRAME [17:17] */
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_FIELD_FRAME_MASK     0x00020000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_FIELD_FRAME_SHIFT    17
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_FIELD_FRAME_DEFAULT  0x00000000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_FIELD_FRAME_FIELD    1
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_FIELD_FRAME_FRAME    0

/* VICE2_FME_0_0 :: REF_CONFIGURE :: REF0_FIELD_POLARITY [16:16] */
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_FIELD_POLARITY_MASK  0x00010000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_FIELD_POLARITY_SHIFT 16
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_FIELD_POLARITY_DEFAULT 0x00000000
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_FIELD_POLARITY_TOP   0
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_REF0_FIELD_POLARITY_BOTTOM 1

/* VICE2_FME_0_0 :: REF_CONFIGURE :: reserved2 [15:00] */
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_reserved2_MASK            0x0000ffff
#define BCHP_VICE2_FME_0_0_REF_CONFIGURE_reserved2_SHIFT           0

/***************************************************************************
 *PICTURE_SIZE - Current and reference picture size
 ***************************************************************************/
/* VICE2_FME_0_0 :: PICTURE_SIZE :: reserved0 [31:15] */
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE_reserved0_MASK             0xffff8000
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE_reserved0_SHIFT            15

/* VICE2_FME_0_0 :: PICTURE_SIZE :: HSIZE_MB [14:08] */
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE_HSIZE_MB_MASK              0x00007f00
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE_HSIZE_MB_SHIFT             8
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE_HSIZE_MB_DEFAULT           0x00000028

/* VICE2_FME_0_0 :: PICTURE_SIZE :: reserved1 [07:07] */
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE_reserved1_MASK             0x00000080
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE_reserved1_SHIFT            7

/* VICE2_FME_0_0 :: PICTURE_SIZE :: VSIZE_MB [06:00] */
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE_VSIZE_MB_MASK              0x0000007f
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE_VSIZE_MB_SHIFT             0
#define BCHP_VICE2_FME_0_0_PICTURE_SIZE_VSIZE_MB_DEFAULT           0x0000001e

/***************************************************************************
 *LUMA_ADDR_TOP_FRAME - DRAM starting address for current picture Luma data (top field or frame)
 ***************************************************************************/
/* VICE2_FME_0_0 :: LUMA_ADDR_TOP_FRAME :: CURR_LUMA_ADDR [31:00] */
#define BCHP_VICE2_FME_0_0_LUMA_ADDR_TOP_FRAME_CURR_LUMA_ADDR_MASK 0xffffffff
#define BCHP_VICE2_FME_0_0_LUMA_ADDR_TOP_FRAME_CURR_LUMA_ADDR_SHIFT 0
#define BCHP_VICE2_FME_0_0_LUMA_ADDR_TOP_FRAME_CURR_LUMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_ADDR_BOTTOM - DRAM starting address for current picture Luma data (bottom field)
 ***************************************************************************/
/* VICE2_FME_0_0 :: LUMA_ADDR_BOTTOM :: CURR_LUMA_ADDR [31:00] */
#define BCHP_VICE2_FME_0_0_LUMA_ADDR_BOTTOM_CURR_LUMA_ADDR_MASK    0xffffffff
#define BCHP_VICE2_FME_0_0_LUMA_ADDR_BOTTOM_CURR_LUMA_ADDR_SHIFT   0
#define BCHP_VICE2_FME_0_0_LUMA_ADDR_BOTTOM_CURR_LUMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_ADDR_TOP_FRAME - DRAM starting address for current picture Chroma data (top field or frame)
 ***************************************************************************/
/* VICE2_FME_0_0 :: CHROMA_ADDR_TOP_FRAME :: CURR_CHROMA_ADDR [31:00] */
#define BCHP_VICE2_FME_0_0_CHROMA_ADDR_TOP_FRAME_CURR_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_VICE2_FME_0_0_CHROMA_ADDR_TOP_FRAME_CURR_CHROMA_ADDR_SHIFT 0
#define BCHP_VICE2_FME_0_0_CHROMA_ADDR_TOP_FRAME_CURR_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_ADDR_BOTTOM - DRAM starting address for current picture Chroma data (bottom field)
 ***************************************************************************/
/* VICE2_FME_0_0 :: CHROMA_ADDR_BOTTOM :: CURR_CHROMA_ADDR [31:00] */
#define BCHP_VICE2_FME_0_0_CHROMA_ADDR_BOTTOM_CURR_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_VICE2_FME_0_0_CHROMA_ADDR_BOTTOM_CURR_CHROMA_ADDR_SHIFT 0
#define BCHP_VICE2_FME_0_0_CHROMA_ADDR_BOTTOM_CURR_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CSC_ADDR_REF0 - DRAM starting address for reference picture 0 CSC data
 ***************************************************************************/
/* VICE2_FME_0_0 :: CSC_ADDR_REF0 :: CSC_ADDR_REF0 [31:00] */
#define BCHP_VICE2_FME_0_0_CSC_ADDR_REF0_CSC_ADDR_REF0_MASK        0xffffffff
#define BCHP_VICE2_FME_0_0_CSC_ADDR_REF0_CSC_ADDR_REF0_SHIFT       0
#define BCHP_VICE2_FME_0_0_CSC_ADDR_REF0_CSC_ADDR_REF0_DEFAULT     0x00000000

/***************************************************************************
 *CSC_ADDR_REF1 - DRAM starting address for reference picture 1 CSC data
 ***************************************************************************/
/* VICE2_FME_0_0 :: CSC_ADDR_REF1 :: CSC_ADDR_REF1 [31:00] */
#define BCHP_VICE2_FME_0_0_CSC_ADDR_REF1_CSC_ADDR_REF1_MASK        0xffffffff
#define BCHP_VICE2_FME_0_0_CSC_ADDR_REF1_CSC_ADDR_REF1_SHIFT       0
#define BCHP_VICE2_FME_0_0_CSC_ADDR_REF1_CSC_ADDR_REF1_DEFAULT     0x00000000

/***************************************************************************
 *CODING_STD - FME coding standard
 ***************************************************************************/
/* VICE2_FME_0_0 :: CODING_STD :: ALLOW_PARTITON_IDX [31:29] */
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_MASK      0xe0000000
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_SHIFT     29
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_DEFAULT   0x00000000
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_IDX0      0
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_IDX1      1
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_IDX2      2
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_IDX3      3
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_IDX4      4
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_IDX5      5
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_IDX6      6
#define BCHP_VICE2_FME_0_0_CODING_STD_ALLOW_PARTITON_IDX_IDX7      7

/* VICE2_FME_0_0 :: CODING_STD :: reserved0 [28:11] */
#define BCHP_VICE2_FME_0_0_CODING_STD_reserved0_MASK               0x1ffff800
#define BCHP_VICE2_FME_0_0_CODING_STD_reserved0_SHIFT              11

/* VICE2_FME_0_0 :: CODING_STD :: MV_SPREAD [10:10] */
#define BCHP_VICE2_FME_0_0_CODING_STD_MV_SPREAD_MASK               0x00000400
#define BCHP_VICE2_FME_0_0_CODING_STD_MV_SPREAD_SHIFT              10
#define BCHP_VICE2_FME_0_0_CODING_STD_MV_SPREAD_DEFAULT            0x00000000
#define BCHP_VICE2_FME_0_0_CODING_STD_MV_SPREAD_DISABLE            0
#define BCHP_VICE2_FME_0_0_CODING_STD_MV_SPREAD_ENABLE             1

/* VICE2_FME_0_0 :: CODING_STD :: MAX_SUB_MB_RECT_SIZE [09:00] */
#define BCHP_VICE2_FME_0_0_CODING_STD_MAX_SUB_MB_RECT_SIZE_MASK    0x000003ff
#define BCHP_VICE2_FME_0_0_CODING_STD_MAX_SUB_MB_RECT_SIZE_SHIFT   0
#define BCHP_VICE2_FME_0_0_CODING_STD_MAX_SUB_MB_RECT_SIZE_DEFAULT 0x00000000

/***************************************************************************
 *LAMBDA - MVD weighting factor (lambda) for cost computation
 ***************************************************************************/
/* VICE2_FME_0_0 :: LAMBDA :: reserved0 [31:16] */
#define BCHP_VICE2_FME_0_0_LAMBDA_reserved0_MASK                   0xffff0000
#define BCHP_VICE2_FME_0_0_LAMBDA_reserved0_SHIFT                  16

/* VICE2_FME_0_0 :: LAMBDA :: LAMBDA_1 [15:08] */
#define BCHP_VICE2_FME_0_0_LAMBDA_LAMBDA_1_MASK                    0x0000ff00
#define BCHP_VICE2_FME_0_0_LAMBDA_LAMBDA_1_SHIFT                   8
#define BCHP_VICE2_FME_0_0_LAMBDA_LAMBDA_1_DEFAULT                 0x00000000

/* VICE2_FME_0_0 :: LAMBDA :: LAMBDA_0 [07:00] */
#define BCHP_VICE2_FME_0_0_LAMBDA_LAMBDA_0_MASK                    0x000000ff
#define BCHP_VICE2_FME_0_0_LAMBDA_LAMBDA_0_SHIFT                   0
#define BCHP_VICE2_FME_0_0_LAMBDA_LAMBDA_0_DEFAULT                 0x00000000

/***************************************************************************
 *BOUNDARY_CHECK_CTRL - Picture and motion vector boundary check control
 ***************************************************************************/
/* VICE2_FME_0_0 :: BOUNDARY_CHECK_CTRL :: reserved0 [31:02] */
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_reserved0_MASK      0xfffffffc
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_reserved0_SHIFT     2

/* VICE2_FME_0_0 :: BOUNDARY_CHECK_CTRL :: PICTURE_BOUNDARY_CHECK [01:01] */
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_PICTURE_BOUNDARY_CHECK_MASK 0x00000002
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_PICTURE_BOUNDARY_CHECK_SHIFT 1
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_PICTURE_BOUNDARY_CHECK_DEFAULT 0x00000000
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_PICTURE_BOUNDARY_CHECK_DISABLE 0
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_PICTURE_BOUNDARY_CHECK_ENABLE 1

/* VICE2_FME_0_0 :: BOUNDARY_CHECK_CTRL :: RANGE_BOUNDARY_CHECK [00:00] */
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_RANGE_BOUNDARY_CHECK_MASK 0x00000001
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_RANGE_BOUNDARY_CHECK_SHIFT 0
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_RANGE_BOUNDARY_CHECK_DEFAULT 0x00000000
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_RANGE_BOUNDARY_CHECK_DISABLE 0
#define BCHP_VICE2_FME_0_0_BOUNDARY_CHECK_CTRL_RANGE_BOUNDARY_CHECK_ENABLE 1

/***************************************************************************
 *PICTURE_H_BOUNDARY - Out-of-picture horizontal boundary
 ***************************************************************************/
/* VICE2_FME_0_0 :: PICTURE_H_BOUNDARY :: reserved0 [31:20] */
#define BCHP_VICE2_FME_0_0_PICTURE_H_BOUNDARY_reserved0_MASK       0xfff00000
#define BCHP_VICE2_FME_0_0_PICTURE_H_BOUNDARY_reserved0_SHIFT      20

/* VICE2_FME_0_0 :: PICTURE_H_BOUNDARY :: PIC_BOUND_X_MIN [19:10] */
#define BCHP_VICE2_FME_0_0_PICTURE_H_BOUNDARY_PIC_BOUND_X_MIN_MASK 0x000ffc00
#define BCHP_VICE2_FME_0_0_PICTURE_H_BOUNDARY_PIC_BOUND_X_MIN_SHIFT 10
#define BCHP_VICE2_FME_0_0_PICTURE_H_BOUNDARY_PIC_BOUND_X_MIN_DEFAULT 0x00000000

/* VICE2_FME_0_0 :: PICTURE_H_BOUNDARY :: PIC_BOUND_X_MAX [09:00] */
#define BCHP_VICE2_FME_0_0_PICTURE_H_BOUNDARY_PIC_BOUND_X_MAX_MASK 0x000003ff
#define BCHP_VICE2_FME_0_0_PICTURE_H_BOUNDARY_PIC_BOUND_X_MAX_SHIFT 0
#define BCHP_VICE2_FME_0_0_PICTURE_H_BOUNDARY_PIC_BOUND_X_MAX_DEFAULT 0x00000000

/***************************************************************************
 *PICTURE_V_BOUNDARY - Out-of-picture vertical boundary
 ***************************************************************************/
/* VICE2_FME_0_0 :: PICTURE_V_BOUNDARY :: reserved0 [31:20] */
#define BCHP_VICE2_FME_0_0_PICTURE_V_BOUNDARY_reserved0_MASK       0xfff00000
#define BCHP_VICE2_FME_0_0_PICTURE_V_BOUNDARY_reserved0_SHIFT      20

/* VICE2_FME_0_0 :: PICTURE_V_BOUNDARY :: PIC_BOUND_Y_MIN [19:10] */
#define BCHP_VICE2_FME_0_0_PICTURE_V_BOUNDARY_PIC_BOUND_Y_MIN_MASK 0x000ffc00
#define BCHP_VICE2_FME_0_0_PICTURE_V_BOUNDARY_PIC_BOUND_Y_MIN_SHIFT 10
#define BCHP_VICE2_FME_0_0_PICTURE_V_BOUNDARY_PIC_BOUND_Y_MIN_DEFAULT 0x00000000

/* VICE2_FME_0_0 :: PICTURE_V_BOUNDARY :: PIC_BOUND_Y_MAX [09:00] */
#define BCHP_VICE2_FME_0_0_PICTURE_V_BOUNDARY_PIC_BOUND_Y_MAX_MASK 0x000003ff
#define BCHP_VICE2_FME_0_0_PICTURE_V_BOUNDARY_PIC_BOUND_Y_MAX_SHIFT 0
#define BCHP_VICE2_FME_0_0_PICTURE_V_BOUNDARY_PIC_BOUND_Y_MAX_DEFAULT 0x00000000

/***************************************************************************
 *RANGE_H_BOUNDARY - Motion vector horizontal boundary
 ***************************************************************************/
/* VICE2_FME_0_0 :: RANGE_H_BOUNDARY :: reserved0 [31:24] */
#define BCHP_VICE2_FME_0_0_RANGE_H_BOUNDARY_reserved0_MASK         0xff000000
#define BCHP_VICE2_FME_0_0_RANGE_H_BOUNDARY_reserved0_SHIFT        24

/* VICE2_FME_0_0 :: RANGE_H_BOUNDARY :: RANGE_BOUND_X_MIN [23:12] */
#define BCHP_VICE2_FME_0_0_RANGE_H_BOUNDARY_RANGE_BOUND_X_MIN_MASK 0x00fff000
#define BCHP_VICE2_FME_0_0_RANGE_H_BOUNDARY_RANGE_BOUND_X_MIN_SHIFT 12
#define BCHP_VICE2_FME_0_0_RANGE_H_BOUNDARY_RANGE_BOUND_X_MIN_DEFAULT 0x00000000

/* VICE2_FME_0_0 :: RANGE_H_BOUNDARY :: RANGE_BOUND_X_MAX [11:00] */
#define BCHP_VICE2_FME_0_0_RANGE_H_BOUNDARY_RANGE_BOUND_X_MAX_MASK 0x00000fff
#define BCHP_VICE2_FME_0_0_RANGE_H_BOUNDARY_RANGE_BOUND_X_MAX_SHIFT 0
#define BCHP_VICE2_FME_0_0_RANGE_H_BOUNDARY_RANGE_BOUND_X_MAX_DEFAULT 0x00000000

/***************************************************************************
 *RANGE_V_BOUNDARY - Motion vector vertical boundary
 ***************************************************************************/
/* VICE2_FME_0_0 :: RANGE_V_BOUNDARY :: reserved0 [31:24] */
#define BCHP_VICE2_FME_0_0_RANGE_V_BOUNDARY_reserved0_MASK         0xff000000
#define BCHP_VICE2_FME_0_0_RANGE_V_BOUNDARY_reserved0_SHIFT        24

/* VICE2_FME_0_0 :: RANGE_V_BOUNDARY :: RANGE_BOUND_Y_MIN [23:12] */
#define BCHP_VICE2_FME_0_0_RANGE_V_BOUNDARY_RANGE_BOUND_Y_MIN_MASK 0x00fff000
#define BCHP_VICE2_FME_0_0_RANGE_V_BOUNDARY_RANGE_BOUND_Y_MIN_SHIFT 12
#define BCHP_VICE2_FME_0_0_RANGE_V_BOUNDARY_RANGE_BOUND_Y_MIN_DEFAULT 0x00000000

/* VICE2_FME_0_0 :: RANGE_V_BOUNDARY :: RANGE_BOUND_Y_MAX [11:00] */
#define BCHP_VICE2_FME_0_0_RANGE_V_BOUNDARY_RANGE_BOUND_Y_MAX_MASK 0x00000fff
#define BCHP_VICE2_FME_0_0_RANGE_V_BOUNDARY_RANGE_BOUND_Y_MAX_SHIFT 0
#define BCHP_VICE2_FME_0_0_RANGE_V_BOUNDARY_RANGE_BOUND_Y_MAX_DEFAULT 0x00000000

/***************************************************************************
 *CMV_PRIORITY_0_7 - CMV priority (1st to 8th)
 ***************************************************************************/
/* VICE2_FME_0_0 :: CMV_PRIORITY_0_7 :: CMV_PRIORITY_0 [31:28] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_0_MASK    0xf0000000
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_0_SHIFT   28
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_0_DEFAULT 0x00000009

/* VICE2_FME_0_0 :: CMV_PRIORITY_0_7 :: CMV_PRIORITY_1 [27:24] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_1_MASK    0x0f000000
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_1_SHIFT   24
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_1_DEFAULT 0x00000000

/* VICE2_FME_0_0 :: CMV_PRIORITY_0_7 :: CMV_PRIORITY_2 [23:20] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_2_MASK    0x00f00000
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_2_SHIFT   20
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_2_DEFAULT 0x00000002

/* VICE2_FME_0_0 :: CMV_PRIORITY_0_7 :: CMV_PRIORITY_3 [19:16] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_3_MASK    0x000f0000
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_3_SHIFT   16
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_3_DEFAULT 0x00000007

/* VICE2_FME_0_0 :: CMV_PRIORITY_0_7 :: CMV_PRIORITY_4 [15:12] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_4_MASK    0x0000f000
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_4_SHIFT   12
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_4_DEFAULT 0x00000004

/* VICE2_FME_0_0 :: CMV_PRIORITY_0_7 :: CMV_PRIORITY_5 [11:08] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_5_MASK    0x00000f00
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_5_SHIFT   8
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_5_DEFAULT 0x00000005

/* VICE2_FME_0_0 :: CMV_PRIORITY_0_7 :: CMV_PRIORITY_6 [07:04] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_6_MASK    0x000000f0
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_6_SHIFT   4
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_6_DEFAULT 0x00000001

/* VICE2_FME_0_0 :: CMV_PRIORITY_0_7 :: CMV_PRIORITY_7 [03:00] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_7_MASK    0x0000000f
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_7_SHIFT   0
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_0_7_CMV_PRIORITY_7_DEFAULT 0x00000003

/***************************************************************************
 *CMV_PRIORITY_8_9 - CMV priority (9th and 10th)
 ***************************************************************************/
/* VICE2_FME_0_0 :: CMV_PRIORITY_8_9 :: reserved0 [31:08] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_8_9_reserved0_MASK         0xffffff00
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_8_9_reserved0_SHIFT        8

/* VICE2_FME_0_0 :: CMV_PRIORITY_8_9 :: CMV_PRIORITY_8 [07:04] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_8_9_CMV_PRIORITY_8_MASK    0x000000f0
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_8_9_CMV_PRIORITY_8_SHIFT   4
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_8_9_CMV_PRIORITY_8_DEFAULT 0x00000006

/* VICE2_FME_0_0 :: CMV_PRIORITY_8_9 :: CMV_PRIORITY_9 [03:00] */
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_8_9_CMV_PRIORITY_9_MASK    0x0000000f
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_8_9_CMV_PRIORITY_9_SHIFT   0
#define BCHP_VICE2_FME_0_0_CMV_PRIORITY_8_9_CMV_PRIORITY_9_DEFAULT 0x00000008

/***************************************************************************
 *DRAM_MAPPING - DRAM image mapping
 ***************************************************************************/
/* VICE2_FME_0_0 :: DRAM_MAPPING :: reserved0 [31:26] */
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING_reserved0_MASK             0xfc000000
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING_reserved0_SHIFT            26

/* VICE2_FME_0_0 :: DRAM_MAPPING :: DRAM_NMBY_LUMA [25:16] */
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING_DRAM_NMBY_LUMA_MASK        0x03ff0000
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING_DRAM_NMBY_LUMA_SHIFT       16
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING_DRAM_NMBY_LUMA_DEFAULT     0x00000000

/* VICE2_FME_0_0 :: DRAM_MAPPING :: reserved1 [15:10] */
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING_reserved1_MASK             0x0000fc00
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING_reserved1_SHIFT            10

/* VICE2_FME_0_0 :: DRAM_MAPPING :: DRAM_NMBY_CHROMA [09:00] */
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING_DRAM_NMBY_CHROMA_MASK      0x000003ff
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING_DRAM_NMBY_CHROMA_SHIFT     0
#define BCHP_VICE2_FME_0_0_DRAM_MAPPING_DRAM_NMBY_CHROMA_DEFAULT   0x00000000

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE2_FME_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_FME_0_0_SCRATCH_VALUE_MASK                      0xffffffff
#define BCHP_VICE2_FME_0_0_SCRATCH_VALUE_SHIFT                     0
#define BCHP_VICE2_FME_0_0_SCRATCH_VALUE_DEFAULT                   0x00000000

/***************************************************************************
 *FME_DEBUG_SEL - FME debug information select register
 ***************************************************************************/
/* VICE2_FME_0_0 :: FME_DEBUG_SEL :: reserved0 [31:08] */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_SEL_reserved0_MASK            0xffffff00
#define BCHP_VICE2_FME_0_0_FME_DEBUG_SEL_reserved0_SHIFT           8

/* VICE2_FME_0_0 :: FME_DEBUG_SEL :: MUX_SEL [07:00] */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_SEL_MUX_SEL_MASK              0x000000ff
#define BCHP_VICE2_FME_0_0_FME_DEBUG_SEL_MUX_SEL_SHIFT             0
#define BCHP_VICE2_FME_0_0_FME_DEBUG_SEL_MUX_SEL_DEFAULT           0x00000000

/***************************************************************************
 *ERR_ENABLE - FME error status enable register
 ***************************************************************************/
/* VICE2_FME_0_0 :: ERR_ENABLE :: ERR_ENABLE [31:00] */
#define BCHP_VICE2_FME_0_0_ERR_ENABLE_ERR_ENABLE_MASK              0xffffffff
#define BCHP_VICE2_FME_0_0_ERR_ENABLE_ERR_ENABLE_SHIFT             0
#define BCHP_VICE2_FME_0_0_ERR_ENABLE_ERR_ENABLE_DEFAULT           0x00000000

/***************************************************************************
 *REG_STATUS - FME shadow register status
 ***************************************************************************/
/* VICE2_FME_0_0 :: REG_STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_FME_0_0_REG_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_VICE2_FME_0_0_REG_STATUS_reserved0_SHIFT              1

/* VICE2_FME_0_0 :: REG_STATUS :: SHADOW_REGS [00:00] */
#define BCHP_VICE2_FME_0_0_REG_STATUS_SHADOW_REGS_MASK             0x00000001
#define BCHP_VICE2_FME_0_0_REG_STATUS_SHADOW_REGS_SHIFT            0
#define BCHP_VICE2_FME_0_0_REG_STATUS_SHADOW_REGS_DEFAULT          0x00000001
#define BCHP_VICE2_FME_0_0_REG_STATUS_SHADOW_REGS_WAIT             0
#define BCHP_VICE2_FME_0_0_REG_STATUS_SHADOW_REGS_AVAILABLE        1

/***************************************************************************
 *STATUS - FME core status
 ***************************************************************************/
/* VICE2_FME_0_0 :: STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_FME_0_0_STATUS_reserved0_MASK                   0xfffffffe
#define BCHP_VICE2_FME_0_0_STATUS_reserved0_SHIFT                  1

/* VICE2_FME_0_0 :: STATUS :: FME_STATUS [00:00] */
#define BCHP_VICE2_FME_0_0_STATUS_FME_STATUS_MASK                  0x00000001
#define BCHP_VICE2_FME_0_0_STATUS_FME_STATUS_SHIFT                 0
#define BCHP_VICE2_FME_0_0_STATUS_FME_STATUS_DEFAULT               0x00000000
#define BCHP_VICE2_FME_0_0_STATUS_FME_STATUS_IDLE                  0
#define BCHP_VICE2_FME_0_0_STATUS_FME_STATUS_BUSY                  1

/***************************************************************************
 *DINO_DEBUG_MC - DINO debug register (FME to MC)
 ***************************************************************************/
/* VICE2_FME_0_0 :: DINO_DEBUG_MC :: reserved0 [31:15] */
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC_reserved0_MASK            0xffff8000
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC_reserved0_SHIFT           15

/* VICE2_FME_0_0 :: DINO_DEBUG_MC :: MBCNT_X [14:08] */
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC_MBCNT_X_MASK              0x00007f00
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC_MBCNT_X_SHIFT             8
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC_MBCNT_X_DEFAULT           0x00000000

/* VICE2_FME_0_0 :: DINO_DEBUG_MC :: reserved1 [07:07] */
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC_reserved1_MASK            0x00000080
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC_reserved1_SHIFT           7

/* VICE2_FME_0_0 :: DINO_DEBUG_MC :: MBCNT_Y [06:00] */
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC_MBCNT_Y_MASK              0x0000007f
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC_MBCNT_Y_SHIFT             0
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_MC_MBCNT_Y_DEFAULT           0x00000000

/***************************************************************************
 *DINO_DEBUG_IMD - DINO debug register (FME to IMD)
 ***************************************************************************/
/* VICE2_FME_0_0 :: DINO_DEBUG_IMD :: reserved0 [31:15] */
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD_reserved0_MASK           0xffff8000
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD_reserved0_SHIFT          15

/* VICE2_FME_0_0 :: DINO_DEBUG_IMD :: MBCNT_X [14:08] */
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD_MBCNT_X_MASK             0x00007f00
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD_MBCNT_X_SHIFT            8
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD_MBCNT_X_DEFAULT          0x00000000

/* VICE2_FME_0_0 :: DINO_DEBUG_IMD :: reserved1 [07:07] */
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD_reserved1_MASK           0x00000080
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD_reserved1_SHIFT          7

/* VICE2_FME_0_0 :: DINO_DEBUG_IMD :: MBCNT_Y [06:00] */
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD_MBCNT_Y_MASK             0x0000007f
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD_MBCNT_Y_SHIFT            0
#define BCHP_VICE2_FME_0_0_DINO_DEBUG_IMD_MBCNT_Y_DEFAULT          0x00000000

/***************************************************************************
 *FME_DEBUG_INFO_0 - FME debug information data register 0
 ***************************************************************************/
/* VICE2_FME_0_0 :: FME_DEBUG_INFO_0 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_0_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_0_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_0_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *FME_DEBUG_INFO_1 - FME debug information data register 1
 ***************************************************************************/
/* VICE2_FME_0_0 :: FME_DEBUG_INFO_1 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_1_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_1_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_1_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *FME_DEBUG_INFO_2 - FME debug information data register 2
 ***************************************************************************/
/* VICE2_FME_0_0 :: FME_DEBUG_INFO_2 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_2_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_2_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_2_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *FME_DEBUG_INFO_3 - FME debug information data register 3
 ***************************************************************************/
/* VICE2_FME_0_0 :: FME_DEBUG_INFO_3 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_3_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_3_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_FME_0_0_FME_DEBUG_INFO_3_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *ERR_STATUS - FME error status register
 ***************************************************************************/
/* VICE2_FME_0_0 :: ERR_STATUS :: ERR_STATUS [31:00] */
#define BCHP_VICE2_FME_0_0_ERR_STATUS_ERR_STATUS_MASK              0xffffffff
#define BCHP_VICE2_FME_0_0_ERR_STATUS_ERR_STATUS_SHIFT             0
#define BCHP_VICE2_FME_0_0_ERR_STATUS_ERR_STATUS_DEFAULT           0x00000000

#endif /* #ifndef BCHP_VICE2_FME_0_0_H__ */

/* End of File */
