# ğŸ‘‹ Hi, I'm Anil Rongala
ğŸ”— [LinkedIn](https://www.linkedin.com/in/anil-rongala/) | ğŸ”— [GitHub](https://github.com/ANIL-RONGALA)

---
## ğŸ‘¨â€ğŸ“ About Me

I'm a graduate student in **Electrical Engineering** from the **University of Houston**, with a strong foundation in **embedded systems**, **digital design**, and **parallel computing**. I have hands-on experience in **PCB design**, **microcontroller programming**, **SystemVerilog/UVM**, and **C++ graphics development**. My work spans both hardware and software domains, and I enjoy building end-to-end solutions that are technically sound and practically impactful.

---

## ğŸ’¡ Interests & Domains

- Embedded Systems & RTOS (STM32, MSP430, FreeRTOS)
- Digital Design & Verification (Verilog, SystemVerilog, UVM)
- Parallel Computing (CUDA, Multithreading in C++)
- Computer Architecture & Robotics
- PCB Design & Signal Integrity (KiCad, LTspice)
- Scene Rendering & Computer Graphics

---

## ğŸ”§ Technologies & Tools

**Languages**: C, C++, Java, Python, Verilog, SystemVerilog, Embedded C, CUDA, MATLAB, Assembly  
**Tools**: STM32CubeIDE, Code Composer Studio, ModelSim, Quartus Prime, Vivado, Cadence, KiCad  
**Other**: FreeRTOS, GLM, Boost, Linux, Git, Simulink, HSPICE, BMP rendering, VLSI Design

---

## ğŸ› ï¸ Highlight Projects

### ğŸ”¹ [Multithreaded Ray Tracer](https://github.com/ANIL-RONGALA)
A C++ ray tracing engine with scene parsing, lighting, and shading. Uses multithreading for faster performance and outputs rendered images in BMP format.

### ğŸ”¹ [UVM-Based ALU Testbench](https://github.com/ANIL-RONGALA)
Custom ALU verification using SystemVerilog and UVM. Designed testbenches with sequencers, monitors, and TLM communication.

### ğŸ”¹ [Step Counter with FreeRTOS](https://github.com/ANIL-RONGALA)
Embedded step counter using STM32L4 and FreeRTOS, with I2C, SPI, and real-time sensor integration.

### ğŸ”¹ [ROM-Based FPGA Morse Code Challenge](https://github.com/ANIL-RONGALA)
Verilog-based FPGA game featuring authentication, score tracking, and ROM/RAM-based level logic.

### ğŸ”¹ [Digital Temp Monitor (MSP430)](https://github.com/ANIL-RONGALA)
Designed a real-time digital temperature monitor using ADC + UART on MSP430.

### ğŸ”¹ [UART-Controller-Design-Verification-SystemVerilog-UVM](https://github.com/ANIL-RONGALA)
Implemented and verified a memory-mapped UART controller in SystemVerilog using a UVM testbench.

---

## ğŸ“š Education

**University of Houston** â€” MS in Electrical Engineering *(Aug 2023 â€“ May 2025)*  
**Raghu Institute of Technology** â€” B.Tech in Electrical and Electronics Engineering *(2018 â€“ 2022)*

---

## ğŸ“ˆ Let's Connect!

I'm always looking for exciting collaborations in **embedded systems**, **EDA tools**, and **hardware acceleration**.  
Feel free to reach out via [LinkedIn](https://linkedin.com/in/anil-rongala) or check out more of my work on [GitHub](https://github.com/ANIL-RONGALA).

---
