
---------- Begin Simulation Statistics ----------
final_tick                                 1084109200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182947                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   317818                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.24                       # Real time elapsed on the host
host_tick_rate                               96489589                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2055493                       # Number of instructions simulated
sim_ops                                       3570845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001084                       # Number of seconds simulated
sim_ticks                                  1084109200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435684                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24225                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            461684                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237704                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          435684                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197980                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487863                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11280                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12154                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2355835                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1933341                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24307                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     342722                       # Number of branches committed
system.cpu.commit.bw_lim_events                592852                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          889209                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2055493                       # Number of instructions committed
system.cpu.commit.committedOps                3570845                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2318731                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.540000                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723876                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1151170     49.65%     49.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       177608      7.66%     57.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169474      7.31%     64.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227627      9.82%     74.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       592852     25.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2318731                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9460                       # Number of function calls committed.
system.cpu.commit.int_insts                   3516679                       # Number of committed integer instructions.
system.cpu.commit.loads                        488194                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20165      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2811995     78.75%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1787      0.05%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          469156     13.14%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157901      4.42%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3570845                       # Class of committed instruction
system.cpu.commit.refs                         658164                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2055493                       # Number of Instructions Simulated
system.cpu.committedOps                       3570845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.318552                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.318552                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7723                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33407                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48305                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4355                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1023293                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4677196                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289900                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1134711                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24375                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88791                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      572178                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2028                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      190162                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      487863                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    238985                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2209837                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4607                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2829170                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           599                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48750                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180005                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             326140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             248984                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043869                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2561070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931257                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1218834     47.59%     47.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73885      2.88%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58099      2.27%     52.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75736      2.96%     55.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1134516     44.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2561070                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118529                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64783                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    216270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    216269600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    216269600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    216269600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    216269600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    216269600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8733600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8732800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4346800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4302800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4511200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4548400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77759600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77684400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77692800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77712800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1645844400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28711                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   373511                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.515078                       # Inst execution rate
system.cpu.iew.exec_refs                       764068                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     190151                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  683060                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                604478                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                914                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               616                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               200739                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4459978                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                573917                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34415                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4106277                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3278                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9454                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24375                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15548                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40328                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116282                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30768                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20592                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8119                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5768310                       # num instructions consuming a value
system.cpu.iew.wb_count                       4084317                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566126                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3265589                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.506976                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4091225                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6365784                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3533231                       # number of integer regfile writes
system.cpu.ipc                               0.758408                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.758408                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26081      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3244046     78.35%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1809      0.04%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41857      1.01%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4263      0.10%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1240      0.03%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6788      0.16%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14780      0.36%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13669      0.33%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7034      0.17%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2002      0.05%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               559817     13.52%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              179163      4.33%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24467      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13679      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4140695                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88884                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179027                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85736                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127424                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4025730                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10681707                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3998581                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5221757                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4458903                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4140695                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1075                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          889122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18277                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            343                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1320324                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2561070                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1162485     45.39%     45.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172694      6.74%     52.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              299057     11.68%     63.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              337449     13.18%     76.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              589385     23.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2561070                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.527777                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      239085                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11718                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4339                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               604478                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200739                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1547584                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2710274                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  831324                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4902534                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46516                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   340174                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25089                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6209                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12027010                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4602340                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6303003                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1164948                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71995                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24375                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                181049                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1400446                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150701                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7315490                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19200                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    206674                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            913                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6185933                       # The number of ROB reads
system.cpu.rob.rob_writes                     9163366                       # The number of ROB writes
system.cpu.timesIdled                            1467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37506                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              412                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          775                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            775                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              161                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1339                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7879                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1345                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1345                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11993                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       939328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       939328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  939328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13338                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13338    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13338                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11193977                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28969923                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17313                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4103                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23306                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1077                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2080                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2080                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17313                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7545                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49352                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56897                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1251584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1417920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10375                       # Total snoops (count)
system.l2bus.snoopTraffic                       85824                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29766                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014110                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117947                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29346     98.59%     98.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                      420      1.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29766                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20150799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18600455                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3121998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1084109200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       235686                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           235686                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       235686                       # number of overall hits
system.cpu.icache.overall_hits::total          235686                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3298                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3298                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3298                       # number of overall misses
system.cpu.icache.overall_misses::total          3298                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168798000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168798000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168798000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168798000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       238984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       238984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       238984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       238984                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013800                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013800                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013800                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013800                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51181.928441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51181.928441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51181.928441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51181.928441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          697                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          697                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2601                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2601                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133337200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133337200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133337200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133337200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010884                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010884                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010884                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010884                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51263.821607                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51263.821607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51263.821607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51263.821607                       # average overall mshr miss latency
system.cpu.icache.replacements                   2345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       235686                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          235686                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3298                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3298                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168798000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168798000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       238984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       238984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013800                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013800                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51181.928441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51181.928441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133337200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133337200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51263.821607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51263.821607                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.460747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              205905                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.805970                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.460747                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            480569                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           480569                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       665936                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           665936                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       665936                       # number of overall hits
system.cpu.dcache.overall_hits::total          665936                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34765                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34765                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34765                       # number of overall misses
system.cpu.dcache.overall_misses::total         34765                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684977999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684977999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684977999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684977999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       700701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       700701                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       700701                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       700701                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48467.654221                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48467.654221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48467.654221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48467.654221                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27536                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.961074                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1742                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2764                       # number of writebacks
system.cpu.dcache.writebacks::total              2764                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22201                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16792                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576223199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576223199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576223199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241455532                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    817678731                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017931                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017931                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017931                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023965                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45863.037170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45863.037170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45863.037170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57108.687796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48694.540912                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       498075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          498075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1580250000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1580250000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48399.693721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48399.693721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474478000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474478000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019754                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019754                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45257.344525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45257.344525                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104727999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104727999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49516.784397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49516.784397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2080                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2080                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101745199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101745199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48915.961058                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48915.961058                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4228                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4228                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241455532                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241455532                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57108.687796                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57108.687796                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.449623                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632511                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.113584                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.861997                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.587626                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1418194                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1418194                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             781                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4971                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          907                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6659                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            781                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4971                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          907                       # number of overall hits
system.l2cache.overall_hits::total               6659                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1818                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7593                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3321                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12732                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1818                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7593                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3321                       # number of overall misses
system.l2cache.overall_misses::total            12732                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123629200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519087600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231484987                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    874201787                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123629200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519087600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231484987                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    874201787                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2599                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12564                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19391                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2599                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12564                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19391                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.699500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604346                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.785478                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656593                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.699500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604346                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.785478                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656593                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68002.860286                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68363.966812                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69703.398675                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68661.780317                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68002.860286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68363.966812                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69703.398675                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68661.780317                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1339                       # number of writebacks
system.l2cache.writebacks::total                 1339                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           24                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1818                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3297                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12700                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1818                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3297                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          638                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13338                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    109085200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458165600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204412611                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    771663411                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    109085200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458165600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204412611                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     37922986                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    809586397                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.699500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603709                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.779801                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654943                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.699500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603709                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.779801                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687845                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60002.860286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60404.166117                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61999.578708                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60760.898504                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60002.860286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60404.166117                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61999.578708                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59440.416928                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60697.735568                       # average overall mshr miss latency
system.l2cache.replacements                      9296                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2764                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2764                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2764                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2764                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          638                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          638                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     37922986                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     37922986                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59440.416928                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59440.416928                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          732                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              732                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1348                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1348                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93038400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93038400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2080                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2080                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.648077                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.648077                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69019.584570                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69019.584570                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1345                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1345                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82220400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82220400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.646635                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.646635                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61130.408922                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61130.408922                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          781                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4239                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          907                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5927                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1818                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3321                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11384                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123629200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426049200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231484987                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    781163387                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2599                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10484                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4228                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17311                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.699500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595670                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.785478                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657617                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68002.860286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68222.449960                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69703.398675                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68619.412070                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1818                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6240                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3297                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11355                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    109085200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375945200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204412611                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    689443011                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.699500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595193                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.779801                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655941                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60002.860286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60247.628205                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61999.578708                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60717.129987                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3706.260834                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25214                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9296                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.712349                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.139849                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   282.888595                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2362.469049                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   892.141491                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.621851                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002964                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069065                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576775                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217808                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038238                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904849                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1187                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2909                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1031                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1895                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289795                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710205                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313368                       # Number of tag accesses
system.l2cache.tags.data_accesses              313368                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1084109200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       211008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              853632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116352                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116352                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1818                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3297                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          638                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13338                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1339                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107324982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          447777770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194637219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     37664102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              787404073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107324982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107324982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79047387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79047387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79047387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107324982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         447777770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194637219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     37664102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             866451461                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1265992400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1147639                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403764                       # Number of bytes of host memory used
host_op_rate                                  1958480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.48                       # Real time elapsed on the host
host_tick_rate                               73339829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2846071                       # Number of instructions simulated
sim_ops                                       4857015                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000182                       # Number of seconds simulated
sim_ticks                                   181883200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                50283                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               488                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             50250                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              49709                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50283                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              574                       # Number of indirect misses.
system.cpu.branchPred.lookups                   50378                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      56                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           78                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2905213                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   791893                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               488                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      49894                       # Number of branches committed
system.cpu.commit.bw_lim_events                245582                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5087                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               790578                       # Number of instructions committed
system.cpu.commit.committedOps                1286170                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       451620                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.847903                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.392112                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4221      0.93%      0.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       150247     33.27%     34.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1115      0.25%     34.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        50455     11.17%     45.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       245582     54.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       451620                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                   1285592                       # Number of committed integer instructions.
system.cpu.commit.loads                         98944                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          445      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1137065     88.41%     88.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           98828      7.68%     96.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          49397      3.84%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1286170                       # Class of committed instruction
system.cpu.commit.refs                         148413                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      790578                       # Number of Instructions Simulated
system.cpu.committedOps                       1286170                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.575159                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.575159                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           22                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           22                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3309                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1296758                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   100242                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    348180                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    488                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   952                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      100001                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       49543                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       50378                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     99607                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        352570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    22                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         798670                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     976                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.110792                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             100113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              49765                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.756446                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             453171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.867143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.675925                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   103282     22.79%     22.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      516      0.11%     22.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    49278     10.87%     33.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      146      0.03%     33.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   299949     66.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               453171                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       681                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      423                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     75919600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     75920000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     75919600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     75919600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     75919600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     75919600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     14962000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     14961600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     14960000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     14958800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      515507600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  506                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    49995                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.835044                       # Inst execution rate
system.cpu.iew.exec_refs                       149540                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      49543                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2430                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                100098                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                49571                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1291257                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 99997                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               153                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1289117                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   101                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    488                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   117                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               45                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1154                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          103                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          105                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            401                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2957772                       # num instructions consuming a value
system.cpu.iew.wb_count                       1288267                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.384667                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1137757                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.833174                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1288680                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2472052                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1188342                       # number of integer regfile writes
system.cpu.ipc                               1.738650                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.738650                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               501      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1138796     88.33%     88.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.00%     88.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  36      0.00%     88.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   37      0.00%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.01%     88.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   79      0.01%     88.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.00%     88.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 23      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                99835      7.74%     96.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               49483      3.84%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             212      0.02%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             75      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1289270                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     604                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1218                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          558                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1084                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1288165                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3030553                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1287709                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1295260                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1291236                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1289270                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                60                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        12147                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        453171                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.844997                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.134983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3947      0.87%      0.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               53802     11.87%     12.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              147361     32.52%     45.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               51498     11.36%     56.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              196563     43.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          453171                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.835380                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       99607                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                14                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               100098                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               49571                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  249593                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           454708                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2702                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1977145                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     61                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   100745                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     41                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5654359                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1294889                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1991122                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    348614                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    119                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    488                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   278                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    13976                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1073                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2483357                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       370                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1497295                       # The number of ROB reads
system.cpu.rob.rob_writes                     2584068                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           70                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            140                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            71                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 35                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               32                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            35                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                35                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      35    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  35                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34805                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              75795                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  70                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            17                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             70                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           78                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          132                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     210                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                35                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                105                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019048                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.137348                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      103     98.10%     98.10% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      1.90%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  105                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               52800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                71584                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               31599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       181883200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        99580                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            99580                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        99580                       # number of overall hits
system.cpu.icache.overall_hits::total           99580                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             27                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            27                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1273200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1273200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1273200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1273200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        99607                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        99607                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        99607                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        99607                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47155.555556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47155.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47155.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47155.555556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1246800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1246800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1246800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1246800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47953.846154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47953.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47953.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47953.846154                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        99580                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           99580                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            27                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1273200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1273200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        99607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        99607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47155.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47155.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1246800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1246800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47953.846154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47953.846154                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5568                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            214.153846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            199240                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           199240                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       149353                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           149353                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       149353                       # number of overall hits
system.cpu.dcache.overall_hits::total          149353                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           68                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             68                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           68                       # number of overall misses
system.cpu.dcache.overall_misses::total            68                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3117200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3117200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3117200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3117200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       149421                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       149421                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       149421                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       149421                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000455                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45841.176471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45841.176471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45841.176471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45841.176471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           39                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           29                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1190800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1190800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1190800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       486783                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1677583                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000194                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000194                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000294                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41062.068966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41062.068966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41062.068966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 32452.200000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38126.886364                       # average overall mshr miss latency
system.cpu.dcache.replacements                     44                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        99884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           99884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3117200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3117200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        99952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        99952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45841.176471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45841.176471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1190800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1190800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41062.068966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41062.068966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        49469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       486783                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       486783                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 32452.200000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 32452.200000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 548                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                44                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.454545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   814.070663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   209.929337                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.794991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.205009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          210                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          814                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          814                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.205078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            298886                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           298886                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  35                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                 35                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                35                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            6                       # number of overall misses
system.l2cache.overall_misses::total               35                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1122400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1029600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       397995                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2549995                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1122400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1029600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       397995                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2549995                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              70                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           15                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             70                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.576923                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.482759                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.500000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.576923                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.482759                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.500000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 74826.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 73542.857143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66332.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        72857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 74826.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 73542.857143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66332.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        72857                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1002400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       917600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       349995                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2269995                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1002400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       917600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       349995                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2269995                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.576923                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.482759                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.576923                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.482759                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 66826.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 65542.857143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58332.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        64857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 66826.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 65542.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58332.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        64857                       # average overall mshr miss latency
system.l2cache.replacements                        35                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           35                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1122400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1029600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       397995                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2549995                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.576923                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.482759                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74826.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 73542.857143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66332.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        72857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1002400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       917600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       349995                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2269995                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.576923                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.482759                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 66826.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65542.857143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58332.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        64857                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    124                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   35                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.542857                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           34                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   925.567811                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1955.077302                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1012.354887                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          169                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.225969                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.477314                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.247157                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.041260                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1183                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2913                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1145                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2715                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.288818                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.711182                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1155                       # Number of tag accesses
system.l2cache.tags.data_accesses                1155                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    181883200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5278113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4926238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      2111245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               12315596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5278113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5278113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1407497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1407497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1407497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5278113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4926238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      2111245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              13723093                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1401773200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1871265                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  3239614                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.67                       # Real time elapsed on the host
host_tick_rate                               81381751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3121968                       # Number of instructions simulated
sim_ops                                       5405067                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000136                       # Number of seconds simulated
sim_ticks                                   135780800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                60232                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2883                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             57706                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26828                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           60232                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            33404                       # Number of indirect misses.
system.cpu.branchPred.lookups                   67343                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2177                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    318997                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   175889                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2929                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      56487                       # Number of branches committed
system.cpu.commit.bw_lim_events                 84886                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           56635                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               275897                       # Number of instructions committed
system.cpu.commit.committedOps                 548052                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       285206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.921601                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.654245                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        91063     31.93%     31.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        44217     15.50%     47.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30829     10.81%     58.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34211     12.00%     70.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84886     29.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       285206                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      23028                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4187                       # Number of function calls committed.
system.cpu.commit.int_insts                    530772                       # Number of committed integer instructions.
system.cpu.commit.loads                         72402                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2344      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           408570     74.55%     74.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1920      0.35%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.06%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            975      0.18%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.06%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.03%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3337      0.61%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3456      0.63%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7189      1.31%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.02%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           68900     12.57%     90.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45302      8.27%     99.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3502      0.64%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1590      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            548052                       # Class of committed instruction
system.cpu.commit.refs                         119294                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      275897                       # Number of Instructions Simulated
system.cpu.committedOps                        548052                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.230358                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.230358                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          117                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          261                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          475                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            45                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 32338                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 625484                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    92263                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    170404                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2951                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3382                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       77280                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           114                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       49213                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch.Branches                       67343                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     49246                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        205128                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   829                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         322007                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           286                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    5902                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.198387                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              92918                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              31438                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.948608                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             301338                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.124329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.894361                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   121842     40.43%     40.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16133      5.35%     45.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8708      2.89%     48.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    12028      3.99%     52.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   142627     47.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               301338                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     37759                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    20152                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     29077200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     29077200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     29077200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     29077200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     29077200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     29077200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       469200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       468800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       146000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       146000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       145200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1504400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1504800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1469600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12826000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12805200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12810000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12786000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      233125600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           38114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3617                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    59114                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.712604                       # Inst execution rate
system.cpu.iew.exec_refs                       126402                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      49154                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   20733                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 80561                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                441                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                75                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51589                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              604674                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 77248                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4496                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                581347                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     45                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   226                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2951                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   316                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5254                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8161                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4697                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3167                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            450                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    653808                       # num instructions consuming a value
system.cpu.iew.wb_count                        579638                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620129                       # average fanout of values written-back
system.cpu.iew.wb_producers                    405445                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.707570                       # insts written-back per cycle
system.cpu.iew.wb_sent                         580429                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   866609                       # number of integer regfile reads
system.cpu.int_regfile_writes                  452554                       # number of integer regfile writes
system.cpu.ipc                               0.812772                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.812772                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3029      0.52%      0.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                436156     74.45%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1924      0.33%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   421      0.07%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1095      0.19%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 362      0.06%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  213      0.04%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3543      0.60%     76.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3580      0.61%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7231      1.23%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                219      0.04%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                74390     12.70%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47706      8.14%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3951      0.67%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2020      0.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 585840                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   24579                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               49224                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        24186                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              27442                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 558232                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1424988                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       555452                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            633888                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     603874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    585840                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 800                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           56632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1191                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            606                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        78534                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        301338                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.944129                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.590598                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               93709     31.10%     31.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33454     11.10%     42.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45638     15.15%     57.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               53038     17.60%     74.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               75499     25.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          301338                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.725840                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       49295                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            96                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2543                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1552                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                80561                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51589                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  249449                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           339452                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   24221                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                615347                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    859                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    94622                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    375                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    91                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1584282                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 618727                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              691900                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    171194                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2127                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2951                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4315                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    76577                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             40015                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           929487                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4035                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                296                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5329                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            318                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       805007                       # The number of ROB reads
system.cpu.rob.rob_writes                     1225692                       # The number of ROB writes
system.cpu.timesIdled                             938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         2583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           71                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           5164                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               71                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              5                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                627                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           37                       # Transaction distribution
system.membus.trans_dist::CleanEvict              589                       # Transaction distribution
system.membus.trans_dist::ReadExReq                35                       # Transaction distribution
system.membus.trans_dist::ReadExResp               35                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           627                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        44736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        44736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               662                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     662    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 662                       # Request fanout histogram
system.membus.reqLayer2.occupancy              574864                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1428436                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2537                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           154                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3099                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 44                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                44                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2538                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6449                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1295                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    7744                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       137472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        35072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   172544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               679                       # Total snoops (count)
system.l2bus.snoopTraffic                        2496                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3260                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023313                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.150918                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3184     97.67%     97.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                       76      2.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3260                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              518398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2184320                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2580000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       135780800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        46939                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            46939                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        46939                       # number of overall hits
system.cpu.icache.overall_hits::total           46939                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2307                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2307                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2307                       # number of overall misses
system.cpu.icache.overall_misses::total          2307                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52561200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52561200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52561200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52561200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        49246                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        49246                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        49246                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        49246                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.046846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.046846                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.046846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.046846                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 22783.355007                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22783.355007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 22783.355007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22783.355007                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2151                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2151                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2151                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2151                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44381600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44381600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44381600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44381600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043679                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043679                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043679                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043679                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20633.007903                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20633.007903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20633.007903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20633.007903                       # average overall mshr miss latency
system.cpu.icache.replacements                   2150                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        46939                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           46939                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2307                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2307                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52561200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52561200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        49246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        49246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.046846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.046846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 22783.355007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22783.355007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44381600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44381600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20633.007903                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20633.007903                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              175509                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2406                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             72.946384                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            100642                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           100642                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118235                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118235                       # number of overall hits
system.cpu.dcache.overall_hits::total          118235                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          690                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            690                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          690                       # number of overall misses
system.cpu.dcache.overall_misses::total           690                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     30708800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30708800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30708800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30708800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       118925                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       118925                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       118925                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       118925                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005802                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005802                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005802                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005802                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44505.507246                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44505.507246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44505.507246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44505.507246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                48                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.dcache.writebacks::total               117                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          334                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          334                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          356                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           76                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15384400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15384400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15384400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4445118                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19829518                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002993                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002993                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002993                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003633                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43214.606742                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43214.606742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43214.606742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58488.394737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45901.662037                       # average overall mshr miss latency
system.cpu.dcache.replacements                    431                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28032800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28032800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43461.705426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43461.705426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12744400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12744400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40978.778135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40978.778135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           45                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2676000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2676000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59466.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59466.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           45                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2640000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2640000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58666.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58666.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           76                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           76                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4445118                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4445118                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58488.394737                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58488.394737                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              317733                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1455                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            218.373196                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   820.416091                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   203.583909                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.198812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          845                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          647                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.174805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.825195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            238281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           238281                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1744                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             161                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1919                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1744                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            161                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           14                       # number of overall hits
system.l2cache.overall_hits::total               1919                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           405                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           194                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           62                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               661                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          405                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          194                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           62                       # number of overall misses
system.l2cache.overall_misses::total              661                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27140800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     13584000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4284734                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     45009534                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27140800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     13584000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4284734                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     45009534                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2149                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          355                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           76                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2580                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2149                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          355                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           76                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2580                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.188460                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.546479                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.815789                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.256202                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.188460                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.546479                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.815789                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.256202                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67014.320988                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70020.618557                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69108.612903                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68093.092284                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67014.320988                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70020.618557                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69108.612903                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68093.092284                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             37                       # number of writebacks
system.l2cache.writebacks::total                   37                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          405                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          193                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           62                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          660                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          193                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           62                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          663                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23908800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11983600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3788734                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     39681134                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23908800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11983600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3788734                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       163996                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     39845130                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.188460                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.543662                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.815789                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.255814                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.188460                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.543662                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.815789                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.256977                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59034.074074                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62091.191710                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61108.612903                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60122.930303                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59034.074074                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62091.191710                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61108.612903                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54665.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60098.235294                       # average overall mshr miss latency
system.l2cache.replacements                       672                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          117                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          117                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          117                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          117                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           25                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           25                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       163996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       163996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54665.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54665.333333                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            9                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                9                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           35                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             35                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2502000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2502000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           44                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.795455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.795455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71485.714286                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71485.714286                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           35                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           35                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2222000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2222000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.795455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.795455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63485.714286                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63485.714286                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1744                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          152                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1910                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          405                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          159                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           62                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          626                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27140800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11082000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4284734                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42507534                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2149                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          311                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           76                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2536                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.188460                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.511254                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.815789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.246845                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67014.320988                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69698.113208                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69108.612903                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67903.408946                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          405                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           62                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          625                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23908800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9761600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3788734                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37459134                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.188460                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.508039                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.815789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.246451                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59034.074074                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61782.278481                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61108.612903                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59934.614400                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17702                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4768                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.712668                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.445097                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1118.126087                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1849.078732                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   940.977584                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   151.372500                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008898                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272980                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.451435                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229731                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036956                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1028                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3068                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          962                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2545                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.250977                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.749023                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                41936                       # Number of tag accesses
system.l2cache.tags.data_accesses               41936                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    135780800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               42368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2368                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2368                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              404                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              193                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           62                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  662                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            37                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  37                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          190424567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           90970152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     29223572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1414044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              312032334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     190424567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         190424567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        17439874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17439874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        17439874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         190424567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          90970152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     29223572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1414044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             329472208                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
