

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Mon May 31 22:34:49 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sobel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                 Pipeline                 |
    |   min   |   max   |    min   |    max   |   min  |   max  |                   Type                   |
    +---------+---------+----------+----------+--------+--------+------------------------------------------+
    |   921740|   921741|  9.217 ms|  9.217 ms|  921600|  921600|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_50_2  |   921740|   921740|       142|          1|          1|  921600|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 142


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 143
* Pipeline : 1
  Pipeline-0 : II = 1, D = 142, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%window_2_1 = alloca i32 1"   --->   Operation 144 'alloca' 'window_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%window_2_1_1 = alloca i32 1"   --->   Operation 145 'alloca' 'window_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%window_1_18 = alloca i32 1"   --->   Operation 146 'alloca' 'window_1_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%window_1_1_19 = alloca i32 1"   --->   Operation 147 'alloca' 'window_1_1_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%window_0_1 = alloca i32 1"   --->   Operation 148 'alloca' 'window_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%window_0_1_1 = alloca i32 1"   --->   Operation 149 'alloca' 'window_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_13, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty, void @empty_8, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, void @empty_0, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_1"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_1"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_1"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_1"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, void @empty_6, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, void @empty_7, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_2, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%buffer_1 = alloca i64 1" [sobel.cpp:44]   --->   Operation 161 'alloca' 'buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%buffer_2 = alloca i64 1" [sobel.cpp:44]   --->   Operation 162 'alloca' 'buffer_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_1 : Operation 163 [1/1] (0.38ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %._crit_edge, i1 1, void"   --->   Operation 164 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%src24_rewind = phi i64 0, void, i64 %src24_phi, void %._crit_edge, i64 0, void"   --->   Operation 165 'phi' 'src24_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%dst25_rewind = phi i64 0, void, i64 %dst25_phi, void %._crit_edge, i64 0, void"   --->   Operation 166 'phi' 'dst25_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%add_ln4918 = phi i20 1280, void, i20 %add_ln49, void %._crit_edge, i20 1280, void" [sobel.cpp:49]   --->   Operation 167 'phi' 'add_ln4918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%row_117 = phi i10 1, void, i10 %row, void %._crit_edge, i10 1, void"   --->   Operation 168 'phi' 'row_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%icmp_ln5016 = phi i1 0, void, i1 %icmp_ln50, void %._crit_edge, i1 0, void" [sobel.cpp:50]   --->   Operation 169 'phi' 'icmp_ln5016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%cmp3515 = phi i1 0, void, i1 %icmp36, void %._crit_edge, i1 0, void" [sobel.cpp:49]   --->   Operation 170 'phi' 'cmp3515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%index_out_114 = phi i32 0, void, i32 %index_out, void %._crit_edge, i32 0, void"   --->   Operation 171 'phi' 'index_out_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%index_in_113 = phi i20 0, void, i20 %index_in_1, void %._crit_edge, i20 0, void"   --->   Operation 172 'phi' 'index_in_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%col12 = phi i11 0, void, i11 %col, void %._crit_edge, i11 0, void"   --->   Operation 173 'phi' 'col12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%row5 = phi i10 0, void, i10 %row_2, void %._crit_edge, i10 0, void"   --->   Operation 174 'phi' 'row5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%index_in4 = phi i20 0, void, i20 %index_in, void %._crit_edge, i20 0, void"   --->   Operation 175 'phi' 'index_in4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i20 0, void, i20 %add_ln49_1, void %._crit_edge, i20 0, void" [sobel.cpp:49]   --->   Operation 176 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %do_init, void %.split8, void %rewind_init"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 178 'spectopmodule' 'spectopmodule_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (1.00ns)   --->   "%dst_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %dst"   --->   Operation 182 'read' 'dst_read' <Predicate = (do_init)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 183 [1/1] (1.00ns)   --->   "%src_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %src"   --->   Operation 183 'read' 'src_read' <Predicate = (do_init)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 184 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.split8"   --->   Operation 184 'br' 'br_ln0' <Predicate = (do_init)> <Delay = 0.38>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%src24_phi = phi i64 %src_read, void %rewind_init, i64 %src24_rewind, void %rewind_header"   --->   Operation 185 'phi' 'src24_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%dst25_phi = phi i64 %dst_read, void %rewind_init, i64 %dst25_rewind, void %rewind_header"   --->   Operation 186 'phi' 'dst25_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.80ns)   --->   "%add_ln49_1 = add i20 %indvar_flatten3, i20 1" [sobel.cpp:49]   --->   Operation 187 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.30ns)   --->   "%select_ln47 = select i1 %icmp_ln5016, i11 0, i11 %col12" [sobel.cpp:47]   --->   Operation 188 'select' 'select_ln47' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.34ns)   --->   "%select_ln47_1 = select i1 %icmp_ln5016, i20 %add_ln4918, i20 %index_in_113" [sobel.cpp:47]   --->   Operation 189 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %row_117, i32 1, i32 9" [sobel.cpp:49]   --->   Operation 190 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.59ns)   --->   "%icmp39 = icmp_ne  i9 %tmp_1, i9 0" [sobel.cpp:49]   --->   Operation 191 'icmp' 'icmp39' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%select_ln47_2 = select i1 %icmp_ln5016, i1 %icmp39, i1 %cmp3515" [sobel.cpp:47]   --->   Operation 192 'select' 'select_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.34ns)   --->   "%index_in = select i1 %icmp_ln5016, i20 %add_ln4918, i20 %index_in4" [sobel.cpp:49]   --->   Operation 193 'select' 'index_in' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.30ns)   --->   "%row_2 = select i1 %icmp_ln5016, i10 %row_117, i10 %row5" [sobel.cpp:49]   --->   Operation 194 'select' 'row_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i11 %select_ln47" [sobel.cpp:50]   --->   Operation 195 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %select_ln47_1, i1 0" [sobel.cpp:53]   --->   Operation 196 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i21 %shl_ln" [sobel.cpp:53]   --->   Operation 197 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.14ns)   --->   "%add_ln53 = add i64 %zext_ln53, i64 %src24_phi" [sobel.cpp:53]   --->   Operation 198 'add' 'add_ln53' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln53, i32 1, i32 63" [sobel.cpp:53]   --->   Operation 199 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i63 %trunc_ln1" [sobel.cpp:53]   --->   Operation 200 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln53" [sobel.cpp:53]   --->   Operation 201 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%buffer_1_addr = getelementptr i16 %buffer_1, i64 0, i64 %zext_ln50" [sobel.cpp:56]   --->   Operation 202 'getelementptr' 'buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%buffer_2_addr = getelementptr i16 %buffer_2, i64 0, i64 %zext_ln50" [sobel.cpp:56]   --->   Operation 203 'getelementptr' 'buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (1.20ns)   --->   "%window_1_1 = load i11 %buffer_2_addr" [sobel.cpp:56]   --->   Operation 204 'load' 'window_1_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %select_ln47, i32 1, i32 10" [sobel.cpp:67]   --->   Operation 205 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.60ns)   --->   "%icmp_ln67 = icmp_ne  i10 %tmp_2, i10 0" [sobel.cpp:67]   --->   Operation 206 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln67 = and i1 %select_ln47_2, i1 %icmp_ln67" [sobel.cpp:67]   --->   Operation 207 'and' 'and_ln67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.38ns)   --->   "%br_ln67 = br i1 %and_ln67, void %._crit_edge, void" [sobel.cpp:67]   --->   Operation 208 'br' 'br_ln67' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %index_out_114, i1 0" [sobel.cpp:78]   --->   Operation 209 'bitconcatenate' 'shl_ln1' <Predicate = (and_ln67)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i33 %shl_ln1" [sobel.cpp:78]   --->   Operation 210 'sext' 'sext_ln78' <Predicate = (and_ln67)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (1.14ns)   --->   "%add_ln78 = add i64 %sext_ln78, i64 %dst25_phi" [sobel.cpp:78]   --->   Operation 211 'add' 'add_ln78' <Predicate = (and_ln67)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln78, i32 1, i32 63" [sobel.cpp:78]   --->   Operation 212 'partselect' 'trunc_ln7' <Predicate = (and_ln67)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln78_1 = sext i63 %trunc_ln7" [sobel.cpp:78]   --->   Operation 213 'sext' 'sext_ln78_1' <Predicate = (and_ln67)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln78_1" [sobel.cpp:78]   --->   Operation 214 'getelementptr' 'gmem_addr_1' <Predicate = (and_ln67)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.88ns)   --->   "%index_out_1 = add i32 %index_out_114, i32 1" [sobel.cpp:81]   --->   Operation 215 'add' 'index_out_1' <Predicate = (and_ln67)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.38ns)   --->   "%br_ln82 = br void %._crit_edge" [sobel.cpp:82]   --->   Operation 216 'br' 'br_ln82' <Predicate = (and_ln67)> <Delay = 0.38>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%index_out = phi i32 %index_out_1, void, i32 %index_out_114, void %.split8"   --->   Operation 217 'phi' 'index_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.80ns)   --->   "%index_in_1 = add i20 %select_ln47_1, i20 1" [sobel.cpp:83]   --->   Operation 218 'add' 'index_in_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.73ns)   --->   "%col = add i11 %select_ln47, i11 1" [sobel.cpp:50]   --->   Operation 219 'add' 'col' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %row_2, i32 1, i32 9" [sobel.cpp:49]   --->   Operation 220 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.59ns)   --->   "%icmp36 = icmp_ne  i9 %tmp_10, i9 0" [sobel.cpp:49]   --->   Operation 221 'icmp' 'icmp36' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.61ns)   --->   "%icmp_ln50 = icmp_eq  i11 %col, i11 1280" [sobel.cpp:50]   --->   Operation 222 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.72ns)   --->   "%row = add i10 %row_2, i10 1" [sobel.cpp:49]   --->   Operation 223 'add' 'row' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.80ns)   --->   "%add_ln49 = add i20 %index_in, i20 1280" [sobel.cpp:49]   --->   Operation 224 'add' 'add_ln49' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.72ns)   --->   "%icmp_ln49 = icmp_eq  i20 %indvar_flatten3, i20 921599" [sobel.cpp:49]   --->   Operation 225 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %rewind_header, void" [sobel.cpp:49]   --->   Operation 226 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln86 = br void %rewind_header" [sobel.cpp:86]   --->   Operation 227 'br' 'br_ln86' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 228 [70/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 228 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 229 [2/2] (1.20ns)   --->   "%window_0_1_3 = load i11 %buffer_1_addr" [sobel.cpp:56]   --->   Operation 229 'load' 'window_0_1_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_3 : Operation 230 [1/2] (1.20ns)   --->   "%window_1_1 = load i11 %buffer_2_addr" [sobel.cpp:56]   --->   Operation 230 'load' 'window_1_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i16 %window_1_1" [sobel.cpp:56]   --->   Operation 231 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.20ns)   --->   "%store_ln56 = store i16 %window_1_1, i11 %buffer_1_addr" [sobel.cpp:56]   --->   Operation 232 'store' 'store_ln56' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 233 [69/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 233 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 234 [1/2] (1.20ns)   --->   "%window_0_1_3 = load i11 %buffer_1_addr" [sobel.cpp:56]   --->   Operation 234 'load' 'window_0_1_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 235 [68/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 235 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 236 [67/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 236 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 237 [66/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 237 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 238 [65/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 238 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 239 [64/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 239 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 240 [63/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 240 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 241 [62/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 241 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 242 [61/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 242 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 243 [60/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 243 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 244 [59/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 244 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 245 [58/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 245 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 246 [57/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 246 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 247 [56/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 247 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 248 [55/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 248 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 249 [54/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 249 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 250 [53/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 250 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 251 [52/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 251 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 252 [51/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 252 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 253 [50/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 253 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 254 [49/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 254 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 255 [48/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 255 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 256 [47/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 256 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 257 [46/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 257 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 258 [45/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 258 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 259 [44/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 259 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 260 [43/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 260 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 261 [42/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 261 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 262 [41/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 262 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 263 [40/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 263 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 264 [39/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 264 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 265 [38/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 265 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 266 [37/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 266 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 267 [36/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 267 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 268 [35/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 268 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 269 [34/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 269 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 270 [33/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 270 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 271 [32/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 271 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 272 [31/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 272 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 273 [30/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 273 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 274 [29/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 274 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 275 [28/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 275 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 276 [27/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 276 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 277 [26/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 277 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 278 [25/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 278 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 279 [24/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 279 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 280 [23/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 280 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 281 [22/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 281 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 282 [21/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 282 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 283 [20/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 283 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 284 [19/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 284 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 285 [18/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 285 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 286 [17/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 286 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 287 [16/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 287 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 288 [15/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 288 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 289 [14/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 289 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 290 [13/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 290 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 291 [12/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 291 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 292 [11/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 292 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 293 [10/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 293 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 294 [9/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 294 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 295 [8/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 295 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 296 [7/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 296 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 297 [6/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 297 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 298 [5/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 298 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 299 [4/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 299 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 300 [3/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 300 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 301 [2/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 301 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 302 [1/70] (7.30ns)   --->   "%pin_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [sobel.cpp:53]   --->   Operation 302 'readreq' 'pin_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 303 [1/1] (7.30ns)   --->   "%pin = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr" [sobel.cpp:53]   --->   Operation 303 'read' 'pin' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 304 [1/1] (0.00ns)   --->   "%window_2_1_load = load i16 %window_2_1" [sobel.cpp:67]   --->   Operation 304 'load' 'window_2_1_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 305 [1/1] (0.00ns)   --->   "%window_2_1_1_load = load i16 %window_2_1_1" [sobel.cpp:72]   --->   Operation 305 'load' 'window_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 306 [1/1] (0.00ns)   --->   "%window_1_18_load = load i15 %window_1_18" [sobel.cpp:67]   --->   Operation 306 'load' 'window_1_18_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 307 [1/1] (0.00ns)   --->   "%window_1_1_19_load = load i15 %window_1_1_19"   --->   Operation 307 'load' 'window_1_1_19_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 308 [1/1] (0.00ns)   --->   "%window_0_1_load = load i16 %window_0_1" [sobel.cpp:67]   --->   Operation 308 'load' 'window_0_1_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 309 [1/1] (0.00ns)   --->   "%window_0_1_1_load = load i16 %window_0_1_1" [sobel.cpp:71]   --->   Operation 309 'load' 'window_0_1_1_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_50_2_str"   --->   Operation 310 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 311 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 921600, i64 921600, i64 921600"   --->   Operation 311 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 312 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [sobel.cpp:47]   --->   Operation 312 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 313 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sobel.cpp:47]   --->   Operation 313 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 314 [1/1] (1.20ns)   --->   "%store_ln58 = store i16 %pin, i11 %buffer_2_addr" [sobel.cpp:58]   --->   Operation 314 'store' 'store_ln58' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_74 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %window_0_1_load, i16 %window_0_1_1" [sobel.cpp:67]   --->   Operation 315 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 316 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %window_0_1_3, i16 %window_0_1" [sobel.cpp:67]   --->   Operation 316 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln67 = store i15 %window_1_18_load, i15 %window_1_1_19" [sobel.cpp:67]   --->   Operation 317 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln67 = store i15 %trunc_ln56, i15 %window_1_18" [sobel.cpp:67]   --->   Operation 318 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %window_2_1_load, i16 %window_2_1_1" [sobel.cpp:67]   --->   Operation 319 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 320 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %pin, i16 %window_2_1" [sobel.cpp:67]   --->   Operation 320 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 321 [1/1] (0.77ns)   --->   "%tmp3 = sub i15 %trunc_ln56, i15 %window_1_1_19_load" [sobel.cpp:56]   --->   Operation 321 'sub' 'tmp3' <Predicate = (and_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 322 [1/1] (0.00ns)   --->   "%tmp8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp3, i1 0" [sobel.cpp:56]   --->   Operation 322 'bitconcatenate' 'tmp8' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71 = add i16 %pin, i16 %window_0_1_3" [sobel.cpp:71]   --->   Operation 323 'add' 'add_ln71' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 324 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sub_ln71 = sub i16 %add_ln71, i16 %window_0_1_1_load" [sobel.cpp:71]   --->   Operation 324 'sub' 'sub_ln71' <Predicate = (and_ln67)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_1 = add i16 %sub_ln71, i16 %tmp8" [sobel.cpp:71]   --->   Operation 325 'add' 'add_ln71_1' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 326 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sumx = sub i16 %add_ln71_1, i16 %window_2_1_1_load" [sobel.cpp:71]   --->   Operation 326 'sub' 'sumx' <Predicate = (and_ln67)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%trunc_ln37 = trunc i16 %sumx" [sobel.cpp:37]   --->   Operation 327 'trunc' 'trunc_ln37' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i16 %window_0_1_load" [sobel.cpp:50]   --->   Operation 328 'trunc' 'trunc_ln50' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i16 %window_2_1_load" [sobel.cpp:50]   --->   Operation 329 'trunc' 'trunc_ln50_1' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 330 [1/1] (0.77ns)   --->   "%tmp131 = sub i15 %trunc_ln50_1, i15 %trunc_ln50" [sobel.cpp:50]   --->   Operation 330 'sub' 'tmp131' <Predicate = (and_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 331 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp131, i1 0" [sobel.cpp:50]   --->   Operation 331 'bitconcatenate' 'tmp' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72 = sub i16 %pin, i16 %window_0_1_3" [sobel.cpp:72]   --->   Operation 332 'sub' 'sub_ln72' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 333 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sub_ln72_1 = sub i16 %sub_ln72, i16 %window_0_1_1_load" [sobel.cpp:72]   --->   Operation 333 'sub' 'sub_ln72_1' <Predicate = (and_ln67)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i15 %tmp131" [sobel.cpp:72]   --->   Operation 334 'trunc' 'trunc_ln72' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln72, i1 0" [sobel.cpp:72]   --->   Operation 335 'bitconcatenate' 'trunc_ln4' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i16 %window_2_1_1_load" [sobel.cpp:72]   --->   Operation 336 'trunc' 'trunc_ln72_1' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72 = add i16 %window_2_1_1_load, i16 %tmp" [sobel.cpp:72]   --->   Operation 337 'add' 'add_ln72' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = trunc i16 %sub_ln72_1" [sobel.cpp:72]   --->   Operation 338 'trunc' 'trunc_ln72_2' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_1 = add i8 %trunc_ln72_1, i8 %trunc_ln4" [sobel.cpp:72]   --->   Operation 339 'add' 'add_ln72_1' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 340 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sumy = add i16 %add_ln72, i16 %sub_ln72_1" [sobel.cpp:72]   --->   Operation 340 'add' 'sumy' <Predicate = (and_ln67)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 341 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln37 = add i8 %add_ln72_1, i8 %trunc_ln72_2" [sobel.cpp:37]   --->   Operation 341 'add' 'add_ln37' <Predicate = (and_ln67)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumx, i32 15" [sobel.cpp:74]   --->   Operation 342 'bitselect' 'tmp_3' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %sumx, i32 8, i32 15" [sobel.cpp:74]   --->   Operation 343 'partselect' 'tmp_4' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 344 [1/1] (0.58ns)   --->   "%icmp_ln74 = icmp_sgt  i8 %tmp_4, i8 0" [sobel.cpp:74]   --->   Operation 344 'icmp' 'icmp_ln74' <Predicate = (and_ln67)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumx, i32 15" [sobel.cpp:74]   --->   Operation 345 'bitselect' 'tmp_5' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%xor_ln74 = xor i1 %tmp_5, i1 1" [sobel.cpp:74]   --->   Operation 346 'xor' 'xor_ln74' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%select_ln74 = select i1 %xor_ln74, i8 255, i8 0" [sobel.cpp:74]   --->   Operation 347 'select' 'select_ln74' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%or_ln74 = or i1 %tmp_3, i1 %icmp_ln74" [sobel.cpp:74]   --->   Operation 348 'or' 'or_ln74' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 349 [1/1] (0.30ns) (out node of the LUT)   --->   "%sumx_1 = select i1 %or_ln74, i8 %select_ln74, i8 %trunc_ln37" [sobel.cpp:74]   --->   Operation 349 'select' 'sumx_1' <Predicate = (and_ln67)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%zext_ln37 = zext i8 %sumx_1" [sobel.cpp:37]   --->   Operation 350 'zext' 'zext_ln37' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumy, i32 15" [sobel.cpp:75]   --->   Operation 351 'bitselect' 'tmp_6' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %sumy, i32 8, i32 15" [sobel.cpp:75]   --->   Operation 352 'partselect' 'tmp_7' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 353 [1/1] (0.58ns)   --->   "%icmp_ln75 = icmp_sgt  i8 %tmp_7, i8 0" [sobel.cpp:75]   --->   Operation 353 'icmp' 'icmp_ln75' <Predicate = (and_ln67)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumy, i32 15" [sobel.cpp:75]   --->   Operation 354 'bitselect' 'tmp_8' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%xor_ln75 = xor i1 %tmp_8, i1 1" [sobel.cpp:75]   --->   Operation 355 'xor' 'xor_ln75' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%select_ln75 = select i1 %xor_ln75, i8 255, i8 0" [sobel.cpp:75]   --->   Operation 356 'select' 'select_ln75' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%or_ln75 = or i1 %tmp_6, i1 %icmp_ln75" [sobel.cpp:75]   --->   Operation 357 'or' 'or_ln75' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%sumy_1 = select i1 %or_ln75, i8 %select_ln75, i8 %add_ln37" [sobel.cpp:75]   --->   Operation 358 'select' 'sumy_1' <Predicate = (and_ln67)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%zext_ln37_1 = zext i8 %sumy_1" [sobel.cpp:37]   --->   Operation 359 'zext' 'zext_ln37_1' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 360 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln76 = add i9 %zext_ln37_1, i9 %zext_ln37" [sobel.cpp:76]   --->   Operation 360 'add' 'add_ln76' <Predicate = (and_ln67)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln76, i32 8" [sobel.cpp:76]   --->   Operation 361 'bitselect' 'tmp_9' <Predicate = (and_ln67)> <Delay = 0.00>
ST_74 : Operation 362 [1/1] (0.30ns)   --->   "%sum = select i1 %tmp_9, i9 255, i9 %add_ln76" [sobel.cpp:76]   --->   Operation 362 'select' 'sum' <Predicate = (and_ln67)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 363 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [sobel.cpp:78]   --->   Operation 363 'writereq' 'gmem_addr_1_req' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i9 %sum" [sobel.cpp:37]   --->   Operation 364 'zext' 'zext_ln37_2' <Predicate = (and_ln67)> <Delay = 0.00>
ST_75 : Operation 365 [1/1] (7.30ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_1, i16 %zext_ln37_2, i2 3" [sobel.cpp:78]   --->   Operation 365 'write' 'write_ln78' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 366 [68/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 366 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 367 [67/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 367 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 368 [66/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 368 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 369 [65/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 369 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 370 [64/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 370 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 371 [63/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 371 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 372 [62/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 372 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 373 [61/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 373 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 374 [60/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 374 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 375 [59/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 375 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 376 [58/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 376 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 377 [57/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 377 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 378 [56/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 378 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 379 [55/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 379 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 380 [54/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 380 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 381 [53/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 381 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 382 [52/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 382 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 383 [51/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 383 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 384 [50/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 384 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 385 [49/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 385 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 386 [48/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 386 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 387 [47/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 387 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 388 [46/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 388 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 389 [45/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 389 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 390 [44/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 390 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 391 [43/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 391 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 392 [42/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 392 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 393 [41/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 393 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 394 [40/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 394 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 395 [39/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 395 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 396 [38/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 396 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 397 [37/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 397 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 398 [36/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 398 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 399 [35/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 399 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 400 [34/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 400 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 401 [33/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 401 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 402 [32/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 402 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 403 [31/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 403 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 404 [30/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 404 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 405 [29/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 405 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 406 [28/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 406 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 407 [27/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 407 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 408 [26/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 408 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 409 [25/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 409 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 410 [24/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 410 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 411 [23/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 411 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 412 [22/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 412 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 413 [21/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 413 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 414 [20/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 414 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 415 [19/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 415 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 416 [18/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 416 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 417 [17/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 417 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 418 [16/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 418 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 419 [15/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 419 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : Operation 420 [14/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 420 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 421 [13/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 421 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 422 [12/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 422 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 423 [11/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 423 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 424 [10/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 424 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 425 [9/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 425 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 426 [8/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 426 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 427 [7/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 427 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 428 [6/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 428 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 429 [5/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 429 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 7.30>
ST_140 : Operation 430 [4/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 430 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 7.30>
ST_141 : Operation 431 [3/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 431 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 7.30>
ST_142 : Operation 432 [2/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 432 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 7.30>
ST_143 : Operation 433 [1/68] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [sobel.cpp:78]   --->   Operation 433 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 434 [1/1] (0.00ns)   --->   "%return_ln86 = return void @_ssdm_op_Return" [sobel.cpp:86]   --->   Operation 434 'return' 'return_ln86' <Predicate = (icmp_ln49)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [27]  (0.387 ns)

 <State 2>: 2.53ns
The critical path consists of the following:
	wire read on port 'src' [47]  (1 ns)
	multiplexor before 'phi' operation ('src24_phi') with incoming values : ('src') [50]  (0.387 ns)
	'phi' operation ('src24_phi') with incoming values : ('src') [50]  (0 ns)
	'add' operation ('add_ln53', sobel.cpp:53) [73]  (1.15 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:53) [77]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (sobel.cpp:53) [78]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (sobel.cpp:78) [146]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (sobel.cpp:78) [147]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 124>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 137>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 138>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 140>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 141>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 142>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)

 <State 143>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (sobel.cpp:78) [148]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
