

================================================================
== Vivado HLS Report for 'ethernet_axi_splitter'
================================================================
* Date:           Thu Jul 14 17:23:01 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ProjEthernetAXISplitter
* Solution:       SolutionX
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.30|     3.601|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     725|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     897|
|Register         |        -|      -|    1772|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1772|    1622|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1639                         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2217                         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2233                         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2423                         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2692                         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op100_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op102_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op107_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op108_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op110_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op111_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op112_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op113_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op114_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op12_read_state1             |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op163_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op166_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op169_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op172_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op175_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op178_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op181_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op184_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op192_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op195_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op198_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op201_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op204_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op207_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op210_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op213_write_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op95_write_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op96_write_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op97_write_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op98_write_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op99_write_state3            |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_load_A                |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_load_B                |    and   |      0|  0|   2|           1|           1|
    |data_out_V_keep_V_1_load_A                |    and   |      0|  0|   2|           1|           1|
    |data_out_V_keep_V_1_load_B                |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_A                |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_B                |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_0_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_0_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_0_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_0_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_0_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_0_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_1_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_1_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_1_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_1_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_1_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_1_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_2_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_2_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_2_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_2_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_2_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_2_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_3_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_3_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_3_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_3_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_3_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_3_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_4_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_4_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_4_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_4_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_4_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_4_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_5_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_5_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_5_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_5_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_5_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_5_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_6_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_6_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_6_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_6_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_6_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_6_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_7_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_7_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_7_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_7_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_7_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |ethernet_axi_7_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_164_p5                   |    and   |      0|  0|   2|           1|           0|
    |cond_fu_412_p2                            |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_data_V_1_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_keep_V_1_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_last_V_1_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_0_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_0_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_0_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_1_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_1_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_1_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_2_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_2_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_2_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_3_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_3_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_3_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_4_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_4_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_4_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_5_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_5_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_5_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_6_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_6_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_6_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_7_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_7_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ethernet_axi_7_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_fu_530_p2                          |   icmp   |      0|  0|  13|          16|          15|
    |tmp_11_fu_620_p2                          |   icmp   |      0|  0|  11|           8|           3|
    |tmp_12_fu_536_p2                          |   icmp   |      0|  0|  11|           8|           1|
    |tmp_13_fu_625_p2                          |   icmp   |      0|  0|  11|           8|           3|
    |tmp_14_fu_542_p2                          |   icmp   |      0|  0|  11|           8|           1|
    |tmp_15_fu_630_p2                          |   icmp   |      0|  0|  11|           8|           3|
    |tmp_16_fu_548_p2                          |   icmp   |      0|  0|  11|           8|           2|
    |tmp_17_fu_635_p2                          |   icmp   |      0|  0|  13|          16|           1|
    |tmp_18_fu_554_p2                          |   icmp   |      0|  0|  11|           8|           2|
    |tmp_19_fu_560_p2                          |   icmp   |      0|  0|  11|           8|           3|
    |tmp_1_fu_610_p2                           |   icmp   |      0|  0|  11|           8|           2|
    |tmp_20_fu_566_p2                          |   icmp   |      0|  0|  11|           8|           3|
    |tmp_21_fu_572_p2                          |   icmp   |      0|  0|  11|           8|           3|
    |tmp_22_fu_578_p2                          |   icmp   |      0|  0|  11|           8|           3|
    |tmp_23_fu_584_p2                          |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_fu_590_p2                           |   icmp   |      0|  0|  13|          16|          15|
    |tmp_3_fu_424_p2                           |   icmp   |      0|  0|  13|          16|           1|
    |tmp_4_fu_595_p2                           |   icmp   |      0|  0|  11|           8|           1|
    |tmp_5_fu_615_p2                           |   icmp   |      0|  0|  11|           8|           3|
    |tmp_6_fu_484_p2                           |   icmp   |      0|  0|  24|          48|          48|
    |tmp_7_fu_418_p2                           |   icmp   |      0|  0|   8|           2|           1|
    |tmp_8_fu_605_p2                           |   icmp   |      0|  0|  11|           8|           2|
    |tmp_9_fu_600_p2                           |   icmp   |      0|  0|  11|           8|           1|
    |tmp_s_fu_490_p2                           |   icmp   |      0|  0|  24|          48|           2|
    |ap_block_state3_io                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3          |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op106_write_state3           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op160_write_state4           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op189_write_state4           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op94_write_state3            |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_496_p2                         |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 725|         464|         249|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                                      |  15|          3|    2|          6|
    |ap_NS_iter2_fsm                                      |  15|          3|    2|          6|
    |ap_NS_iter3_fsm                                      |  15|          3|    2|          6|
    |ap_phi_mux_word_count_V_flag_1_phi_fu_320_p4         |  15|          3|    1|          3|
    |ap_phi_mux_word_count_V_flag_2_phi_fu_342_p4         |  15|          3|    1|          3|
    |ap_phi_mux_word_count_V_flag_phi_fu_306_p6           |  15|          3|    1|          3|
    |ap_phi_mux_word_count_V_new_1_phi_fu_331_p4          |  15|          3|    2|          6|
    |ap_phi_mux_word_count_V_new_2_phi_fu_354_p4          |  15|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373  |  15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_mac_type_V_loc_1_reg_362        |  15|          3|   16|         48|
    |data_in_TDATA_blk_n                                  |   9|          2|    1|          2|
    |data_out_TDATA_blk_n                                 |   9|          2|    1|          2|
    |data_out_V_data_V_1_data_out                         |   9|          2|   64|        128|
    |data_out_V_data_V_1_state                            |  15|          3|    2|          6|
    |data_out_V_keep_V_1_data_out                         |   9|          2|    8|         16|
    |data_out_V_keep_V_1_state                            |  15|          3|    2|          6|
    |data_out_V_last_V_1_data_out                         |   9|          2|    1|          2|
    |data_out_V_last_V_1_state                            |  15|          3|    2|          6|
    |ethernet_axi_0_TDATA_blk_n                           |   9|          2|    1|          2|
    |ethernet_axi_0_V_data_V_1_data_out                   |   9|          2|   64|        128|
    |ethernet_axi_0_V_data_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_0_V_keep_V_1_data_out                   |   9|          2|    8|         16|
    |ethernet_axi_0_V_keep_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_0_V_last_V_1_data_out                   |   9|          2|    1|          2|
    |ethernet_axi_0_V_last_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_1_TDATA_blk_n                           |   9|          2|    1|          2|
    |ethernet_axi_1_V_data_V_1_data_out                   |   9|          2|   64|        128|
    |ethernet_axi_1_V_data_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_1_V_keep_V_1_data_out                   |   9|          2|    8|         16|
    |ethernet_axi_1_V_keep_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_1_V_last_V_1_data_out                   |   9|          2|    1|          2|
    |ethernet_axi_1_V_last_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_2_TDATA_blk_n                           |   9|          2|    1|          2|
    |ethernet_axi_2_V_data_V_1_data_out                   |   9|          2|   64|        128|
    |ethernet_axi_2_V_data_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_2_V_keep_V_1_data_out                   |   9|          2|    8|         16|
    |ethernet_axi_2_V_keep_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_2_V_last_V_1_data_out                   |   9|          2|    1|          2|
    |ethernet_axi_2_V_last_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_3_TDATA_blk_n                           |   9|          2|    1|          2|
    |ethernet_axi_3_V_data_V_1_data_out                   |   9|          2|   64|        128|
    |ethernet_axi_3_V_data_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_3_V_keep_V_1_data_out                   |   9|          2|    8|         16|
    |ethernet_axi_3_V_keep_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_3_V_last_V_1_data_out                   |   9|          2|    1|          2|
    |ethernet_axi_3_V_last_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_4_TDATA_blk_n                           |   9|          2|    1|          2|
    |ethernet_axi_4_V_data_V_1_data_out                   |   9|          2|   64|        128|
    |ethernet_axi_4_V_data_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_4_V_keep_V_1_data_out                   |   9|          2|    8|         16|
    |ethernet_axi_4_V_keep_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_4_V_last_V_1_data_out                   |   9|          2|    1|          2|
    |ethernet_axi_4_V_last_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_5_TDATA_blk_n                           |   9|          2|    1|          2|
    |ethernet_axi_5_V_data_V_1_data_out                   |   9|          2|   64|        128|
    |ethernet_axi_5_V_data_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_5_V_keep_V_1_data_out                   |   9|          2|    8|         16|
    |ethernet_axi_5_V_keep_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_5_V_last_V_1_data_out                   |   9|          2|    1|          2|
    |ethernet_axi_5_V_last_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_6_TDATA_blk_n                           |   9|          2|    1|          2|
    |ethernet_axi_6_V_data_V_1_data_out                   |   9|          2|   64|        128|
    |ethernet_axi_6_V_data_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_6_V_keep_V_1_data_out                   |   9|          2|    8|         16|
    |ethernet_axi_6_V_keep_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_6_V_last_V_1_data_out                   |   9|          2|    1|          2|
    |ethernet_axi_6_V_last_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_7_TDATA_blk_n                           |   9|          2|    1|          2|
    |ethernet_axi_7_V_data_V_1_data_out                   |   9|          2|   64|        128|
    |ethernet_axi_7_V_data_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_7_V_keep_V_1_data_out                   |   9|          2|    8|         16|
    |ethernet_axi_7_V_keep_V_1_state                      |  15|          3|    2|          6|
    |ethernet_axi_7_V_last_V_1_data_out                   |   9|          2|    1|          2|
    |ethernet_axi_7_V_last_V_1_state                      |  15|          3|    2|          6|
    |mac_type_V                                           |   9|          2|   16|         32|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                | 897|        187|  774|       1639|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                                      |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                                      |   2|   0|    2|          0|
    |ap_CS_iter2_fsm                                      |   2|   0|    2|          0|
    |ap_CS_iter3_fsm                                      |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_mac_type_V_loc_1_reg_362        |  16|   0|   16|          0|
    |cond_reg_739                                         |   1|   0|    1|          0|
    |cond_reg_739_pp0_iter1_reg                           |   1|   0|    1|          0|
    |cond_reg_739_pp0_iter2_reg                           |   1|   0|    1|          0|
    |data_out_V_data_V_1_payload_A                        |  64|   0|   64|          0|
    |data_out_V_data_V_1_payload_B                        |  64|   0|   64|          0|
    |data_out_V_data_V_1_sel_rd                           |   1|   0|    1|          0|
    |data_out_V_data_V_1_sel_wr                           |   1|   0|    1|          0|
    |data_out_V_data_V_1_state                            |   2|   0|    2|          0|
    |data_out_V_keep_V_1_payload_A                        |   8|   0|    8|          0|
    |data_out_V_keep_V_1_payload_B                        |   8|   0|    8|          0|
    |data_out_V_keep_V_1_sel_rd                           |   1|   0|    1|          0|
    |data_out_V_keep_V_1_sel_wr                           |   1|   0|    1|          0|
    |data_out_V_keep_V_1_state                            |   2|   0|    2|          0|
    |data_out_V_last_V_1_payload_A                        |   1|   0|    1|          0|
    |data_out_V_last_V_1_payload_B                        |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_rd                           |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_wr                           |   1|   0|    1|          0|
    |data_out_V_last_V_1_state                            |   2|   0|    2|          0|
    |ethernet_axi_0_V_data_V_1_payload_A                  |  64|   0|   64|          0|
    |ethernet_axi_0_V_data_V_1_payload_B                  |  64|   0|   64|          0|
    |ethernet_axi_0_V_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_0_V_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_0_V_data_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_0_V_keep_V_1_payload_A                  |   8|   0|    8|          0|
    |ethernet_axi_0_V_keep_V_1_payload_B                  |   8|   0|    8|          0|
    |ethernet_axi_0_V_keep_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_0_V_keep_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_0_V_keep_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_0_V_last_V_1_payload_A                  |   1|   0|    1|          0|
    |ethernet_axi_0_V_last_V_1_payload_B                  |   1|   0|    1|          0|
    |ethernet_axi_0_V_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_0_V_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_0_V_last_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_1_V_data_V_1_payload_A                  |  64|   0|   64|          0|
    |ethernet_axi_1_V_data_V_1_payload_B                  |  64|   0|   64|          0|
    |ethernet_axi_1_V_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_1_V_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_1_V_data_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_1_V_keep_V_1_payload_A                  |   8|   0|    8|          0|
    |ethernet_axi_1_V_keep_V_1_payload_B                  |   8|   0|    8|          0|
    |ethernet_axi_1_V_keep_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_1_V_keep_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_1_V_keep_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_1_V_last_V_1_payload_A                  |   1|   0|    1|          0|
    |ethernet_axi_1_V_last_V_1_payload_B                  |   1|   0|    1|          0|
    |ethernet_axi_1_V_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_1_V_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_1_V_last_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_2_V_data_V_1_payload_A                  |  64|   0|   64|          0|
    |ethernet_axi_2_V_data_V_1_payload_B                  |  64|   0|   64|          0|
    |ethernet_axi_2_V_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_2_V_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_2_V_data_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_2_V_keep_V_1_payload_A                  |   8|   0|    8|          0|
    |ethernet_axi_2_V_keep_V_1_payload_B                  |   8|   0|    8|          0|
    |ethernet_axi_2_V_keep_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_2_V_keep_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_2_V_keep_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_2_V_last_V_1_payload_A                  |   1|   0|    1|          0|
    |ethernet_axi_2_V_last_V_1_payload_B                  |   1|   0|    1|          0|
    |ethernet_axi_2_V_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_2_V_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_2_V_last_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_3_V_data_V_1_payload_A                  |  64|   0|   64|          0|
    |ethernet_axi_3_V_data_V_1_payload_B                  |  64|   0|   64|          0|
    |ethernet_axi_3_V_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_3_V_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_3_V_data_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_3_V_keep_V_1_payload_A                  |   8|   0|    8|          0|
    |ethernet_axi_3_V_keep_V_1_payload_B                  |   8|   0|    8|          0|
    |ethernet_axi_3_V_keep_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_3_V_keep_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_3_V_keep_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_3_V_last_V_1_payload_A                  |   1|   0|    1|          0|
    |ethernet_axi_3_V_last_V_1_payload_B                  |   1|   0|    1|          0|
    |ethernet_axi_3_V_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_3_V_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_3_V_last_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_4_V_data_V_1_payload_A                  |  64|   0|   64|          0|
    |ethernet_axi_4_V_data_V_1_payload_B                  |  64|   0|   64|          0|
    |ethernet_axi_4_V_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_4_V_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_4_V_data_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_4_V_keep_V_1_payload_A                  |   8|   0|    8|          0|
    |ethernet_axi_4_V_keep_V_1_payload_B                  |   8|   0|    8|          0|
    |ethernet_axi_4_V_keep_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_4_V_keep_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_4_V_keep_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_4_V_last_V_1_payload_A                  |   1|   0|    1|          0|
    |ethernet_axi_4_V_last_V_1_payload_B                  |   1|   0|    1|          0|
    |ethernet_axi_4_V_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_4_V_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_4_V_last_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_5_V_data_V_1_payload_A                  |  64|   0|   64|          0|
    |ethernet_axi_5_V_data_V_1_payload_B                  |  64|   0|   64|          0|
    |ethernet_axi_5_V_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_5_V_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_5_V_data_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_5_V_keep_V_1_payload_A                  |   8|   0|    8|          0|
    |ethernet_axi_5_V_keep_V_1_payload_B                  |   8|   0|    8|          0|
    |ethernet_axi_5_V_keep_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_5_V_keep_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_5_V_keep_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_5_V_last_V_1_payload_A                  |   1|   0|    1|          0|
    |ethernet_axi_5_V_last_V_1_payload_B                  |   1|   0|    1|          0|
    |ethernet_axi_5_V_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_5_V_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_5_V_last_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_6_V_data_V_1_payload_A                  |  64|   0|   64|          0|
    |ethernet_axi_6_V_data_V_1_payload_B                  |  64|   0|   64|          0|
    |ethernet_axi_6_V_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_6_V_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_6_V_data_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_6_V_keep_V_1_payload_A                  |   8|   0|    8|          0|
    |ethernet_axi_6_V_keep_V_1_payload_B                  |   8|   0|    8|          0|
    |ethernet_axi_6_V_keep_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_6_V_keep_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_6_V_keep_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_6_V_last_V_1_payload_A                  |   1|   0|    1|          0|
    |ethernet_axi_6_V_last_V_1_payload_B                  |   1|   0|    1|          0|
    |ethernet_axi_6_V_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_6_V_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_6_V_last_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_7_V_data_V_1_payload_A                  |  64|   0|   64|          0|
    |ethernet_axi_7_V_data_V_1_payload_B                  |  64|   0|   64|          0|
    |ethernet_axi_7_V_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_7_V_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_7_V_data_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_7_V_keep_V_1_payload_A                  |   8|   0|    8|          0|
    |ethernet_axi_7_V_keep_V_1_payload_B                  |   8|   0|    8|          0|
    |ethernet_axi_7_V_keep_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_7_V_keep_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_7_V_keep_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_7_V_last_V_1_payload_A                  |   1|   0|    1|          0|
    |ethernet_axi_7_V_last_V_1_payload_B                  |   1|   0|    1|          0|
    |ethernet_axi_7_V_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |ethernet_axi_7_V_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |ethernet_axi_7_V_last_V_1_state                      |   2|   0|    2|          0|
    |ethernet_axi_id_V                                    |   8|   0|    8|          0|
    |ethernet_axi_id_V_lo_reg_706                         |   8|   0|    8|          0|
    |fsm_state_V                                          |   1|   0|    1|          0|
    |fsm_state_V_load_reg_694                             |   1|   0|    1|          0|
    |fsm_state_V_load_reg_694_pp0_iter1_reg               |   1|   0|    1|          0|
    |fsm_state_V_load_reg_694_pp0_iter2_reg               |   1|   0|    1|          0|
    |mac_type_V                                           |  16|   0|   16|          0|
    |mac_type_V_load_reg_698                              |  16|   0|   16|          0|
    |prev_word_data_V                                     |  64|   0|   64|          0|
    |prev_word_keep_V                                     |   8|   0|    8|          0|
    |prev_word_last_V                                     |   1|   0|    1|          0|
    |tmp_10_reg_759                                       |   1|   0|    1|          0|
    |tmp_10_reg_759_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_11_reg_823                                       |   1|   0|    1|          0|
    |tmp_11_reg_823_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_12_reg_763                                       |   1|   0|    1|          0|
    |tmp_12_reg_763_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_13_reg_827                                       |   1|   0|    1|          0|
    |tmp_13_reg_827_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_14_reg_767                                       |   1|   0|    1|          0|
    |tmp_14_reg_767_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_15_reg_831                                       |   1|   0|    1|          0|
    |tmp_15_reg_831_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_16_reg_771                                       |   1|   0|    1|          0|
    |tmp_16_reg_771_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_17_reg_835                                       |   1|   0|    1|          0|
    |tmp_17_reg_835_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_18_reg_775                                       |   1|   0|    1|          0|
    |tmp_18_reg_775_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_19_reg_779                                       |   1|   0|    1|          0|
    |tmp_19_reg_779_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_1_reg_815                                        |   1|   0|    1|          0|
    |tmp_1_reg_815_pp0_iter2_reg                          |   1|   0|    1|          0|
    |tmp_20_reg_783                                       |   1|   0|    1|          0|
    |tmp_20_reg_783_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_21_reg_787                                       |   1|   0|    1|          0|
    |tmp_21_reg_787_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_22_reg_791                                       |   1|   0|    1|          0|
    |tmp_22_reg_791_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_23_reg_795                                       |   1|   0|    1|          0|
    |tmp_23_reg_795_pp0_iter2_reg                         |   1|   0|    1|          0|
    |tmp_2_reg_799                                        |   1|   0|    1|          0|
    |tmp_2_reg_799_pp0_iter2_reg                          |   1|   0|    1|          0|
    |tmp_4_reg_803                                        |   1|   0|    1|          0|
    |tmp_4_reg_803_pp0_iter2_reg                          |   1|   0|    1|          0|
    |tmp_5_reg_819                                        |   1|   0|    1|          0|
    |tmp_5_reg_819_pp0_iter2_reg                          |   1|   0|    1|          0|
    |tmp_8_reg_811                                        |   1|   0|    1|          0|
    |tmp_8_reg_811_pp0_iter2_reg                          |   1|   0|    1|          0|
    |tmp_9_reg_807                                        |   1|   0|    1|          0|
    |tmp_9_reg_807_pp0_iter2_reg                          |   1|   0|    1|          0|
    |tmp_data_V_reg_724                                   |  64|   0|   64|          0|
    |tmp_data_V_reg_724_pp0_iter1_reg                     |  64|   0|   64|          0|
    |tmp_keep_V_reg_729                                   |   8|   0|    8|          0|
    |tmp_keep_V_reg_729_pp0_iter1_reg                     |   8|   0|    8|          0|
    |tmp_last_V_reg_734                                   |   1|   0|    1|          0|
    |tmp_last_V_reg_734_pp0_iter1_reg                     |   1|   0|    1|          0|
    |tmp_reg_720                                          |   1|   0|    1|          0|
    |tmp_reg_720_pp0_iter1_reg                            |   1|   0|    1|          0|
    |tmp_reg_720_pp0_iter2_reg                            |   1|   0|    1|          0|
    |word_count_V                                         |   2|   0|    2|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1772|   0| 1772|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |      Source Object      |    C Type    |
+-----------------------+-----+-----+--------------+-------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_none |  ethernet_axi_splitter  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_none |  ethernet_axi_splitter  | return value |
|data_in_TDATA          |  in |   64|     axis     |     data_in_V_data_V    |    pointer   |
|data_in_TVALID         |  in |    1|     axis     |     data_in_V_last_V    |    pointer   |
|data_in_TREADY         | out |    1|     axis     |     data_in_V_last_V    |    pointer   |
|data_in_TLAST          |  in |    1|     axis     |     data_in_V_last_V    |    pointer   |
|data_in_TKEEP          |  in |    8|     axis     |     data_in_V_keep_V    |    pointer   |
|ethernet_axi_0_TDATA   | out |   64|     axis     | ethernet_axi_0_V_data_V |    pointer   |
|ethernet_axi_0_TREADY  |  in |    1|     axis     | ethernet_axi_0_V_data_V |    pointer   |
|ethernet_axi_0_TVALID  | out |    1|     axis     | ethernet_axi_0_V_last_V |    pointer   |
|ethernet_axi_0_TLAST   | out |    1|     axis     | ethernet_axi_0_V_last_V |    pointer   |
|ethernet_axi_0_TKEEP   | out |    8|     axis     | ethernet_axi_0_V_keep_V |    pointer   |
|ethernet_axi_1_TDATA   | out |   64|     axis     | ethernet_axi_1_V_data_V |    pointer   |
|ethernet_axi_1_TREADY  |  in |    1|     axis     | ethernet_axi_1_V_data_V |    pointer   |
|ethernet_axi_1_TVALID  | out |    1|     axis     | ethernet_axi_1_V_last_V |    pointer   |
|ethernet_axi_1_TLAST   | out |    1|     axis     | ethernet_axi_1_V_last_V |    pointer   |
|ethernet_axi_1_TKEEP   | out |    8|     axis     | ethernet_axi_1_V_keep_V |    pointer   |
|ethernet_axi_2_TDATA   | out |   64|     axis     | ethernet_axi_2_V_data_V |    pointer   |
|ethernet_axi_2_TREADY  |  in |    1|     axis     | ethernet_axi_2_V_data_V |    pointer   |
|ethernet_axi_2_TVALID  | out |    1|     axis     | ethernet_axi_2_V_last_V |    pointer   |
|ethernet_axi_2_TLAST   | out |    1|     axis     | ethernet_axi_2_V_last_V |    pointer   |
|ethernet_axi_2_TKEEP   | out |    8|     axis     | ethernet_axi_2_V_keep_V |    pointer   |
|ethernet_axi_3_TDATA   | out |   64|     axis     | ethernet_axi_3_V_data_V |    pointer   |
|ethernet_axi_3_TREADY  |  in |    1|     axis     | ethernet_axi_3_V_data_V |    pointer   |
|ethernet_axi_3_TVALID  | out |    1|     axis     | ethernet_axi_3_V_last_V |    pointer   |
|ethernet_axi_3_TLAST   | out |    1|     axis     | ethernet_axi_3_V_last_V |    pointer   |
|ethernet_axi_3_TKEEP   | out |    8|     axis     | ethernet_axi_3_V_keep_V |    pointer   |
|ethernet_axi_4_TDATA   | out |   64|     axis     | ethernet_axi_4_V_data_V |    pointer   |
|ethernet_axi_4_TREADY  |  in |    1|     axis     | ethernet_axi_4_V_data_V |    pointer   |
|ethernet_axi_4_TVALID  | out |    1|     axis     | ethernet_axi_4_V_last_V |    pointer   |
|ethernet_axi_4_TLAST   | out |    1|     axis     | ethernet_axi_4_V_last_V |    pointer   |
|ethernet_axi_4_TKEEP   | out |    8|     axis     | ethernet_axi_4_V_keep_V |    pointer   |
|ethernet_axi_5_TDATA   | out |   64|     axis     | ethernet_axi_5_V_data_V |    pointer   |
|ethernet_axi_5_TREADY  |  in |    1|     axis     | ethernet_axi_5_V_data_V |    pointer   |
|ethernet_axi_5_TVALID  | out |    1|     axis     | ethernet_axi_5_V_last_V |    pointer   |
|ethernet_axi_5_TLAST   | out |    1|     axis     | ethernet_axi_5_V_last_V |    pointer   |
|ethernet_axi_5_TKEEP   | out |    8|     axis     | ethernet_axi_5_V_keep_V |    pointer   |
|ethernet_axi_6_TDATA   | out |   64|     axis     | ethernet_axi_6_V_data_V |    pointer   |
|ethernet_axi_6_TREADY  |  in |    1|     axis     | ethernet_axi_6_V_data_V |    pointer   |
|ethernet_axi_6_TVALID  | out |    1|     axis     | ethernet_axi_6_V_last_V |    pointer   |
|ethernet_axi_6_TLAST   | out |    1|     axis     | ethernet_axi_6_V_last_V |    pointer   |
|ethernet_axi_6_TKEEP   | out |    8|     axis     | ethernet_axi_6_V_keep_V |    pointer   |
|ethernet_axi_7_TDATA   | out |   64|     axis     | ethernet_axi_7_V_data_V |    pointer   |
|ethernet_axi_7_TREADY  |  in |    1|     axis     | ethernet_axi_7_V_data_V |    pointer   |
|ethernet_axi_7_TVALID  | out |    1|     axis     | ethernet_axi_7_V_last_V |    pointer   |
|ethernet_axi_7_TLAST   | out |    1|     axis     | ethernet_axi_7_V_last_V |    pointer   |
|ethernet_axi_7_TKEEP   | out |    8|     axis     | ethernet_axi_7_V_keep_V |    pointer   |
|data_out_TDATA         | out |   64|     axis     |    data_out_V_data_V    |    pointer   |
|data_out_TREADY        |  in |    1|     axis     |    data_out_V_data_V    |    pointer   |
|data_out_TVALID        | out |    1|     axis     |    data_out_V_last_V    |    pointer   |
|data_out_TLAST         | out |    1|     axis     |    data_out_V_last_V    |    pointer   |
|data_out_TKEEP         | out |    8|     axis     |    data_out_V_keep_V    |    pointer   |
|my_mac_address_V       |  in |   48|   ap_stable  |     my_mac_address_V    |    scalar    |
+-----------------------+-----+-----+--------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%my_mac_address_V_rea = call i48 @_ssdm_op_Read.ap_stable.i48(i48 %my_mac_address_V)"   --->   Operation 5 'read' 'my_mac_address_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%fsm_state_V_load = load i1* @fsm_state_V, align 1" [ethernet_axi_splitter.cpp:119]   --->   Operation 6 'load' 'fsm_state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mac_type_V_load = load i16* @mac_type_V, align 2" [ethernet_axi_splitter.cpp:135]   --->   Operation 7 'load' 'mac_type_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ethernet_axi_id_V_lo = load i8* @ethernet_axi_id_V, align 1" [ethernet_axi_splitter.cpp:142]   --->   Operation 8 'load' 'ethernet_axi_id_V_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %fsm_state_V_load, label %25, label %0" [ethernet_axi_splitter.cpp:119]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i1P(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V, i32 1)" [ethernet_axi_splitter.cpp:121]   --->   Operation 10 'nbreadreq' 'tmp' <Predicate = (!fsm_state_V_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge435" [ethernet_axi_splitter.cpp:121]   --->   Operation 11 'br' <Predicate = (!fsm_state_V_load)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call { i64, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V)" [ethernet_axi_splitter.cpp:122]   --->   Operation 12 'read' 'empty' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i64, i8, i1 } %empty, 0" [ethernet_axi_splitter.cpp:122]   --->   Operation 13 'extractvalue' 'tmp_data_V' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i64, i8, i1 } %empty, 1" [ethernet_axi_splitter.cpp:122]   --->   Operation 14 'extractvalue' 'tmp_keep_V' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i64, i8, i1 } %empty, 2" [ethernet_axi_splitter.cpp:122]   --->   Operation 15 'extractvalue' 'tmp_last_V' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_V = load i2* @word_count_V, align 1" [ethernet_axi_splitter.cpp:124]   --->   Operation 16 'load' 't_V' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.53ns)   --->   "%cond = icmp eq i2 %t_V, 0" [ethernet_axi_splitter.cpp:124]   --->   Operation 17 'icmp' 'cond' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %cond, label %._crit_edge438, label %2" [ethernet_axi_splitter.cpp:124]   --->   Operation 18 'br' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.53ns)   --->   "%tmp_7 = icmp eq i2 %t_V, 1" [ethernet_axi_splitter.cpp:134]   --->   Operation 19 'icmp' 'tmp_7' <Predicate = (!fsm_state_V_load & tmp & !cond)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.83ns)   --->   "br i1 %tmp_7, label %3, label %._crit_edge439" [ethernet_axi_splitter.cpp:134]   --->   Operation 20 'br' <Predicate = (!fsm_state_V_load & tmp & !cond)> <Delay = 0.83>
ST_1 : Operation 21 [1/1] (1.09ns)   --->   "%tmp_3 = icmp eq i16 %mac_type_V_load, 0" [ethernet_axi_splitter.cpp:135]   --->   Operation 21 'icmp' 'tmp_3' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_7)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.83ns)   --->   "br i1 %tmp_3, label %._crit_edge439, label %4" [ethernet_axi_splitter.cpp:135]   --->   Operation 22 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_7)> <Delay = 0.83>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 40, i32 47)" [ethernet_axi_splitter.cpp:31->ethernet_axi_splitter.cpp:136]   --->   Operation 23 'partselect' 'p_Result_i' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_7 & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_3_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 32, i32 39)" [ethernet_axi_splitter.cpp:31->ethernet_axi_splitter.cpp:136]   --->   Operation 24 'partselect' 'p_Result_3_i' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_7 & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_3_i, i8 %p_Result_i)" [ethernet_axi_splitter.cpp:31->ethernet_axi_splitter.cpp:136]   --->   Operation 25 'bitconcatenate' 'tmp_i' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_7 & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.83ns)   --->   "store i16 %tmp_i, i16* @mac_type_V, align 2" [ethernet_axi_splitter.cpp:136]   --->   Operation 26 'store' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_7 & !tmp_3)> <Delay = 0.83>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 48, i32 55)" [ethernet_axi_splitter.cpp:137]   --->   Operation 27 'partselect' 'p_Result_2' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_7 & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i8 %p_Result_2, i8* @ethernet_axi_id_V, align 1" [ethernet_axi_splitter.cpp:137]   --->   Operation 28 'store' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_7 & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.83ns)   --->   "br label %._crit_edge439" [ethernet_axi_splitter.cpp:138]   --->   Operation 29 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_7 & !tmp_3)> <Delay = 0.83>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%word_count_V_flag = phi i1 [ false, %2 ], [ true, %4 ], [ true, %3 ]"   --->   Operation 30 'phi' 'word_count_V_flag' <Predicate = (!fsm_state_V_load & tmp & !cond)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.83ns)   --->   "br label %23" [ethernet_axi_splitter.cpp:185]   --->   Operation 31 'br' <Predicate = (!fsm_state_V_load & tmp & !cond)> <Delay = 0.83>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i64 %tmp_data_V to i48" [ethernet_axi_splitter.cpp:126]   --->   Operation 32 'trunc' 'tmp_24' <Predicate = (!fsm_state_V_load & tmp & cond)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.38ns)   --->   "%tmp_6 = icmp eq i48 %tmp_24, %my_mac_address_V_rea" [ethernet_axi_splitter.cpp:126]   --->   Operation 33 'icmp' 'tmp_6' <Predicate = (!fsm_state_V_load & tmp & cond)> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.38ns)   --->   "%tmp_s = icmp eq i48 %tmp_24, -1" [ethernet_axi_splitter.cpp:126]   --->   Operation 34 'icmp' 'tmp_s' <Predicate = (!fsm_state_V_load & tmp & cond)> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.33ns)   --->   "%or_cond = or i1 %tmp_6, %tmp_s" [ethernet_axi_splitter.cpp:126]   --->   Operation 35 'or' 'or_cond' <Predicate = (!fsm_state_V_load & tmp & cond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%storemerge = zext i1 %or_cond to i16" [ethernet_axi_splitter.cpp:126]   --->   Operation 36 'zext' 'storemerge' <Predicate = (!fsm_state_V_load & tmp & cond)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.83ns)   --->   "store i16 %storemerge, i16* @mac_type_V, align 2" [ethernet_axi_splitter.cpp:127]   --->   Operation 37 'store' <Predicate = (!fsm_state_V_load & tmp & cond)> <Delay = 0.83>
ST_1 : Operation 38 [1/1] (0.83ns)   --->   "br label %23" [ethernet_axi_splitter.cpp:131]   --->   Operation 38 'br' <Predicate = (!fsm_state_V_load & tmp & cond)> <Delay = 0.83>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%word_count_V_flag_1 = phi i1 [ true, %._crit_edge438 ], [ %word_count_V_flag, %22 ]"   --->   Operation 39 'phi' 'word_count_V_flag_1' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%word_count_V_new_1 = phi i2 [ 1, %._crit_edge438 ], [ -2, %22 ]"   --->   Operation 40 'phi' 'word_count_V_new_1' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.83ns)   --->   "br i1 %tmp_last_V, label %24, label %._crit_edge458" [ethernet_axi_splitter.cpp:190]   --->   Operation 41 'br' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.83>
ST_1 : Operation 42 [1/1] (0.83ns)   --->   "store i1 true, i1* @fsm_state_V, align 1" [ethernet_axi_splitter.cpp:192]   --->   Operation 42 'store' <Predicate = (!fsm_state_V_load & tmp & tmp_last_V)> <Delay = 0.83>
ST_1 : Operation 43 [1/1] (0.83ns)   --->   "br label %._crit_edge458" [ethernet_axi_splitter.cpp:193]   --->   Operation 43 'br' <Predicate = (!fsm_state_V_load & tmp & tmp_last_V)> <Delay = 0.83>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%word_count_V_flag_2 = phi i1 [ true, %24 ], [ %word_count_V_flag_1, %23 ]"   --->   Operation 44 'phi' 'word_count_V_flag_2' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%word_count_V_new_2 = phi i2 [ 0, %24 ], [ %word_count_V_new_1, %23 ]"   --->   Operation 45 'phi' 'word_count_V_new_2' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %word_count_V_flag_2, label %mergeST, label %._crit_edge458.new"   --->   Operation 46 'br' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i2 %word_count_V_new_2, i2* @word_count_V, align 1" [ethernet_axi_splitter.cpp:130]   --->   Operation 47 'store' <Predicate = (!fsm_state_V_load & tmp & word_count_V_flag_2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.83ns)   --->   "store i1 false, i1* @fsm_state_V, align 1" [ethernet_axi_splitter.cpp:241]   --->   Operation 48 'store' <Predicate = (fsm_state_V_load)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%mac_type_V_loc_1 = phi i16 [ %mac_type_V_load, %2 ], [ %tmp_i, %4 ], [ %mac_type_V_load, %3 ]" [ethernet_axi_splitter.cpp:135]   --->   Operation 49 'phi' 'mac_type_V_loc_1' <Predicate = (!fsm_state_V_load & tmp & !cond)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ethernet_axi_id_V_lo_1 = phi i8 [ %ethernet_axi_id_V_lo, %2 ], [ %p_Result_2, %4 ], [ %ethernet_axi_id_V_lo, %3 ]" [ethernet_axi_splitter.cpp:142]   --->   Operation 50 'phi' 'ethernet_axi_id_V_lo_1' <Predicate = (!fsm_state_V_load & tmp & !cond)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.09ns)   --->   "%tmp_10 = icmp eq i16 %mac_type_V_loc_1, 31232" [ethernet_axi_splitter.cpp:142]   --->   Operation 51 'icmp' 'tmp_10' <Predicate = (!fsm_state_V_load & tmp & !cond)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %5, label %._crit_edge456" [ethernet_axi_splitter.cpp:142]   --->   Operation 52 'br' <Predicate = (!fsm_state_V_load & tmp & !cond)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.78ns)   --->   "%tmp_12 = icmp eq i8 %ethernet_axi_id_V_lo_1, 0" [ethernet_axi_splitter.cpp:142]   --->   Operation 53 'icmp' 'tmp_12' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %6, label %._crit_edge441" [ethernet_axi_splitter.cpp:142]   --->   Operation 54 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%tmp_14 = icmp eq i8 %ethernet_axi_id_V_lo_1, 1" [ethernet_axi_splitter.cpp:146]   --->   Operation 55 'icmp' 'tmp_14' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %7, label %._crit_edge444" [ethernet_axi_splitter.cpp:146]   --->   Operation 56 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.78ns)   --->   "%tmp_16 = icmp eq i8 %ethernet_axi_id_V_lo_1, 2" [ethernet_axi_splitter.cpp:151]   --->   Operation 57 'icmp' 'tmp_16' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %8, label %._crit_edge445" [ethernet_axi_splitter.cpp:151]   --->   Operation 58 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%tmp_18 = icmp eq i8 %ethernet_axi_id_V_lo_1, 3" [ethernet_axi_splitter.cpp:156]   --->   Operation 59 'icmp' 'tmp_18' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %9, label %._crit_edge448" [ethernet_axi_splitter.cpp:156]   --->   Operation 60 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.78ns)   --->   "%tmp_19 = icmp eq i8 %ethernet_axi_id_V_lo_1, 4" [ethernet_axi_splitter.cpp:161]   --->   Operation 61 'icmp' 'tmp_19' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %10, label %._crit_edge449" [ethernet_axi_splitter.cpp:161]   --->   Operation 62 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%tmp_20 = icmp eq i8 %ethernet_axi_id_V_lo_1, 5" [ethernet_axi_splitter.cpp:166]   --->   Operation 63 'icmp' 'tmp_20' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %11, label %._crit_edge452" [ethernet_axi_splitter.cpp:166]   --->   Operation 64 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%tmp_21 = icmp eq i8 %ethernet_axi_id_V_lo_1, 6" [ethernet_axi_splitter.cpp:171]   --->   Operation 65 'icmp' 'tmp_21' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %12, label %._crit_edge453" [ethernet_axi_splitter.cpp:171]   --->   Operation 66 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.78ns)   --->   "%tmp_22 = icmp eq i8 %ethernet_axi_id_V_lo_1, 7" [ethernet_axi_splitter.cpp:176]   --->   Operation 67 'icmp' 'tmp_22' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_22, label %13, label %._crit_edge456" [ethernet_axi_splitter.cpp:176]   --->   Operation 68 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.09ns)   --->   "%tmp_23 = icmp eq i16 %mac_type_V_loc_1, 0" [ethernet_axi_splitter.cpp:181]   --->   Operation 69 'icmp' 'tmp_23' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21 & !tmp_22) | (!fsm_state_V_load & tmp & !cond & !tmp_10)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %._crit_edge457, label %14" [ethernet_axi_splitter.cpp:181]   --->   Operation 70 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21 & !tmp_22) | (!fsm_state_V_load & tmp & !cond & !tmp_10)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.09ns)   --->   "%tmp_2 = icmp eq i16 %mac_type_V_load, 31232" [ethernet_axi_splitter.cpp:198]   --->   Operation 71 'icmp' 'tmp_2' <Predicate = (fsm_state_V_load)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %26, label %._crit_edge474" [ethernet_axi_splitter.cpp:198]   --->   Operation 72 'br' <Predicate = (fsm_state_V_load)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.78ns)   --->   "%tmp_4 = icmp eq i8 %ethernet_axi_id_V_lo, 0" [ethernet_axi_splitter.cpp:198]   --->   Operation 73 'icmp' 'tmp_4' <Predicate = (fsm_state_V_load & tmp_2)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %27, label %._crit_edge459" [ethernet_axi_splitter.cpp:198]   --->   Operation 74 'br' <Predicate = (fsm_state_V_load & tmp_2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.78ns)   --->   "%tmp_9 = icmp eq i8 %ethernet_axi_id_V_lo, 1" [ethernet_axi_splitter.cpp:202]   --->   Operation 75 'icmp' 'tmp_9' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %28, label %._crit_edge462" [ethernet_axi_splitter.cpp:202]   --->   Operation 76 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.78ns)   --->   "%tmp_8 = icmp eq i8 %ethernet_axi_id_V_lo, 2" [ethernet_axi_splitter.cpp:207]   --->   Operation 77 'icmp' 'tmp_8' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %29, label %._crit_edge463" [ethernet_axi_splitter.cpp:207]   --->   Operation 78 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.78ns)   --->   "%tmp_1 = icmp eq i8 %ethernet_axi_id_V_lo, 3" [ethernet_axi_splitter.cpp:212]   --->   Operation 79 'icmp' 'tmp_1' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %30, label %._crit_edge466" [ethernet_axi_splitter.cpp:212]   --->   Operation 80 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.78ns)   --->   "%tmp_5 = icmp eq i8 %ethernet_axi_id_V_lo, 4" [ethernet_axi_splitter.cpp:217]   --->   Operation 81 'icmp' 'tmp_5' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %31, label %._crit_edge467" [ethernet_axi_splitter.cpp:217]   --->   Operation 82 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.78ns)   --->   "%tmp_11 = icmp eq i8 %ethernet_axi_id_V_lo, 5" [ethernet_axi_splitter.cpp:222]   --->   Operation 83 'icmp' 'tmp_11' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %32, label %._crit_edge470" [ethernet_axi_splitter.cpp:222]   --->   Operation 84 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.78ns)   --->   "%tmp_13 = icmp eq i8 %ethernet_axi_id_V_lo, 6" [ethernet_axi_splitter.cpp:227]   --->   Operation 85 'icmp' 'tmp_13' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %33, label %._crit_edge471" [ethernet_axi_splitter.cpp:227]   --->   Operation 86 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.78ns)   --->   "%tmp_15 = icmp eq i8 %ethernet_axi_id_V_lo, 7" [ethernet_axi_splitter.cpp:232]   --->   Operation 87 'icmp' 'tmp_15' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %34, label %._crit_edge474" [ethernet_axi_splitter.cpp:232]   --->   Operation 88 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.09ns)   --->   "%tmp_17 = icmp eq i16 %mac_type_V_load, 0" [ethernet_axi_splitter.cpp:237]   --->   Operation 89 'icmp' 'tmp_17' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13 & !tmp_15) | (fsm_state_V_load & !tmp_2)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %._crit_edge475, label %35" [ethernet_axi_splitter.cpp:237]   --->   Operation 90 'br' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13 & !tmp_15) | (fsm_state_V_load & !tmp_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = load i64* @prev_word_data_V, align 8" [ethernet_axi_splitter.cpp:143]   --->   Operation 91 'load' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = load i8* @prev_word_keep_V, align 1" [ethernet_axi_splitter.cpp:143]   --->   Operation 92 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = load i1* @prev_word_last_V, align 1" [ethernet_axi_splitter.cpp:143]   --->   Operation 93 'load' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:182]   --->   Operation 94 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21 & !tmp_22 & !tmp_23) | (!fsm_state_V_load & tmp & !cond & !tmp_10 & !tmp_23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 95 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_7_V_data_V, i8* %ethernet_axi_7_V_keep_V, i1* %ethernet_axi_7_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:177]   --->   Operation 95 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21 & tmp_22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 96 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_6_V_data_V, i8* %ethernet_axi_6_V_keep_V, i1* %ethernet_axi_6_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:172]   --->   Operation 96 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & tmp_21)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 97 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_5_V_data_V, i8* %ethernet_axi_5_V_keep_V, i1* %ethernet_axi_5_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:167]   --->   Operation 97 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & tmp_20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 98 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_4_V_data_V, i8* %ethernet_axi_4_V_keep_V, i1* %ethernet_axi_4_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:162]   --->   Operation 98 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & tmp_19)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 99 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_3_V_data_V, i8* %ethernet_axi_3_V_keep_V, i1* %ethernet_axi_3_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:157]   --->   Operation 99 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & tmp_18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 100 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_2_V_data_V, i8* %ethernet_axi_2_V_keep_V, i1* %ethernet_axi_2_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:152]   --->   Operation 100 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & tmp_16)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 101 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_1_V_data_V, i8* %ethernet_axi_1_V_keep_V, i1* %ethernet_axi_1_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:147]   --->   Operation 101 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & tmp_14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 102 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_0_V_data_V, i8* %ethernet_axi_0_V_keep_V, i1* %ethernet_axi_0_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:143]   --->   Operation 102 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & tmp_12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "store i64 %tmp_data_V, i64* @prev_word_data_V, align 8" [ethernet_axi_splitter.cpp:23->ethernet_axi_splitter.cpp:188]   --->   Operation 103 'store' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "store i8 %tmp_keep_V, i8* @prev_word_keep_V, align 8" [ethernet_axi_splitter.cpp:23->ethernet_axi_splitter.cpp:188]   --->   Operation 104 'store' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "store i1 %tmp_last_V, i1* @prev_word_last_V, align 1" [ethernet_axi_splitter.cpp:23->ethernet_axi_splitter.cpp:188]   --->   Operation 105 'store' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:238]   --->   Operation 106 'write' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13 & !tmp_15 & !tmp_17) | (fsm_state_V_load & !tmp_2 & !tmp_17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 107 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_7_V_data_V, i8* %ethernet_axi_7_V_keep_V, i1* %ethernet_axi_7_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:233]   --->   Operation 107 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13 & tmp_15)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 108 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_6_V_data_V, i8* %ethernet_axi_6_V_keep_V, i1* %ethernet_axi_6_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:228]   --->   Operation 108 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & tmp_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 109 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_5_V_data_V, i8* %ethernet_axi_5_V_keep_V, i1* %ethernet_axi_5_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:223]   --->   Operation 109 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & tmp_11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 110 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_4_V_data_V, i8* %ethernet_axi_4_V_keep_V, i1* %ethernet_axi_4_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:218]   --->   Operation 110 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & tmp_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 111 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_3_V_data_V, i8* %ethernet_axi_3_V_keep_V, i1* %ethernet_axi_3_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:213]   --->   Operation 111 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 112 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_2_V_data_V, i8* %ethernet_axi_2_V_keep_V, i1* %ethernet_axi_2_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:208]   --->   Operation 112 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & tmp_8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 113 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_1_V_data_V, i8* %ethernet_axi_1_V_keep_V, i1* %ethernet_axi_1_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:203]   --->   Operation 113 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & tmp_9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 114 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_0_V_data_V, i8* %ethernet_axi_0_V_keep_V, i1* %ethernet_axi_0_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:199]   --->   Operation 114 'write' <Predicate = (fsm_state_V_load & tmp_2 & tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_in_V_data_V), !map !105"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_in_V_keep_V), !map !109"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_in_V_last_V), !map !113"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %ethernet_axi_0_V_data_V), !map !117"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %ethernet_axi_0_V_keep_V), !map !121"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ethernet_axi_0_V_last_V), !map !125"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %ethernet_axi_1_V_data_V), !map !129"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %ethernet_axi_1_V_keep_V), !map !133"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ethernet_axi_1_V_last_V), !map !137"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %ethernet_axi_2_V_data_V), !map !141"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %ethernet_axi_2_V_keep_V), !map !145"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ethernet_axi_2_V_last_V), !map !149"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %ethernet_axi_3_V_data_V), !map !153"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %ethernet_axi_3_V_keep_V), !map !157"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ethernet_axi_3_V_last_V), !map !161"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %ethernet_axi_4_V_data_V), !map !165"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %ethernet_axi_4_V_keep_V), !map !169"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ethernet_axi_4_V_last_V), !map !173"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %ethernet_axi_5_V_data_V), !map !177"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %ethernet_axi_5_V_keep_V), !map !181"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ethernet_axi_5_V_last_V), !map !185"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %ethernet_axi_6_V_data_V), !map !189"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %ethernet_axi_6_V_keep_V), !map !193"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ethernet_axi_6_V_last_V), !map !197"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %ethernet_axi_7_V_data_V), !map !201"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %ethernet_axi_7_V_keep_V), !map !205"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ethernet_axi_7_V_last_V), !map !209"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_out_V_data_V), !map !213"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out_V_keep_V), !map !217"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_V_last_V), !map !221"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %my_mac_address_V), !map !225"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @ethernet_axi_splitte) nounwind"   --->   Operation 146 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:73]   --->   Operation 147 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:74]   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:75]   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %ethernet_axi_0_V_data_V, i8* %ethernet_axi_0_V_keep_V, i1* %ethernet_axi_0_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:76]   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %ethernet_axi_1_V_data_V, i8* %ethernet_axi_1_V_keep_V, i1* %ethernet_axi_1_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:79]   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %ethernet_axi_2_V_data_V, i8* %ethernet_axi_2_V_keep_V, i1* %ethernet_axi_2_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:83]   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %ethernet_axi_3_V_data_V, i8* %ethernet_axi_3_V_keep_V, i1* %ethernet_axi_3_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:87]   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %ethernet_axi_4_V_data_V, i8* %ethernet_axi_4_V_keep_V, i1* %ethernet_axi_4_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:91]   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %ethernet_axi_5_V_data_V, i8* %ethernet_axi_5_V_keep_V, i1* %ethernet_axi_5_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:95]   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %ethernet_axi_6_V_data_V, i8* %ethernet_axi_6_V_keep_V, i1* %ethernet_axi_6_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:99]   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %ethernet_axi_7_V_data_V, i8* %ethernet_axi_7_V_keep_V, i1* %ethernet_axi_7_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:103]   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:107]   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48 %my_mac_address_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ethernet_axi_splitter.cpp:110]   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:182]   --->   Operation 160 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21 & !tmp_22 & !tmp_23) | (!fsm_state_V_load & tmp & !cond & !tmp_10 & !tmp_23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge457" [ethernet_axi_splitter.cpp:182]   --->   Operation 161 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21 & !tmp_22 & !tmp_23) | (!fsm_state_V_load & tmp & !cond & !tmp_10 & !tmp_23)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 162 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21 & !tmp_22) | (!fsm_state_V_load & tmp & !cond & !tmp_10)> <Delay = 0.00>
ST_4 : Operation 163 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_7_V_data_V, i8* %ethernet_axi_7_V_keep_V, i1* %ethernet_axi_7_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:177]   --->   Operation 163 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21 & tmp_22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "br label %15" [ethernet_axi_splitter.cpp:177]   --->   Operation 164 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21 & tmp_22)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "br label %16"   --->   Operation 165 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & !tmp_21) | (!fsm_state_V_load & tmp & !cond & !tmp_10)> <Delay = 0.00>
ST_4 : Operation 166 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_6_V_data_V, i8* %ethernet_axi_6_V_keep_V, i1* %ethernet_axi_6_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:172]   --->   Operation 166 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & tmp_21)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "br label %16" [ethernet_axi_splitter.cpp:172]   --->   Operation 167 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20 & tmp_21)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "br label %17"   --->   Operation 168 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & !tmp_20) | (!fsm_state_V_load & tmp & !cond & !tmp_10)> <Delay = 0.00>
ST_4 : Operation 169 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_5_V_data_V, i8* %ethernet_axi_5_V_keep_V, i1* %ethernet_axi_5_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:167]   --->   Operation 169 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & tmp_20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br label %17" [ethernet_axi_splitter.cpp:167]   --->   Operation 170 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 171 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & !tmp_19) | (!fsm_state_V_load & tmp & !cond & !tmp_10)> <Delay = 0.00>
ST_4 : Operation 172 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_4_V_data_V, i8* %ethernet_axi_4_V_keep_V, i1* %ethernet_axi_4_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:162]   --->   Operation 172 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & tmp_19)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "br label %18" [ethernet_axi_splitter.cpp:162]   --->   Operation 173 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18 & tmp_19)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br label %19"   --->   Operation 174 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16 & !tmp_18) | (!fsm_state_V_load & tmp & !cond & !tmp_10)> <Delay = 0.00>
ST_4 : Operation 175 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_3_V_data_V, i8* %ethernet_axi_3_V_keep_V, i1* %ethernet_axi_3_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:157]   --->   Operation 175 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & tmp_18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br label %19" [ethernet_axi_splitter.cpp:157]   --->   Operation 176 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & !tmp_16 & tmp_18)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "br label %20"   --->   Operation 177 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14 & !tmp_16) | (!fsm_state_V_load & tmp & !cond & !tmp_10)> <Delay = 0.00>
ST_4 : Operation 178 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_2_V_data_V, i8* %ethernet_axi_2_V_keep_V, i1* %ethernet_axi_2_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:152]   --->   Operation 178 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & tmp_16)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "br label %20" [ethernet_axi_splitter.cpp:152]   --->   Operation 179 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & !tmp_14 & tmp_16)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "br label %21"   --->   Operation 180 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12 & !tmp_14) | (!fsm_state_V_load & tmp & !cond & !tmp_10)> <Delay = 0.00>
ST_4 : Operation 181 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_1_V_data_V, i8* %ethernet_axi_1_V_keep_V, i1* %ethernet_axi_1_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:147]   --->   Operation 181 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & tmp_14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "br label %21" [ethernet_axi_splitter.cpp:147]   --->   Operation 182 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & !tmp_12 & tmp_14)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "br label %22"   --->   Operation 183 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & !tmp_12) | (!fsm_state_V_load & tmp & !cond & !tmp_10)> <Delay = 0.00>
ST_4 : Operation 184 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_0_V_data_V, i8* %ethernet_axi_0_V_keep_V, i1* %ethernet_axi_0_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:143]   --->   Operation 184 'write' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & tmp_12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "br label %22" [ethernet_axi_splitter.cpp:143]   --->   Operation 185 'br' <Predicate = (!fsm_state_V_load & tmp & !cond & tmp_10 & tmp_12)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "br label %._crit_edge458.new"   --->   Operation 186 'br' <Predicate = (!fsm_state_V_load & tmp & word_count_V_flag_2)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "br label %._crit_edge435" [ethernet_axi_splitter.cpp:194]   --->   Operation 187 'br' <Predicate = (!fsm_state_V_load & tmp)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "br label %._crit_edge434" [ethernet_axi_splitter.cpp:195]   --->   Operation 188 'br' <Predicate = (!fsm_state_V_load)> <Delay = 0.00>
ST_4 : Operation 189 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:238]   --->   Operation 189 'write' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13 & !tmp_15 & !tmp_17) | (fsm_state_V_load & !tmp_2 & !tmp_17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "br label %._crit_edge475" [ethernet_axi_splitter.cpp:238]   --->   Operation 190 'br' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13 & !tmp_15 & !tmp_17) | (fsm_state_V_load & !tmp_2 & !tmp_17)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "br label %36"   --->   Operation 191 'br' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13 & !tmp_15) | (fsm_state_V_load & !tmp_2)> <Delay = 0.00>
ST_4 : Operation 192 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_7_V_data_V, i8* %ethernet_axi_7_V_keep_V, i1* %ethernet_axi_7_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:233]   --->   Operation 192 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13 & tmp_15)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "br label %36" [ethernet_axi_splitter.cpp:233]   --->   Operation 193 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13 & tmp_15)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "br label %37"   --->   Operation 194 'br' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & !tmp_13) | (fsm_state_V_load & !tmp_2)> <Delay = 0.00>
ST_4 : Operation 195 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_6_V_data_V, i8* %ethernet_axi_6_V_keep_V, i1* %ethernet_axi_6_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:228]   --->   Operation 195 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & tmp_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "br label %37" [ethernet_axi_splitter.cpp:228]   --->   Operation 196 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11 & tmp_13)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "br label %38"   --->   Operation 197 'br' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & !tmp_11) | (fsm_state_V_load & !tmp_2)> <Delay = 0.00>
ST_4 : Operation 198 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_5_V_data_V, i8* %ethernet_axi_5_V_keep_V, i1* %ethernet_axi_5_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:223]   --->   Operation 198 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & tmp_11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "br label %38" [ethernet_axi_splitter.cpp:223]   --->   Operation 199 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5 & tmp_11)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "br label %39"   --->   Operation 200 'br' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & !tmp_5) | (fsm_state_V_load & !tmp_2)> <Delay = 0.00>
ST_4 : Operation 201 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_4_V_data_V, i8* %ethernet_axi_4_V_keep_V, i1* %ethernet_axi_4_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:218]   --->   Operation 201 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & tmp_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "br label %39" [ethernet_axi_splitter.cpp:218]   --->   Operation 202 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1 & tmp_5)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "br label %40"   --->   Operation 203 'br' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8 & !tmp_1) | (fsm_state_V_load & !tmp_2)> <Delay = 0.00>
ST_4 : Operation 204 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_3_V_data_V, i8* %ethernet_axi_3_V_keep_V, i1* %ethernet_axi_3_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:213]   --->   Operation 204 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "br label %40" [ethernet_axi_splitter.cpp:213]   --->   Operation 205 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & !tmp_8 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "br label %41"   --->   Operation 206 'br' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9 & !tmp_8) | (fsm_state_V_load & !tmp_2)> <Delay = 0.00>
ST_4 : Operation 207 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_2_V_data_V, i8* %ethernet_axi_2_V_keep_V, i1* %ethernet_axi_2_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:208]   --->   Operation 207 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & tmp_8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "br label %41" [ethernet_axi_splitter.cpp:208]   --->   Operation 208 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & !tmp_9 & tmp_8)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "br label %42"   --->   Operation 209 'br' <Predicate = (fsm_state_V_load & !tmp_4 & !tmp_9) | (fsm_state_V_load & !tmp_2)> <Delay = 0.00>
ST_4 : Operation 210 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_1_V_data_V, i8* %ethernet_axi_1_V_keep_V, i1* %ethernet_axi_1_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:203]   --->   Operation 210 'write' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & tmp_9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "br label %42" [ethernet_axi_splitter.cpp:203]   --->   Operation 211 'br' <Predicate = (fsm_state_V_load & tmp_2 & !tmp_4 & tmp_9)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "br label %43"   --->   Operation 212 'br' <Predicate = (fsm_state_V_load & !tmp_4) | (fsm_state_V_load & !tmp_2)> <Delay = 0.00>
ST_4 : Operation 213 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %ethernet_axi_0_V_data_V, i8* %ethernet_axi_0_V_keep_V, i1* %ethernet_axi_0_V_last_V, i64 %tmp_data_V_1, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [ethernet_axi_splitter.cpp:199]   --->   Operation 213 'write' <Predicate = (fsm_state_V_load & tmp_2 & tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "br label %43" [ethernet_axi_splitter.cpp:199]   --->   Operation 214 'br' <Predicate = (fsm_state_V_load & tmp_2 & tmp_4)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "br label %._crit_edge434" [ethernet_axi_splitter.cpp:242]   --->   Operation 215 'br' <Predicate = (fsm_state_V_load)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "ret void" [ethernet_axi_splitter.cpp:245]   --->   Operation 216 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_2_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_2_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_2_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_3_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_3_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_3_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_4_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_4_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_4_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_5_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_5_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_5_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_6_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_6_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_6_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_7_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_7_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ethernet_axi_7_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ my_mac_address_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ fsm_state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mac_type_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ethernet_axi_id_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_word_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_word_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_word_last_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ word_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
my_mac_address_V_rea   (read          ) [ 00000]
fsm_state_V_load       (load          ) [ 01111]
mac_type_V_load        (load          ) [ 01100]
ethernet_axi_id_V_lo   (load          ) [ 01100]
StgValue_9             (br            ) [ 00000]
tmp                    (nbreadreq     ) [ 01111]
StgValue_11            (br            ) [ 00000]
empty                  (read          ) [ 00000]
tmp_data_V             (extractvalue  ) [ 01110]
tmp_keep_V             (extractvalue  ) [ 01110]
tmp_last_V             (extractvalue  ) [ 01110]
t_V                    (load          ) [ 00000]
cond                   (icmp          ) [ 01111]
StgValue_18            (br            ) [ 00000]
tmp_7                  (icmp          ) [ 01000]
StgValue_20            (br            ) [ 01100]
tmp_3                  (icmp          ) [ 01000]
StgValue_22            (br            ) [ 01100]
p_Result_i             (partselect    ) [ 00000]
p_Result_3_i           (partselect    ) [ 00000]
tmp_i                  (bitconcatenate) [ 01100]
StgValue_26            (store         ) [ 00000]
p_Result_2             (partselect    ) [ 01100]
StgValue_28            (store         ) [ 00000]
StgValue_29            (br            ) [ 01100]
word_count_V_flag      (phi           ) [ 00000]
StgValue_31            (br            ) [ 00000]
tmp_24                 (trunc         ) [ 00000]
tmp_6                  (icmp          ) [ 00000]
tmp_s                  (icmp          ) [ 00000]
or_cond                (or            ) [ 00000]
storemerge             (zext          ) [ 00000]
StgValue_37            (store         ) [ 00000]
StgValue_38            (br            ) [ 00000]
word_count_V_flag_1    (phi           ) [ 00000]
word_count_V_new_1     (phi           ) [ 00000]
StgValue_41            (br            ) [ 00000]
StgValue_42            (store         ) [ 00000]
StgValue_43            (br            ) [ 00000]
word_count_V_flag_2    (phi           ) [ 01111]
word_count_V_new_2     (phi           ) [ 00000]
StgValue_46            (br            ) [ 00000]
StgValue_47            (store         ) [ 00000]
StgValue_48            (store         ) [ 00000]
mac_type_V_loc_1       (phi           ) [ 01100]
ethernet_axi_id_V_lo_1 (phi           ) [ 01100]
tmp_10                 (icmp          ) [ 01111]
StgValue_52            (br            ) [ 00000]
tmp_12                 (icmp          ) [ 01111]
StgValue_54            (br            ) [ 00000]
tmp_14                 (icmp          ) [ 01111]
StgValue_56            (br            ) [ 00000]
tmp_16                 (icmp          ) [ 01111]
StgValue_58            (br            ) [ 00000]
tmp_18                 (icmp          ) [ 01111]
StgValue_60            (br            ) [ 00000]
tmp_19                 (icmp          ) [ 01111]
StgValue_62            (br            ) [ 00000]
tmp_20                 (icmp          ) [ 01111]
StgValue_64            (br            ) [ 00000]
tmp_21                 (icmp          ) [ 01111]
StgValue_66            (br            ) [ 00000]
tmp_22                 (icmp          ) [ 01111]
StgValue_68            (br            ) [ 00000]
tmp_23                 (icmp          ) [ 01011]
StgValue_70            (br            ) [ 00000]
tmp_2                  (icmp          ) [ 01111]
StgValue_72            (br            ) [ 00000]
tmp_4                  (icmp          ) [ 01111]
StgValue_74            (br            ) [ 00000]
tmp_9                  (icmp          ) [ 01111]
StgValue_76            (br            ) [ 00000]
tmp_8                  (icmp          ) [ 01111]
StgValue_78            (br            ) [ 00000]
tmp_1                  (icmp          ) [ 01111]
StgValue_80            (br            ) [ 00000]
tmp_5                  (icmp          ) [ 01111]
StgValue_82            (br            ) [ 00000]
tmp_11                 (icmp          ) [ 01111]
StgValue_84            (br            ) [ 00000]
tmp_13                 (icmp          ) [ 01111]
StgValue_86            (br            ) [ 00000]
tmp_15                 (icmp          ) [ 01111]
StgValue_88            (br            ) [ 00000]
tmp_17                 (icmp          ) [ 01011]
StgValue_90            (br            ) [ 00000]
tmp_data_V_1           (load          ) [ 01001]
tmp_keep_V_1           (load          ) [ 01001]
tmp_last_V_1           (load          ) [ 01001]
StgValue_103           (store         ) [ 00000]
StgValue_104           (store         ) [ 00000]
StgValue_105           (store         ) [ 00000]
StgValue_115           (specbitsmap   ) [ 00000]
StgValue_116           (specbitsmap   ) [ 00000]
StgValue_117           (specbitsmap   ) [ 00000]
StgValue_118           (specbitsmap   ) [ 00000]
StgValue_119           (specbitsmap   ) [ 00000]
StgValue_120           (specbitsmap   ) [ 00000]
StgValue_121           (specbitsmap   ) [ 00000]
StgValue_122           (specbitsmap   ) [ 00000]
StgValue_123           (specbitsmap   ) [ 00000]
StgValue_124           (specbitsmap   ) [ 00000]
StgValue_125           (specbitsmap   ) [ 00000]
StgValue_126           (specbitsmap   ) [ 00000]
StgValue_127           (specbitsmap   ) [ 00000]
StgValue_128           (specbitsmap   ) [ 00000]
StgValue_129           (specbitsmap   ) [ 00000]
StgValue_130           (specbitsmap   ) [ 00000]
StgValue_131           (specbitsmap   ) [ 00000]
StgValue_132           (specbitsmap   ) [ 00000]
StgValue_133           (specbitsmap   ) [ 00000]
StgValue_134           (specbitsmap   ) [ 00000]
StgValue_135           (specbitsmap   ) [ 00000]
StgValue_136           (specbitsmap   ) [ 00000]
StgValue_137           (specbitsmap   ) [ 00000]
StgValue_138           (specbitsmap   ) [ 00000]
StgValue_139           (specbitsmap   ) [ 00000]
StgValue_140           (specbitsmap   ) [ 00000]
StgValue_141           (specbitsmap   ) [ 00000]
StgValue_142           (specbitsmap   ) [ 00000]
StgValue_143           (specbitsmap   ) [ 00000]
StgValue_144           (specbitsmap   ) [ 00000]
StgValue_145           (specbitsmap   ) [ 00000]
StgValue_146           (spectopmodule ) [ 00000]
StgValue_147           (specpipeline  ) [ 00000]
StgValue_148           (specinterface ) [ 00000]
StgValue_149           (specinterface ) [ 00000]
StgValue_150           (specinterface ) [ 00000]
StgValue_151           (specinterface ) [ 00000]
StgValue_152           (specinterface ) [ 00000]
StgValue_153           (specinterface ) [ 00000]
StgValue_154           (specinterface ) [ 00000]
StgValue_155           (specinterface ) [ 00000]
StgValue_156           (specinterface ) [ 00000]
StgValue_157           (specinterface ) [ 00000]
StgValue_158           (specinterface ) [ 00000]
StgValue_159           (specinterface ) [ 00000]
StgValue_160           (write         ) [ 00000]
StgValue_161           (br            ) [ 00000]
StgValue_162           (br            ) [ 00000]
StgValue_163           (write         ) [ 00000]
StgValue_164           (br            ) [ 00000]
StgValue_165           (br            ) [ 00000]
StgValue_166           (write         ) [ 00000]
StgValue_167           (br            ) [ 00000]
StgValue_168           (br            ) [ 00000]
StgValue_169           (write         ) [ 00000]
StgValue_170           (br            ) [ 00000]
StgValue_171           (br            ) [ 00000]
StgValue_172           (write         ) [ 00000]
StgValue_173           (br            ) [ 00000]
StgValue_174           (br            ) [ 00000]
StgValue_175           (write         ) [ 00000]
StgValue_176           (br            ) [ 00000]
StgValue_177           (br            ) [ 00000]
StgValue_178           (write         ) [ 00000]
StgValue_179           (br            ) [ 00000]
StgValue_180           (br            ) [ 00000]
StgValue_181           (write         ) [ 00000]
StgValue_182           (br            ) [ 00000]
StgValue_183           (br            ) [ 00000]
StgValue_184           (write         ) [ 00000]
StgValue_185           (br            ) [ 00000]
StgValue_186           (br            ) [ 00000]
StgValue_187           (br            ) [ 00000]
StgValue_188           (br            ) [ 00000]
StgValue_189           (write         ) [ 00000]
StgValue_190           (br            ) [ 00000]
StgValue_191           (br            ) [ 00000]
StgValue_192           (write         ) [ 00000]
StgValue_193           (br            ) [ 00000]
StgValue_194           (br            ) [ 00000]
StgValue_195           (write         ) [ 00000]
StgValue_196           (br            ) [ 00000]
StgValue_197           (br            ) [ 00000]
StgValue_198           (write         ) [ 00000]
StgValue_199           (br            ) [ 00000]
StgValue_200           (br            ) [ 00000]
StgValue_201           (write         ) [ 00000]
StgValue_202           (br            ) [ 00000]
StgValue_203           (br            ) [ 00000]
StgValue_204           (write         ) [ 00000]
StgValue_205           (br            ) [ 00000]
StgValue_206           (br            ) [ 00000]
StgValue_207           (write         ) [ 00000]
StgValue_208           (br            ) [ 00000]
StgValue_209           (br            ) [ 00000]
StgValue_210           (write         ) [ 00000]
StgValue_211           (br            ) [ 00000]
StgValue_212           (br            ) [ 00000]
StgValue_213           (write         ) [ 00000]
StgValue_214           (br            ) [ 00000]
StgValue_215           (br            ) [ 00000]
StgValue_216           (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ethernet_axi_0_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ethernet_axi_0_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ethernet_axi_0_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ethernet_axi_1_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ethernet_axi_1_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ethernet_axi_1_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ethernet_axi_2_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_2_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ethernet_axi_2_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_2_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ethernet_axi_2_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_2_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ethernet_axi_3_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_3_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ethernet_axi_3_V_keep_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_3_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ethernet_axi_3_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_3_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ethernet_axi_4_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_4_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ethernet_axi_4_V_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_4_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ethernet_axi_4_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_4_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ethernet_axi_5_V_data_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_5_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ethernet_axi_5_V_keep_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_5_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ethernet_axi_5_V_last_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_5_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ethernet_axi_6_V_data_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_6_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="ethernet_axi_6_V_keep_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_6_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="ethernet_axi_6_V_last_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_6_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ethernet_axi_7_V_data_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_7_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ethernet_axi_7_V_keep_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_7_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ethernet_axi_7_V_last_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_7_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="my_mac_address_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_mac_address_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="fsm_state_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsm_state_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="mac_type_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_type_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="ethernet_axi_id_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_id_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="prev_word_data_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_word_data_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="prev_word_keep_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_word_keep_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="prev_word_last_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_word_last_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="word_count_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_count_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i48"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_splitte"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="my_mac_address_V_rea_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="48" slack="0"/>
<pin id="160" dir="0" index="1" bw="48" slack="0"/>
<pin id="161" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="my_mac_address_V_rea/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_nbreadreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="0" index="3" bw="1" slack="0"/>
<pin id="169" dir="0" index="4" bw="1" slack="0"/>
<pin id="170" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="73" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="0" index="3" bw="1" slack="0"/>
<pin id="181" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="0" index="3" bw="1" slack="0"/>
<pin id="191" dir="0" index="4" bw="64" slack="0"/>
<pin id="192" dir="0" index="5" bw="8" slack="0"/>
<pin id="193" dir="0" index="6" bw="1" slack="0"/>
<pin id="194" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_94/3 StgValue_106/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="0" index="3" bw="1" slack="0"/>
<pin id="204" dir="0" index="4" bw="64" slack="0"/>
<pin id="205" dir="0" index="5" bw="8" slack="0"/>
<pin id="206" dir="0" index="6" bw="1" slack="0"/>
<pin id="207" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_95/3 StgValue_107/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="0" index="3" bw="1" slack="0"/>
<pin id="217" dir="0" index="4" bw="64" slack="0"/>
<pin id="218" dir="0" index="5" bw="8" slack="0"/>
<pin id="219" dir="0" index="6" bw="1" slack="0"/>
<pin id="220" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_96/3 StgValue_108/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="0" index="3" bw="1" slack="0"/>
<pin id="230" dir="0" index="4" bw="64" slack="0"/>
<pin id="231" dir="0" index="5" bw="8" slack="0"/>
<pin id="232" dir="0" index="6" bw="1" slack="0"/>
<pin id="233" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_97/3 StgValue_109/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="0" index="4" bw="64" slack="0"/>
<pin id="244" dir="0" index="5" bw="8" slack="0"/>
<pin id="245" dir="0" index="6" bw="1" slack="0"/>
<pin id="246" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_98/3 StgValue_110/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="0" index="3" bw="1" slack="0"/>
<pin id="256" dir="0" index="4" bw="64" slack="0"/>
<pin id="257" dir="0" index="5" bw="8" slack="0"/>
<pin id="258" dir="0" index="6" bw="1" slack="0"/>
<pin id="259" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_99/3 StgValue_111/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="0" index="3" bw="1" slack="0"/>
<pin id="269" dir="0" index="4" bw="64" slack="0"/>
<pin id="270" dir="0" index="5" bw="8" slack="0"/>
<pin id="271" dir="0" index="6" bw="1" slack="0"/>
<pin id="272" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_100/3 StgValue_112/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_write_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="0" index="3" bw="1" slack="0"/>
<pin id="282" dir="0" index="4" bw="64" slack="0"/>
<pin id="283" dir="0" index="5" bw="8" slack="0"/>
<pin id="284" dir="0" index="6" bw="1" slack="0"/>
<pin id="285" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_101/3 StgValue_113/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_write_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="0" index="3" bw="1" slack="0"/>
<pin id="295" dir="0" index="4" bw="64" slack="0"/>
<pin id="296" dir="0" index="5" bw="8" slack="0"/>
<pin id="297" dir="0" index="6" bw="1" slack="0"/>
<pin id="298" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_102/3 StgValue_114/3 "/>
</bind>
</comp>

<comp id="303" class="1005" name="word_count_V_flag_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_flag (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="word_count_V_flag_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="4" bw="1" slack="0"/>
<pin id="312" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_flag/1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="word_count_V_flag_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="word_count_V_flag_1_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_flag_1/1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="word_count_V_new_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="330" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="word_count_V_new_1_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="2" slack="0"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_new_1/1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="word_count_V_flag_2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="3"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="word_count_V_flag_2_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_flag_2/1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="word_count_V_new_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="353" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_new_2 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="word_count_V_new_2_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="2" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_new_2/1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="mac_type_V_loc_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="364" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="mac_type_V_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="mac_type_V_loc_1_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="16" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="4" bw="16" slack="1"/>
<pin id="371" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mac_type_V_loc_1/2 "/>
</bind>
</comp>

<comp id="373" class="1005" name="ethernet_axi_id_V_lo_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="375" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="ethernet_axi_id_V_lo_1 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="ethernet_axi_id_V_lo_1_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="8" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="4" bw="8" slack="1"/>
<pin id="382" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ethernet_axi_id_V_lo_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="fsm_state_V_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsm_state_V_load/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mac_type_V_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_type_V_load/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="ethernet_axi_id_V_lo_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ethernet_axi_id_V_lo/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_data_V_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="73" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_keep_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="73" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_last_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="73" slack="0"/>
<pin id="406" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="t_V_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="cond_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="2" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_Result_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="0" index="2" bw="7" slack="0"/>
<pin id="434" dir="0" index="3" bw="7" slack="0"/>
<pin id="435" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_3_i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="0" index="3" bw="7" slack="0"/>
<pin id="445" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="8" slack="0"/>
<pin id="454" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="StgValue_26_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Result_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="0" index="3" bw="7" slack="0"/>
<pin id="469" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="StgValue_28_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_24_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_6_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="48" slack="0"/>
<pin id="486" dir="0" index="1" bw="48" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_s_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="48" slack="0"/>
<pin id="492" dir="0" index="1" bw="48" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_cond_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="storemerge_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="StgValue_37_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="StgValue_42_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="StgValue_47_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="StgValue_48_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_10_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_12_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_14_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_16_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_18_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_19_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="8" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_20_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_21_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_22_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_23_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="0" index="1" bw="16" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="1"/>
<pin id="592" dir="0" index="1" bw="16" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_4_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="1"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_9_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="1"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_8_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="0" index="1" bw="8" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_11_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="1"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_13_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_15_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="1"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_17_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="1"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_data_V_1_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_keep_V_1_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_keep_V_1/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_last_V_1_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V_1/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="StgValue_103_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="2"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="StgValue_104_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="2"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="StgValue_105_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="2"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/3 "/>
</bind>
</comp>

<comp id="694" class="1005" name="fsm_state_V_load_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fsm_state_V_load "/>
</bind>
</comp>

<comp id="698" class="1005" name="mac_type_V_load_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="1"/>
<pin id="700" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mac_type_V_load "/>
</bind>
</comp>

<comp id="706" class="1005" name="ethernet_axi_id_V_lo_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="1"/>
<pin id="708" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ethernet_axi_id_V_lo "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_data_V_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="2"/>
<pin id="726" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_keep_V_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="2"/>
<pin id="731" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_last_V_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="2"/>
<pin id="736" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="739" class="1005" name="cond_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_i_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="1"/>
<pin id="751" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="754" class="1005" name="p_Result_2_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="1"/>
<pin id="756" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_10_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_12_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_14_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_16_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp_18_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_19_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_20_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_21_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_22_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_23_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_2_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_4_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="1"/>
<pin id="805" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_9_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_8_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_5_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_11_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_13_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_15_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_17_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_data_V_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="1"/>
<pin id="841" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_keep_V_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="1"/>
<pin id="854" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_last_V_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="171"><net_src comp="78" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="175"><net_src comp="80" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="182"><net_src comp="82" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="195"><net_src comp="132" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="208"><net_src comp="132" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="221"><net_src comp="132" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="234"><net_src comp="132" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="247"><net_src comp="132" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="260"><net_src comp="132" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="273"><net_src comp="132" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="286"><net_src comp="132" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="299"><net_src comp="132" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="8" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="314"><net_src comp="106" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="108" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="108" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="326"><net_src comp="108" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="306" pin="6"/><net_sink comp="320" pin=2"/></net>

<net id="337"><net_src comp="86" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="112" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="348"><net_src comp="108" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="320" pin="4"/><net_sink comp="342" pin=2"/></net>

<net id="350"><net_src comp="342" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="331" pin="4"/><net_sink comp="354" pin=2"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="66" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="176" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="176" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="176" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="74" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="84" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="408" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="86" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="388" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="88" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="90" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="396" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="92" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="94" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="446"><net_src comp="90" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="396" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="96" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="98" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="455"><net_src comp="100" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="440" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="430" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="64" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="90" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="396" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="102" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="104" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="478"><net_src comp="464" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="66" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="396" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="158" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="480" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="110" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="484" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="64" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="108" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="62" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="354" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="74" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="106" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="62" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="365" pin="6"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="114" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="376" pin="6"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="116" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="376" pin="6"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="118" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="376" pin="6"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="120" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="376" pin="6"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="122" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="376" pin="6"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="124" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="376" pin="6"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="126" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="376" pin="6"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="128" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="376" pin="6"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="130" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="365" pin="6"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="88" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="114" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="116" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="118" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="120" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="122" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="124" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="126" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="128" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="130" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="88" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="68" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="199" pin=4"/></net>

<net id="646"><net_src comp="640" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="650"><net_src comp="640" pin="1"/><net_sink comp="264" pin=4"/></net>

<net id="651"><net_src comp="640" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="652"><net_src comp="640" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="656"><net_src comp="70" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="199" pin=5"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="212" pin=5"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="225" pin=5"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="662"><net_src comp="653" pin="1"/><net_sink comp="251" pin=5"/></net>

<net id="663"><net_src comp="653" pin="1"/><net_sink comp="264" pin=5"/></net>

<net id="664"><net_src comp="653" pin="1"/><net_sink comp="277" pin=5"/></net>

<net id="665"><net_src comp="653" pin="1"/><net_sink comp="290" pin=5"/></net>

<net id="669"><net_src comp="72" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="186" pin=6"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="199" pin=6"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="212" pin=6"/></net>

<net id="673"><net_src comp="666" pin="1"/><net_sink comp="225" pin=6"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="238" pin=6"/></net>

<net id="675"><net_src comp="666" pin="1"/><net_sink comp="251" pin=6"/></net>

<net id="676"><net_src comp="666" pin="1"/><net_sink comp="264" pin=6"/></net>

<net id="677"><net_src comp="666" pin="1"/><net_sink comp="277" pin=6"/></net>

<net id="678"><net_src comp="666" pin="1"/><net_sink comp="290" pin=6"/></net>

<net id="683"><net_src comp="68" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="70" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="72" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="384" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="388" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="365" pin=4"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="709"><net_src comp="392" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="376" pin=4"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="716"><net_src comp="706" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="717"><net_src comp="706" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="718"><net_src comp="706" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="719"><net_src comp="706" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="723"><net_src comp="164" pin="5"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="396" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="732"><net_src comp="400" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="737"><net_src comp="404" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="742"><net_src comp="412" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="752"><net_src comp="450" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="757"><net_src comp="464" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="762"><net_src comp="530" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="536" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="542" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="548" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="554" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="560" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="566" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="572" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="578" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="584" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="590" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="595" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="600" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="605" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="610" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="615" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="620" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="625" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="630" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="635" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="640" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="199" pin=4"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="849"><net_src comp="839" pin="1"/><net_sink comp="264" pin=4"/></net>

<net id="850"><net_src comp="839" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="851"><net_src comp="839" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="855"><net_src comp="653" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="199" pin=5"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="212" pin=5"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="225" pin=5"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="861"><net_src comp="852" pin="1"/><net_sink comp="251" pin=5"/></net>

<net id="862"><net_src comp="852" pin="1"/><net_sink comp="264" pin=5"/></net>

<net id="863"><net_src comp="852" pin="1"/><net_sink comp="277" pin=5"/></net>

<net id="864"><net_src comp="852" pin="1"/><net_sink comp="290" pin=5"/></net>

<net id="868"><net_src comp="666" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="186" pin=6"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="199" pin=6"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="212" pin=6"/></net>

<net id="872"><net_src comp="865" pin="1"/><net_sink comp="225" pin=6"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="238" pin=6"/></net>

<net id="874"><net_src comp="865" pin="1"/><net_sink comp="251" pin=6"/></net>

<net id="875"><net_src comp="865" pin="1"/><net_sink comp="264" pin=6"/></net>

<net id="876"><net_src comp="865" pin="1"/><net_sink comp="277" pin=6"/></net>

<net id="877"><net_src comp="865" pin="1"/><net_sink comp="290" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ethernet_axi_0_V_data_V | {4 }
	Port: ethernet_axi_0_V_keep_V | {4 }
	Port: ethernet_axi_0_V_last_V | {4 }
	Port: ethernet_axi_1_V_data_V | {4 }
	Port: ethernet_axi_1_V_keep_V | {4 }
	Port: ethernet_axi_1_V_last_V | {4 }
	Port: ethernet_axi_2_V_data_V | {4 }
	Port: ethernet_axi_2_V_keep_V | {4 }
	Port: ethernet_axi_2_V_last_V | {4 }
	Port: ethernet_axi_3_V_data_V | {4 }
	Port: ethernet_axi_3_V_keep_V | {4 }
	Port: ethernet_axi_3_V_last_V | {4 }
	Port: ethernet_axi_4_V_data_V | {4 }
	Port: ethernet_axi_4_V_keep_V | {4 }
	Port: ethernet_axi_4_V_last_V | {4 }
	Port: ethernet_axi_5_V_data_V | {4 }
	Port: ethernet_axi_5_V_keep_V | {4 }
	Port: ethernet_axi_5_V_last_V | {4 }
	Port: ethernet_axi_6_V_data_V | {4 }
	Port: ethernet_axi_6_V_keep_V | {4 }
	Port: ethernet_axi_6_V_last_V | {4 }
	Port: ethernet_axi_7_V_data_V | {4 }
	Port: ethernet_axi_7_V_keep_V | {4 }
	Port: ethernet_axi_7_V_last_V | {4 }
	Port: data_out_V_data_V | {4 }
	Port: data_out_V_keep_V | {4 }
	Port: data_out_V_last_V | {4 }
	Port: fsm_state_V | {1 }
	Port: mac_type_V | {1 }
	Port: ethernet_axi_id_V | {1 }
	Port: prev_word_data_V | {3 }
	Port: prev_word_keep_V | {3 }
	Port: prev_word_last_V | {3 }
	Port: word_count_V | {1 }
 - Input state : 
	Port: ethernet_axi_splitter : data_in_V_data_V | {1 }
	Port: ethernet_axi_splitter : data_in_V_keep_V | {1 }
	Port: ethernet_axi_splitter : data_in_V_last_V | {1 }
	Port: ethernet_axi_splitter : my_mac_address_V | {1 }
	Port: ethernet_axi_splitter : fsm_state_V | {1 }
	Port: ethernet_axi_splitter : mac_type_V | {1 }
	Port: ethernet_axi_splitter : ethernet_axi_id_V | {1 }
	Port: ethernet_axi_splitter : prev_word_data_V | {3 }
	Port: ethernet_axi_splitter : prev_word_keep_V | {3 }
	Port: ethernet_axi_splitter : prev_word_last_V | {3 }
	Port: ethernet_axi_splitter : word_count_V | {1 }
  - Chain level:
	State 1
		StgValue_9 : 1
		cond : 1
		StgValue_18 : 2
		tmp_7 : 1
		StgValue_20 : 2
		tmp_3 : 1
		StgValue_22 : 2
		p_Result_i : 1
		p_Result_3_i : 1
		tmp_i : 2
		StgValue_26 : 3
		p_Result_2 : 1
		StgValue_28 : 2
		word_count_V_flag : 3
		tmp_24 : 1
		tmp_6 : 2
		tmp_s : 2
		or_cond : 3
		storemerge : 3
		StgValue_37 : 4
		word_count_V_flag_1 : 4
		word_count_V_new_1 : 1
		StgValue_41 : 1
		word_count_V_flag_2 : 5
		word_count_V_new_2 : 2
		StgValue_46 : 6
		StgValue_47 : 3
	State 2
		tmp_10 : 1
		StgValue_52 : 2
		tmp_12 : 1
		StgValue_54 : 2
		tmp_14 : 1
		StgValue_56 : 2
		tmp_16 : 1
		StgValue_58 : 2
		tmp_18 : 1
		StgValue_60 : 2
		tmp_19 : 1
		StgValue_62 : 2
		tmp_20 : 1
		StgValue_64 : 2
		tmp_21 : 1
		StgValue_66 : 2
		tmp_22 : 1
		StgValue_68 : 2
		tmp_23 : 1
		StgValue_70 : 2
		StgValue_72 : 1
		StgValue_74 : 1
		StgValue_76 : 1
		StgValue_78 : 1
		StgValue_80 : 1
		StgValue_82 : 1
		StgValue_84 : 1
		StgValue_86 : 1
		StgValue_88 : 1
		StgValue_90 : 1
	State 3
		StgValue_94 : 1
		StgValue_95 : 1
		StgValue_96 : 1
		StgValue_97 : 1
		StgValue_98 : 1
		StgValue_99 : 1
		StgValue_100 : 1
		StgValue_101 : 1
		StgValue_102 : 1
		StgValue_106 : 1
		StgValue_107 : 1
		StgValue_108 : 1
		StgValue_109 : 1
		StgValue_110 : 1
		StgValue_111 : 1
		StgValue_112 : 1
		StgValue_113 : 1
		StgValue_114 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            cond_fu_412           |    0    |    8    |
|          |           tmp_7_fu_418           |    0    |    8    |
|          |           tmp_3_fu_424           |    0    |    13   |
|          |           tmp_6_fu_484           |    0    |    24   |
|          |           tmp_s_fu_490           |    0    |    24   |
|          |           tmp_10_fu_530          |    0    |    13   |
|          |           tmp_12_fu_536          |    0    |    11   |
|          |           tmp_14_fu_542          |    0    |    11   |
|          |           tmp_16_fu_548          |    0    |    11   |
|          |           tmp_18_fu_554          |    0    |    11   |
|          |           tmp_19_fu_560          |    0    |    11   |
|          |           tmp_20_fu_566          |    0    |    11   |
|   icmp   |           tmp_21_fu_572          |    0    |    11   |
|          |           tmp_22_fu_578          |    0    |    11   |
|          |           tmp_23_fu_584          |    0    |    13   |
|          |           tmp_2_fu_590           |    0    |    13   |
|          |           tmp_4_fu_595           |    0    |    11   |
|          |           tmp_9_fu_600           |    0    |    11   |
|          |           tmp_8_fu_605           |    0    |    11   |
|          |           tmp_1_fu_610           |    0    |    11   |
|          |           tmp_5_fu_615           |    0    |    11   |
|          |           tmp_11_fu_620          |    0    |    11   |
|          |           tmp_13_fu_625          |    0    |    11   |
|          |           tmp_15_fu_630          |    0    |    11   |
|          |           tmp_17_fu_635          |    0    |    13   |
|----------|----------------------------------|---------|---------|
|    or    |          or_cond_fu_496          |    0    |    2    |
|----------|----------------------------------|---------|---------|
|   read   | my_mac_address_V_rea_read_fu_158 |    0    |    0    |
|          |         empty_read_fu_176        |    0    |    0    |
|----------|----------------------------------|---------|---------|
| nbreadreq|       tmp_nbreadreq_fu_164       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         grp_write_fu_186         |    0    |    0    |
|          |         grp_write_fu_199         |    0    |    0    |
|          |         grp_write_fu_212         |    0    |    0    |
|          |         grp_write_fu_225         |    0    |    0    |
|   write  |         grp_write_fu_238         |    0    |    0    |
|          |         grp_write_fu_251         |    0    |    0    |
|          |         grp_write_fu_264         |    0    |    0    |
|          |         grp_write_fu_277         |    0    |    0    |
|          |         grp_write_fu_290         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         tmp_data_V_fu_396        |    0    |    0    |
|extractvalue|         tmp_keep_V_fu_400        |    0    |    0    |
|          |         tmp_last_V_fu_404        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_Result_i_fu_430        |    0    |    0    |
|partselect|        p_Result_3_i_fu_440       |    0    |    0    |
|          |         p_Result_2_fu_464        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           tmp_i_fu_450           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |           tmp_24_fu_480          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         storemerge_fu_502        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   307   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         cond_reg_739         |    1   |
|ethernet_axi_id_V_lo_1_reg_373|    8   |
| ethernet_axi_id_V_lo_reg_706 |    8   |
|   fsm_state_V_load_reg_694   |    1   |
|    mac_type_V_load_reg_698   |   16   |
|   mac_type_V_loc_1_reg_362   |   16   |
|      p_Result_2_reg_754      |    8   |
|        tmp_10_reg_759        |    1   |
|        tmp_11_reg_823        |    1   |
|        tmp_12_reg_763        |    1   |
|        tmp_13_reg_827        |    1   |
|        tmp_14_reg_767        |    1   |
|        tmp_15_reg_831        |    1   |
|        tmp_16_reg_771        |    1   |
|        tmp_17_reg_835        |    1   |
|        tmp_18_reg_775        |    1   |
|        tmp_19_reg_779        |    1   |
|         tmp_1_reg_815        |    1   |
|        tmp_20_reg_783        |    1   |
|        tmp_21_reg_787        |    1   |
|        tmp_22_reg_791        |    1   |
|        tmp_23_reg_795        |    1   |
|         tmp_2_reg_799        |    1   |
|         tmp_4_reg_803        |    1   |
|         tmp_5_reg_819        |    1   |
|         tmp_8_reg_811        |    1   |
|         tmp_9_reg_807        |    1   |
|     tmp_data_V_1_reg_839     |   64   |
|      tmp_data_V_reg_724      |   64   |
|         tmp_i_reg_749        |   16   |
|     tmp_keep_V_1_reg_852     |    8   |
|      tmp_keep_V_reg_729      |    8   |
|     tmp_last_V_1_reg_865     |    1   |
|      tmp_last_V_reg_734      |    1   |
|          tmp_reg_720         |    1   |
|  word_count_V_flag_1_reg_317 |    1   |
|  word_count_V_flag_2_reg_339 |    1   |
|   word_count_V_flag_reg_303  |    1   |
|  word_count_V_new_1_reg_328  |    2   |
|  word_count_V_new_2_reg_351  |    2   |
+------------------------------+--------+
|             Total            |   248  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_186 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_186 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_186 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_199 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_199 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_199 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_212 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_212 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_212 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_225 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_225 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_225 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_238 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_238 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_238 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_251 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_251 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_251 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_264 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_264 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_264 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_277 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_277 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_277 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_290 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_290 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_290 |  p6  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1314  ||  22.545 ||   243   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   307  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   22   |    -   |   243  |
|  Register |    -   |   248  |    -   |
+-----------+--------+--------+--------+
|   Total   |   22   |   248  |   550  |
+-----------+--------+--------+--------+
