# do lab1part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:15 on Jan 29,2020
# vlog -work work lab1part1.vo 
# -- Compiling module mux_4to1_case
# 
# Top level modules:
# 	mux_4to1_case
# End time: 01:14:15 on Jan 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:15 on Jan 29,2020
# vlog -work work mux_4to1_case.vwf.vt 
# -- Compiling module mux_4to1_case_vlg_vec_tst
# 
# Top level modules:
# 	mux_4to1_case_vlg_vec_tst
# End time: 01:14:15 on Jan 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mux_4to1_case_vlg_vec_tst 
# Start time: 01:14:15 on Jan 29,2020
# Loading work.mux_4to1_case_vlg_vec_tst
# Loading work.mux_4to1_case
# after#25
# ** Note: $finish    : mux_4to1_case.vwf.vt(52)
#    Time: 200 ns  Iteration: 0  Instance: /mux_4to1_case_vlg_vec_tst
# End time: 01:14:16 on Jan 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
