Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Fri Dec  8 03:17:51 2017
| Host         : A205-23 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: accel0/ACL_SCLK_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: accel0/clkcount_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.174    -1067.214                    166                  289        0.056        0.000                      0                  289        3.000        0.000                       0                   168  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
disp_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0   {0.000 35.000}       70.000          14.286          
sys_clk_pin            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
disp_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -9.174    -1067.214                    166                  281        0.056        0.000                      0                  281        4.196        0.000                       0                   156  
  clkfbout_clk_wiz_0                                                                                                                                                    30.000        0.000                       0                     3  
sys_clk_pin                  7.435        0.000                      0                    8        0.130        0.000                      0                    8        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  disp_clk/inst/clk_in1
  To Clock:  disp_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         disp_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { disp_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          166  Failing Endpoints,  Worst Slack       -9.174ns,  Total Violation    -1067.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.174ns  (required time - arrival time)
  Source:                 display/curr_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aObstacle_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.159ns  (logic 11.336ns (62.426%)  route 6.823ns (37.574%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 6.454 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.876 f  display/curr_y_reg[5]/Q
                         net (fo=21, routed)          0.540    -1.336    display/Q[5]
    SLICE_X56Y97         LUT3 (Prop_lut3_I2_O)        0.124    -1.212 r  display/p_0_out_i_68/O
                         net (fo=1, routed)           0.599    -0.614    display/p_0_out_i_68_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    -0.216 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.216    display/p_0_out_i_38_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.102 r  display/p_0_out_i_21/CO[3]
                         net (fo=1, routed)           0.001    -0.101    display/p_0_out_i_21_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.121 r  display/p_0_out_i_61/O[0]
                         net (fo=33, routed)          0.827     0.948    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.299     1.247 r  draw_mod/p_0_out_i_89/O
                         net (fo=1, routed)           0.000     1.247    draw_mod/p_0_out_i_89_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.780 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.001     1.780    draw_mod/p_0_out_i_52_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.103 r  draw_mod/p_0_out_i_23/O[1]
                         net (fo=3, routed)           0.739     2.843    display/curr_y_reg[8]_0[1]
    SLICE_X55Y101        LUT4 (Prop_lut4_I1_O)        0.306     3.149 r  display/p_0_out_i_51/O
                         net (fo=1, routed)           0.000     3.149    display/p_0_out_i_51_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.606 f  display/p_0_out_i_22/CO[1]
                         net (fo=14, routed)          0.433     4.039    display/p_0_out_i_22_n_2
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.329     4.368 r  display/p_0_out_i_64/O
                         net (fo=5, routed)           0.518     4.886    display/p_0_out_i_64_n_0
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  display/p_0_out_i_60/O
                         net (fo=85, routed)          0.411     5.421    display/p_0_out_i_60_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.545 r  display/p_0_out_i_31/O
                         net (fo=1, routed)           0.475     6.020    display/p_0_out_i_31_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.405 r  display/p_0_out_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.405    display/p_0_out_i_19_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.627 f  display/p_0_out_i_15/O[0]
                         net (fo=2, routed)           0.315     6.942    display/p_0_out_i_15_n_7
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.241 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.456     7.697    display/p_0_out_i_16_n_0
    SLICE_X56Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.821    display/p_0_out_i_7_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.197 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.197    display/p_0_out_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.585     9.105    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    13.323 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.325    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    14.843 r  draw_mod/p_1_out/P[7]
                         net (fo=6, routed)           0.921    15.765    draw_mod/p_1_out_n_98
    SLICE_X58Y100        FDRE                                         r  draw_mod/aObstacle_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.494     6.454    draw_mod/CLK
    SLICE_X58Y100        FDRE                                         r  draw_mod/aObstacle_reg[1][7]/C
                         clock pessimism              0.410     6.864    
                         clock uncertainty           -0.208     6.656    
    SLICE_X58Y100        FDRE (Setup_fdre_C_D)       -0.065     6.591    draw_mod/aObstacle_reg[1][7]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -9.174    

Slack (VIOLATED) :        -9.173ns  (required time - arrival time)
  Source:                 display/curr_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.156ns  (logic 11.336ns (62.437%)  route 6.820ns (37.563%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.876 f  display/curr_y_reg[5]/Q
                         net (fo=21, routed)          0.540    -1.336    display/Q[5]
    SLICE_X56Y97         LUT3 (Prop_lut3_I2_O)        0.124    -1.212 r  display/p_0_out_i_68/O
                         net (fo=1, routed)           0.599    -0.614    display/p_0_out_i_68_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    -0.216 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.216    display/p_0_out_i_38_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.102 r  display/p_0_out_i_21/CO[3]
                         net (fo=1, routed)           0.001    -0.101    display/p_0_out_i_21_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.121 r  display/p_0_out_i_61/O[0]
                         net (fo=33, routed)          0.827     0.948    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.299     1.247 r  draw_mod/p_0_out_i_89/O
                         net (fo=1, routed)           0.000     1.247    draw_mod/p_0_out_i_89_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.780 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.001     1.780    draw_mod/p_0_out_i_52_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.103 r  draw_mod/p_0_out_i_23/O[1]
                         net (fo=3, routed)           0.739     2.843    display/curr_y_reg[8]_0[1]
    SLICE_X55Y101        LUT4 (Prop_lut4_I1_O)        0.306     3.149 r  display/p_0_out_i_51/O
                         net (fo=1, routed)           0.000     3.149    display/p_0_out_i_51_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.606 f  display/p_0_out_i_22/CO[1]
                         net (fo=14, routed)          0.433     4.039    display/p_0_out_i_22_n_2
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.329     4.368 r  display/p_0_out_i_64/O
                         net (fo=5, routed)           0.518     4.886    display/p_0_out_i_64_n_0
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  display/p_0_out_i_60/O
                         net (fo=85, routed)          0.411     5.421    display/p_0_out_i_60_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.545 r  display/p_0_out_i_31/O
                         net (fo=1, routed)           0.475     6.020    display/p_0_out_i_31_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.405 r  display/p_0_out_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.405    display/p_0_out_i_19_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.627 f  display/p_0_out_i_15/O[0]
                         net (fo=2, routed)           0.315     6.942    display/p_0_out_i_15_n_7
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.241 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.456     7.697    display/p_0_out_i_16_n_0
    SLICE_X56Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.821    display/p_0_out_i_7_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.197 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.197    display/p_0_out_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.585     9.105    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    13.323 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.325    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    14.843 r  draw_mod/p_1_out/P[6]
                         net (fo=6, routed)           0.918    15.761    draw_mod/p_1_out_n_99
    SLICE_X54Y101        FDRE                                         r  draw_mod/aTarget_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X54Y101        FDRE                                         r  draw_mod/aTarget_reg[0][6]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X54Y101        FDRE (Setup_fdre_C_D)       -0.063     6.588    draw_mod/aTarget_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                         -15.761    
  -------------------------------------------------------------------
                         slack                                 -9.173    

Slack (VIOLATED) :        -9.104ns  (required time - arrival time)
  Source:                 display/curr_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.106ns  (logic 11.336ns (62.608%)  route 6.770ns (37.392%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.876 f  display/curr_y_reg[5]/Q
                         net (fo=21, routed)          0.540    -1.336    display/Q[5]
    SLICE_X56Y97         LUT3 (Prop_lut3_I2_O)        0.124    -1.212 r  display/p_0_out_i_68/O
                         net (fo=1, routed)           0.599    -0.614    display/p_0_out_i_68_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    -0.216 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.216    display/p_0_out_i_38_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.102 r  display/p_0_out_i_21/CO[3]
                         net (fo=1, routed)           0.001    -0.101    display/p_0_out_i_21_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.121 r  display/p_0_out_i_61/O[0]
                         net (fo=33, routed)          0.827     0.948    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.299     1.247 r  draw_mod/p_0_out_i_89/O
                         net (fo=1, routed)           0.000     1.247    draw_mod/p_0_out_i_89_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.780 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.001     1.780    draw_mod/p_0_out_i_52_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.103 r  draw_mod/p_0_out_i_23/O[1]
                         net (fo=3, routed)           0.739     2.843    display/curr_y_reg[8]_0[1]
    SLICE_X55Y101        LUT4 (Prop_lut4_I1_O)        0.306     3.149 r  display/p_0_out_i_51/O
                         net (fo=1, routed)           0.000     3.149    display/p_0_out_i_51_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.606 f  display/p_0_out_i_22/CO[1]
                         net (fo=14, routed)          0.433     4.039    display/p_0_out_i_22_n_2
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.329     4.368 r  display/p_0_out_i_64/O
                         net (fo=5, routed)           0.518     4.886    display/p_0_out_i_64_n_0
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  display/p_0_out_i_60/O
                         net (fo=85, routed)          0.411     5.421    display/p_0_out_i_60_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.545 r  display/p_0_out_i_31/O
                         net (fo=1, routed)           0.475     6.020    display/p_0_out_i_31_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.405 r  display/p_0_out_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.405    display/p_0_out_i_19_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.627 f  display/p_0_out_i_15/O[0]
                         net (fo=2, routed)           0.315     6.942    display/p_0_out_i_15_n_7
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.241 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.456     7.697    display/p_0_out_i_16_n_0
    SLICE_X56Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.821    display/p_0_out_i_7_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.197 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.197    display/p_0_out_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.585     9.105    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    13.323 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.325    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    14.843 r  draw_mod/p_1_out/P[6]
                         net (fo=6, routed)           0.869    15.712    draw_mod/p_1_out_n_99
    SLICE_X55Y102        FDRE                                         r  draw_mod/aTarget_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X55Y102        FDRE                                         r  draw_mod/aTarget_reg[1][6]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)       -0.043     6.608    draw_mod/aTarget_reg[1][6]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                         -15.712    
  -------------------------------------------------------------------
                         slack                                 -9.104    

Slack (VIOLATED) :        -9.006ns  (required time - arrival time)
  Source:                 display/curr_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.013ns  (logic 11.336ns (62.932%)  route 6.677ns (37.068%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 6.454 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.876 f  display/curr_y_reg[5]/Q
                         net (fo=21, routed)          0.540    -1.336    display/Q[5]
    SLICE_X56Y97         LUT3 (Prop_lut3_I2_O)        0.124    -1.212 r  display/p_0_out_i_68/O
                         net (fo=1, routed)           0.599    -0.614    display/p_0_out_i_68_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    -0.216 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.216    display/p_0_out_i_38_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.102 r  display/p_0_out_i_21/CO[3]
                         net (fo=1, routed)           0.001    -0.101    display/p_0_out_i_21_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.121 r  display/p_0_out_i_61/O[0]
                         net (fo=33, routed)          0.827     0.948    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.299     1.247 r  draw_mod/p_0_out_i_89/O
                         net (fo=1, routed)           0.000     1.247    draw_mod/p_0_out_i_89_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.780 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.001     1.780    draw_mod/p_0_out_i_52_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.103 r  draw_mod/p_0_out_i_23/O[1]
                         net (fo=3, routed)           0.739     2.843    display/curr_y_reg[8]_0[1]
    SLICE_X55Y101        LUT4 (Prop_lut4_I1_O)        0.306     3.149 r  display/p_0_out_i_51/O
                         net (fo=1, routed)           0.000     3.149    display/p_0_out_i_51_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.606 f  display/p_0_out_i_22/CO[1]
                         net (fo=14, routed)          0.433     4.039    display/p_0_out_i_22_n_2
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.329     4.368 r  display/p_0_out_i_64/O
                         net (fo=5, routed)           0.518     4.886    display/p_0_out_i_64_n_0
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  display/p_0_out_i_60/O
                         net (fo=85, routed)          0.411     5.421    display/p_0_out_i_60_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.545 r  display/p_0_out_i_31/O
                         net (fo=1, routed)           0.475     6.020    display/p_0_out_i_31_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.405 r  display/p_0_out_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.405    display/p_0_out_i_19_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.627 f  display/p_0_out_i_15/O[0]
                         net (fo=2, routed)           0.315     6.942    display/p_0_out_i_15_n_7
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.241 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.456     7.697    display/p_0_out_i_16_n_0
    SLICE_X56Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.821    display/p_0_out_i_7_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.197 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.197    display/p_0_out_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.585     9.105    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    13.323 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.325    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.843 r  draw_mod/p_1_out/P[2]
                         net (fo=6, routed)           0.775    15.619    draw_mod/p_1_out_n_103
    SLICE_X59Y100        FDRE                                         r  draw_mod/aTarget_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.494     6.454    draw_mod/CLK
    SLICE_X59Y100        FDRE                                         r  draw_mod/aTarget_reg[1][2]/C
                         clock pessimism              0.410     6.864    
                         clock uncertainty           -0.208     6.656    
    SLICE_X59Y100        FDRE (Setup_fdre_C_D)       -0.043     6.613    draw_mod/aTarget_reg[1][2]
  -------------------------------------------------------------------
                         required time                          6.613    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                 -9.006    

Slack (VIOLATED) :        -8.991ns  (required time - arrival time)
  Source:                 display/curr_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.974ns  (logic 11.336ns (63.069%)  route 6.638ns (36.931%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.876 f  display/curr_y_reg[5]/Q
                         net (fo=21, routed)          0.540    -1.336    display/Q[5]
    SLICE_X56Y97         LUT3 (Prop_lut3_I2_O)        0.124    -1.212 r  display/p_0_out_i_68/O
                         net (fo=1, routed)           0.599    -0.614    display/p_0_out_i_68_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    -0.216 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.216    display/p_0_out_i_38_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.102 r  display/p_0_out_i_21/CO[3]
                         net (fo=1, routed)           0.001    -0.101    display/p_0_out_i_21_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.121 r  display/p_0_out_i_61/O[0]
                         net (fo=33, routed)          0.827     0.948    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.299     1.247 r  draw_mod/p_0_out_i_89/O
                         net (fo=1, routed)           0.000     1.247    draw_mod/p_0_out_i_89_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.780 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.001     1.780    draw_mod/p_0_out_i_52_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.103 r  draw_mod/p_0_out_i_23/O[1]
                         net (fo=3, routed)           0.739     2.843    display/curr_y_reg[8]_0[1]
    SLICE_X55Y101        LUT4 (Prop_lut4_I1_O)        0.306     3.149 r  display/p_0_out_i_51/O
                         net (fo=1, routed)           0.000     3.149    display/p_0_out_i_51_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.606 f  display/p_0_out_i_22/CO[1]
                         net (fo=14, routed)          0.433     4.039    display/p_0_out_i_22_n_2
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.329     4.368 r  display/p_0_out_i_64/O
                         net (fo=5, routed)           0.518     4.886    display/p_0_out_i_64_n_0
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  display/p_0_out_i_60/O
                         net (fo=85, routed)          0.411     5.421    display/p_0_out_i_60_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.545 r  display/p_0_out_i_31/O
                         net (fo=1, routed)           0.475     6.020    display/p_0_out_i_31_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.405 r  display/p_0_out_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.405    display/p_0_out_i_19_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.627 f  display/p_0_out_i_15/O[0]
                         net (fo=2, routed)           0.315     6.942    display/p_0_out_i_15_n_7
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.241 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.456     7.697    display/p_0_out_i_16_n_0
    SLICE_X56Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.821    display/p_0_out_i_7_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.197 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.197    display/p_0_out_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.585     9.105    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    13.323 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.325    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    14.843 r  draw_mod/p_1_out/P[5]
                         net (fo=6, routed)           0.736    15.580    draw_mod/p_1_out_n_100
    SLICE_X55Y102        FDRE                                         r  draw_mod/aTarget_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X55Y102        FDRE                                         r  draw_mod/aTarget_reg[1][5]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)       -0.062     6.589    draw_mod/aTarget_reg[1][5]
  -------------------------------------------------------------------
                         required time                          6.589    
                         arrival time                         -15.580    
  -------------------------------------------------------------------
                         slack                                 -8.991    

Slack (VIOLATED) :        -8.986ns  (required time - arrival time)
  Source:                 display/curr_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.970ns  (logic 11.336ns (63.084%)  route 6.634ns (36.916%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.876 f  display/curr_y_reg[5]/Q
                         net (fo=21, routed)          0.540    -1.336    display/Q[5]
    SLICE_X56Y97         LUT3 (Prop_lut3_I2_O)        0.124    -1.212 r  display/p_0_out_i_68/O
                         net (fo=1, routed)           0.599    -0.614    display/p_0_out_i_68_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    -0.216 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.216    display/p_0_out_i_38_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.102 r  display/p_0_out_i_21/CO[3]
                         net (fo=1, routed)           0.001    -0.101    display/p_0_out_i_21_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.121 r  display/p_0_out_i_61/O[0]
                         net (fo=33, routed)          0.827     0.948    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.299     1.247 r  draw_mod/p_0_out_i_89/O
                         net (fo=1, routed)           0.000     1.247    draw_mod/p_0_out_i_89_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.780 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.001     1.780    draw_mod/p_0_out_i_52_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.103 r  draw_mod/p_0_out_i_23/O[1]
                         net (fo=3, routed)           0.739     2.843    display/curr_y_reg[8]_0[1]
    SLICE_X55Y101        LUT4 (Prop_lut4_I1_O)        0.306     3.149 r  display/p_0_out_i_51/O
                         net (fo=1, routed)           0.000     3.149    display/p_0_out_i_51_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.606 f  display/p_0_out_i_22/CO[1]
                         net (fo=14, routed)          0.433     4.039    display/p_0_out_i_22_n_2
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.329     4.368 r  display/p_0_out_i_64/O
                         net (fo=5, routed)           0.518     4.886    display/p_0_out_i_64_n_0
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  display/p_0_out_i_60/O
                         net (fo=85, routed)          0.411     5.421    display/p_0_out_i_60_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.545 r  display/p_0_out_i_31/O
                         net (fo=1, routed)           0.475     6.020    display/p_0_out_i_31_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.405 r  display/p_0_out_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.405    display/p_0_out_i_19_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.627 f  display/p_0_out_i_15/O[0]
                         net (fo=2, routed)           0.315     6.942    display/p_0_out_i_15_n_7
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.241 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.456     7.697    display/p_0_out_i_16_n_0
    SLICE_X56Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.821    display/p_0_out_i_7_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.197 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.197    display/p_0_out_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.585     9.105    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    13.323 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.325    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.843 r  draw_mod/p_1_out/P[10]
                         net (fo=6, routed)           0.732    15.575    draw_mod/p_1_out_n_95
    SLICE_X57Y104        FDRE                                         r  draw_mod/aTarget_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X57Y104        FDRE                                         r  draw_mod/aTarget_reg[1][10]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)       -0.062     6.589    draw_mod/aTarget_reg[1][10]
  -------------------------------------------------------------------
                         required time                          6.589    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                 -8.986    

Slack (VIOLATED) :        -8.969ns  (required time - arrival time)
  Source:                 display/curr_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.953ns  (logic 11.336ns (63.142%)  route 6.617ns (36.858%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.876 f  display/curr_y_reg[5]/Q
                         net (fo=21, routed)          0.540    -1.336    display/Q[5]
    SLICE_X56Y97         LUT3 (Prop_lut3_I2_O)        0.124    -1.212 r  display/p_0_out_i_68/O
                         net (fo=1, routed)           0.599    -0.614    display/p_0_out_i_68_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    -0.216 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.216    display/p_0_out_i_38_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.102 r  display/p_0_out_i_21/CO[3]
                         net (fo=1, routed)           0.001    -0.101    display/p_0_out_i_21_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.121 r  display/p_0_out_i_61/O[0]
                         net (fo=33, routed)          0.827     0.948    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.299     1.247 r  draw_mod/p_0_out_i_89/O
                         net (fo=1, routed)           0.000     1.247    draw_mod/p_0_out_i_89_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.780 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.001     1.780    draw_mod/p_0_out_i_52_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.103 r  draw_mod/p_0_out_i_23/O[1]
                         net (fo=3, routed)           0.739     2.843    display/curr_y_reg[8]_0[1]
    SLICE_X55Y101        LUT4 (Prop_lut4_I1_O)        0.306     3.149 r  display/p_0_out_i_51/O
                         net (fo=1, routed)           0.000     3.149    display/p_0_out_i_51_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.606 f  display/p_0_out_i_22/CO[1]
                         net (fo=14, routed)          0.433     4.039    display/p_0_out_i_22_n_2
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.329     4.368 r  display/p_0_out_i_64/O
                         net (fo=5, routed)           0.518     4.886    display/p_0_out_i_64_n_0
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  display/p_0_out_i_60/O
                         net (fo=85, routed)          0.411     5.421    display/p_0_out_i_60_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.545 r  display/p_0_out_i_31/O
                         net (fo=1, routed)           0.475     6.020    display/p_0_out_i_31_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.405 r  display/p_0_out_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.405    display/p_0_out_i_19_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.627 f  display/p_0_out_i_15/O[0]
                         net (fo=2, routed)           0.315     6.942    display/p_0_out_i_15_n_7
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.241 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.456     7.697    display/p_0_out_i_16_n_0
    SLICE_X56Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.821    display/p_0_out_i_7_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.197 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.197    display/p_0_out_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.585     9.105    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    13.323 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.325    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    14.843 r  draw_mod/p_1_out/P[9]
                         net (fo=6, routed)           0.715    15.559    draw_mod/p_1_out_n_96
    SLICE_X57Y104        FDRE                                         r  draw_mod/aTarget_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X57Y104        FDRE                                         r  draw_mod/aTarget_reg[1][9]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)       -0.061     6.590    draw_mod/aTarget_reg[1][9]
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                 -8.969    

Slack (VIOLATED) :        -8.966ns  (required time - arrival time)
  Source:                 display/curr_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.969ns  (logic 11.336ns (63.088%)  route 6.633ns (36.912%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 6.453 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.876 f  display/curr_y_reg[5]/Q
                         net (fo=21, routed)          0.540    -1.336    display/Q[5]
    SLICE_X56Y97         LUT3 (Prop_lut3_I2_O)        0.124    -1.212 r  display/p_0_out_i_68/O
                         net (fo=1, routed)           0.599    -0.614    display/p_0_out_i_68_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    -0.216 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.216    display/p_0_out_i_38_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.102 r  display/p_0_out_i_21/CO[3]
                         net (fo=1, routed)           0.001    -0.101    display/p_0_out_i_21_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.121 r  display/p_0_out_i_61/O[0]
                         net (fo=33, routed)          0.827     0.948    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.299     1.247 r  draw_mod/p_0_out_i_89/O
                         net (fo=1, routed)           0.000     1.247    draw_mod/p_0_out_i_89_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.780 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.001     1.780    draw_mod/p_0_out_i_52_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.103 r  draw_mod/p_0_out_i_23/O[1]
                         net (fo=3, routed)           0.739     2.843    display/curr_y_reg[8]_0[1]
    SLICE_X55Y101        LUT4 (Prop_lut4_I1_O)        0.306     3.149 r  display/p_0_out_i_51/O
                         net (fo=1, routed)           0.000     3.149    display/p_0_out_i_51_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.606 f  display/p_0_out_i_22/CO[1]
                         net (fo=14, routed)          0.433     4.039    display/p_0_out_i_22_n_2
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.329     4.368 r  display/p_0_out_i_64/O
                         net (fo=5, routed)           0.518     4.886    display/p_0_out_i_64_n_0
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  display/p_0_out_i_60/O
                         net (fo=85, routed)          0.411     5.421    display/p_0_out_i_60_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.545 r  display/p_0_out_i_31/O
                         net (fo=1, routed)           0.475     6.020    display/p_0_out_i_31_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.405 r  display/p_0_out_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.405    display/p_0_out_i_19_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.627 f  display/p_0_out_i_15/O[0]
                         net (fo=2, routed)           0.315     6.942    display/p_0_out_i_15_n_7
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.241 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.456     7.697    display/p_0_out_i_16_n_0
    SLICE_X56Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.821    display/p_0_out_i_7_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.197 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.197    display/p_0_out_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.585     9.105    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    13.323 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.325    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.843 r  draw_mod/p_1_out/P[10]
                         net (fo=6, routed)           0.731    15.574    draw_mod/p_1_out_n_95
    SLICE_X61Y103        FDRE                                         r  draw_mod/aWall_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.493     6.453    draw_mod/CLK
    SLICE_X61Y103        FDRE                                         r  draw_mod/aWall_reg[0][10]/C
                         clock pessimism              0.410     6.863    
                         clock uncertainty           -0.208     6.655    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.047     6.608    draw_mod/aWall_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                         -15.574    
  -------------------------------------------------------------------
                         slack                                 -8.966    

Slack (VIOLATED) :        -8.966ns  (required time - arrival time)
  Source:                 display/curr_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.972ns  (logic 11.336ns (63.077%)  route 6.636ns (36.923%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.876 f  display/curr_y_reg[5]/Q
                         net (fo=21, routed)          0.540    -1.336    display/Q[5]
    SLICE_X56Y97         LUT3 (Prop_lut3_I2_O)        0.124    -1.212 r  display/p_0_out_i_68/O
                         net (fo=1, routed)           0.599    -0.614    display/p_0_out_i_68_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    -0.216 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.216    display/p_0_out_i_38_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.102 r  display/p_0_out_i_21/CO[3]
                         net (fo=1, routed)           0.001    -0.101    display/p_0_out_i_21_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.121 r  display/p_0_out_i_61/O[0]
                         net (fo=33, routed)          0.827     0.948    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.299     1.247 r  draw_mod/p_0_out_i_89/O
                         net (fo=1, routed)           0.000     1.247    draw_mod/p_0_out_i_89_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.780 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.001     1.780    draw_mod/p_0_out_i_52_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.103 r  draw_mod/p_0_out_i_23/O[1]
                         net (fo=3, routed)           0.739     2.843    display/curr_y_reg[8]_0[1]
    SLICE_X55Y101        LUT4 (Prop_lut4_I1_O)        0.306     3.149 r  display/p_0_out_i_51/O
                         net (fo=1, routed)           0.000     3.149    display/p_0_out_i_51_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.606 f  display/p_0_out_i_22/CO[1]
                         net (fo=14, routed)          0.433     4.039    display/p_0_out_i_22_n_2
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.329     4.368 r  display/p_0_out_i_64/O
                         net (fo=5, routed)           0.518     4.886    display/p_0_out_i_64_n_0
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  display/p_0_out_i_60/O
                         net (fo=85, routed)          0.411     5.421    display/p_0_out_i_60_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.545 r  display/p_0_out_i_31/O
                         net (fo=1, routed)           0.475     6.020    display/p_0_out_i_31_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.405 r  display/p_0_out_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.405    display/p_0_out_i_19_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.627 f  display/p_0_out_i_15/O[0]
                         net (fo=2, routed)           0.315     6.942    display/p_0_out_i_15_n_7
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.241 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.456     7.697    display/p_0_out_i_16_n_0
    SLICE_X56Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.821    display/p_0_out_i_7_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.197 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.197    display/p_0_out_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.585     9.105    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    13.323 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.325    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    14.843 r  draw_mod/p_1_out/P[7]
                         net (fo=6, routed)           0.734    15.577    draw_mod/p_1_out_n_98
    SLICE_X55Y102        FDRE                                         r  draw_mod/aTarget_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.489     6.449    draw_mod/CLK
    SLICE_X55Y102        FDRE                                         r  draw_mod/aTarget_reg[1][7]/C
                         clock pessimism              0.410     6.859    
                         clock uncertainty           -0.208     6.651    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)       -0.040     6.611    draw_mod/aTarget_reg[1][7]
  -------------------------------------------------------------------
                         required time                          6.611    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 -8.966    

Slack (VIOLATED) :        -8.963ns  (required time - arrival time)
  Source:                 display/curr_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aObstacle_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.982ns  (logic 11.336ns (63.039%)  route 6.646ns (36.961%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 6.454 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.627    -2.394    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.876 f  display/curr_y_reg[5]/Q
                         net (fo=21, routed)          0.540    -1.336    display/Q[5]
    SLICE_X56Y97         LUT3 (Prop_lut3_I2_O)        0.124    -1.212 r  display/p_0_out_i_68/O
                         net (fo=1, routed)           0.599    -0.614    display/p_0_out_i_68_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    -0.216 r  display/p_0_out_i_38/CO[3]
                         net (fo=1, routed)           0.000    -0.216    display/p_0_out_i_38_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.102 r  display/p_0_out_i_21/CO[3]
                         net (fo=1, routed)           0.001    -0.101    display/p_0_out_i_21_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.121 r  display/p_0_out_i_61/O[0]
                         net (fo=33, routed)          0.827     0.948    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.299     1.247 r  draw_mod/p_0_out_i_89/O
                         net (fo=1, routed)           0.000     1.247    draw_mod/p_0_out_i_89_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.780 r  draw_mod/p_0_out_i_52/CO[3]
                         net (fo=1, routed)           0.001     1.780    draw_mod/p_0_out_i_52_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.103 r  draw_mod/p_0_out_i_23/O[1]
                         net (fo=3, routed)           0.739     2.843    display/curr_y_reg[8]_0[1]
    SLICE_X55Y101        LUT4 (Prop_lut4_I1_O)        0.306     3.149 r  display/p_0_out_i_51/O
                         net (fo=1, routed)           0.000     3.149    display/p_0_out_i_51_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.606 f  display/p_0_out_i_22/CO[1]
                         net (fo=14, routed)          0.433     4.039    display/p_0_out_i_22_n_2
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.329     4.368 r  display/p_0_out_i_64/O
                         net (fo=5, routed)           0.518     4.886    display/p_0_out_i_64_n_0
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  display/p_0_out_i_60/O
                         net (fo=85, routed)          0.411     5.421    display/p_0_out_i_60_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.545 r  display/p_0_out_i_31/O
                         net (fo=1, routed)           0.475     6.020    display/p_0_out_i_31_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.405 r  display/p_0_out_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.405    display/p_0_out_i_19_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.627 f  display/p_0_out_i_15/O[0]
                         net (fo=2, routed)           0.315     6.942    display/p_0_out_i_15_n_7
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.241 r  display/p_0_out_i_16/O
                         net (fo=4, routed)           0.456     7.697    display/p_0_out_i_16_n_0
    SLICE_X56Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.821 r  display/p_0_out_i_7/O
                         net (fo=1, routed)           0.000     7.821    display/p_0_out_i_7_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.197 r  display/p_0_out_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.197    display/p_0_out_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.520 r  display/p_0_out_i_1/O[1]
                         net (fo=1, routed)           0.585     9.105    draw_mod/curr_y_reg[9][9]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    13.323 r  draw_mod/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002    13.325    draw_mod/p_0_out_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    14.843 r  draw_mod/p_1_out/P[9]
                         net (fo=6, routed)           0.745    15.588    draw_mod/p_1_out_n_96
    SLICE_X60Y102        FDRE                                         r  draw_mod/aObstacle_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         1.494     6.454    draw_mod/CLK
    SLICE_X60Y102        FDRE                                         r  draw_mod/aObstacle_reg[1][9]/C
                         clock pessimism              0.410     6.864    
                         clock uncertainty           -0.208     6.656    
    SLICE_X60Y102        FDRE (Setup_fdre_C_D)       -0.031     6.625    draw_mod/aObstacle_reg[1][9]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -8.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.231%)  route 0.254ns (57.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.567    -0.847    display/clk_out1
    SLICE_X47Y98         FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  display/vcount_reg[1]/Q
                         net (fo=10, routed)          0.254    -0.451    display/vcount[1]
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.406 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.406    display/curr_y0[5]
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.836    -1.275    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.692    -0.583    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.120    -0.463    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.560    -0.854    draw_mod/CLK
    SLICE_X48Y105        FDRE                                         r  draw_mod/draw_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  draw_mod/draw_g_reg[1]/Q
                         net (fo=1, routed)           0.289    -0.424    display/draw_g_reg[3][1]
    SLICE_X53Y107        FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.826    -1.284    display/clk_out1
    SLICE_X53Y107        FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.692    -0.592    
    SLICE_X53Y107        FDRE (Hold_fdre_C_D)         0.070    -0.522    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.557    -0.857    draw_mod/CLK
    SLICE_X55Y109        FDRE                                         r  draw_mod/draw_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  draw_mod/draw_r_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.617    display/draw_r_reg[3][3]
    SLICE_X53Y108        FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.826    -1.284    display/clk_out1
    SLICE_X53Y108        FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.443    -0.841    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.066    -0.775    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.431%)  route 0.117ns (38.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.567    -0.847    display/clk_out1
    SLICE_X47Y98         FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  display/vcount_reg[1]/Q
                         net (fo=10, routed)          0.117    -0.589    display/vcount[1]
    SLICE_X46Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.544 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.544    display/vcount[5]_i_1_n_0
    SLICE_X46Y98         FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.838    -1.273    display/clk_out1
    SLICE_X46Y98         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.439    -0.834    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.121    -0.713    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.558    -0.856    draw_mod/CLK
    SLICE_X53Y105        FDRE                                         r  draw_mod/draw_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  draw_mod/draw_b_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.599    display/draw_b_reg[3][1]
    SLICE_X53Y107        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.826    -1.284    display/clk_out1
    SLICE_X53Y107        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.443    -0.841    
    SLICE_X53Y107        FDRE (Hold_fdre_C_D)         0.070    -0.771    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.908%)  route 0.379ns (67.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.567    -0.847    display/clk_out1
    SLICE_X48Y98         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.379    -0.327    display/vcount[7]
    SLICE_X56Y97         LUT4 (Prop_lut4_I3_O)        0.045    -0.282 r  display/curr_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    display/curr_y[7]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  display/curr_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.836    -1.275    display/clk_out1
    SLICE_X56Y97         FDRE                                         r  display/curr_y_reg[7]/C
                         clock pessimism              0.692    -0.583    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.121    -0.462    display/curr_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.385%)  route 0.365ns (63.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.567    -0.847    display/clk_out1
    SLICE_X46Y99         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.683 f  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.365    -0.317    display/vcount[0]
    SLICE_X56Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.272 r  display/curr_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    display/curr_y[0]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  display/curr_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.836    -1.275    display/clk_out1
    SLICE_X56Y97         FDRE                                         r  display/curr_y_reg[0]/C
                         clock pessimism              0.692    -0.583    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.121    -0.462    display/curr_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.222%)  route 0.391ns (67.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.567    -0.847    display/clk_out1
    SLICE_X47Y98         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.391    -0.315    display/vcount[6]
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.270 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    display/curr_y[9]_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.836    -1.275    display/clk_out1
    SLICE_X56Y98         FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.692    -0.583    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.121    -0.462    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.209ns (35.340%)  route 0.382ns (64.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.567    -0.847    display/clk_out1
    SLICE_X46Y98         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  display/vcount_reg[5]/Q
                         net (fo=15, routed)          0.382    -0.301    display/vcount[5]
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.256 r  display/curr_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    display/curr_y[8]_i_1_n_0
    SLICE_X54Y99         FDRE                                         r  display/curr_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.835    -1.276    display/clk_out1
    SLICE_X54Y99         FDRE                                         r  display/curr_y_reg[8]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.121    -0.463    display/curr_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.557    -0.857    draw_mod/CLK
    SLICE_X55Y109        FDRE                                         r  draw_mod/draw_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  draw_mod/draw_r_reg[0]/Q
                         net (fo=1, routed)           0.145    -0.571    display/draw_r_reg[3][0]
    SLICE_X54Y108        FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=155, routed)         0.826    -1.284    display/clk_out1
    SLICE_X54Y108        FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.443    -0.841    
    SLICE_X54Y108        FDRE (Hold_fdre_C_D)         0.052    -0.789    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y102    display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y107    display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y107    display/R_pix_b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y104    display/R_pix_b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y104    display/R_pix_g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y107    display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y104    display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y105    display/R_pix_g_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y97     display/curr_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y97     display/curr_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y97     display/curr_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y97     display/curr_x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X58Y97     display/curr_x_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X58Y97     display/curr_x_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X56Y97     display/curr_y_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X56Y97     display/curr_y_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y97     display/curr_y_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y97     display/curr_y_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y102    display/R_pix_b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y102    display/R_pix_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y107    display/R_pix_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y107    display/R_pix_b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y107    display/R_pix_b_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y107    display/R_pix_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y104    display/R_pix_b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y104    display/R_pix_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y104    display/R_pix_g_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y104    display/R_pix_g_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.704ns (28.976%)  route 1.726ns (71.024%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 13.016 - 10.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.834     3.316    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     3.772 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.850     4.622    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.746 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.875     5.621    accel0/clkcount[7]_i_2_n_0
    SLICE_X66Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.745 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     5.745    accel0/p_0_in[6]
    SLICE_X66Y114        FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.604    13.016    accel0/clk
    SLICE_X66Y114        FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism              0.123    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X66Y114        FDRE (Setup_fdre_C_D)        0.077    13.180    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.726ns (29.613%)  route 1.726ns (70.387%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 13.016 - 10.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.834     3.316    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     3.772 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.850     4.622    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.746 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.875     5.621    accel0/clkcount[7]_i_2_n_0
    SLICE_X66Y114        LUT3 (Prop_lut3_I1_O)        0.146     5.767 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     5.767    accel0/p_0_in[7]
    SLICE_X66Y114        FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.604    13.016    accel0/clk
    SLICE_X66Y114        FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism              0.123    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X66Y114        FDRE (Setup_fdre_C_D)        0.118    13.221    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.221    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             8.393ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.580ns (40.691%)  route 0.845ns (59.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 13.016 - 10.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.834     3.316    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     3.772 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.845     4.617    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     4.741    accel0/p_0_in[5]
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.604    13.016    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism              0.123    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X67Y114        FDRE (Setup_fdre_C_D)        0.031    13.134    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  8.393    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.629%)  route 0.889ns (54.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 13.016 - 10.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.862     3.344    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.419     3.763 r  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.889     4.652    accel0/clkcount_reg_n_0_[2]
    SLICE_X67Y114        LUT3 (Prop_lut3_I2_O)        0.327     4.979 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     4.979    accel0/p_0_in[2]
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.604    13.016    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism              0.329    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X67Y114        FDRE (Setup_fdre_C_D)        0.075    13.384    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.580ns (46.127%)  route 0.677ns (53.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 13.016 - 10.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.834     3.316    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     3.772 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.677     4.449    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.573 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     4.573    accel0/p_0_in[3]
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.604    13.016    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism              0.123    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X67Y114        FDRE (Setup_fdre_C_D)        0.031    13.134    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  8.561    

Slack (MET) :             8.577ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.608ns (47.301%)  route 0.677ns (52.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 13.016 - 10.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.834     3.316    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     3.772 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.677     4.449    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y114        LUT5 (Prop_lut5_I2_O)        0.152     4.601 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     4.601    accel0/p_0_in[4]
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.604    13.016    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism              0.123    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X67Y114        FDRE (Setup_fdre_C_D)        0.075    13.178    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.178    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                  8.577    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.580ns (56.841%)  route 0.440ns (43.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 13.016 - 10.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.834     3.316    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     3.772 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.440     4.212    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.336 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     4.336    accel0/p_0_in[1]
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.604    13.016    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism              0.123    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X67Y114        FDRE (Setup_fdre_C_D)        0.029    13.132    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 12.989 - 10.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.834     3.316    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     3.772 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.505     4.277    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.401 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     4.401    accel0/p_0_in[0]
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.578    12.989    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism              0.327    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X67Y115        FDRE (Setup_fdre_C_D)        0.029    13.309    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.010%)  route 0.174ns (47.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.788     1.038    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141     1.179 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.174     1.353    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.048     1.401 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.401    accel0/p_0_in[2]
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.945     1.383    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism             -0.219     1.164    
    SLICE_X67Y114        FDRE (Hold_fdre_C_D)         0.107     1.271    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.788     1.038    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141     1.179 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.174     1.353    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y114        LUT2 (Prop_lut2_I0_O)        0.045     1.398 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.398    accel0/p_0_in[1]
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.945     1.383    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism             -0.219     1.164    
    SLICE_X67Y114        FDRE (Hold_fdre_C_D)         0.091     1.255    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.184ns (42.358%)  route 0.250ns (57.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.788     1.038    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141     1.179 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.250     1.429    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y114        LUT5 (Prop_lut5_I2_O)        0.043     1.472 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.472    accel0/p_0_in[4]
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.945     1.383    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism             -0.219     1.164    
    SLICE_X67Y114        FDRE (Hold_fdre_C_D)         0.107     1.271    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.623%)  route 0.250ns (57.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.788     1.038    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141     1.179 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.250     1.429    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y114        LUT4 (Prop_lut4_I1_O)        0.045     1.474 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.474    accel0/p_0_in[3]
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.945     1.383    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism             -0.219     1.164    
    SLICE_X67Y114        FDRE (Hold_fdre_C_D)         0.092     1.256    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.820     1.070    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     1.211 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.143     1.355    accel0/clkcount_reg_n_0_[1]
    SLICE_X67Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.400 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.400    accel0/p_0_in[5]
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.945     1.383    accel0/clk
    SLICE_X67Y114        FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism             -0.313     1.070    
    SLICE_X67Y114        FDRE (Hold_fdre_C_D)         0.092     1.162    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.820     1.070    accel0/clk
    SLICE_X66Y114        FDRE                                         r  accel0/clkcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.164     1.234 r  accel0/clkcount_reg[6]/Q
                         net (fo=2, routed)           0.163     1.397    accel0/clkcount_reg_n_0_[6]
    SLICE_X66Y114        LUT3 (Prop_lut3_I0_O)        0.043     1.440 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.440    accel0/p_0_in[7]
    SLICE_X66Y114        FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.945     1.383    accel0/clk
    SLICE_X66Y114        FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism             -0.313     1.070    
    SLICE_X66Y114        FDRE (Hold_fdre_C_D)         0.131     1.201    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.820     1.070    accel0/clk
    SLICE_X66Y114        FDRE                                         r  accel0/clkcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.164     1.234 r  accel0/clkcount_reg[6]/Q
                         net (fo=2, routed)           0.163     1.397    accel0/clkcount_reg_n_0_[6]
    SLICE_X66Y114        LUT2 (Prop_lut2_I1_O)        0.045     1.442 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.442    accel0/p_0_in[6]
    SLICE_X66Y114        FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.945     1.383    accel0/clk
    SLICE_X66Y114        FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism             -0.313     1.070    
    SLICE_X66Y114        FDRE (Hold_fdre_C_D)         0.120     1.190    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.788     1.038    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141     1.179 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.168     1.347    accel0/clkcount_reg_n_0_[0]
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.392    accel0/p_0_in[0]
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.911     1.348    accel0/clk
    SLICE_X67Y115        FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism             -0.311     1.038    
    SLICE_X67Y115        FDRE (Hold_fdre_C_D)         0.091     1.129    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y115  accel0/clkcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y114  accel0/clkcount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y114  accel0/clkcount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y114  accel0/clkcount_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y114  accel0/clkcount_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y114  accel0/clkcount_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y114  accel0/clkcount_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y114  accel0/clkcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y114  accel0/clkcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y114  accel0/clkcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y115  accel0/clkcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y115  accel0/clkcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y115  accel0/clkcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y114  accel0/clkcount_reg[4]/C



