Flow report for Phased_WiFi_Telescope_FW
Mon Aug 20 22:16:07 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------------+
; Flow Summary                                                                              ;
+------------------------------------+------------------------------------------------------+
; Flow Status                        ; EDA Netlist Writer Failed - Mon Aug 20 22:16:07 2018 ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition          ;
; Revision Name                      ; Phased_WiFi_Telescope_FW                             ;
; Top-level Entity Name              ; WiPhase_phys                                         ;
; Family                             ; Cyclone 10 LP                                        ;
; Device                             ; 10CL025YU256C8G                                      ;
; Timing Models                      ; Final                                                ;
; Total logic elements               ; 5,322 / 24,624 ( 22 % )                              ;
;     Total combinational functions  ; 4,021 / 24,624 ( 16 % )                              ;
;     Dedicated logic registers      ; 3,802 / 24,624 ( 15 % )                              ;
; Total registers                    ; 3810                                                 ;
; Total pins                         ; 48 / 151 ( 32 % )                                    ;
; Total virtual pins                 ; 0                                                    ;
; Total memory bits                  ; 258,736 / 608,256 ( 43 % )                           ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                      ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                       ;
+------------------------------------+------------------------------------------------------+


+----------------------------------------------+
; Flow Settings                                ;
+-------------------+--------------------------+
; Option            ; Setting                  ;
+-------------------+--------------------------+
; Start date & time ; 08/20/2018 22:14:04      ;
; Main task         ; Compilation              ;
; Revision Name     ; Phased_WiFi_Telescope_FW ;
+-------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                 ;
+--------------------------------------+---------------------------------------------------------------------+--------------------------+-------------------+----------------------+
; Assignment Name                      ; Value                                                               ; Default Value            ; Entity Name       ; Section Id           ;
+--------------------------------------+---------------------------------------------------------------------+--------------------------+-------------------+----------------------+
; COMPILER_SIGNATURE_ID                ; 53164093025711.153476724316636                                      ; --                       ; --                ; --                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                  ; --                       ; --                ; adc_spi              ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                  ; --                       ; --                ; hmcad1511_controller ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; adc_spi                                                             ; --                       ; --                ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT               ; Vhdl                                                                ; --                       ; --                ; eda_simulation       ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (VHDL)                                              ; <None>                   ; --                ; --                   ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                     ; --                       ; --                ; eda_simulation       ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/adc_spi.vht                                     ; --                       ; --                ; adc_spi              ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/hmcad1511_controller.vht                        ; --                       ; --                ; hmcad1511_controller ;
; EDA_TEST_BENCH_MODULE_NAME           ; adc_spi_vhd_tst                                                     ; --                       ; --                ; adc_spi              ;
; EDA_TEST_BENCH_MODULE_NAME           ; hmcad1511_controller_vhd_tst                                        ; --                       ; --                ; hmcad1511_controller ;
; EDA_TEST_BENCH_NAME                  ; hmcad1511_controller                                                ; --                       ; --                ; eda_simulation       ;
; EDA_TEST_BENCH_NAME                  ; adc_spi                                                             ; --                       ; --                ; eda_simulation       ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1000 ns                                                             ; --                       ; --                ; adc_spi              ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 100 ns                                                              ; --                       ; --                ; hmcad1511_controller ;
; EDA_TIME_SCALE                       ; 1 ps                                                                ; --                       ; --                ; eda_simulation       ;
; ENABLE_DRC_SETTINGS                  ; On                                                                  ; Off                      ; --                ; --                   ;
; FITTER_EFFORT                        ; Standard Fit                                                        ; Auto Fit                 ; --                ; --                   ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                  ; --                       ; --                ; --                   ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                   ; --                       ; --                ; --                   ;
; MISC_FILE                            ; WiPhase_top_level/synthesis/../WiPhase_top_level.cmp                ; --                       ; --                ; --                   ;
; MISC_FILE                            ; WiPhase_top_level/synthesis/../../WiPhase_top_level.qsys            ; --                       ; --                ; --                   ;
; MISC_FILE                            ; adc_lvds.bsf                                                        ; --                       ; --                ; --                   ;
; MISC_FILE                            ; adc_lvds_inst.vhd                                                   ; --                       ; --                ; --                   ;
; MISC_FILE                            ; adc_lvds.inc                                                        ; --                       ; --                ; --                   ;
; MISC_FILE                            ; adc_lvds.cmp                                                        ; --                       ; --                ; --                   ;
; MISC_FILE                            ; adc_lvds.ppf                                                        ; --                       ; --                ; --                   ;
; MISC_FILE                            ; lvds_glue.cmp                                                       ; --                       ; --                ; --                   ;
; MISC_FILE                            ; pll_controller.cmp                                                  ; --                       ; --                ; --                   ;
; MISC_FILE                            ; pll_controller.ppf                                                  ; --                       ; --                ; --                   ;
; OPTIMIZATION_MODE                    ; High Performance Effort                                             ; Balanced                 ; --                ; --                   ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                                                   ; --                       ; --                ; --                   ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                                                   ; --                       ; --                ; --                   ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                                                          ; --                       ; --                ; --                   ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                                                          ; --                       ; --                ; --                   ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                              ; --                       ; WiPhase_phys      ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                              ; --                       ; WiPhase_phys      ; Top                  ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                              ; --                       ; WiPhase_phys      ; Top                  ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; On                                                                  ; Off                      ; --                ; --                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; On                                                                  ; Off                      ; --                ; --                   ;
; PLACEMENT_EFFORT_MULTIPLIER          ; 4.0                                                                 ; 1.0                      ; --                ; --                   ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                 ; --                       ; --                ; --                   ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                               ; --                       ; --                ; --                   ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                        ; --                       ; --                ; --                   ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL     ; MAXIMUM                                                             ; Normal                   ; --                ; --                   ;
; SLD_FILE                             ; WiPhase_top_level/synthesis/WiPhase_top_level.regmap                ; --                       ; --                ; --                   ;
; SLD_FILE                             ; WiPhase_top_level/synthesis/WiPhase_top_level.debuginfo             ; --                       ; --                ; --                   ;
; SLD_INFO                             ; QSYS_NAME WiPhase_top_level HAS_SOPCINFO 1 GENERATION_ID 1534766112 ; --                       ; WiPhase_top_level ; --                   ;
; SOPCINFO_FILE                        ; WiPhase_top_level/synthesis/../../WiPhase_top_level.sopcinfo        ; --                       ; --                ; --                   ;
; SYNTHESIS_ONLY_QIP                   ; On                                                                  ; --                       ; --                ; --                   ;
; TOP_LEVEL_ENTITY                     ; WiPhase_phys                                                        ; Phased_WiFi_Telescope_FW ; --                ; --                   ;
; VHDL_INPUT_VERSION                   ; VHDL_2008                                                           ; VHDL_1993                ; --                ; --                   ;
; VHDL_SHOW_LMF_MAPPING_MESSAGES       ; Off                                                                 ; --                       ; --                ; --                   ;
+--------------------------------------+---------------------------------------------------------------------+--------------------------+-------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:01:00     ; 1.0                     ; 5041 MB             ; 00:01:17                           ;
; Fitter                    ; 00:00:34     ; 1.3                     ; 5619 MB             ; 00:00:56                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 4723 MB             ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:06     ; 1.5                     ; 4887 MB             ; 00:00:06                           ;
; Design Assistant          ; 00:00:04     ; 1.1                     ; 4754 MB             ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:05     ; 1.0                     ; 4703 MB             ; 00:00:05                           ;
; Total                     ; 00:01:52     ; --                      ; --                  ; 00:02:31                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; TOWER            ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; TOWER            ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; TOWER            ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; TOWER            ; Windows 10 ; 10.0       ; x86_64         ;
; Design Assistant          ; TOWER            ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; TOWER            ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW
quartus_fit --read_settings_files=off --write_settings_files=off Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW
quartus_asm --read_settings_files=off --write_settings_files=off Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW
quartus_sta Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW
quartus_drc Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW
quartus_eda --read_settings_files=off --write_settings_files=off Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW



