////////////////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2006-2010 MStar Semiconductor, Inc.
//
// Unless otherwise stipulated in writing, any and all information contained herein
// regardless in any format shall remain the property of MStar Semiconductor Inc.
//
// You can redistribute it and/or modify it under the terms of the GNU General Public
// License version 2 as published by the Free Foundation. This program is distributed
// in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the
// implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
/////////////////////////////////////////////////////////////////////////////////////////////

//****************************************************
// DDR1300MHz
//****************************************************
code U8 BWTABLE_COM[][REG_ADDR_SIZE+REG_BANK_SIZE+REG_MASK_SIZE+1] =
{//Reg          Bank  Mask  Value
 { REG(0x1F33), 0x00, 0x07, 0x07 },
 { REG(0x1F33), 0x00, 0xC0, 0x00 },
 { REG(0x1F32), 0x00, 0xFF, 0xF0 },
 { REG(0x1F33), 0x03, 0x07, 0x07 },
 { REG(0x1F33), 0x03, 0xC0, 0x00 },
 { REG(0x1F32), 0x03, 0xFF, 0xF0 },
 { REG(0x1F33), 0x07, 0x07, 0x07 },
 { REG(0x1F33), 0x07, 0xC0, 0x00 },
 { REG(0x1F32), 0x07, 0xFF, 0xF0 },
 { REG(0x1F33), 0x0A, 0x07, 0x07 },
 { REG(0x1F33), 0x0A, 0xC0, 0x00 },
 { REG(0x1F32), 0x0A, 0xFF, 0xF0 },
 { REG(0x1429), 0xFF, 0x7F, 0x24 },//Same mark
 { REG(0x1428), 0xFF, 0x1F, 0x10 },
 { REG(0x1240), 0xFF, 0xFF, 0x10 },
 { REG(0x1241), 0xFF, 0xFF, 0x80 },
 { REG(0x1242), 0xFF, 0xFF, 0x00 },
 { REG(0x1243), 0xFF, 0xFF, 0x00 },
 { REG(0x1244), 0xFF, 0xFF, 0x00 },
 { REG(0x1245), 0xFF, 0xFF, 0x04 },
 { REG(0x1248), 0xFF, 0xFF, 0xFF },
 { REG(0x1249), 0xFF, 0xFF, 0xFF },
 { REG(0x124A), 0xFF, 0xFF, 0x10 },//Same mark
 { REG(0x124B), 0xFF, 0xFF, 0x32 },//Same mark
 { REG(0x124C), 0xFF, 0xFF, 0x54 },//Same mark
 { REG(0x124D), 0xFF, 0xFF, 0x76 },//Same mark
 { REG(0x124E), 0xFF, 0xFF, 0x98 },//Same mark
 { REG(0x124F), 0xFF, 0xFF, 0xBA },//Same mark
 { REG(0x1250), 0xFF, 0xFF, 0xDC },//Same mark
 { REG(0x1251), 0xFF, 0xFF, 0xFE },//Same mark
 { REG(0x1260), 0xFF, 0xFF, 0x11 },
 { REG(0x1261), 0xFF, 0xFF, 0x80 },
 { REG(0x1262), 0xFF, 0xFF, 0x00 },
 { REG(0x1263), 0xFF, 0xFF, 0x00 },
 { REG(0x1264), 0xFF, 0xFF, 0x00 },
 { REG(0x1265), 0xFF, 0xFF, 0x40 },
 { REG(0x1268), 0xFF, 0xFF, 0xFF },
 { REG(0x1269), 0xFF, 0xFF, 0x3F },
 { REG(0x126A), 0xFF, 0xFF, 0x21 },//Same mark
 { REG(0x126B), 0xFF, 0xFF, 0x43 },//Same mark
 { REG(0x126C), 0xFF, 0xFF, 0x65 },//Same mark
 { REG(0x126D), 0xFF, 0xFF, 0x87 },//Same mark
 { REG(0x126E), 0xFF, 0xFF, 0xA9 },//Same mark
 { REG(0x126F), 0xFF, 0xFF, 0xCB },//Same mark
 { REG(0x1270), 0xFF, 0xFF, 0xED },//Same mark
 { REG(0x1271), 0xFF, 0xFF, 0x0F },//Same mark
 { REG(0x1280), 0xFF, 0xFF, 0x0C },
 { REG(0x1281), 0xFF, 0xFF, 0x80 },
 { REG(0x1282), 0xFF, 0xFF, 0x04 },
 { REG(0x1283), 0xFF, 0xFF, 0x00 },
 { REG(0x1284), 0xFF, 0xFF, 0x00 },
 { REG(0x1285), 0xFF, 0xFF, 0x00 },
 { REG(0x1288), 0xFF, 0xFF, 0xFF },
 { REG(0x1289), 0xFF, 0xFF, 0xFF },
 { REG(0x128A), 0xFF, 0xFF, 0x10 },//Same mark
 { REG(0x128B), 0xFF, 0xFF, 0x32 },//Same mark
 { REG(0x128C), 0xFF, 0xFF, 0x54 },//Same mark
 { REG(0x128D), 0xFF, 0xFF, 0x76 },//Same mark
 { REG(0x128E), 0xFF, 0xFF, 0x98 },//Same mark
 { REG(0x128F), 0xFF, 0xFF, 0xBA },//Same mark
 { REG(0x1290), 0xFF, 0xFF, 0xDC },//Same mark
 { REG(0x1291), 0xFF, 0xFF, 0xFE },//Same mark
 { REG(REG_TABLE_END), 0x00, 0x00 }
};

code U8 BWTABLE[][REG_ADDR_SIZE+REG_BANK_SIZE+REG_MASK_SIZE+BWTABLE_NUMS]=
{//Reg          Bank  Mask  Value
 { REG(0x2F40), 0x12, 0xFF, 0x20 /*Normal_mode*/, 0x20/*1080p_mode*/, },
 { REG(0x2F41), 0x12, 0xFF, 0x20 /*Normal_mode*/, 0x20/*1080p_mode*/, },
 { REG(0x2F42), 0x12, 0xFF, 0x18 /*Normal_mode*/, 0x18/*1080p_mode*/, },
 { REG(0x2F43), 0x12, 0xFF, 0x18 /*Normal_mode*/, 0x18/*1080p_mode*/, },
 { REG(0x2F44), 0x12, 0xFF, 0x30 /*Normal_mode*/, 0x30/*1080p_mode*/, },
 { REG(0x2F45), 0x12, 0xFF, 0xFF /*Normal_mode*/, 0xFF/*1080p_mode*/, },
 { REG(0x2F46), 0x12, 0xFF, 0x30 /*Normal_mode*/, 0x30/*1080p_mode*/, },
 { REG(0x2F47), 0x12, 0xFF, 0x30 /*Normal_mode*/, 0x30/*1080p_mode*/, },
 { REG(0x2F48), 0x12, 0xFF, 0x60 /*Normal_mode*/, 0x60/*1080p_mode*/, },
 { REG(0x1240), 0xFF, 0x02, 0x02 /*Normal_mode*/, 0x02/*1080p_mode*/, },
 { REG(0x1240), 0xFF, 0x02, 0x00 /*Normal_mode*/, 0x00/*1080p_mode*/, },
 { REG(0x1260), 0xFF, 0x02, 0x02 /*Normal_mode*/, 0x02/*1080p_mode*/, },
 { REG(0x1260), 0xFF, 0x02, 0x00 /*Normal_mode*/, 0x00/*1080p_mode*/, },
 { REG(0x1280), 0xFF, 0x02, 0x02 /*Normal_mode*/, 0x02/*1080p_mode*/, },
 { REG(0x1280), 0xFF, 0x02, 0x00 /*Normal_mode*/, 0x00/*1080p_mode*/, },
 { REG(REG_TABLE_END), 0x00, 0x00 }
};


