TX_RDY -> transmit ready
RX_RDY -> recieve ready
MCLK -> master clock (main timing, sync)
CLK_IN -> clock input (external, timing reference)
DIN[15.0] -> input bus, 16 bits
DOUT[15.0] -> output bus, 16 bits
BUSY -> busy flag
RESET -> restart
ENABLE -> enable/disable component(s)
CSS -> chip select signal (enable/disable device on a communication bus)
MISO -> slave to master
MOSI -> master to slave
