<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: cortex_a15.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_6c2c5bdcc18a259193cde7c69e772aae.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cortex_a15.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::arm::cortex_a15{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> cortex_a15 : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        SW_INCR = 0x00, <span class="comment">// Instruction architecturally executed (condition check pass) Software increment</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        L1I_CACHE_REFILL = 0x01, <span class="comment">// Level 1 instruction cache refill</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        L1I_TLB_REFILL = 0x02, <span class="comment">// Level 1 instruction TLB refill</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        L1D_CACHE_REFILL = 0x03, <span class="comment">// Level 1 data cache refill</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        L1D_CACHE_ACCESS = 0x04, <span class="comment">// Level 1 data cache access</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        L1D_TLB_REFILL = 0x05, <span class="comment">// Level 1 data TLB refill</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        INST_RETIRED = 0x08, <span class="comment">// Instruction architecturally executed</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        EXCEPTION_TAKEN = 0x09, <span class="comment">// Exception taken</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        EXCEPTION_RETURN = 0x0a, <span class="comment">// Instruction architecturally executed (condition check pass) Exception return</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        CID_WRITE_RETIRED = 0x0b, <span class="comment">// Instruction architecturally executed (condition check pass)  Write to CONTEXTIDR</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        BRANCH_MISPRED = 0x10, <span class="comment">// Mispredicted or not predicted branch speculatively executed</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        CPU_CYCLES = 0x11, <span class="comment">// Cycles</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        BRANCH_PRED = 0x12, <span class="comment">// Predictable branch speculatively executed</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        DATA_MEM_ACCESS = 0x13, <span class="comment">// Data memory access</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        L1I_CACHE_ACCESS = 0x14, <span class="comment">// Level 1 instruction cache access</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        L1D_CACHE_WB = 0x15, <span class="comment">// Level 1 data cache WriteBack</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        L2D_CACHE_ACCESS = 0x16, <span class="comment">// Level 2 data cache access</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        L2D_CACHE_REFILL = 0x17, <span class="comment">// Level 2 data cache refill</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        L2D_CACHE_WB = 0x18, <span class="comment">// Level 2 data cache WriteBack</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        BUS_ACCESS = 0x19, <span class="comment">// Bus access</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        LOCAL_MEMORY_ERROR = 0x1a, <span class="comment">// Local memory error</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        INST_SPEC_EXEC = 0x1b, <span class="comment">// Instruction speculatively executed</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        TTBR_WRITE_RETIRED = 0x1c, <span class="comment">// Instruction architecturally executed (condition check pass)  Write to translation table base</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        BUS_CYCLES = 0x1d, <span class="comment">// Bus cycle</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        L1D_READ_ACCESS = 0x40, <span class="comment">// Level 1 data cache read access</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        L1D_WRITE_ACCESS = 0x41, <span class="comment">// Level 1 data cache write access</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        L1D_READ_REFILL = 0x42, <span class="comment">// Level 1 data cache read refill</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        L1D_WRITE_REFILL = 0x43, <span class="comment">// Level 1 data cache write refill</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        L1D_WB_VICTIM = 0x46, <span class="comment">// Level 1 data cache writeback victim</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        L1D_WB_CLEAN_COHERENCY = 0x47, <span class="comment">// Level 1 data cache writeback cleaning and coherency</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        L1D_INVALIDATE = 0x48, <span class="comment">// Level 1 data cache invalidate</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        L1D_TLB_READ_REFILL = 0x4c, <span class="comment">// Level 1 data TLB read refill</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        L1D_TLB_WRITE_REFILL = 0x4d, <span class="comment">// Level 1 data TLB write refill</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        L2D_READ_ACCESS = 0x50, <span class="comment">// Level 2 data cache read access</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        L2D_WRITE_ACCESS = 0x51, <span class="comment">// Level 2 data cache write access</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        L2D_READ_REFILL = 0x52, <span class="comment">// Level 2 data cache read refill</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        L2D_WRITE_REFILL = 0x53, <span class="comment">// Level 2 data cache write refill</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        L2D_WB_VICTIM = 0x56, <span class="comment">// Level 2 data cache writeback victim</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        L2D_WB_CLEAN_COHERENCY = 0x57, <span class="comment">// Level 2 data cache writeback cleaning and coherency</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        L2D_INVALIDATE = 0x58, <span class="comment">// Level 2 data cache invalidate</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        BUS_READ_ACCESS = 0x60, <span class="comment">// Bus read access</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        BUS_WRITE_ACCESS = 0x61, <span class="comment">// Bus write access</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        BUS_NORMAL_ACCESS = 0x62, <span class="comment">// Bus normal access</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        BUS_NOT_NORMAL_ACCESS = 0x63, <span class="comment">// Bus not normal access</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        BUS_NORMAL_ACCESS_2 = 0x64, <span class="comment">// Bus normal access</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        BUS_PERIPH_ACCESS = 0x65, <span class="comment">// Bus peripheral access</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        DATA_MEM_READ_ACCESS = 0x66, <span class="comment">// Data memory read access</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        DATA_MEM_WRITE_ACCESS = 0x67, <span class="comment">// Data memory write access</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        UNALIGNED_READ_ACCESS = 0x68, <span class="comment">// Unaligned read access</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        UNALIGNED_WRITE_ACCESS = 0x69, <span class="comment">// Unaligned read access</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        UNALIGNED_ACCESS = 0x6a, <span class="comment">// Unaligned access</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        INST_SPEC_EXEC_LDREX = 0x6c, <span class="comment">// LDREX exclusive instruction speculatively executed</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        INST_SPEC_EXEC_STREX_PASS = 0x6d, <span class="comment">// STREX pass exclusive instruction speculatively executed</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        INST_SPEC_EXEC_STREX_FAIL = 0x6e, <span class="comment">// STREX fail exclusive instruction speculatively executed</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        INST_SPEC_EXEC_LOAD = 0x70, <span class="comment">// Load instruction speculatively executed</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        INST_SPEC_EXEC_STORE = 0x71, <span class="comment">// Store instruction speculatively executed</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        INST_SPEC_EXEC_LOAD_STORE = 0x72, <span class="comment">// Load or store instruction speculatively executed</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        INST_SPEC_EXEC_INTEGER_INST = 0x73, <span class="comment">// Integer data processing instruction speculatively executed</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        INST_SPEC_EXEC_SIMD = 0x74, <span class="comment">// Advanced SIMD instruction speculatively executed</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        INST_SPEC_EXEC_VFP = 0x75, <span class="comment">// VFP instruction speculatively executed</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        INST_SPEC_EXEC_SOFT_PC = 0x76, <span class="comment">// Software of the PC instruction speculatively executed</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        BRANCH_SPEC_EXEC_IMM_BRANCH = 0x78, <span class="comment">// Immediate branch speculatively executed</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        BRANCH_SPEC_EXEC_RET = 0x79, <span class="comment">// Return branch speculatively executed</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        BRANCH_SPEC_EXEC_IND = 0x7a, <span class="comment">// Indirect branch speculatively executed</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        BARRIER_SPEC_EXEC_ISB = 0x7c, <span class="comment">// ISB barrier speculatively executed</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        BARRIER_SPEC_EXEC_DSB = 0x7d, <span class="comment">// DSB barrier speculatively executed</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        BARRIER_SPEC_EXEC_DMB = 0x7e, <span class="comment">// DMB barrier speculatively executed</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    };</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;};</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">namespace </span>cortex_a15 = optkit::arm::cortex_a15;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
