module test_full_adder();
    reg a, b, carry_in;
    wire sum, carry_out;

    
    full_adder uut(sum, carry_out, a, b, carry_in);

    initial begin
        // Test cases with delay
        a = 0; b = 0; carry_in = 0;
        #100 a = 1;
        #100 b = 1;
        #100 carry_in = 1;
        #100 a = 0; b = 0; carry_in = 0;
        #100 $finish;
    end

    initial begin
        $monitor("At time %t: a = %b, b = %b, carry_in = %b -> sum = %b, carry_out = %b", $time, a, b, carry_in, sum, carry_out);
    end
endmodule
