// Input buffer initialization
module input_buffer (
  input wire clk,
  input wire [7:0] data_in,
  output reg [7:0] data_out,
  input wire enable,
  input wire reset
);

  reg [7:0] buffer [7:0];

  always @ (posedge clk) begin
    if (reset) begin
      for (int i = 0; i < 8; i++) begin
        buffer[i] <= 0;
      end
    end else begin
      if (enable) begin
        for (int i = 7; i > 0; i--) begin
          buffer[i] <= buffer[i-1];
        end
        buffer[0] <= data_in;
      end
    end
  end

  assign data_out = buffer[7];

endmodule