/* arch/arm/mach-s3c2410/include/mach/regs-udc2.h
 *
 * Copyright (c) 2009, Yauhen Kharuzhy <jekhor@gmail.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * S3C24XX USB 2.0 device controller register definitions
*/

#ifndef __MACH_REGS_UDC2
#define __MACH_REGS_UDC2

#define S3C24XX_USBD2REG(x)	(x)

/* Non-indexed registers */
#define S3C24XX_UDC2_INDEX_REG			S3C24XX_USBD2REG(0x0000)
#define S3C24XX_UDC2_EP_INT_REG			S3C24XX_USBD2REG(0x0004)
#define S3C24XX_UDC2_EP_INT_EN_REG		S3C24XX_USBD2REG(0x0008)
#define S3C24XX_UDC2_FUNC_ADDR_REG		S3C24XX_USBD2REG(0x000C)
#define S3C24XX_UDC2_EP_DIR_REG			S3C24XX_USBD2REG(0x0014)
#define S3C24XX_UDC2_TEST_REG			S3C24XX_USBD2REG(0x0018)
#define S3C24XX_UDC2_SYS_STATUS_REG		S3C24XX_USBD2REG(0x001C)
#define S3C24XX_UDC2_SYS_CONTROL_REG		S3C24XX_USBD2REG(0x0020)
#define S3C24XX_UDC2_EP0_STATUS_REG		S3C24XX_USBD2REG(0x0024)
#define S3C24XX_UDC2_EP0_CONTROL_REG		S3C24XX_USBD2REG(0x0028)
#define S3C24XX_UDC2_EP0_BUFFER_REG		S3C24XX_USBD2REG(0x0060)
#define S3C24XX_UDC2_EP1_BUFFER_REG		S3C24XX_USBD2REG(0x0064)
#define S3C24XX_UDC2_EP2_BUFFER_REG		S3C24XX_USBD2REG(0x0068)
#define S3C24XX_UDC2_EP3_BUFFER_REG		S3C24XX_USBD2REG(0x006C)
#define S3C24XX_UDC2_EP4_BUFFER_REG		S3C24XX_USBD2REG(0x0070)
#define S3C24XX_UDC2_EP5_BUFFER_REG		S3C24XX_USBD2REG(0x0074)
#define S3C24XX_UDC2_EP6_BUFFER_REG		S3C24XX_USBD2REG(0x0078)
#define S3C24XX_UDC2_EP7_BUFFER_REG		S3C24XX_USBD2REG(0x007C)
#define S3C24XX_UDC2_EP8_BUFFER_REG		S3C24XX_USBD2REG(0x0080)
#define S3C24XX_UDC2_FIFO_CONTROL_REG		S3C24XX_USBD2REG(0x0100)
#define S3C24XX_UDC2_FIFO_STAT_REG		S3C24XX_USBD2REG(0x0104)

/* Indexed registers */
#define S3C24XX_UDC2_EP_STATUS_REG		S3C24XX_USBD2REG(0x002C)
#define S3C24XX_UDC2_EP_CONTROL_REG		S3C24XX_USBD2REG(0x0030)
#define S3C24XX_UDC2_BYTE_READ_CNT_REG		S3C24XX_USBD2REG(0x0034)
#define S3C24XX_UDC2_BYTE_WRITE_CNT_REG		S3C24XX_USBD2REG(0x0038)
#define S3C24XX_UDC2_MAX_PACKET_REG		S3C24XX_USBD2REG(0x003C)
#define S3C24XX_UDC2_DMA_CONTROL_REG		S3C24XX_USBD2REG(0x0040)
#define S3C24XX_UDC2_DMA_CNT_REG		S3C24XX_USBD2REG(0x0044)
#define S3C24XX_UDC2_DMA_FIFO_CNT_REG		S3C24XX_USBD2REG(0x0048)
#define S3C24XX_UDC2_DMA_TOTAL_CNT_REG1		S3C24XX_USBD2REG(0x004C)
#define S3C24XX_UDC2_DMA_TOTAL_CNT_REG2		S3C24XX_USBD2REG(0x0050)
#define S3C24XX_UDC2_MASTER_IF_CONTROL_REG	S3C24XX_USBD2REG(0x0084)
#define S3C24XX_UDC2_MEM_BASE_ADDR_REG		S3C24XX_USBD2REG(0x0088)
#define S3C24XX_UDC2_MEM_CURR_ADDR_REGBR	S3C24XX_USBD2REG(0x008C)

#define S3C24XX_UDC2_EP_INT_EP0				(1<<0)
#define S3C24XX_UDC2_EP_INT_EP1				(1<<1)
#define S3C24XX_UDC2_EP_INT_EP2				(1<<2)
#define S3C24XX_UDC2_EP_INT_EP3				(1<<3)
#define S3C24XX_UDC2_EP_INT_EP4				(1<<4)
#define S3C24XX_UDC2_EP_INT_EP5				(1<<5)
#define S3C24XX_UDC2_EP_INT_EP6				(1<<6)
#define S3C24XX_UDC2_EP_INT_EP7				(1<<7)

#define S3C24XX_UDC2_TEST_TMD				(1<<4)
#define S3C24XX_UDC2_TEST_TPS				(1<<3)
#define S3C24XX_UDC2_TEST_TKS				(1<<2)
#define S3C24XX_UDC2_TEST_TJS				(1<<1)
#define S3C24XX_UDC2_TEST_TSNS				(1<<0)

#define S3C24XX_UDC2_SYS_STATUS_BAERR			(1<<15)
#define S3C24XX_UDC2_SYS_STATUS_TMERR			(1<<14)
#define S3C24XX_UDC2_SYS_STATUS_BSERR			(1<<13)
#define S3C24XX_UDC2_SYS_STATUS_TCERR			(1<<12)
#define S3C24XX_UDC2_SYS_STATUS_DCERR			(1<<11)
#define S3C24XX_UDC2_SYS_STATUS_EOERR			(1<<10)
#define S3C24XX_UDC2_SYS_STATUS_TBM			(1<<7)
#define S3C24XX_UDC2_SYS_STATUS_DP			(1<<6)
#define S3C24XX_UDC2_SYS_STATUS_DM			(1<<5)
#define S3C24XX_UDC2_SYS_STATUS_HSP			(1<<4)
#define S3C24XX_UDC2_SYS_STATUS_SDE			(1<<3)
#define S3C24XX_UDC2_SYS_STATUS_HFRM			(1<<2)
#define S3C24XX_UDC2_SYS_STATUS_HFSUSP			(1<<1)
#define S3C24XX_UDC2_SYS_STATUS_HFRES			(1<<0)

#define S3C24XX_UDC2_SYS_CONTROL_DTZIEN			(1<<14)
#define S3C24XX_UDC2_SYS_CONTROL_DIEN			(1<<12)
#define S3C24XX_UDC2_SYS_CONTROL_EIE			(1<<8)
#define S3C24XX_UDC2_SYS_CONTROL_SPDCEN			(1<<7)
#define S3C24XX_UDC2_SYS_CONTROL_SPDEN			(1<<6)
#define S3C24XX_UDC2_SYS_CONTROL_SPDC			(1<<3)
#define S3C24XX_UDC2_SYS_CONTROL_MFRM			(1<<2)
#define S3C24XX_UDC2_SYS_CONTROL_HSUSPEND		(1<<1)
#define S3C24XX_UDC2_SYS_CONTROL_HRESET			(1<<0)

#define S3C24XX_UDC2_EP0_STATUS_LWO			(1<<6)
#define S3C24XX_UDC2_EP0_STATUS_SHT			(1<<4)
#define S3C24XX_UDC2_EP0_STATUS_TST			(1<<1)
#define S3C24XX_UDC2_EP0_STATUS_RSR			(1<<0)

#define S3C24XX_UDC2_EP0_CONTROL_ESS			(1<<1)
#define S3C24XX_UDC2_EP0_CONTROL_TZLS			(1<<0)

#define S3C24XX_UDC2_EP_STATUS_FPID			(1<<11)
#define S3C24XX_UDC2_EP_STATUS_OSD			(1<<10)
#define S3C24XX_UDC2_EP_STATUS_DTCZ			(1<<9)
#define S3C24XX_UDC2_EP_STATUS_SPT			(1<<8)
#define S3C24XX_UDC2_EP_STATUS_DOM			(1<<7)
#define S3C24XX_UDC2_EP_STATUS_FFS			(1<<6)
#define S3C24XX_UDC2_EP_STATUS_FSC			(1<<5)
#define S3C24XX_UDC2_EP_STATUS_LWO			(1<<4)
#define S3C24XX_UDC2_EP_STATUS_PSIF_MASK		(3<<2)
#define S3C24XX_UDC2_EP_STATUS_PSIF_SHIFT		(2)
#define S3C24XX_UDC2_EP_STATUS_TPS			(1<<1)
#define S3C24XX_UDC2_EP_STATUS_RPS			(1<<0)

#define S3C24XX_UDC2_EP_CONTROL_INPKTHLD		(1<<12)
#define S3C24XX_UDC2_EP_CONTROL_OUTPKTHLD		(1<<11)
#define S3C24XX_UDC2_EP_CONTROL_DUEN			(1<<7)
#define S3C24XX_UDC2_EP_CONTROL_FLUSH			(1<<6)
#define S3C24XX_UDC2_EP_CONTROL_ESS			(1<<1)
#define S3C24XX_UDC2_EP_CONTROL_IEMS			(1<<0)

#define S3C24XX_UDC2_BYTE_READ_CNT_RDCNT_MASK		(0x3ff<<0)
#define S3C24XX_UDC2_BYTE_READ_CNT_RDCNT_SHIFT		(0)

#define S3C24XX_UDC2_BYTE_WRITE_CNT_WRCNT_MASK		(0x3ff<<0)
#define S3C24XX_UDC2_BYTE_WRITE_CNT_WRCNT_SHIFT		(0)

#define S3C24XX_UDC2_MAX_PACKET_MAXP_MASK		(0x7ff<<0)
#define S3C24XX_UDC2_MAX_PACKET_MAXP_SHIFT		(0)

#define S3C24XX_UDC2_DMA_CONTROL_ARDRD			(1<<5)
#define S3C24XX_UDC2_DMA_CONTROL_FMDE			(1<<4)
#define S3C24XX_UDC2_DMA_CONTROL_DMDE			(1<<3)
#define S3C24XX_UDC2_DMA_CONTROL_TDR			(1<<2)
#define S3C24XX_UDC2_DMA_CONTROL_RDR			(1<<1)
#define S3C24XX_UDC2_DMA_CONTROL_DEN			(1<<0)

#define S3C24XX_UDC2_DMA_CNT_DTCR_MASK			(0x7ff<<0)
#define S3C24XX_UDC2_DMA_CNT_DTCR_SHIFT			(0)

#define S3C24XX_UDC2_DMA_FIFO_CNT_DFCR_MASK		(0xfff<<0)
#define S3C24XX_UDC2_DMA_FIFO_CNT_DFCR_SHIFT		(0)

#define S3C24XX_UDC2_DMA_TOTAL_CNT_DTTCR_MASK		(0xffff<<0)
#define S3C24XX_UDC2_DMA_TOTAL_CNT_DTTCR_SHIFT		(0)

#define S3C24XX_UDC2_MASTER_IF_CTL_RELOAD_MBAR		(1<<4)
#define S3C24XX_UDC2_MASTER_IF_CTL_MAX_BURST_MASK	(3<<0)
#define S3C24XX_UDC2_MASTER_IF_CTL_MAX_BURST_SINGLE	(0<<0)
#define S3C24XX_UDC2_MASTER_IF_CTL_MAX_BURST_INCR4	(1<<0)
#define S3C24XX_UDC2_MASTER_IF_CTL_MAX_BURST_INCR8	(2<<0)
#define S3C24XX_UDC2_MASTER_IF_CTL_MAX_BURST_INCR16	(3<<0)
#define S3C24XX_UDC2_MASTER_IF_CTL_MAX_BURST_SHIFT	(0)

#define S3C24XX_UDC2_FIFO_CONTROL_DMAEN			(1<<8)
#define S3C24XX_UDC2_FIFO_CONTROL_TF_CLR		(1<<4)
#define S3C24XX_UDC2_FIFO_CONTROL_RF_CLR		(1<<0)

#define S3C24XX_UDC2_FIFO_STATUS_TF_FULL		(1<<13)
#define S3C24XX_UDC2_FIFO_STATUS_TF_CNT_MASK		(0x1f<<8)
#define S3C24XX_UDC2_FIFO_STATUS_TF_CNT_SHIFT		(8)
#define S3C24XX_UDC2_FIFO_STATUS_RF_FULL		(1<<5)
#define S3C24XX_UDC2_FIFO_STATUS_RF_CNT_MASK		(0x1f<<0)
#define S3C24XX_UDC2_FIFO_STATUS_RF_CNT_SHIFT		(0)

#endif

