// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "11/21/2025 13:08:45"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level_cpu (
	clk_50mhz,
	reset_n,
	btn_n,
	seg,
	dig);
input 	clk_50mhz;
input 	reset_n;
input 	[3:0] btn_n;
output 	[7:0] seg;
output 	[3:0] dig;

// Design Ports Information
// btn_n[2]	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_n[3]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[0]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[3]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[4]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[5]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[7]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dig[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dig[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dig[2]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dig[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_n[1]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_n[0]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50mhz	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \btn_n[2]~input_o ;
wire \btn_n[3]~input_o ;
wire \seg[0]~output_o ;
wire \seg[1]~output_o ;
wire \seg[2]~output_o ;
wire \seg[3]~output_o ;
wire \seg[4]~output_o ;
wire \seg[5]~output_o ;
wire \seg[6]~output_o ;
wire \seg[7]~output_o ;
wire \dig[0]~output_o ;
wire \dig[1]~output_o ;
wire \dig[2]~output_o ;
wire \dig[3]~output_o ;
wire \clk_50mhz~input_o ;
wire \clk_50mhz~inputclkctrl_outclk ;
wire \clk_counter[0]~69_combout ;
wire \clk_counter[1]~23_combout ;
wire \clk_counter[1]~24 ;
wire \clk_counter[2]~25_combout ;
wire \clk_counter[2]~26 ;
wire \clk_counter[3]~27_combout ;
wire \clk_counter[3]~28 ;
wire \clk_counter[4]~29_combout ;
wire \clk_counter[4]~30 ;
wire \clk_counter[5]~31_combout ;
wire \clk_counter[5]~32 ;
wire \clk_counter[6]~33_combout ;
wire \clk_counter[6]~34 ;
wire \clk_counter[7]~35_combout ;
wire \clk_counter[7]~36 ;
wire \clk_counter[8]~37_combout ;
wire \clk_counter[8]~38 ;
wire \clk_counter[9]~39_combout ;
wire \clk_counter[9]~40 ;
wire \clk_counter[10]~41_combout ;
wire \clk_counter[10]~42 ;
wire \clk_counter[11]~43_combout ;
wire \clk_counter[11]~44 ;
wire \clk_counter[12]~45_combout ;
wire \clk_counter[12]~46 ;
wire \clk_counter[13]~47_combout ;
wire \clk_counter[13]~48 ;
wire \clk_counter[14]~49_combout ;
wire \clk_counter[14]~50 ;
wire \clk_counter[15]~51_combout ;
wire \clk_counter[15]~52 ;
wire \clk_counter[16]~53_combout ;
wire \clk_counter[16]~54 ;
wire \clk_counter[17]~55_combout ;
wire \clk_counter[17]~56 ;
wire \clk_counter[18]~57_combout ;
wire \clk_counter[18]~58 ;
wire \clk_counter[19]~59_combout ;
wire \clk_counter[19]~60 ;
wire \clk_counter[20]~61_combout ;
wire \clk_counter[20]~62 ;
wire \clk_counter[21]~63_combout ;
wire \clk_counter[21]~64 ;
wire \clk_counter[22]~65_combout ;
wire \clk_counter[22]~66 ;
wire \clk_counter[23]~67_combout ;
wire \clk_counter[23]~clkctrl_outclk ;
wire \reset_n~input_o ;
wire \cpu_inst|current_stage~11_combout ;
wire \cpu_inst|always0~3_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_a_store~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|wren_a_store~q ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|_~0_combout ;
wire \cpu_inst|decoder_inst|Decoder0~5_combout ;
wire \cpu_inst|operand_lo[6]~feeder_combout ;
wire \cpu_inst|decoder_inst|alu_op~0_combout ;
wire \cpu_inst|decoder_inst|Decoder0~4_combout ;
wire \cpu_inst|operand_count[0]~6_combout ;
wire \cpu_inst|operand_count~3_combout ;
wire \cpu_inst|operand_count[0]~4_combout ;
wire \cpu_inst|operand_count~5_combout ;
wire \cpu_inst|operand_val[5]~0_combout ;
wire \cpu_inst|cpu_data_in[2]~32_combout ;
wire \reset_n~inputclkctrl_outclk ;
wire \cpu_inst|decoder_inst|WideOr4~0_combout ;
wire \cpu_inst|decoder_inst|WideOr4~1_combout ;
wire \cpu_inst|decoder_inst|WideOr4~2_combout ;
wire \cpu_inst|decoder_inst|WideOr3~0_combout ;
wire \cpu_inst|decoder_inst|WideOr3~2_combout ;
wire \cpu_inst|alu_reg1[7]~2_combout ;
wire \cpu_inst|alu_reg1[3]~4_combout ;
wire \cpu_inst|alu_reg2[2]~3_combout ;
wire \cpu_inst|decoder_inst|alu_op~1_combout ;
wire \cpu_inst|decoder_inst|alu_op~2_combout ;
wire \cpu_inst|decoder_inst|WideOr2~0_combout ;
wire \cpu_inst|decoder_inst|WideOr2~1_combout ;
wire \cpu_inst|cpu_data_in[4]~11_combout ;
wire \cpu_inst|alu_reg1[1]~3_combout ;
wire \cpu_inst|cpu_data_in[4]~10_combout ;
wire \cpu_inst|alu_reg1[2]~6_combout ;
wire \cpu_inst|cpu_data_in[0]~60_combout ;
wire \cpu_inst|cpu_data_in[0]~4_combout ;
wire \cpu_inst|alu_inst|Add4~0_combout ;
wire \cpu_inst|cpu_data_in[0]~5_combout ;
wire \cpu_inst|we_ps_sig~0_combout ;
wire \cpu_inst|cpu_register_inst|PS[0]~0_combout ;
wire \cpu_inst|alu_reg2[0]~0_combout ;
wire \cpu_inst|alu_inst|Mux3~1_combout ;
wire \cpu_inst|alu_inst|Add2~1_cout ;
wire \cpu_inst|alu_inst|Add2~2_combout ;
wire \cpu_inst|alu_inst|Add0~1_cout ;
wire \cpu_inst|alu_inst|Add0~2_combout ;
wire \cpu_inst|alu_inst|Mux3~0_combout ;
wire \cpu_inst|alu_inst|Mux7~0_combout ;
wire \cpu_inst|alu_inst|Mux7~1_combout ;
wire \cpu_inst|alu_inst|Mux7~2_combout ;
wire \cpu_inst|cpu_data_in[0]~6_combout ;
wire \cpu_inst|cpu_data_in[0]~7_combout ;
wire \cpu_inst|cpu_data_in[0]~8_combout ;
wire \cpu_inst|we_a_sig~0_combout ;
wire \cpu_inst|alu_reg1[0]~0_combout ;
wire \cpu_inst|alu_reg1[0]~1_combout ;
wire \cpu_inst|alu_inst|Add4~1 ;
wire \cpu_inst|alu_inst|Add4~3 ;
wire \cpu_inst|alu_inst|Add4~4_combout ;
wire \cpu_inst|alu_inst|Add5~1_cout ;
wire \cpu_inst|alu_inst|Add5~3 ;
wire \cpu_inst|alu_inst|Add5~4_combout ;
wire \cpu_inst|alu_inst|Add5~18_combout ;
wire \cpu_inst|cpu_data_in[2]~33_combout ;
wire \cpu_inst|alu_reg2[1]~4_combout ;
wire \cpu_inst|alu_reg2[1]~5_combout ;
wire \cpu_inst|alu_inst|Add2~3 ;
wire \cpu_inst|alu_inst|Add2~5 ;
wire \cpu_inst|alu_inst|Add2~6_combout ;
wire \cpu_inst|alu_inst|Add0~3 ;
wire \cpu_inst|alu_inst|Add0~5 ;
wire \cpu_inst|alu_inst|Add0~6_combout ;
wire \cpu_inst|cpu_data_in[2]~34_combout ;
wire \cpu_inst|alu_inst|Add5~19_combout ;
wire \cpu_inst|cpu_data_in[2]~35_combout ;
wire \cpu_inst|cpu_data_in[2]~36_combout ;
wire \cpu_inst|cpu_data_in[2]~37_combout ;
wire \cpu_inst|ram_data_in[2]~5_combout ;
wire \cpu_inst|Selector18~3_combout ;
wire \cpu_inst|Equal9~2_combout ;
wire \cpu_inst|Add6~0_combout ;
wire \cpu_inst|Equal11~2_combout ;
wire \cpu_inst|Add8~0_combout ;
wire \cpu_inst|pc_in_reg~2_combout ;
wire \cpu_inst|pc_in_reg~3_combout ;
wire \cpu_inst|pc_in_reg~4_combout ;
wire \cpu_inst|Add2~0_combout ;
wire \cpu_inst|Add2~29_combout ;
wire \cpu_inst|temp_pc[13]~2_combout ;
wire \cpu_inst|current_sub~7_combout ;
wire \cpu_inst|current_sub.SUB_SET_ADDR~q ;
wire \cpu_inst|current_sub~6_combout ;
wire \cpu_inst|current_sub.SUB_WAIT~q ;
wire \cpu_inst|Selector18~0_combout ;
wire \cpu_inst|Selector31~0_combout ;
wire \cpu_inst|Selector31~1_combout ;
wire \cpu_inst|Selector31~2_combout ;
wire \cpu_inst|Selector31~3_combout ;
wire \cpu_inst|Add8~1 ;
wire \cpu_inst|Add8~2_combout ;
wire \cpu_inst|cpu_register_inst|PC[8]~0_combout ;
wire \cpu_inst|Add7~0_combout ;
wire \cpu_inst|cpu_register_inst|PC[8]~1_combout ;
wire \cpu_inst|pc_in_reg~12_combout ;
wire \cpu_inst|pc_in_reg~13_combout ;
wire \cpu_inst|Add6~1 ;
wire \cpu_inst|Add6~2_combout ;
wire \cpu_inst|Add2~1 ;
wire \cpu_inst|Add2~2_combout ;
wire \cpu_inst|Add2~30_combout ;
wire \cpu_inst|Selector30~0_combout ;
wire \cpu_inst|Selector30~1_combout ;
wire \cpu_inst|Selector30~2_combout ;
wire \cpu_inst|Add7~1 ;
wire \cpu_inst|Add7~2_combout ;
wire \cpu_inst|Add8~3 ;
wire \cpu_inst|Add8~4_combout ;
wire \cpu_inst|Add6~3 ;
wire \cpu_inst|Add6~4_combout ;
wire \cpu_inst|pc_in_reg~20_combout ;
wire \cpu_inst|pc_in_reg~21_combout ;
wire \cpu_inst|Add2~3 ;
wire \cpu_inst|Add2~4_combout ;
wire \cpu_inst|Add2~31_combout ;
wire \cpu_inst|Selector29~0_combout ;
wire \cpu_inst|Selector29~1_combout ;
wire \cpu_inst|Selector29~2_combout ;
wire \cpu_inst|Add8~5 ;
wire \cpu_inst|Add8~6_combout ;
wire \cpu_inst|Add7~3 ;
wire \cpu_inst|Add7~4_combout ;
wire \cpu_inst|Add6~5 ;
wire \cpu_inst|Add6~6_combout ;
wire \cpu_inst|pc_in_reg~28_combout ;
wire \cpu_inst|pc_in_reg~29_combout ;
wire \cpu_inst|Add2~5 ;
wire \cpu_inst|Add2~6_combout ;
wire \cpu_inst|Add2~32_combout ;
wire \cpu_inst|Selector28~0_combout ;
wire \cpu_inst|Selector28~1_combout ;
wire \cpu_inst|Selector28~2_combout ;
wire \cpu_inst|Add8~7 ;
wire \cpu_inst|Add8~8_combout ;
wire \cpu_inst|Add7~5 ;
wire \cpu_inst|Add7~6_combout ;
wire \cpu_inst|pc_in_reg~0_combout ;
wire \cpu_inst|pc_in_reg~1_combout ;
wire \cpu_inst|Add6~7 ;
wire \cpu_inst|Add6~8_combout ;
wire \cpu_inst|Add2~7 ;
wire \cpu_inst|Add2~8_combout ;
wire \cpu_inst|Add2~33_combout ;
wire \cpu_inst|Selector27~0_combout ;
wire \cpu_inst|Selector27~1_combout ;
wire \cpu_inst|Selector27~2_combout ;
wire \cpu_inst|operand_lo[5]~feeder_combout ;
wire \cpu_inst|Add7~7 ;
wire \cpu_inst|Add7~8_combout ;
wire \cpu_inst|Add6~9 ;
wire \cpu_inst|Add6~10_combout ;
wire \cpu_inst|Add8~9 ;
wire \cpu_inst|Add8~10_combout ;
wire \cpu_inst|pc_in_reg~10_combout ;
wire \cpu_inst|pc_in_reg~11_combout ;
wire \cpu_inst|Add2~9 ;
wire \cpu_inst|Add2~10_combout ;
wire \cpu_inst|Add2~34_combout ;
wire \cpu_inst|Selector26~0_combout ;
wire \cpu_inst|Selector26~1_combout ;
wire \cpu_inst|Selector26~2_combout ;
wire \cpu_inst|Add7~9 ;
wire \cpu_inst|Add7~10_combout ;
wire \cpu_inst|Add6~11 ;
wire \cpu_inst|Add6~12_combout ;
wire \cpu_inst|Add8~11 ;
wire \cpu_inst|Add8~12_combout ;
wire \cpu_inst|pc_in_reg~18_combout ;
wire \cpu_inst|pc_in_reg~19_combout ;
wire \cpu_inst|Add2~11 ;
wire \cpu_inst|Add2~12_combout ;
wire \cpu_inst|Add2~35_combout ;
wire \cpu_inst|Selector25~0_combout ;
wire \cpu_inst|Selector25~1_combout ;
wire \cpu_inst|Selector25~2_combout ;
wire \cpu_inst|Add7~11 ;
wire \cpu_inst|Add7~12_combout ;
wire \cpu_inst|Add6~13 ;
wire \cpu_inst|Add6~14_combout ;
wire \cpu_inst|Add8~13 ;
wire \cpu_inst|Add8~14_combout ;
wire \cpu_inst|pc_in_reg~26_combout ;
wire \cpu_inst|pc_in_reg~27_combout ;
wire \cpu_inst|Add2~13 ;
wire \cpu_inst|Add2~14_combout ;
wire \cpu_inst|Add2~36_combout ;
wire \cpu_inst|Selector24~0_combout ;
wire \cpu_inst|Selector24~1_combout ;
wire \cpu_inst|Selector24~2_combout ;
wire \cpu_inst|Add6~15 ;
wire \cpu_inst|Add6~16_combout ;
wire \cpu_inst|Add2~15 ;
wire \cpu_inst|Add2~16_combout ;
wire \cpu_inst|Add2~37_combout ;
wire \cpu_inst|Selector18~1_combout ;
wire \cpu_inst|Selector23~15_combout ;
wire \cpu_inst|Selector23~16_combout ;
wire \cpu_inst|Selector23~3_combout ;
wire \cpu_inst|Selector23~18_combout ;
wire \cpu_inst|Selector19~0_combout ;
wire \cpu_inst|Selector23~17_combout ;
wire \cpu_inst|operand_hi[4]~0_combout ;
wire \cpu_inst|Add6~17 ;
wire \cpu_inst|Add6~18_combout ;
wire \cpu_inst|Add2~17 ;
wire \cpu_inst|Add2~18_combout ;
wire \cpu_inst|Add2~38_combout ;
wire \cpu_inst|Selector22~0_combout ;
wire \cpu_inst|Selector22~1_combout ;
wire \cpu_inst|Selector22~2_combout ;
wire \cpu_inst|Add2~19 ;
wire \cpu_inst|Add2~20_combout ;
wire \cpu_inst|Add2~39_combout ;
wire \cpu_inst|Selector21~0_combout ;
wire \cpu_inst|Selector21~1_combout ;
wire \cpu_inst|Selector21~2_combout ;
wire \cpu_inst|Add7~13 ;
wire \cpu_inst|Add7~15 ;
wire \cpu_inst|Add7~17 ;
wire \cpu_inst|Add7~19 ;
wire \cpu_inst|Add7~20_combout ;
wire \cpu_inst|Add8~19 ;
wire \cpu_inst|Add8~21 ;
wire \cpu_inst|Add8~22_combout ;
wire \cpu_inst|Add6~21 ;
wire \cpu_inst|Add6~22_combout ;
wire \cpu_inst|pc_in_reg~30_combout ;
wire \cpu_inst|pc_in_reg~31_combout ;
wire \cpu_inst|Add2~21 ;
wire \cpu_inst|Add2~22_combout ;
wire \cpu_inst|Add2~40_combout ;
wire \cpu_inst|Selector20~0_combout ;
wire \cpu_inst|Selector20~1_combout ;
wire \cpu_inst|Selector20~2_combout ;
wire \cpu_inst|Add7~21 ;
wire \cpu_inst|Add7~22_combout ;
wire \cpu_inst|Add8~23 ;
wire \cpu_inst|Add8~24_combout ;
wire \cpu_inst|pc_in_reg~7_combout ;
wire \cpu_inst|Add6~23 ;
wire \cpu_inst|Add6~24_combout ;
wire \cpu_inst|pc_in_reg~8_combout ;
wire \cpu_inst|pc_in_reg~9_combout ;
wire \cpu_inst|Add2~23 ;
wire \cpu_inst|Add2~24_combout ;
wire \cpu_inst|Add2~41_combout ;
wire \cpu_inst|temp_pc[12]~feeder_combout ;
wire \cpu_inst|Selector19~1_combout ;
wire \cpu_inst|Selector19~2_combout ;
wire \cpu_inst|Selector19~3_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \cpu_inst|opcode~6_combout ;
wire \cpu_inst|Equal1~3_combout ;
wire \cpu_inst|Equal1~12_combout ;
wire \cpu_inst|cpu_data_in[3]~45_combout ;
wire \cpu_inst|alu_reg1[4]~5_combout ;
wire \cpu_inst|alu_reg2[3]~2_combout ;
wire \cpu_inst|alu_inst|Add5~5 ;
wire \cpu_inst|alu_inst|Add5~6_combout ;
wire \cpu_inst|alu_inst|Add4~5 ;
wire \cpu_inst|alu_inst|Add4~6_combout ;
wire \cpu_inst|alu_inst|Add5~23_combout ;
wire \cpu_inst|cpu_data_in[3]~46_combout ;
wire \cpu_inst|alu_inst|Add2~7 ;
wire \cpu_inst|alu_inst|Add2~8_combout ;
wire \cpu_inst|alu_inst|Add0~7 ;
wire \cpu_inst|alu_inst|Add0~8_combout ;
wire \cpu_inst|cpu_data_in[3]~47_combout ;
wire \cpu_inst|alu_inst|Add5~24_combout ;
wire \cpu_inst|cpu_data_in[3]~48_combout ;
wire \cpu_inst|cpu_data_in[3]~49_combout ;
wire \cpu_inst|cpu_data_in[3]~50_combout ;
wire \cpu_inst|ram_data_in[3]~3_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \cpu_inst|opcode~4_combout ;
wire \cpu_inst|decoder_inst|WideOr0~3_combout ;
wire \cpu_inst|decoder_inst|WideOr0~2_combout ;
wire \cpu_inst|decoder_inst|WideOr0~4_combout ;
wire \cpu_inst|decoder_inst|WideOr0~5_combout ;
wire \cpu_inst|LessThan3~0_combout ;
wire \cpu_inst|temp_pc~3_combout ;
wire \cpu_inst|operand_lo[5]~0_combout ;
wire \cpu_inst|operand_val[6]~feeder_combout ;
wire \cpu_inst|alu_reg2[6]~7_combout ;
wire \cpu_inst|alu_reg1[7]~9_combout ;
wire \cpu_inst|cpu_data_in[6]~38_combout ;
wire \cpu_inst|cpu_data_in[5]~26_combout ;
wire \cpu_inst|alu_inst|Add5~7 ;
wire \cpu_inst|alu_inst|Add5~9 ;
wire \cpu_inst|alu_inst|Add5~14_combout ;
wire \cpu_inst|alu_inst|Add4~7 ;
wire \cpu_inst|alu_inst|Add4~9 ;
wire \cpu_inst|alu_inst|Add4~10_combout ;
wire \cpu_inst|alu_inst|Add5~16_combout ;
wire \cpu_inst|alu_reg2[5]~6_combout ;
wire \cpu_inst|alu_reg2[4]~1_combout ;
wire \cpu_inst|alu_inst|Add2~9 ;
wire \cpu_inst|alu_inst|Add2~11 ;
wire \cpu_inst|alu_inst|Add2~12_combout ;
wire \cpu_inst|alu_inst|Add0~9 ;
wire \cpu_inst|alu_inst|Add0~11 ;
wire \cpu_inst|alu_inst|Add0~12_combout ;
wire \cpu_inst|cpu_data_in[5]~27_combout ;
wire \cpu_inst|cpu_data_in[5]~28_combout ;
wire \cpu_inst|alu_inst|Add5~17_combout ;
wire \cpu_inst|cpu_data_in[5]~29_combout ;
wire \cpu_inst|cpu_data_in[5]~30_combout ;
wire \cpu_inst|cpu_data_in[5]~31_combout ;
wire \cpu_inst|alu_reg1[5]~7_combout ;
wire \cpu_inst|cpu_data_in[6]~39_combout ;
wire \cpu_inst|cpu_data_in[6]~40_combout ;
wire \cpu_inst|cpu_data_in[6]~41_combout ;
wire \cpu_inst|alu_inst|Add4~11 ;
wire \cpu_inst|alu_inst|Add4~12_combout ;
wire \cpu_inst|alu_inst|Add5~15 ;
wire \cpu_inst|alu_inst|Add5~20_combout ;
wire \cpu_inst|alu_inst|Add5~22_combout ;
wire \cpu_inst|cpu_data_in[6]~42_combout ;
wire \cpu_inst|alu_inst|Add2~13 ;
wire \cpu_inst|alu_inst|Add2~14_combout ;
wire \cpu_inst|alu_inst|Add0~13 ;
wire \cpu_inst|alu_inst|Add0~14_combout ;
wire \cpu_inst|cpu_data_in[6]~43_combout ;
wire \cpu_inst|cpu_data_in[6]~61_combout ;
wire \cpu_inst|cpu_data_in[6]~44_combout ;
wire \cpu_inst|cpu_register_inst|A[6]~feeder_combout ;
wire \cpu_inst|alu_reg1[6]~8_combout ;
wire \cpu_inst|alu_reg2[7]~8_combout ;
wire \cpu_inst|cpu_data_in[7]~51_combout ;
wire \cpu_inst|cpu_data_in[7]~52_combout ;
wire \cpu_inst|cpu_data_in[7]~53_combout ;
wire \cpu_inst|cpu_data_in[7]~58_combout ;
wire \cpu_inst|alu_inst|Add4~13 ;
wire \cpu_inst|alu_inst|Add4~14_combout ;
wire \cpu_inst|cpu_data_in[7]~54_combout ;
wire \cpu_inst|alu_inst|Add2~15 ;
wire \cpu_inst|alu_inst|Add2~16_combout ;
wire \cpu_inst|alu_inst|Add0~15 ;
wire \cpu_inst|alu_inst|Add0~16_combout ;
wire \cpu_inst|cpu_data_in[7]~55_combout ;
wire \cpu_inst|cpu_data_in[7]~56_combout ;
wire \cpu_inst|cpu_data_in[7]~57_combout ;
wire \cpu_inst|cpu_data_in[7]~59_combout ;
wire \cpu_inst|ram_data_in[7]~6_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \cpu_inst|opcode~7_combout ;
wire \cpu_inst|decoder_inst|Decoder0~3_combout ;
wire \cpu_inst|decoder_inst|WideOr5~1_combout ;
wire \cpu_inst|decoder_inst|WideOr5~2_combout ;
wire \cpu_inst|decoder_inst|WideOr5~5_combout ;
wire \cpu_inst|cpu_data_in[4]~17_combout ;
wire \cpu_inst|cpu_data_in[4]~18_combout ;
wire \cpu_inst|cpu_data_in[4]~9_combout ;
wire \cpu_inst|cpu_data_in[4]~12_combout ;
wire \cpu_inst|alu_inst|Add2~10_combout ;
wire \cpu_inst|alu_inst|Add0~10_combout ;
wire \cpu_inst|cpu_data_in[4]~13_combout ;
wire \cpu_inst|alu_inst|Add5~8_combout ;
wire \cpu_inst|alu_inst|Add4~8_combout ;
wire \cpu_inst|alu_inst|Add5~10_combout ;
wire \cpu_inst|alu_inst|Add5~11_combout ;
wire \cpu_inst|cpu_data_in[4]~14_combout ;
wire \cpu_inst|cpu_data_in[4]~15_combout ;
wire \cpu_inst|cpu_data_in[4]~19_combout ;
wire \cpu_inst|ram_data_in[4]~0_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \cpu_inst|opcode~0_combout ;
wire \cpu_inst|decoder_inst|WideOr3~1_combout ;
wire \cpu_inst|Mux7~2_combout ;
wire \cpu_inst|cpu_data_in[4]~16_combout ;
wire \cpu_inst|cpu_data_in[1]~20_combout ;
wire \cpu_inst|cpu_data_in[1]~21_combout ;
wire \cpu_inst|alu_inst|Add2~4_combout ;
wire \cpu_inst|alu_inst|Add0~4_combout ;
wire \cpu_inst|cpu_data_in[1]~22_combout ;
wire \cpu_inst|alu_inst|Add5~2_combout ;
wire \cpu_inst|alu_inst|Add4~2_combout ;
wire \cpu_inst|alu_inst|Add5~12_combout ;
wire \cpu_inst|alu_inst|Add5~13_combout ;
wire \cpu_inst|cpu_data_in[1]~23_combout ;
wire \cpu_inst|cpu_data_in[1]~24_combout ;
wire \cpu_inst|cpu_data_in[1]~25_combout ;
wire \cpu_inst|ram_data_in[1]~1_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \cpu_inst|opcode~2_combout ;
wire \cpu_inst|decoder_inst|WideOr1~4_combout ;
wire \cpu_inst|current_stage~12_combout ;
wire \cpu_inst|current_stage~13_combout ;
wire \cpu_inst|current_stage~14_combout ;
wire \cpu_inst|current_stage~15_combout ;
wire \cpu_inst|current_stage.READ~q ;
wire \cpu_inst|Selector32~0_combout ;
wire \cpu_inst|ram_data_in[6]~7_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \cpu_inst|opcode~8_combout ;
wire \cpu_inst|decoder_inst|Decoder0~2_combout ;
wire \cpu_inst|decoder_inst|WideOr1~2_combout ;
wire \cpu_inst|decoder_inst|WideOr1~3_combout ;
wire \cpu_inst|Equal2~2_combout ;
wire \cpu_inst|current_stage~16_combout ;
wire \cpu_inst|current_stage.EXECUTE~q ;
wire \cpu_inst|current_stage~9_combout ;
wire \cpu_inst|current_stage.WRITEBACK~q ;
wire \cpu_inst|current_stage~10_combout ;
wire \cpu_inst|current_stage.FETCH~q ;
wire \cpu_inst|current_stage~17_combout ;
wire \cpu_inst|current_stage.DECODE~q ;
wire \cpu_inst|current_sub~5_combout ;
wire \cpu_inst|current_sub.SUB_CAPTURE~q ;
wire \cpu_inst|opcode[6]~1_combout ;
wire \cpu_inst|decoder_inst|WideOr5~0_combout ;
wire \cpu_inst|decoder_inst|WideOr5~3_combout ;
wire \cpu_inst|decoder_inst|WideOr5~4_combout ;
wire \cpu_inst|w_ram~0_combout ;
wire \cpu_inst|ram_data_in[5]~4_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \cpu_inst|opcode~5_combout ;
wire \cpu_inst|Add7~23 ;
wire \cpu_inst|Add7~24_combout ;
wire \cpu_inst|Add8~25 ;
wire \cpu_inst|Add8~26_combout ;
wire \cpu_inst|Add6~25 ;
wire \cpu_inst|Add6~26_combout ;
wire \cpu_inst|pc_in_reg~16_combout ;
wire \cpu_inst|pc_in_reg~17_combout ;
wire \cpu_inst|Add2~25 ;
wire \cpu_inst|Add2~26_combout ;
wire \cpu_inst|Add2~28_combout ;
wire \cpu_inst|Selector18~2_combout ;
wire \cpu_inst|Selector18~4_combout ;
wire \cpu_inst|Selector18~5_combout ;
wire \cpu_inst|ram_data_in[0]~2_combout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \cpu_inst|opcode~3_combout ;
wire \cpu_inst|Add8~15 ;
wire \cpu_inst|Add8~16_combout ;
wire \cpu_inst|pc_in_reg~5_combout ;
wire \cpu_inst|Add7~14_combout ;
wire \cpu_inst|pc_in_reg~6_combout ;
wire \cpu_inst|Add8~17 ;
wire \cpu_inst|Add8~18_combout ;
wire \cpu_inst|Add7~16_combout ;
wire \cpu_inst|pc_in_reg~14_combout ;
wire \cpu_inst|pc_in_reg~15_combout ;
wire \cpu_inst|Add6~19 ;
wire \cpu_inst|Add6~20_combout ;
wire \cpu_inst|pc_in_reg~22_combout ;
wire \cpu_inst|Add8~20_combout ;
wire \cpu_inst|Add7~18_combout ;
wire \cpu_inst|pc_in_reg~23_combout ;
wire \cpu_inst|Add6~27 ;
wire \cpu_inst|Add6~28_combout ;
wire \cpu_inst|Add8~27 ;
wire \cpu_inst|Add8~28_combout ;
wire \cpu_inst|pc_in_reg~24_combout ;
wire \cpu_inst|Add7~25 ;
wire \cpu_inst|Add7~26_combout ;
wire \cpu_inst|pc_in_reg~25_combout ;
wire \monitor_logic|sled_inst|scan_count[0]~20_combout ;
wire \monitor_logic|sled_inst|Equal0~1_combout ;
wire \monitor_logic|sled_inst|Equal0~2_combout ;
wire \monitor_logic|sled_inst|Equal0~3_combout ;
wire \monitor_logic|sled_inst|Equal0~4_combout ;
wire \monitor_logic|sled_inst|Equal0~5_combout ;
wire \monitor_logic|sled_inst|digit_idx[0]~1_combout ;
wire \monitor_logic|sled_inst|scan_count[0]~21 ;
wire \monitor_logic|sled_inst|scan_count[1]~22_combout ;
wire \monitor_logic|sled_inst|scan_count[1]~23 ;
wire \monitor_logic|sled_inst|scan_count[2]~24_combout ;
wire \monitor_logic|sled_inst|scan_count[2]~25 ;
wire \monitor_logic|sled_inst|scan_count[3]~26_combout ;
wire \monitor_logic|sled_inst|scan_count[3]~27 ;
wire \monitor_logic|sled_inst|scan_count[4]~28_combout ;
wire \monitor_logic|sled_inst|scan_count[4]~29 ;
wire \monitor_logic|sled_inst|scan_count[5]~30_combout ;
wire \monitor_logic|sled_inst|scan_count[5]~31 ;
wire \monitor_logic|sled_inst|scan_count[6]~32_combout ;
wire \monitor_logic|sled_inst|scan_count[6]~33 ;
wire \monitor_logic|sled_inst|scan_count[7]~34_combout ;
wire \monitor_logic|sled_inst|scan_count[7]~35 ;
wire \monitor_logic|sled_inst|scan_count[8]~36_combout ;
wire \monitor_logic|sled_inst|scan_count[8]~37 ;
wire \monitor_logic|sled_inst|scan_count[9]~38_combout ;
wire \monitor_logic|sled_inst|scan_count[9]~39 ;
wire \monitor_logic|sled_inst|scan_count[10]~40_combout ;
wire \monitor_logic|sled_inst|scan_count[10]~41 ;
wire \monitor_logic|sled_inst|scan_count[11]~42_combout ;
wire \monitor_logic|sled_inst|scan_count[11]~43 ;
wire \monitor_logic|sled_inst|scan_count[12]~44_combout ;
wire \monitor_logic|sled_inst|scan_count[12]~45 ;
wire \monitor_logic|sled_inst|scan_count[13]~46_combout ;
wire \monitor_logic|sled_inst|scan_count[13]~47 ;
wire \monitor_logic|sled_inst|scan_count[14]~48_combout ;
wire \monitor_logic|sled_inst|scan_count[14]~49 ;
wire \monitor_logic|sled_inst|scan_count[15]~50_combout ;
wire \monitor_logic|sled_inst|scan_count[15]~51 ;
wire \monitor_logic|sled_inst|scan_count[16]~52_combout ;
wire \monitor_logic|sled_inst|scan_count[16]~53 ;
wire \monitor_logic|sled_inst|scan_count[17]~54_combout ;
wire \monitor_logic|sled_inst|scan_count[17]~55 ;
wire \monitor_logic|sled_inst|scan_count[18]~56_combout ;
wire \monitor_logic|sled_inst|scan_count[18]~57 ;
wire \monitor_logic|sled_inst|scan_count[19]~58_combout ;
wire \monitor_logic|sled_inst|Equal0~0_combout ;
wire \monitor_logic|sled_inst|digit_idx[0]~0_combout ;
wire \monitor_logic|sled_inst|Mux1~2_combout ;
wire \monitor_logic|sled_inst|Add1~0_combout ;
wire \btn_n[1]~input_o ;
wire \btn_n[0]~input_o ;
wire \monitor_logic|display_value[15]~0_combout ;
wire \monitor_logic|sled_inst|Mux1~0_combout ;
wire \monitor_logic|sled_inst|Mux1~1_combout ;
wire \monitor_logic|sled_inst|Mux1~3_combout ;
wire \monitor_logic|sled_inst|Mux2~0_combout ;
wire \monitor_logic|sled_inst|Mux2~1_combout ;
wire \monitor_logic|sled_inst|Mux2~2_combout ;
wire \monitor_logic|sled_inst|Mux2~3_combout ;
wire \monitor_logic|sled_inst|Mux3~2_combout ;
wire \monitor_logic|sled_inst|Mux3~0_combout ;
wire \monitor_logic|sled_inst|Mux3~1_combout ;
wire \monitor_logic|sled_inst|Mux3~3_combout ;
wire \cpu_inst|Add7~27 ;
wire \cpu_inst|Add7~28_combout ;
wire \cpu_inst|Add8~29 ;
wire \cpu_inst|Add8~30_combout ;
wire \cpu_inst|Add6~29 ;
wire \cpu_inst|Add6~30_combout ;
wire \cpu_inst|pc_in_reg~32_combout ;
wire \cpu_inst|pc_in_reg~33_combout ;
wire \monitor_logic|sled_inst|Mux0~2_combout ;
wire \monitor_logic|sled_inst|Mux0~0_combout ;
wire \monitor_logic|sled_inst|Mux0~1_combout ;
wire \monitor_logic|sled_inst|Mux0~3_combout ;
wire \monitor_logic|sled_inst|seg_map~0_combout ;
wire \monitor_logic|sled_inst|seg_map~1_combout ;
wire \monitor_logic|sled_inst|seg_map~2_combout ;
wire \monitor_logic|sled_inst|seg_map~3_combout ;
wire \monitor_logic|sled_inst|seg_map~4_combout ;
wire \monitor_logic|sled_inst|seg_map~5_combout ;
wire \monitor_logic|sled_inst|seg_map~6_combout ;
wire \monitor_logic|sled_inst|Decoder0~0_combout ;
wire \monitor_logic|sled_inst|Decoder0~1_combout ;
wire \monitor_logic|sled_inst|Decoder0~2_combout ;
wire \monitor_logic|sled_inst|Decoder0~3_combout ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|address_reg_a ;
wire [1:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node ;
wire [1:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node ;
wire [7:0] \cpu_inst|operand_hi ;
wire [1:0] \cpu_inst|operand_count ;
wire [19:0] \monitor_logic|sled_inst|scan_count ;
wire [15:0] \cpu_inst|cpu_register_inst|PC ;
wire [15:0] \cpu_inst|temp_pc ;
wire [7:0] \cpu_inst|cpu_register_inst|X ;
wire [24:0] clk_counter;
wire [7:0] \cpu_inst|cpu_register_inst|PS ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a ;
wire [7:0] \cpu_inst|cpu_register_inst|A ;
wire [7:0] \cpu_inst|operand_val ;
wire [1:0] \monitor_logic|sled_inst|digit_idx ;
wire [7:0] \cpu_inst|opcode ;
wire [7:0] \cpu_inst|operand_lo ;

wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \seg[0]~output (
	.i(\monitor_logic|sled_inst|seg_map~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[0]~output .bus_hold = "false";
defparam \seg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \seg[1]~output (
	.i(\monitor_logic|sled_inst|seg_map~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[1]~output .bus_hold = "false";
defparam \seg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \seg[2]~output (
	.i(\monitor_logic|sled_inst|seg_map~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[2]~output .bus_hold = "false";
defparam \seg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \seg[3]~output (
	.i(\monitor_logic|sled_inst|seg_map~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[3]~output .bus_hold = "false";
defparam \seg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \seg[4]~output (
	.i(\monitor_logic|sled_inst|seg_map~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[4]~output .bus_hold = "false";
defparam \seg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \seg[5]~output (
	.i(\monitor_logic|sled_inst|seg_map~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[5]~output .bus_hold = "false";
defparam \seg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \seg[6]~output (
	.i(!\monitor_logic|sled_inst|seg_map~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[6]~output .bus_hold = "false";
defparam \seg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \seg[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[7]~output .bus_hold = "false";
defparam \seg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \dig[0]~output (
	.i(!\monitor_logic|sled_inst|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dig[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dig[0]~output .bus_hold = "false";
defparam \dig[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \dig[1]~output (
	.i(!\monitor_logic|sled_inst|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dig[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dig[1]~output .bus_hold = "false";
defparam \dig[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \dig[2]~output (
	.i(!\monitor_logic|sled_inst|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dig[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dig[2]~output .bus_hold = "false";
defparam \dig[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \dig[3]~output (
	.i(\monitor_logic|sled_inst|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dig[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dig[3]~output .bus_hold = "false";
defparam \dig[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk_50mhz~input (
	.i(clk_50mhz),
	.ibar(gnd),
	.o(\clk_50mhz~input_o ));
// synopsys translate_off
defparam \clk_50mhz~input .bus_hold = "false";
defparam \clk_50mhz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_50mhz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50mhz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50mhz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50mhz~inputclkctrl .clock_type = "global clock";
defparam \clk_50mhz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N4
cycloneive_lcell_comb \clk_counter[0]~69 (
// Equation(s):
// \clk_counter[0]~69_combout  = !clk_counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(clk_counter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_counter[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \clk_counter[0]~69 .lut_mask = 16'h0F0F;
defparam \clk_counter[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N5
dffeas \clk_counter[0] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[0]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[0] .is_wysiwyg = "true";
defparam \clk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb \clk_counter[1]~23 (
// Equation(s):
// \clk_counter[1]~23_combout  = (clk_counter[1] & (clk_counter[0] $ (VCC))) # (!clk_counter[1] & (clk_counter[0] & VCC))
// \clk_counter[1]~24  = CARRY((clk_counter[1] & clk_counter[0]))

	.dataa(clk_counter[1]),
	.datab(clk_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk_counter[1]~23_combout ),
	.cout(\clk_counter[1]~24 ));
// synopsys translate_off
defparam \clk_counter[1]~23 .lut_mask = 16'h6688;
defparam \clk_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N11
dffeas \clk_counter[1] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[1]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[1] .is_wysiwyg = "true";
defparam \clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N12
cycloneive_lcell_comb \clk_counter[2]~25 (
// Equation(s):
// \clk_counter[2]~25_combout  = (clk_counter[2] & (!\clk_counter[1]~24 )) # (!clk_counter[2] & ((\clk_counter[1]~24 ) # (GND)))
// \clk_counter[2]~26  = CARRY((!\clk_counter[1]~24 ) # (!clk_counter[2]))

	.dataa(clk_counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[1]~24 ),
	.combout(\clk_counter[2]~25_combout ),
	.cout(\clk_counter[2]~26 ));
// synopsys translate_off
defparam \clk_counter[2]~25 .lut_mask = 16'h5A5F;
defparam \clk_counter[2]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N13
dffeas \clk_counter[2] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[2]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[2] .is_wysiwyg = "true";
defparam \clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N14
cycloneive_lcell_comb \clk_counter[3]~27 (
// Equation(s):
// \clk_counter[3]~27_combout  = (clk_counter[3] & (\clk_counter[2]~26  $ (GND))) # (!clk_counter[3] & (!\clk_counter[2]~26  & VCC))
// \clk_counter[3]~28  = CARRY((clk_counter[3] & !\clk_counter[2]~26 ))

	.dataa(gnd),
	.datab(clk_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[2]~26 ),
	.combout(\clk_counter[3]~27_combout ),
	.cout(\clk_counter[3]~28 ));
// synopsys translate_off
defparam \clk_counter[3]~27 .lut_mask = 16'hC30C;
defparam \clk_counter[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N15
dffeas \clk_counter[3] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[3]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[3] .is_wysiwyg = "true";
defparam \clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \clk_counter[4]~29 (
// Equation(s):
// \clk_counter[4]~29_combout  = (clk_counter[4] & (!\clk_counter[3]~28 )) # (!clk_counter[4] & ((\clk_counter[3]~28 ) # (GND)))
// \clk_counter[4]~30  = CARRY((!\clk_counter[3]~28 ) # (!clk_counter[4]))

	.dataa(gnd),
	.datab(clk_counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[3]~28 ),
	.combout(\clk_counter[4]~29_combout ),
	.cout(\clk_counter[4]~30 ));
// synopsys translate_off
defparam \clk_counter[4]~29 .lut_mask = 16'h3C3F;
defparam \clk_counter[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \clk_counter[4] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[4] .is_wysiwyg = "true";
defparam \clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N18
cycloneive_lcell_comb \clk_counter[5]~31 (
// Equation(s):
// \clk_counter[5]~31_combout  = (clk_counter[5] & (\clk_counter[4]~30  $ (GND))) # (!clk_counter[5] & (!\clk_counter[4]~30  & VCC))
// \clk_counter[5]~32  = CARRY((clk_counter[5] & !\clk_counter[4]~30 ))

	.dataa(gnd),
	.datab(clk_counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[4]~30 ),
	.combout(\clk_counter[5]~31_combout ),
	.cout(\clk_counter[5]~32 ));
// synopsys translate_off
defparam \clk_counter[5]~31 .lut_mask = 16'hC30C;
defparam \clk_counter[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N19
dffeas \clk_counter[5] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[5]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[5] .is_wysiwyg = "true";
defparam \clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N20
cycloneive_lcell_comb \clk_counter[6]~33 (
// Equation(s):
// \clk_counter[6]~33_combout  = (clk_counter[6] & (!\clk_counter[5]~32 )) # (!clk_counter[6] & ((\clk_counter[5]~32 ) # (GND)))
// \clk_counter[6]~34  = CARRY((!\clk_counter[5]~32 ) # (!clk_counter[6]))

	.dataa(gnd),
	.datab(clk_counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[5]~32 ),
	.combout(\clk_counter[6]~33_combout ),
	.cout(\clk_counter[6]~34 ));
// synopsys translate_off
defparam \clk_counter[6]~33 .lut_mask = 16'h3C3F;
defparam \clk_counter[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N21
dffeas \clk_counter[6] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[6]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[6] .is_wysiwyg = "true";
defparam \clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N22
cycloneive_lcell_comb \clk_counter[7]~35 (
// Equation(s):
// \clk_counter[7]~35_combout  = (clk_counter[7] & (\clk_counter[6]~34  $ (GND))) # (!clk_counter[7] & (!\clk_counter[6]~34  & VCC))
// \clk_counter[7]~36  = CARRY((clk_counter[7] & !\clk_counter[6]~34 ))

	.dataa(clk_counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[6]~34 ),
	.combout(\clk_counter[7]~35_combout ),
	.cout(\clk_counter[7]~36 ));
// synopsys translate_off
defparam \clk_counter[7]~35 .lut_mask = 16'hA50A;
defparam \clk_counter[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N23
dffeas \clk_counter[7] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[7]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[7] .is_wysiwyg = "true";
defparam \clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb \clk_counter[8]~37 (
// Equation(s):
// \clk_counter[8]~37_combout  = (clk_counter[8] & (!\clk_counter[7]~36 )) # (!clk_counter[8] & ((\clk_counter[7]~36 ) # (GND)))
// \clk_counter[8]~38  = CARRY((!\clk_counter[7]~36 ) # (!clk_counter[8]))

	.dataa(gnd),
	.datab(clk_counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[7]~36 ),
	.combout(\clk_counter[8]~37_combout ),
	.cout(\clk_counter[8]~38 ));
// synopsys translate_off
defparam \clk_counter[8]~37 .lut_mask = 16'h3C3F;
defparam \clk_counter[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N25
dffeas \clk_counter[8] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[8]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[8] .is_wysiwyg = "true";
defparam \clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneive_lcell_comb \clk_counter[9]~39 (
// Equation(s):
// \clk_counter[9]~39_combout  = (clk_counter[9] & (\clk_counter[8]~38  $ (GND))) # (!clk_counter[9] & (!\clk_counter[8]~38  & VCC))
// \clk_counter[9]~40  = CARRY((clk_counter[9] & !\clk_counter[8]~38 ))

	.dataa(clk_counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[8]~38 ),
	.combout(\clk_counter[9]~39_combout ),
	.cout(\clk_counter[9]~40 ));
// synopsys translate_off
defparam \clk_counter[9]~39 .lut_mask = 16'hA50A;
defparam \clk_counter[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N27
dffeas \clk_counter[9] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[9]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[9] .is_wysiwyg = "true";
defparam \clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N28
cycloneive_lcell_comb \clk_counter[10]~41 (
// Equation(s):
// \clk_counter[10]~41_combout  = (clk_counter[10] & (!\clk_counter[9]~40 )) # (!clk_counter[10] & ((\clk_counter[9]~40 ) # (GND)))
// \clk_counter[10]~42  = CARRY((!\clk_counter[9]~40 ) # (!clk_counter[10]))

	.dataa(gnd),
	.datab(clk_counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[9]~40 ),
	.combout(\clk_counter[10]~41_combout ),
	.cout(\clk_counter[10]~42 ));
// synopsys translate_off
defparam \clk_counter[10]~41 .lut_mask = 16'h3C3F;
defparam \clk_counter[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N29
dffeas \clk_counter[10] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[10]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[10] .is_wysiwyg = "true";
defparam \clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N30
cycloneive_lcell_comb \clk_counter[11]~43 (
// Equation(s):
// \clk_counter[11]~43_combout  = (clk_counter[11] & (\clk_counter[10]~42  $ (GND))) # (!clk_counter[11] & (!\clk_counter[10]~42  & VCC))
// \clk_counter[11]~44  = CARRY((clk_counter[11] & !\clk_counter[10]~42 ))

	.dataa(clk_counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[10]~42 ),
	.combout(\clk_counter[11]~43_combout ),
	.cout(\clk_counter[11]~44 ));
// synopsys translate_off
defparam \clk_counter[11]~43 .lut_mask = 16'hA50A;
defparam \clk_counter[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N31
dffeas \clk_counter[11] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[11]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[11] .is_wysiwyg = "true";
defparam \clk_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \clk_counter[12]~45 (
// Equation(s):
// \clk_counter[12]~45_combout  = (clk_counter[12] & (!\clk_counter[11]~44 )) # (!clk_counter[12] & ((\clk_counter[11]~44 ) # (GND)))
// \clk_counter[12]~46  = CARRY((!\clk_counter[11]~44 ) # (!clk_counter[12]))

	.dataa(gnd),
	.datab(clk_counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[11]~44 ),
	.combout(\clk_counter[12]~45_combout ),
	.cout(\clk_counter[12]~46 ));
// synopsys translate_off
defparam \clk_counter[12]~45 .lut_mask = 16'h3C3F;
defparam \clk_counter[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N1
dffeas \clk_counter[12] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[12]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[12] .is_wysiwyg = "true";
defparam \clk_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \clk_counter[13]~47 (
// Equation(s):
// \clk_counter[13]~47_combout  = (clk_counter[13] & (\clk_counter[12]~46  $ (GND))) # (!clk_counter[13] & (!\clk_counter[12]~46  & VCC))
// \clk_counter[13]~48  = CARRY((clk_counter[13] & !\clk_counter[12]~46 ))

	.dataa(gnd),
	.datab(clk_counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[12]~46 ),
	.combout(\clk_counter[13]~47_combout ),
	.cout(\clk_counter[13]~48 ));
// synopsys translate_off
defparam \clk_counter[13]~47 .lut_mask = 16'hC30C;
defparam \clk_counter[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \clk_counter[13] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[13]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[13] .is_wysiwyg = "true";
defparam \clk_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cycloneive_lcell_comb \clk_counter[14]~49 (
// Equation(s):
// \clk_counter[14]~49_combout  = (clk_counter[14] & (!\clk_counter[13]~48 )) # (!clk_counter[14] & ((\clk_counter[13]~48 ) # (GND)))
// \clk_counter[14]~50  = CARRY((!\clk_counter[13]~48 ) # (!clk_counter[14]))

	.dataa(gnd),
	.datab(clk_counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[13]~48 ),
	.combout(\clk_counter[14]~49_combout ),
	.cout(\clk_counter[14]~50 ));
// synopsys translate_off
defparam \clk_counter[14]~49 .lut_mask = 16'h3C3F;
defparam \clk_counter[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \clk_counter[14] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[14]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[14] .is_wysiwyg = "true";
defparam \clk_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneive_lcell_comb \clk_counter[15]~51 (
// Equation(s):
// \clk_counter[15]~51_combout  = (clk_counter[15] & (\clk_counter[14]~50  $ (GND))) # (!clk_counter[15] & (!\clk_counter[14]~50  & VCC))
// \clk_counter[15]~52  = CARRY((clk_counter[15] & !\clk_counter[14]~50 ))

	.dataa(clk_counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[14]~50 ),
	.combout(\clk_counter[15]~51_combout ),
	.cout(\clk_counter[15]~52 ));
// synopsys translate_off
defparam \clk_counter[15]~51 .lut_mask = 16'hA50A;
defparam \clk_counter[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N7
dffeas \clk_counter[15] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[15] .is_wysiwyg = "true";
defparam \clk_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \clk_counter[16]~53 (
// Equation(s):
// \clk_counter[16]~53_combout  = (clk_counter[16] & (!\clk_counter[15]~52 )) # (!clk_counter[16] & ((\clk_counter[15]~52 ) # (GND)))
// \clk_counter[16]~54  = CARRY((!\clk_counter[15]~52 ) # (!clk_counter[16]))

	.dataa(gnd),
	.datab(clk_counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[15]~52 ),
	.combout(\clk_counter[16]~53_combout ),
	.cout(\clk_counter[16]~54 ));
// synopsys translate_off
defparam \clk_counter[16]~53 .lut_mask = 16'h3C3F;
defparam \clk_counter[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \clk_counter[16] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[16]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[16] .is_wysiwyg = "true";
defparam \clk_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \clk_counter[17]~55 (
// Equation(s):
// \clk_counter[17]~55_combout  = (clk_counter[17] & (\clk_counter[16]~54  $ (GND))) # (!clk_counter[17] & (!\clk_counter[16]~54  & VCC))
// \clk_counter[17]~56  = CARRY((clk_counter[17] & !\clk_counter[16]~54 ))

	.dataa(clk_counter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[16]~54 ),
	.combout(\clk_counter[17]~55_combout ),
	.cout(\clk_counter[17]~56 ));
// synopsys translate_off
defparam \clk_counter[17]~55 .lut_mask = 16'hA50A;
defparam \clk_counter[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \clk_counter[17] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[17]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[17] .is_wysiwyg = "true";
defparam \clk_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \clk_counter[18]~57 (
// Equation(s):
// \clk_counter[18]~57_combout  = (clk_counter[18] & (!\clk_counter[17]~56 )) # (!clk_counter[18] & ((\clk_counter[17]~56 ) # (GND)))
// \clk_counter[18]~58  = CARRY((!\clk_counter[17]~56 ) # (!clk_counter[18]))

	.dataa(clk_counter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[17]~56 ),
	.combout(\clk_counter[18]~57_combout ),
	.cout(\clk_counter[18]~58 ));
// synopsys translate_off
defparam \clk_counter[18]~57 .lut_mask = 16'h5A5F;
defparam \clk_counter[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N13
dffeas \clk_counter[18] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[18]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[18] .is_wysiwyg = "true";
defparam \clk_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneive_lcell_comb \clk_counter[19]~59 (
// Equation(s):
// \clk_counter[19]~59_combout  = (clk_counter[19] & (\clk_counter[18]~58  $ (GND))) # (!clk_counter[19] & (!\clk_counter[18]~58  & VCC))
// \clk_counter[19]~60  = CARRY((clk_counter[19] & !\clk_counter[18]~58 ))

	.dataa(gnd),
	.datab(clk_counter[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[18]~58 ),
	.combout(\clk_counter[19]~59_combout ),
	.cout(\clk_counter[19]~60 ));
// synopsys translate_off
defparam \clk_counter[19]~59 .lut_mask = 16'hC30C;
defparam \clk_counter[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N15
dffeas \clk_counter[19] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[19] .is_wysiwyg = "true";
defparam \clk_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \clk_counter[20]~61 (
// Equation(s):
// \clk_counter[20]~61_combout  = (clk_counter[20] & (!\clk_counter[19]~60 )) # (!clk_counter[20] & ((\clk_counter[19]~60 ) # (GND)))
// \clk_counter[20]~62  = CARRY((!\clk_counter[19]~60 ) # (!clk_counter[20]))

	.dataa(gnd),
	.datab(clk_counter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[19]~60 ),
	.combout(\clk_counter[20]~61_combout ),
	.cout(\clk_counter[20]~62 ));
// synopsys translate_off
defparam \clk_counter[20]~61 .lut_mask = 16'h3C3F;
defparam \clk_counter[20]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N17
dffeas \clk_counter[20] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[20]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[20] .is_wysiwyg = "true";
defparam \clk_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \clk_counter[21]~63 (
// Equation(s):
// \clk_counter[21]~63_combout  = (clk_counter[21] & (\clk_counter[20]~62  $ (GND))) # (!clk_counter[21] & (!\clk_counter[20]~62  & VCC))
// \clk_counter[21]~64  = CARRY((clk_counter[21] & !\clk_counter[20]~62 ))

	.dataa(gnd),
	.datab(clk_counter[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[20]~62 ),
	.combout(\clk_counter[21]~63_combout ),
	.cout(\clk_counter[21]~64 ));
// synopsys translate_off
defparam \clk_counter[21]~63 .lut_mask = 16'hC30C;
defparam \clk_counter[21]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N19
dffeas \clk_counter[21] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[21]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[21] .is_wysiwyg = "true";
defparam \clk_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneive_lcell_comb \clk_counter[22]~65 (
// Equation(s):
// \clk_counter[22]~65_combout  = (clk_counter[22] & (!\clk_counter[21]~64 )) # (!clk_counter[22] & ((\clk_counter[21]~64 ) # (GND)))
// \clk_counter[22]~66  = CARRY((!\clk_counter[21]~64 ) # (!clk_counter[22]))

	.dataa(gnd),
	.datab(clk_counter[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[21]~64 ),
	.combout(\clk_counter[22]~65_combout ),
	.cout(\clk_counter[22]~66 ));
// synopsys translate_off
defparam \clk_counter[22]~65 .lut_mask = 16'h3C3F;
defparam \clk_counter[22]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \clk_counter[22] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[22]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[22] .is_wysiwyg = "true";
defparam \clk_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \clk_counter[23]~67 (
// Equation(s):
// \clk_counter[23]~67_combout  = \clk_counter[22]~66  $ (!clk_counter[23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(clk_counter[23]),
	.cin(\clk_counter[22]~66 ),
	.combout(\clk_counter[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \clk_counter[23]~67 .lut_mask = 16'hF00F;
defparam \clk_counter[23]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \clk_counter[23] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\clk_counter[23]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[23] .is_wysiwyg = "true";
defparam \clk_counter[23] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \clk_counter[23]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,clk_counter[23]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_counter[23]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_counter[23]~clkctrl .clock_type = "global clock";
defparam \clk_counter[23]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \cpu_inst|current_stage~11 (
// Equation(s):
// \cpu_inst|current_stage~11_combout  = (!\cpu_inst|current_stage.EXECUTE~q  & (!\cpu_inst|current_stage.WRITEBACK~q  & \reset_n~input_o ))

	.dataa(\cpu_inst|current_stage.EXECUTE~q ),
	.datab(gnd),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~11 .lut_mask = 16'h0500;
defparam \cpu_inst|current_stage~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \cpu_inst|always0~3 (
// Equation(s):
// \cpu_inst|always0~3_combout  = (\cpu_inst|current_sub.SUB_CAPTURE~q  & \cpu_inst|current_stage.READ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datad(\cpu_inst|current_stage.READ~q ),
	.cin(gnd),
	.combout(\cpu_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|always0~3 .lut_mask = 16'hF000;
defparam \cpu_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_a_store (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|wren_a_store (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|w_ram~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|wren_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|wren_a_store .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|wren_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|_~0 (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|_~0_combout  = (\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_a_store~q ) # ((\cpu_inst|Selector32~0_combout ) # ((\cpu_inst|ram16k|altsyncram_component|auto_generated|wren_a_store~q ) # 
// (\cpu_inst|w_ram~0_combout )))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\cpu_inst|Selector32~0_combout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|wren_a_store~q ),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|_~0 .lut_mask = 16'hFFFE;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node[0] (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [0] = (\cpu_inst|ram16k|altsyncram_component|auto_generated|_~0_combout  & !\cpu_inst|Selector18~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|_~0_combout ),
	.datad(\cpu_inst|Selector18~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node[0] .lut_mask = 16'h00F0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [1] = (\cpu_inst|w_ram~0_combout  & \cpu_inst|Selector18~5_combout )

	.dataa(\cpu_inst|w_ram~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|Selector18~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node[1] .lut_mask = 16'hAA00;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node[1] (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [1] = (\cpu_inst|ram16k|altsyncram_component|auto_generated|_~0_combout  & \cpu_inst|Selector18~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|_~0_combout ),
	.datad(\cpu_inst|Selector18~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node[1] .lut_mask = 16'hF000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|Decoder0~5 (
// Equation(s):
// \cpu_inst|decoder_inst|Decoder0~5_combout  = (!\cpu_inst|opcode [4] & (!\cpu_inst|opcode [1] & \cpu_inst|decoder_inst|Decoder0~3_combout ))

	.dataa(\cpu_inst|opcode [4]),
	.datab(\cpu_inst|opcode [1]),
	.datac(gnd),
	.datad(\cpu_inst|decoder_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|Decoder0~5 .lut_mask = 16'h1100;
defparam \cpu_inst|decoder_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \cpu_inst|operand_lo[6]~feeder (
// Equation(s):
// \cpu_inst|operand_lo[6]~feeder_combout  = \cpu_inst|opcode~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|opcode~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_lo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_lo[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|operand_lo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \cpu_inst|decoder_inst|alu_op~0 (
// Equation(s):
// \cpu_inst|decoder_inst|alu_op~0_combout  = (!\cpu_inst|opcode [4] & !\cpu_inst|opcode [1])

	.dataa(gnd),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|alu_op~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|alu_op~0 .lut_mask = 16'h0303;
defparam \cpu_inst|decoder_inst|alu_op~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \cpu_inst|opcode[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[0] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|Decoder0~4 (
// Equation(s):
// \cpu_inst|decoder_inst|Decoder0~4_combout  = (\cpu_inst|decoder_inst|alu_op~0_combout  & (\cpu_inst|opcode [5] & (\cpu_inst|opcode [0] & \cpu_inst|decoder_inst|Decoder0~2_combout )))

	.dataa(\cpu_inst|decoder_inst|alu_op~0_combout ),
	.datab(\cpu_inst|opcode [5]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|decoder_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|Decoder0~4 .lut_mask = 16'h8000;
defparam \cpu_inst|decoder_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \cpu_inst|operand_count[0]~6 (
// Equation(s):
// \cpu_inst|operand_count[0]~6_combout  = (\cpu_inst|current_stage.READ~q  & (\cpu_inst|current_sub.SUB_CAPTURE~q  & ((\cpu_inst|decoder_inst|Decoder0~4_combout ) # (\cpu_inst|LessThan3~0_combout ))))

	.dataa(\cpu_inst|decoder_inst|Decoder0~4_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datad(\cpu_inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_count[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_count[0]~6 .lut_mask = 16'hC080;
defparam \cpu_inst|operand_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \cpu_inst|operand_count~3 (
// Equation(s):
// \cpu_inst|operand_count~3_combout  = (\cpu_inst|operand_count[0]~6_combout  & (\reset_n~input_o  & !\cpu_inst|operand_count [0]))

	.dataa(\cpu_inst|operand_count[0]~6_combout ),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|operand_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|operand_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_count~3 .lut_mask = 16'h0808;
defparam \cpu_inst|operand_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \cpu_inst|operand_count[0]~4 (
// Equation(s):
// \cpu_inst|operand_count[0]~4_combout  = (\cpu_inst|current_stage.DECODE~q ) # ((\cpu_inst|operand_count[0]~6_combout ) # (!\reset_n~input_o ))

	.dataa(\cpu_inst|current_stage.DECODE~q ),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|operand_count[0]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|operand_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_count[0]~4 .lut_mask = 16'hFBFB;
defparam \cpu_inst|operand_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \cpu_inst|operand_count[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|operand_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_count[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_count[0] .is_wysiwyg = "true";
defparam \cpu_inst|operand_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \cpu_inst|operand_count~5 (
// Equation(s):
// \cpu_inst|operand_count~5_combout  = (\cpu_inst|operand_count[0]~6_combout  & (\reset_n~input_o  & (\cpu_inst|operand_count [0] $ (\cpu_inst|operand_count [1]))))

	.dataa(\cpu_inst|operand_count[0]~6_combout ),
	.datab(\cpu_inst|operand_count [0]),
	.datac(\cpu_inst|operand_count [1]),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\cpu_inst|operand_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_count~5 .lut_mask = 16'h2800;
defparam \cpu_inst|operand_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \cpu_inst|operand_count[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|operand_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_count[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_count[1] .is_wysiwyg = "true";
defparam \cpu_inst|operand_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \cpu_inst|operand_lo[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[2] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \cpu_inst|operand_val[5]~0 (
// Equation(s):
// \cpu_inst|operand_val[5]~0_combout  = ((!\cpu_inst|LessThan3~0_combout  & (\cpu_inst|decoder_inst|Decoder0~4_combout  & \cpu_inst|always0~3_combout ))) # (!\reset_n~input_o )

	.dataa(\cpu_inst|LessThan3~0_combout ),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|decoder_inst|Decoder0~4_combout ),
	.datad(\cpu_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_val[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_val[5]~0 .lut_mask = 16'h7333;
defparam \cpu_inst|operand_val[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \cpu_inst|operand_val[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[2] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \cpu_inst|cpu_data_in[2]~32 (
// Equation(s):
// \cpu_inst|cpu_data_in[2]~32_combout  = (\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_val [2]))) # (!\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_lo [2]))

	.dataa(gnd),
	.datab(\cpu_inst|operand_lo [2]),
	.datac(\cpu_inst|operand_val [2]),
	.datad(\cpu_inst|Equal1~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[2]~32 .lut_mask = 16'hF0CC;
defparam \cpu_inst|cpu_data_in[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \reset_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset_n~inputclkctrl .clock_type = "global clock";
defparam \reset_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~0_combout  = (\cpu_inst|opcode [0] & (!\cpu_inst|opcode [6] & (\cpu_inst|opcode [5] & !\cpu_inst|opcode [2]))) # (!\cpu_inst|opcode [0] & (\cpu_inst|opcode [6] & (!\cpu_inst|opcode [5] & \cpu_inst|opcode [2])))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~0 .lut_mask = 16'h0420;
defparam \cpu_inst|decoder_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~1_combout  = (!\cpu_inst|opcode [7] & (!\cpu_inst|opcode [1] & (\cpu_inst|opcode [3] & \cpu_inst|decoder_inst|WideOr4~0_combout )))

	.dataa(\cpu_inst|opcode [7]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [3]),
	.datad(\cpu_inst|decoder_inst|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~1 .lut_mask = 16'h1000;
defparam \cpu_inst|decoder_inst|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr4~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr4~2_combout  = (!\cpu_inst|opcode [4] & ((\cpu_inst|decoder_inst|WideOr4~1_combout ) # ((!\cpu_inst|opcode [1] & \cpu_inst|decoder_inst|Decoder0~3_combout ))))

	.dataa(\cpu_inst|opcode [4]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|decoder_inst|Decoder0~3_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr4~2 .lut_mask = 16'h5510;
defparam \cpu_inst|decoder_inst|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr3~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr3~0_combout  = (!\cpu_inst|opcode [2] & (!\cpu_inst|opcode [1] & ((\cpu_inst|opcode [7]) # (\cpu_inst|opcode [0]))))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr3~0 .lut_mask = 16'h1110;
defparam \cpu_inst|decoder_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr3~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr3~2_combout  = (\cpu_inst|decoder_inst|WideOr3~1_combout  & \cpu_inst|decoder_inst|WideOr3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|decoder_inst|WideOr3~1_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr3~2 .lut_mask = 16'hF000;
defparam \cpu_inst|decoder_inst|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \cpu_inst|alu_reg1[7]~2 (
// Equation(s):
// \cpu_inst|alu_reg1[7]~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|decoder_inst|WideOr4~2_combout  & (\cpu_inst|decoder_inst|WideOr5~4_combout  & \cpu_inst|decoder_inst|WideOr3~2_combout )))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[7]~2 .lut_mask = 16'h8000;
defparam \cpu_inst|alu_reg1[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \cpu_inst|cpu_register_inst|X[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[3]~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|alu_reg1[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[3] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \cpu_inst|alu_reg1[3]~4 (
// Equation(s):
// \cpu_inst|alu_reg1[3]~4_combout  = (\cpu_inst|alu_reg1[7]~2_combout  & (\cpu_inst|cpu_register_inst|X [3])) # (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|cpu_register_inst|A [3])))

	.dataa(\cpu_inst|cpu_register_inst|X [3]),
	.datab(gnd),
	.datac(\cpu_inst|cpu_register_inst|A [3]),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[3]~4 .lut_mask = 16'hAAF0;
defparam \cpu_inst|alu_reg1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \cpu_inst|alu_reg2[2]~3 (
// Equation(s):
// \cpu_inst|alu_reg2[2]~3_combout  = (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_val [2])) # (!\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_lo [2])))))

	.dataa(\cpu_inst|Equal1~12_combout ),
	.datab(\cpu_inst|operand_val [2]),
	.datac(\cpu_inst|operand_lo [2]),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[2]~3 .lut_mask = 16'h00D8;
defparam \cpu_inst|alu_reg2[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \cpu_inst|decoder_inst|alu_op~1 (
// Equation(s):
// \cpu_inst|decoder_inst|alu_op~1_combout  = (\cpu_inst|opcode [3] & (\cpu_inst|opcode [5] & !\cpu_inst|opcode [2]))

	.dataa(gnd),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|alu_op~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|alu_op~1 .lut_mask = 16'h00C0;
defparam \cpu_inst|decoder_inst|alu_op~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \cpu_inst|decoder_inst|alu_op~2 (
// Equation(s):
// \cpu_inst|decoder_inst|alu_op~2_combout  = (\cpu_inst|opcode [0] & (\cpu_inst|decoder_inst|alu_op~1_combout  & (!\cpu_inst|opcode [7] & \cpu_inst|decoder_inst|alu_op~0_combout )))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|decoder_inst|alu_op~1_combout ),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|decoder_inst|alu_op~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|alu_op~2 .lut_mask = 16'h0800;
defparam \cpu_inst|decoder_inst|alu_op~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr2~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr2~0_combout  = (!\cpu_inst|opcode [1] & ((\cpu_inst|opcode [7] & (\cpu_inst|opcode [6])) # (!\cpu_inst|opcode [7] & ((\cpu_inst|opcode [0])))))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr2~0 .lut_mask = 16'h2230;
defparam \cpu_inst|decoder_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr2~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr2~1_combout  = ((\cpu_inst|opcode [4]) # (!\cpu_inst|decoder_inst|WideOr2~0_combout )) # (!\cpu_inst|decoder_inst|alu_op~1_combout )

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|alu_op~1_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr2~1 .lut_mask = 16'hF3FF;
defparam \cpu_inst|decoder_inst|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~11 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~11_combout  = (\cpu_inst|decoder_inst|WideOr2~1_combout  & (((\cpu_inst|decoder_inst|alu_op~2_combout ) # (\cpu_inst|decoder_inst|Decoder0~5_combout )) # (!\cpu_inst|decoder_inst|WideOr3~2_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datac(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~11 .lut_mask = 16'hFD00;
defparam \cpu_inst|cpu_data_in[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \cpu_inst|cpu_register_inst|X[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[1]~25_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|alu_reg1[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[1] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \cpu_inst|alu_reg1[1]~3 (
// Equation(s):
// \cpu_inst|alu_reg1[1]~3_combout  = (\cpu_inst|alu_reg1[7]~2_combout  & (\cpu_inst|cpu_register_inst|X [1])) # (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|cpu_register_inst|A [1])))

	.dataa(\cpu_inst|cpu_register_inst|X [1]),
	.datab(\cpu_inst|cpu_register_inst|A [1]),
	.datac(gnd),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[1]~3 .lut_mask = 16'hAACC;
defparam \cpu_inst|alu_reg1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~10 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~10_combout  = (\cpu_inst|decoder_inst|WideOr2~1_combout  & ((\cpu_inst|decoder_inst|alu_op~2_combout ) # ((\cpu_inst|decoder_inst|WideOr3~2_combout  & !\cpu_inst|decoder_inst|Decoder0~5_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr2~1_combout  & (!\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|decoder_inst|Decoder0~5_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datac(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~10 .lut_mask = 16'hF244;
defparam \cpu_inst|cpu_data_in[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \cpu_inst|cpu_register_inst|X[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[2]~37_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|alu_reg1[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[2] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \cpu_inst|alu_reg1[2]~6 (
// Equation(s):
// \cpu_inst|alu_reg1[2]~6_combout  = (\cpu_inst|alu_reg1[7]~2_combout  & (\cpu_inst|cpu_register_inst|X [2])) # (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|cpu_register_inst|A [2])))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|X [2]),
	.datac(\cpu_inst|cpu_register_inst|A [2]),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[2]~6 .lut_mask = 16'hCCF0;
defparam \cpu_inst|alu_reg1[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \cpu_inst|cpu_data_in[0]~60 (
// Equation(s):
// \cpu_inst|cpu_data_in[0]~60_combout  = (!\cpu_inst|decoder_inst|WideOr4~2_combout  & (\cpu_inst|decoder_inst|WideOr5~4_combout  & ((!\cpu_inst|decoder_inst|WideOr3~0_combout ) # (!\cpu_inst|decoder_inst|WideOr3~1_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr3~1_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~0_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[0]~60 .lut_mask = 16'h1300;
defparam \cpu_inst|cpu_data_in[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \cpu_inst|cpu_data_in[0]~4 (
// Equation(s):
// \cpu_inst|cpu_data_in[0]~4_combout  = (!\cpu_inst|decoder_inst|WideOr2~1_combout  & ((\cpu_inst|decoder_inst|WideOr4~2_combout  & ((\cpu_inst|decoder_inst|WideOr5~4_combout ))) # (!\cpu_inst|decoder_inst|WideOr4~2_combout  & 
// (\cpu_inst|decoder_inst|WideOr3~2_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[0]~4 .lut_mask = 16'h00CA;
defparam \cpu_inst|cpu_data_in[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~0 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~0_combout  = \cpu_inst|alu_reg1[0]~1_combout  $ (VCC)
// \cpu_inst|alu_inst|Add4~1  = CARRY(\cpu_inst|alu_reg1[0]~1_combout )

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add4~0_combout ),
	.cout(\cpu_inst|alu_inst|Add4~1 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~0 .lut_mask = 16'h33CC;
defparam \cpu_inst|alu_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \cpu_inst|cpu_data_in[0]~5 (
// Equation(s):
// \cpu_inst|cpu_data_in[0]~5_combout  = (\cpu_inst|cpu_data_in[0]~4_combout  & (\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|alu_inst|Add4~0_combout  & \cpu_inst|decoder_inst|Decoder0~5_combout )))

	.dataa(\cpu_inst|cpu_data_in[0]~4_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|alu_inst|Add4~0_combout ),
	.datad(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[0]~5 .lut_mask = 16'h8000;
defparam \cpu_inst|cpu_data_in[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \cpu_inst|we_ps_sig~0 (
// Equation(s):
// \cpu_inst|we_ps_sig~0_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|decoder_inst|WideOr5~4_combout ) # ((!\cpu_inst|decoder_inst|WideOr4~2_combout  & \cpu_inst|decoder_inst|WideOr3~2_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|we_ps_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|we_ps_sig~0 .lut_mask = 16'hD0C0;
defparam \cpu_inst|we_ps_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|PS[0]~0 (
// Equation(s):
// \cpu_inst|cpu_register_inst|PS[0]~0_combout  = (\cpu_inst|we_ps_sig~0_combout  & (\cpu_inst|cpu_data_in[0]~8_combout )) # (!\cpu_inst|we_ps_sig~0_combout  & ((\cpu_inst|cpu_register_inst|PS [0])))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_data_in[0]~8_combout ),
	.datac(\cpu_inst|cpu_register_inst|PS [0]),
	.datad(\cpu_inst|we_ps_sig~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|PS[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PS[0]~0 .lut_mask = 16'hCCF0;
defparam \cpu_inst|cpu_register_inst|PS[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \cpu_inst|cpu_register_inst|PS[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_register_inst|PS[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PS[0] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PS[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \cpu_inst|operand_val[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[0] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \cpu_inst|operand_lo[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[0] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \cpu_inst|alu_reg2[0]~0 (
// Equation(s):
// \cpu_inst|alu_reg2[0]~0_combout  = (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_val [0])) # (!\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_lo [0])))))

	.dataa(\cpu_inst|Equal1~12_combout ),
	.datab(\cpu_inst|operand_val [0]),
	.datac(\cpu_inst|operand_lo [0]),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[0]~0 .lut_mask = 16'h00D8;
defparam \cpu_inst|alu_reg2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~1 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~1_combout  = (\cpu_inst|decoder_inst|alu_op~2_combout  & (\cpu_inst|alu_reg1[0]~1_combout  & \cpu_inst|alu_reg2[0]~0_combout )) # (!\cpu_inst|decoder_inst|alu_op~2_combout  & ((\cpu_inst|alu_reg1[0]~1_combout ) # 
// (\cpu_inst|alu_reg2[0]~0_combout )))

	.dataa(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datab(\cpu_inst|alu_reg1[0]~1_combout ),
	.datac(gnd),
	.datad(\cpu_inst|alu_reg2[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~1 .lut_mask = 16'hDD44;
defparam \cpu_inst|alu_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~1 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~1_cout  = CARRY(\cpu_inst|cpu_register_inst|PS [0])

	.dataa(\cpu_inst|cpu_register_inst|PS [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu_inst|alu_inst|Add2~1_cout ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~1 .lut_mask = 16'h00AA;
defparam \cpu_inst|alu_inst|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~2 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~2_combout  = (\cpu_inst|alu_reg2[0]~0_combout  & ((\cpu_inst|alu_reg1[0]~1_combout  & (!\cpu_inst|alu_inst|Add2~1_cout )) # (!\cpu_inst|alu_reg1[0]~1_combout  & ((\cpu_inst|alu_inst|Add2~1_cout ) # (GND))))) # 
// (!\cpu_inst|alu_reg2[0]~0_combout  & ((\cpu_inst|alu_reg1[0]~1_combout  & (\cpu_inst|alu_inst|Add2~1_cout  & VCC)) # (!\cpu_inst|alu_reg1[0]~1_combout  & (!\cpu_inst|alu_inst|Add2~1_cout ))))
// \cpu_inst|alu_inst|Add2~3  = CARRY((\cpu_inst|alu_reg2[0]~0_combout  & ((!\cpu_inst|alu_inst|Add2~1_cout ) # (!\cpu_inst|alu_reg1[0]~1_combout ))) # (!\cpu_inst|alu_reg2[0]~0_combout  & (!\cpu_inst|alu_reg1[0]~1_combout  & !\cpu_inst|alu_inst|Add2~1_cout 
// )))

	.dataa(\cpu_inst|alu_reg2[0]~0_combout ),
	.datab(\cpu_inst|alu_reg1[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~1_cout ),
	.combout(\cpu_inst|alu_inst|Add2~2_combout ),
	.cout(\cpu_inst|alu_inst|Add2~3 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~2 .lut_mask = 16'h692B;
defparam \cpu_inst|alu_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~1 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~1_cout  = CARRY(\cpu_inst|cpu_register_inst|PS [0])

	.dataa(\cpu_inst|cpu_register_inst|PS [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu_inst|alu_inst|Add0~1_cout ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~1 .lut_mask = 16'h00AA;
defparam \cpu_inst|alu_inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~2 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~2_combout  = (\cpu_inst|alu_reg2[0]~0_combout  & ((\cpu_inst|alu_reg1[0]~1_combout  & (\cpu_inst|alu_inst|Add0~1_cout  & VCC)) # (!\cpu_inst|alu_reg1[0]~1_combout  & (!\cpu_inst|alu_inst|Add0~1_cout )))) # 
// (!\cpu_inst|alu_reg2[0]~0_combout  & ((\cpu_inst|alu_reg1[0]~1_combout  & (!\cpu_inst|alu_inst|Add0~1_cout )) # (!\cpu_inst|alu_reg1[0]~1_combout  & ((\cpu_inst|alu_inst|Add0~1_cout ) # (GND)))))
// \cpu_inst|alu_inst|Add0~3  = CARRY((\cpu_inst|alu_reg2[0]~0_combout  & (!\cpu_inst|alu_reg1[0]~1_combout  & !\cpu_inst|alu_inst|Add0~1_cout )) # (!\cpu_inst|alu_reg2[0]~0_combout  & ((!\cpu_inst|alu_inst|Add0~1_cout ) # (!\cpu_inst|alu_reg1[0]~1_combout 
// ))))

	.dataa(\cpu_inst|alu_reg2[0]~0_combout ),
	.datab(\cpu_inst|alu_reg1[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~1_cout ),
	.combout(\cpu_inst|alu_inst|Add0~2_combout ),
	.cout(\cpu_inst|alu_inst|Add0~3 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~2 .lut_mask = 16'h9617;
defparam \cpu_inst|alu_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux3~0 (
// Equation(s):
// \cpu_inst|alu_inst|Mux3~0_combout  = (\cpu_inst|decoder_inst|alu_op~2_combout  & ((\cpu_inst|alu_inst|Add0~2_combout ))) # (!\cpu_inst|decoder_inst|alu_op~2_combout  & (\cpu_inst|alu_inst|Add2~2_combout ))

	.dataa(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datab(gnd),
	.datac(\cpu_inst|alu_inst|Add2~2_combout ),
	.datad(\cpu_inst|alu_inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux3~0 .lut_mask = 16'hFA50;
defparam \cpu_inst|alu_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux7~0 (
// Equation(s):
// \cpu_inst|alu_inst|Mux7~0_combout  = (\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|decoder_inst|WideOr2~1_combout ) # ((\cpu_inst|alu_inst|Mux3~0_combout )))) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & 
// (!\cpu_inst|decoder_inst|WideOr2~1_combout  & (\cpu_inst|alu_inst|Mux3~1_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr2~1_combout ),
	.datac(\cpu_inst|alu_inst|Mux3~1_combout ),
	.datad(\cpu_inst|alu_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux7~0 .lut_mask = 16'hBA98;
defparam \cpu_inst|alu_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux7~1 (
// Equation(s):
// \cpu_inst|alu_inst|Mux7~1_combout  = (\cpu_inst|decoder_inst|WideOr2~1_combout  & ((\cpu_inst|alu_inst|Mux7~0_combout  & (\cpu_inst|cpu_register_inst|PS [0])) # (!\cpu_inst|alu_inst|Mux7~0_combout  & ((\cpu_inst|alu_reg2[0]~0_combout ))))) # 
// (!\cpu_inst|decoder_inst|WideOr2~1_combout  & (((\cpu_inst|alu_inst|Mux7~0_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PS [0]),
	.datab(\cpu_inst|decoder_inst|WideOr2~1_combout ),
	.datac(\cpu_inst|alu_reg2[0]~0_combout ),
	.datad(\cpu_inst|alu_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux7~1 .lut_mask = 16'hBBC0;
defparam \cpu_inst|alu_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Mux7~2 (
// Equation(s):
// \cpu_inst|alu_inst|Mux7~2_combout  = (\cpu_inst|decoder_inst|alu_op~2_combout  & ((\cpu_inst|decoder_inst|WideOr2~1_combout  & (\cpu_inst|alu_reg1[1]~3_combout )) # (!\cpu_inst|decoder_inst|WideOr2~1_combout  & ((\cpu_inst|alu_inst|Mux7~1_combout ))))) # 
// (!\cpu_inst|decoder_inst|alu_op~2_combout  & (((\cpu_inst|alu_inst|Mux7~1_combout ))))

	.dataa(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datab(\cpu_inst|alu_reg1[1]~3_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr2~1_combout ),
	.datad(\cpu_inst|alu_inst|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Mux7~2 .lut_mask = 16'hDF80;
defparam \cpu_inst|alu_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \cpu_inst|cpu_data_in[0]~6 (
// Equation(s):
// \cpu_inst|cpu_data_in[0]~6_combout  = (\cpu_inst|cpu_data_in[0]~5_combout ) # ((!\cpu_inst|decoder_inst|Decoder0~5_combout  & (\cpu_inst|Mux7~2_combout  & \cpu_inst|alu_inst|Mux7~2_combout )))

	.dataa(\cpu_inst|cpu_data_in[0]~5_combout ),
	.datab(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datac(\cpu_inst|Mux7~2_combout ),
	.datad(\cpu_inst|alu_inst|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[0]~6 .lut_mask = 16'hBAAA;
defparam \cpu_inst|cpu_data_in[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \cpu_inst|cpu_data_in[0]~7 (
// Equation(s):
// \cpu_inst|cpu_data_in[0]~7_combout  = (\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_val [0]))) # (!\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_lo [0]))

	.dataa(\cpu_inst|operand_lo [0]),
	.datab(gnd),
	.datac(\cpu_inst|operand_val [0]),
	.datad(\cpu_inst|Equal1~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[0]~7 .lut_mask = 16'hF0AA;
defparam \cpu_inst|cpu_data_in[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \cpu_inst|cpu_data_in[0]~8 (
// Equation(s):
// \cpu_inst|cpu_data_in[0]~8_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|cpu_data_in[0]~6_combout ) # ((\cpu_inst|cpu_data_in[0]~60_combout  & \cpu_inst|cpu_data_in[0]~7_combout ))))

	.dataa(\cpu_inst|cpu_data_in[0]~60_combout ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|cpu_data_in[0]~6_combout ),
	.datad(\cpu_inst|cpu_data_in[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[0]~8 .lut_mask = 16'hC8C0;
defparam \cpu_inst|cpu_data_in[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \cpu_inst|we_a_sig~0 (
// Equation(s):
// \cpu_inst|we_a_sig~0_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|decoder_inst|WideOr3~2_combout  & (!\cpu_inst|decoder_inst|WideOr4~2_combout )) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|decoder_inst|WideOr5~4_combout 
// )))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|we_a_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|we_a_sig~0 .lut_mask = 16'h2A08;
defparam \cpu_inst|we_a_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \cpu_inst|cpu_register_inst|A[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[0]~8_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[0] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \cpu_inst|cpu_register_inst|X[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[0]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|alu_reg1[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[0] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \cpu_inst|alu_reg1[0]~0 (
// Equation(s):
// \cpu_inst|alu_reg1[0]~0_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|cpu_register_inst|X [0]))) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|cpu_register_inst|A [0])))) # 
// (!\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|cpu_register_inst|A [0]))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|cpu_register_inst|A [0]),
	.datac(\cpu_inst|cpu_register_inst|X [0]),
	.datad(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[0]~0 .lut_mask = 16'hE4CC;
defparam \cpu_inst|alu_reg1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \cpu_inst|alu_reg1[0]~1 (
// Equation(s):
// \cpu_inst|alu_reg1[0]~1_combout  = (\cpu_inst|decoder_inst|WideOr5~4_combout  & ((\cpu_inst|decoder_inst|WideOr4~2_combout  & ((\cpu_inst|alu_reg1[0]~0_combout ))) # (!\cpu_inst|decoder_inst|WideOr4~2_combout  & (\cpu_inst|cpu_register_inst|A [0])))) # 
// (!\cpu_inst|decoder_inst|WideOr5~4_combout  & (\cpu_inst|cpu_register_inst|A [0]))

	.dataa(\cpu_inst|cpu_register_inst|A [0]),
	.datab(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.datad(\cpu_inst|alu_reg1[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[0]~1 .lut_mask = 16'hEA2A;
defparam \cpu_inst|alu_reg1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~2 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~2_combout  = (\cpu_inst|alu_reg1[1]~3_combout  & (!\cpu_inst|alu_inst|Add4~1 )) # (!\cpu_inst|alu_reg1[1]~3_combout  & ((\cpu_inst|alu_inst|Add4~1 ) # (GND)))
// \cpu_inst|alu_inst|Add4~3  = CARRY((!\cpu_inst|alu_inst|Add4~1 ) # (!\cpu_inst|alu_reg1[1]~3_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~1 ),
	.combout(\cpu_inst|alu_inst|Add4~2_combout ),
	.cout(\cpu_inst|alu_inst|Add4~3 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~2 .lut_mask = 16'h3C3F;
defparam \cpu_inst|alu_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~4 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~4_combout  = (\cpu_inst|alu_reg1[2]~6_combout  & (\cpu_inst|alu_inst|Add4~3  $ (GND))) # (!\cpu_inst|alu_reg1[2]~6_combout  & (!\cpu_inst|alu_inst|Add4~3  & VCC))
// \cpu_inst|alu_inst|Add4~5  = CARRY((\cpu_inst|alu_reg1[2]~6_combout  & !\cpu_inst|alu_inst|Add4~3 ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[2]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~3 ),
	.combout(\cpu_inst|alu_inst|Add4~4_combout ),
	.cout(\cpu_inst|alu_inst|Add4~5 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~4 .lut_mask = 16'hC30C;
defparam \cpu_inst|alu_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~1 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~1_cout  = CARRY(\cpu_inst|alu_reg1[0]~1_combout )

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu_inst|alu_inst|Add5~1_cout ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~1 .lut_mask = 16'h00CC;
defparam \cpu_inst|alu_inst|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~2 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~2_combout  = (\cpu_inst|alu_reg1[1]~3_combout  & (\cpu_inst|alu_inst|Add5~1_cout  & VCC)) # (!\cpu_inst|alu_reg1[1]~3_combout  & (!\cpu_inst|alu_inst|Add5~1_cout ))
// \cpu_inst|alu_inst|Add5~3  = CARRY((!\cpu_inst|alu_reg1[1]~3_combout  & !\cpu_inst|alu_inst|Add5~1_cout ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~1_cout ),
	.combout(\cpu_inst|alu_inst|Add5~2_combout ),
	.cout(\cpu_inst|alu_inst|Add5~3 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~2 .lut_mask = 16'hC303;
defparam \cpu_inst|alu_inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~4 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~4_combout  = (\cpu_inst|alu_reg1[2]~6_combout  & ((GND) # (!\cpu_inst|alu_inst|Add5~3 ))) # (!\cpu_inst|alu_reg1[2]~6_combout  & (\cpu_inst|alu_inst|Add5~3  $ (GND)))
// \cpu_inst|alu_inst|Add5~5  = CARRY((\cpu_inst|alu_reg1[2]~6_combout ) # (!\cpu_inst|alu_inst|Add5~3 ))

	.dataa(\cpu_inst|alu_reg1[2]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~3 ),
	.combout(\cpu_inst|alu_inst|Add5~4_combout ),
	.cout(\cpu_inst|alu_inst|Add5~5 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~4 .lut_mask = 16'h5AAF;
defparam \cpu_inst|alu_inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~18 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~18_combout  = (\cpu_inst|decoder_inst|Decoder0~5_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|alu_inst|Add4~4_combout )) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_inst|Add5~4_combout 
// )))))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datac(\cpu_inst|alu_inst|Add4~4_combout ),
	.datad(\cpu_inst|alu_inst|Add5~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~18 .lut_mask = 16'hC480;
defparam \cpu_inst|alu_inst|Add5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \cpu_inst|cpu_data_in[2]~33 (
// Equation(s):
// \cpu_inst|cpu_data_in[2]~33_combout  = (\cpu_inst|decoder_inst|alu_op~2_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout ) # ((\cpu_inst|alu_reg1[2]~6_combout  & \cpu_inst|alu_reg2[2]~3_combout )))) # (!\cpu_inst|decoder_inst|alu_op~2_combout  & 
// (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_reg1[2]~6_combout ) # (\cpu_inst|alu_reg2[2]~3_combout ))))

	.dataa(\cpu_inst|alu_reg1[2]~6_combout ),
	.datab(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datad(\cpu_inst|alu_reg2[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[2]~33 .lut_mask = 16'hCBC2;
defparam \cpu_inst|cpu_data_in[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \cpu_inst|operand_val[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[1] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \cpu_inst|operand_lo[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[1] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \cpu_inst|alu_reg2[1]~4 (
// Equation(s):
// \cpu_inst|alu_reg2[1]~4_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|decoder_inst|WideOr5~4_combout  & \cpu_inst|decoder_inst|WideOr4~2_combout )))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[1]~4 .lut_mask = 16'h8000;
defparam \cpu_inst|alu_reg2[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \cpu_inst|alu_reg2[1]~5 (
// Equation(s):
// \cpu_inst|alu_reg2[1]~5_combout  = (!\cpu_inst|alu_reg2[1]~4_combout  & ((\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_val [1])) # (!\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_lo [1])))))

	.dataa(\cpu_inst|operand_val [1]),
	.datab(\cpu_inst|Equal1~12_combout ),
	.datac(\cpu_inst|operand_lo [1]),
	.datad(\cpu_inst|alu_reg2[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[1]~5 .lut_mask = 16'h00B8;
defparam \cpu_inst|alu_reg2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~4 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~4_combout  = ((\cpu_inst|alu_reg1[1]~3_combout  $ (\cpu_inst|alu_reg2[1]~5_combout  $ (\cpu_inst|alu_inst|Add2~3 )))) # (GND)
// \cpu_inst|alu_inst|Add2~5  = CARRY((\cpu_inst|alu_reg1[1]~3_combout  & ((!\cpu_inst|alu_inst|Add2~3 ) # (!\cpu_inst|alu_reg2[1]~5_combout ))) # (!\cpu_inst|alu_reg1[1]~3_combout  & (!\cpu_inst|alu_reg2[1]~5_combout  & !\cpu_inst|alu_inst|Add2~3 )))

	.dataa(\cpu_inst|alu_reg1[1]~3_combout ),
	.datab(\cpu_inst|alu_reg2[1]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~3 ),
	.combout(\cpu_inst|alu_inst|Add2~4_combout ),
	.cout(\cpu_inst|alu_inst|Add2~5 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~4 .lut_mask = 16'h962B;
defparam \cpu_inst|alu_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~6 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~6_combout  = (\cpu_inst|alu_reg1[2]~6_combout  & ((\cpu_inst|alu_reg2[2]~3_combout  & (!\cpu_inst|alu_inst|Add2~5 )) # (!\cpu_inst|alu_reg2[2]~3_combout  & (\cpu_inst|alu_inst|Add2~5  & VCC)))) # (!\cpu_inst|alu_reg1[2]~6_combout  
// & ((\cpu_inst|alu_reg2[2]~3_combout  & ((\cpu_inst|alu_inst|Add2~5 ) # (GND))) # (!\cpu_inst|alu_reg2[2]~3_combout  & (!\cpu_inst|alu_inst|Add2~5 ))))
// \cpu_inst|alu_inst|Add2~7  = CARRY((\cpu_inst|alu_reg1[2]~6_combout  & (\cpu_inst|alu_reg2[2]~3_combout  & !\cpu_inst|alu_inst|Add2~5 )) # (!\cpu_inst|alu_reg1[2]~6_combout  & ((\cpu_inst|alu_reg2[2]~3_combout ) # (!\cpu_inst|alu_inst|Add2~5 ))))

	.dataa(\cpu_inst|alu_reg1[2]~6_combout ),
	.datab(\cpu_inst|alu_reg2[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~5 ),
	.combout(\cpu_inst|alu_inst|Add2~6_combout ),
	.cout(\cpu_inst|alu_inst|Add2~7 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~6 .lut_mask = 16'h694D;
defparam \cpu_inst|alu_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~4 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~4_combout  = ((\cpu_inst|alu_reg2[1]~5_combout  $ (\cpu_inst|alu_reg1[1]~3_combout  $ (!\cpu_inst|alu_inst|Add0~3 )))) # (GND)
// \cpu_inst|alu_inst|Add0~5  = CARRY((\cpu_inst|alu_reg2[1]~5_combout  & ((\cpu_inst|alu_reg1[1]~3_combout ) # (!\cpu_inst|alu_inst|Add0~3 ))) # (!\cpu_inst|alu_reg2[1]~5_combout  & (\cpu_inst|alu_reg1[1]~3_combout  & !\cpu_inst|alu_inst|Add0~3 )))

	.dataa(\cpu_inst|alu_reg2[1]~5_combout ),
	.datab(\cpu_inst|alu_reg1[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~3 ),
	.combout(\cpu_inst|alu_inst|Add0~4_combout ),
	.cout(\cpu_inst|alu_inst|Add0~5 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~4 .lut_mask = 16'h698E;
defparam \cpu_inst|alu_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~6 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~6_combout  = (\cpu_inst|alu_reg2[2]~3_combout  & ((\cpu_inst|alu_reg1[2]~6_combout  & (\cpu_inst|alu_inst|Add0~5  & VCC)) # (!\cpu_inst|alu_reg1[2]~6_combout  & (!\cpu_inst|alu_inst|Add0~5 )))) # (!\cpu_inst|alu_reg2[2]~3_combout  
// & ((\cpu_inst|alu_reg1[2]~6_combout  & (!\cpu_inst|alu_inst|Add0~5 )) # (!\cpu_inst|alu_reg1[2]~6_combout  & ((\cpu_inst|alu_inst|Add0~5 ) # (GND)))))
// \cpu_inst|alu_inst|Add0~7  = CARRY((\cpu_inst|alu_reg2[2]~3_combout  & (!\cpu_inst|alu_reg1[2]~6_combout  & !\cpu_inst|alu_inst|Add0~5 )) # (!\cpu_inst|alu_reg2[2]~3_combout  & ((!\cpu_inst|alu_inst|Add0~5 ) # (!\cpu_inst|alu_reg1[2]~6_combout ))))

	.dataa(\cpu_inst|alu_reg2[2]~3_combout ),
	.datab(\cpu_inst|alu_reg1[2]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~5 ),
	.combout(\cpu_inst|alu_inst|Add0~6_combout ),
	.cout(\cpu_inst|alu_inst|Add0~7 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~6 .lut_mask = 16'h9617;
defparam \cpu_inst|alu_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \cpu_inst|cpu_data_in[2]~34 (
// Equation(s):
// \cpu_inst|cpu_data_in[2]~34_combout  = (\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|cpu_data_in[2]~33_combout  & ((\cpu_inst|alu_inst|Add0~6_combout ))) # (!\cpu_inst|cpu_data_in[2]~33_combout  & (\cpu_inst|alu_inst|Add2~6_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|cpu_data_in[2]~33_combout ))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|cpu_data_in[2]~33_combout ),
	.datac(\cpu_inst|alu_inst|Add2~6_combout ),
	.datad(\cpu_inst|alu_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[2]~34 .lut_mask = 16'hEC64;
defparam \cpu_inst|cpu_data_in[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~19 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~19_combout  = (\cpu_inst|alu_inst|Add5~18_combout ) # ((!\cpu_inst|decoder_inst|Decoder0~5_combout  & \cpu_inst|cpu_data_in[2]~34_combout ))

	.dataa(\cpu_inst|alu_inst|Add5~18_combout ),
	.datab(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\cpu_inst|cpu_data_in[2]~34_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~19 .lut_mask = 16'hBBAA;
defparam \cpu_inst|alu_inst|Add5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \cpu_inst|cpu_data_in[2]~35 (
// Equation(s):
// \cpu_inst|cpu_data_in[2]~35_combout  = (\cpu_inst|cpu_data_in[4]~10_combout  & ((\cpu_inst|alu_reg1[1]~3_combout ) # ((\cpu_inst|cpu_data_in[4]~11_combout )))) # (!\cpu_inst|cpu_data_in[4]~10_combout  & (((!\cpu_inst|cpu_data_in[4]~11_combout  & 
// \cpu_inst|alu_inst|Add5~19_combout ))))

	.dataa(\cpu_inst|alu_reg1[1]~3_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~10_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~11_combout ),
	.datad(\cpu_inst|alu_inst|Add5~19_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[2]~35 .lut_mask = 16'hCBC8;
defparam \cpu_inst|cpu_data_in[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \cpu_inst|cpu_data_in[2]~36 (
// Equation(s):
// \cpu_inst|cpu_data_in[2]~36_combout  = (\cpu_inst|cpu_data_in[4]~11_combout  & ((\cpu_inst|cpu_data_in[2]~35_combout  & (\cpu_inst|alu_reg1[3]~4_combout )) # (!\cpu_inst|cpu_data_in[2]~35_combout  & ((\cpu_inst|alu_reg2[2]~3_combout ))))) # 
// (!\cpu_inst|cpu_data_in[4]~11_combout  & (((\cpu_inst|cpu_data_in[2]~35_combout ))))

	.dataa(\cpu_inst|alu_reg1[3]~4_combout ),
	.datab(\cpu_inst|alu_reg2[2]~3_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~11_combout ),
	.datad(\cpu_inst|cpu_data_in[2]~35_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[2]~36 .lut_mask = 16'hAFC0;
defparam \cpu_inst|cpu_data_in[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \cpu_inst|cpu_data_in[2]~37 (
// Equation(s):
// \cpu_inst|cpu_data_in[2]~37_combout  = (\cpu_inst|cpu_data_in[2]~32_combout  & ((\cpu_inst|cpu_data_in[4]~18_combout ) # ((\cpu_inst|cpu_data_in[4]~16_combout  & \cpu_inst|cpu_data_in[2]~36_combout )))) # (!\cpu_inst|cpu_data_in[2]~32_combout  & 
// (((\cpu_inst|cpu_data_in[4]~16_combout  & \cpu_inst|cpu_data_in[2]~36_combout ))))

	.dataa(\cpu_inst|cpu_data_in[2]~32_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~18_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~16_combout ),
	.datad(\cpu_inst|cpu_data_in[2]~36_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[2]~37 .lut_mask = 16'hF888;
defparam \cpu_inst|cpu_data_in[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \cpu_inst|cpu_register_inst|A[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[2]~37_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[2] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \cpu_inst|ram_data_in[2]~5 (
// Equation(s):
// \cpu_inst|ram_data_in[2]~5_combout  = (\cpu_inst|cpu_register_inst|A [2] & \cpu_inst|w_ram~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|cpu_register_inst|A [2]),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[2]~5 .lut_mask = 16'hF000;
defparam \cpu_inst|ram_data_in[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \cpu_inst|Selector18~3 (
// Equation(s):
// \cpu_inst|Selector18~3_combout  = (!\cpu_inst|current_stage.DECODE~q  & (!\cpu_inst|current_stage.EXECUTE~q  & (!\cpu_inst|current_sub.SUB_CAPTURE~q  & !\cpu_inst|current_stage.READ~q )))

	.dataa(\cpu_inst|current_stage.DECODE~q ),
	.datab(\cpu_inst|current_stage.EXECUTE~q ),
	.datac(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datad(\cpu_inst|current_stage.READ~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~3 .lut_mask = 16'h0001;
defparam \cpu_inst|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \cpu_inst|Equal9~2 (
// Equation(s):
// \cpu_inst|Equal9~2_combout  = (\cpu_inst|decoder_inst|WideOr4~2_combout  & (!\cpu_inst|decoder_inst|WideOr5~4_combout  & ((!\cpu_inst|decoder_inst|WideOr3~0_combout ) # (!\cpu_inst|decoder_inst|WideOr3~1_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr3~1_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~0_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal9~2 .lut_mask = 16'h0070;
defparam \cpu_inst|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \cpu_inst|Add6~0 (
// Equation(s):
// \cpu_inst|Add6~0_combout  = \cpu_inst|cpu_register_inst|PC [0] $ (VCC)
// \cpu_inst|Add6~1  = CARRY(\cpu_inst|cpu_register_inst|PC [0])

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|Add6~0_combout ),
	.cout(\cpu_inst|Add6~1 ));
// synopsys translate_off
defparam \cpu_inst|Add6~0 .lut_mask = 16'h33CC;
defparam \cpu_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \cpu_inst|Equal11~2 (
// Equation(s):
// \cpu_inst|Equal11~2_combout  = ((\cpu_inst|opcode [4]) # ((\cpu_inst|opcode [1]) # (!\cpu_inst|decoder_inst|WideOr0~4_combout ))) # (!\cpu_inst|decoder_inst|WideOr1~3_combout )

	.dataa(\cpu_inst|decoder_inst|WideOr1~3_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|decoder_inst|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal11~2 .lut_mask = 16'hFDFF;
defparam \cpu_inst|Equal11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \cpu_inst|Add8~0 (
// Equation(s):
// \cpu_inst|Add8~0_combout  = \cpu_inst|cpu_register_inst|PC [0] $ (VCC)
// \cpu_inst|Add8~1  = CARRY(\cpu_inst|cpu_register_inst|PC [0])

	.dataa(\cpu_inst|cpu_register_inst|PC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|Add8~0_combout ),
	.cout(\cpu_inst|Add8~1 ));
// synopsys translate_off
defparam \cpu_inst|Add8~0 .lut_mask = 16'h55AA;
defparam \cpu_inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \cpu_inst|pc_in_reg~2 (
// Equation(s):
// \cpu_inst|pc_in_reg~2_combout  = (\cpu_inst|Equal2~2_combout  & ((\cpu_inst|Equal11~2_combout  & ((\cpu_inst|Add8~0_combout ))) # (!\cpu_inst|Equal11~2_combout  & (\cpu_inst|cpu_register_inst|PC [0]))))

	.dataa(\cpu_inst|Equal11~2_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC [0]),
	.datac(\cpu_inst|Add8~0_combout ),
	.datad(\cpu_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~2 .lut_mask = 16'hE400;
defparam \cpu_inst|pc_in_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \cpu_inst|pc_in_reg~3 (
// Equation(s):
// \cpu_inst|pc_in_reg~3_combout  = (!\cpu_inst|Equal9~2_combout  & ((\cpu_inst|pc_in_reg~2_combout ) # ((!\cpu_inst|Equal2~2_combout  & \cpu_inst|Add6~0_combout ))))

	.dataa(\cpu_inst|Equal9~2_combout ),
	.datab(\cpu_inst|Equal2~2_combout ),
	.datac(\cpu_inst|Add6~0_combout ),
	.datad(\cpu_inst|pc_in_reg~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~3 .lut_mask = 16'h5510;
defparam \cpu_inst|pc_in_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \cpu_inst|pc_in_reg~4 (
// Equation(s):
// \cpu_inst|pc_in_reg~4_combout  = (\cpu_inst|pc_in_reg~3_combout ) # ((\cpu_inst|Equal9~2_combout  & \cpu_inst|operand_lo [0]))

	.dataa(gnd),
	.datab(\cpu_inst|Equal9~2_combout ),
	.datac(\cpu_inst|operand_lo [0]),
	.datad(\cpu_inst|pc_in_reg~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~4 .lut_mask = 16'hFFC0;
defparam \cpu_inst|pc_in_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \cpu_inst|cpu_register_inst|PC[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[0] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \cpu_inst|Add2~0 (
// Equation(s):
// \cpu_inst|Add2~0_combout  = \cpu_inst|temp_pc [0] $ (VCC)
// \cpu_inst|Add2~1  = CARRY(\cpu_inst|temp_pc [0])

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|Add2~0_combout ),
	.cout(\cpu_inst|Add2~1 ));
// synopsys translate_off
defparam \cpu_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \cpu_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \cpu_inst|Add2~29 (
// Equation(s):
// \cpu_inst|Add2~29_combout  = (\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|always0~3_combout  & (\cpu_inst|Add2~0_combout )) # (!\cpu_inst|always0~3_combout  & ((\cpu_inst|Add6~0_combout ))))) # (!\cpu_inst|LessThan3~0_combout  & 
// (((\cpu_inst|Add6~0_combout ))))

	.dataa(\cpu_inst|Add2~0_combout ),
	.datab(\cpu_inst|LessThan3~0_combout ),
	.datac(\cpu_inst|always0~3_combout ),
	.datad(\cpu_inst|Add6~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~29 .lut_mask = 16'hBF80;
defparam \cpu_inst|Add2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \cpu_inst|temp_pc[13]~2 (
// Equation(s):
// \cpu_inst|temp_pc[13]~2_combout  = ((\cpu_inst|current_stage.DECODE~q ) # ((\cpu_inst|always0~3_combout  & \cpu_inst|LessThan3~0_combout ))) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|current_stage.DECODE~q ),
	.datac(\cpu_inst|always0~3_combout ),
	.datad(\cpu_inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|temp_pc[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|temp_pc[13]~2 .lut_mask = 16'hFDDD;
defparam \cpu_inst|temp_pc[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \cpu_inst|temp_pc[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[0] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \cpu_inst|current_sub~7 (
// Equation(s):
// \cpu_inst|current_sub~7_combout  = (!\cpu_inst|current_stage.WRITEBACK~q  & (!\cpu_inst|current_sub.SUB_CAPTURE~q  & !\cpu_inst|current_stage.DECODE~q ))

	.dataa(gnd),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datad(\cpu_inst|current_stage.DECODE~q ),
	.cin(gnd),
	.combout(\cpu_inst|current_sub~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_sub~7 .lut_mask = 16'h0003;
defparam \cpu_inst|current_sub~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \cpu_inst|current_sub.SUB_SET_ADDR (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_sub~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(!\cpu_inst|current_stage~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_sub.SUB_SET_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_sub.SUB_SET_ADDR .is_wysiwyg = "true";
defparam \cpu_inst|current_sub.SUB_SET_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \cpu_inst|current_sub~6 (
// Equation(s):
// \cpu_inst|current_sub~6_combout  = (!\cpu_inst|current_stage.DECODE~q  & (!\cpu_inst|current_sub.SUB_SET_ADDR~q  & !\cpu_inst|current_stage.WRITEBACK~q ))

	.dataa(\cpu_inst|current_stage.DECODE~q ),
	.datab(\cpu_inst|current_sub.SUB_SET_ADDR~q ),
	.datac(gnd),
	.datad(\cpu_inst|current_stage.WRITEBACK~q ),
	.cin(gnd),
	.combout(\cpu_inst|current_sub~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_sub~6 .lut_mask = 16'h0011;
defparam \cpu_inst|current_sub~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \cpu_inst|current_sub.SUB_WAIT (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_sub~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(!\cpu_inst|current_stage~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_sub.SUB_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_sub.SUB_WAIT .is_wysiwyg = "true";
defparam \cpu_inst|current_sub.SUB_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \cpu_inst|Selector18~0 (
// Equation(s):
// \cpu_inst|Selector18~0_combout  = (\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|current_sub.SUB_WAIT~q ) # (!\cpu_inst|current_sub.SUB_SET_ADDR~q )))

	.dataa(\cpu_inst|current_sub.SUB_WAIT~q ),
	.datab(gnd),
	.datac(\cpu_inst|LessThan3~0_combout ),
	.datad(\cpu_inst|current_sub.SUB_SET_ADDR~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~0 .lut_mask = 16'hA0F0;
defparam \cpu_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \cpu_inst|Selector31~0 (
// Equation(s):
// \cpu_inst|Selector31~0_combout  = (!\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|current_sub.SUB_WAIT~q ) # ((\cpu_inst|decoder_inst|Decoder0~4_combout  & !\cpu_inst|current_sub.SUB_SET_ADDR~q ))))

	.dataa(\cpu_inst|current_sub.SUB_WAIT~q ),
	.datab(\cpu_inst|decoder_inst|Decoder0~4_combout ),
	.datac(\cpu_inst|LessThan3~0_combout ),
	.datad(\cpu_inst|current_sub.SUB_SET_ADDR~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector31~0 .lut_mask = 16'h0A0E;
defparam \cpu_inst|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \cpu_inst|Selector31~1 (
// Equation(s):
// \cpu_inst|Selector31~1_combout  = (\cpu_inst|temp_pc [0] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|operand_lo [0] & \cpu_inst|Selector31~0_combout )))) # (!\cpu_inst|temp_pc [0] & (\cpu_inst|operand_lo [0] & ((\cpu_inst|Selector31~0_combout ))))

	.dataa(\cpu_inst|temp_pc [0]),
	.datab(\cpu_inst|operand_lo [0]),
	.datac(\cpu_inst|Selector18~0_combout ),
	.datad(\cpu_inst|Selector31~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector31~1 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \cpu_inst|Selector31~2 (
// Equation(s):
// \cpu_inst|Selector31~2_combout  = (\cpu_inst|Selector18~3_combout  & ((\cpu_inst|cpu_register_inst|PC [0]) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector31~1_combout )))) # (!\cpu_inst|Selector18~3_combout  & (\cpu_inst|current_stage.READ~q  & 
// ((\cpu_inst|Selector31~1_combout ))))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|cpu_register_inst|PC [0]),
	.datad(\cpu_inst|Selector31~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector31~2 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \cpu_inst|Selector31~3 (
// Equation(s):
// \cpu_inst|Selector31~3_combout  = (\cpu_inst|w_ram~0_combout  & ((\cpu_inst|operand_lo [0]) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector31~2_combout )))) # (!\cpu_inst|w_ram~0_combout  & (((!\cpu_inst|current_stage.WRITEBACK~q  & 
// \cpu_inst|Selector31~2_combout ))))

	.dataa(\cpu_inst|w_ram~0_combout ),
	.datab(\cpu_inst|operand_lo [0]),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(\cpu_inst|Selector31~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector31~3 .lut_mask = 16'h8F88;
defparam \cpu_inst|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \cpu_inst|Add8~2 (
// Equation(s):
// \cpu_inst|Add8~2_combout  = (\cpu_inst|cpu_register_inst|PC [1] & (\cpu_inst|Add8~1  & VCC)) # (!\cpu_inst|cpu_register_inst|PC [1] & (!\cpu_inst|Add8~1 ))
// \cpu_inst|Add8~3  = CARRY((!\cpu_inst|cpu_register_inst|PC [1] & !\cpu_inst|Add8~1 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~1 ),
	.combout(\cpu_inst|Add8~2_combout ),
	.cout(\cpu_inst|Add8~3 ));
// synopsys translate_off
defparam \cpu_inst|Add8~2 .lut_mask = 16'hC303;
defparam \cpu_inst|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|PC[8]~0 (
// Equation(s):
// \cpu_inst|cpu_register_inst|PC[8]~0_combout  = (\cpu_inst|decoder_inst|alu_op~0_combout  & (!\cpu_inst|Equal9~2_combout  & ((\cpu_inst|decoder_inst|WideOr0~4_combout ) # (\cpu_inst|decoder_inst|WideOr1~3_combout ))))

	.dataa(\cpu_inst|decoder_inst|alu_op~0_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr0~4_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr1~3_combout ),
	.datad(\cpu_inst|Equal9~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[8]~0 .lut_mask = 16'h00A8;
defparam \cpu_inst|cpu_register_inst|PC[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \cpu_inst|Add7~0 (
// Equation(s):
// \cpu_inst|Add7~0_combout  = \cpu_inst|cpu_register_inst|PC [1] $ (VCC)
// \cpu_inst|Add7~1  = CARRY(\cpu_inst|cpu_register_inst|PC [1])

	.dataa(\cpu_inst|cpu_register_inst|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_inst|Add7~0_combout ),
	.cout(\cpu_inst|Add7~1 ));
// synopsys translate_off
defparam \cpu_inst|Add7~0 .lut_mask = 16'h55AA;
defparam \cpu_inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|PC[8]~1 (
// Equation(s):
// \cpu_inst|cpu_register_inst|PC[8]~1_combout  = (\cpu_inst|Equal9~2_combout ) # ((!\cpu_inst|Equal11~2_combout  & \cpu_inst|Equal2~2_combout ))

	.dataa(\cpu_inst|Equal9~2_combout ),
	.datab(gnd),
	.datac(\cpu_inst|Equal11~2_combout ),
	.datad(\cpu_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[8]~1 .lut_mask = 16'hAFAA;
defparam \cpu_inst|cpu_register_inst|PC[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \cpu_inst|pc_in_reg~12 (
// Equation(s):
// \cpu_inst|pc_in_reg~12_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|cpu_register_inst|PC[8]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|cpu_register_inst|PC[8]~1_combout  & 
// ((\cpu_inst|operand_lo [1]))) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (\cpu_inst|Add6~2_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datab(\cpu_inst|Add6~2_combout ),
	.datac(\cpu_inst|operand_lo [1]),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~12 .lut_mask = 16'hFA44;
defparam \cpu_inst|pc_in_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \cpu_inst|pc_in_reg~13 (
// Equation(s):
// \cpu_inst|pc_in_reg~13_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|pc_in_reg~12_combout  & ((\cpu_inst|Add7~0_combout ))) # (!\cpu_inst|pc_in_reg~12_combout  & (\cpu_inst|Add8~2_combout )))) # 
// (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|pc_in_reg~12_combout ))))

	.dataa(\cpu_inst|Add8~2_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datac(\cpu_inst|Add7~0_combout ),
	.datad(\cpu_inst|pc_in_reg~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~13 .lut_mask = 16'hF388;
defparam \cpu_inst|pc_in_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \cpu_inst|cpu_register_inst|PC[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[1] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \cpu_inst|Add6~2 (
// Equation(s):
// \cpu_inst|Add6~2_combout  = (\cpu_inst|cpu_register_inst|PC [1] & (!\cpu_inst|Add6~1 )) # (!\cpu_inst|cpu_register_inst|PC [1] & ((\cpu_inst|Add6~1 ) # (GND)))
// \cpu_inst|Add6~3  = CARRY((!\cpu_inst|Add6~1 ) # (!\cpu_inst|cpu_register_inst|PC [1]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~1 ),
	.combout(\cpu_inst|Add6~2_combout ),
	.cout(\cpu_inst|Add6~3 ));
// synopsys translate_off
defparam \cpu_inst|Add6~2 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \cpu_inst|Add2~2 (
// Equation(s):
// \cpu_inst|Add2~2_combout  = (\cpu_inst|temp_pc [1] & (!\cpu_inst|Add2~1 )) # (!\cpu_inst|temp_pc [1] & ((\cpu_inst|Add2~1 ) # (GND)))
// \cpu_inst|Add2~3  = CARRY((!\cpu_inst|Add2~1 ) # (!\cpu_inst|temp_pc [1]))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~1 ),
	.combout(\cpu_inst|Add2~2_combout ),
	.cout(\cpu_inst|Add2~3 ));
// synopsys translate_off
defparam \cpu_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \cpu_inst|Add2~30 (
// Equation(s):
// \cpu_inst|Add2~30_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add2~2_combout ))) # (!\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add6~2_combout )))) # (!\cpu_inst|always0~3_combout  & 
// (((\cpu_inst|Add6~2_combout ))))

	.dataa(\cpu_inst|always0~3_combout ),
	.datab(\cpu_inst|LessThan3~0_combout ),
	.datac(\cpu_inst|Add6~2_combout ),
	.datad(\cpu_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~30 .lut_mask = 16'hF870;
defparam \cpu_inst|Add2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \cpu_inst|temp_pc[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[1] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \cpu_inst|Selector30~0 (
// Equation(s):
// \cpu_inst|Selector30~0_combout  = (\cpu_inst|Selector31~0_combout  & ((\cpu_inst|operand_lo [1]) # ((\cpu_inst|temp_pc [1] & \cpu_inst|Selector18~0_combout )))) # (!\cpu_inst|Selector31~0_combout  & (\cpu_inst|temp_pc [1] & 
// ((\cpu_inst|Selector18~0_combout ))))

	.dataa(\cpu_inst|Selector31~0_combout ),
	.datab(\cpu_inst|temp_pc [1]),
	.datac(\cpu_inst|operand_lo [1]),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector30~0 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \cpu_inst|Selector30~1 (
// Equation(s):
// \cpu_inst|Selector30~1_combout  = (\cpu_inst|Selector18~3_combout  & ((\cpu_inst|cpu_register_inst|PC [1]) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector30~0_combout )))) # (!\cpu_inst|Selector18~3_combout  & (\cpu_inst|current_stage.READ~q  & 
// (\cpu_inst|Selector30~0_combout )))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|Selector30~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC [1]),
	.cin(gnd),
	.combout(\cpu_inst|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector30~1 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \cpu_inst|Selector30~2 (
// Equation(s):
// \cpu_inst|Selector30~2_combout  = (\cpu_inst|w_ram~0_combout  & ((\cpu_inst|operand_lo [1]) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector30~1_combout )))) # (!\cpu_inst|w_ram~0_combout  & (!\cpu_inst|current_stage.WRITEBACK~q  & 
// ((\cpu_inst|Selector30~1_combout ))))

	.dataa(\cpu_inst|w_ram~0_combout ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|operand_lo [1]),
	.datad(\cpu_inst|Selector30~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector30~2 .lut_mask = 16'hB3A0;
defparam \cpu_inst|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \cpu_inst|Add7~2 (
// Equation(s):
// \cpu_inst|Add7~2_combout  = (\cpu_inst|cpu_register_inst|PC [2] & (!\cpu_inst|Add7~1 )) # (!\cpu_inst|cpu_register_inst|PC [2] & ((\cpu_inst|Add7~1 ) # (GND)))
// \cpu_inst|Add7~3  = CARRY((!\cpu_inst|Add7~1 ) # (!\cpu_inst|cpu_register_inst|PC [2]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~1 ),
	.combout(\cpu_inst|Add7~2_combout ),
	.cout(\cpu_inst|Add7~3 ));
// synopsys translate_off
defparam \cpu_inst|Add7~2 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \cpu_inst|Add8~4 (
// Equation(s):
// \cpu_inst|Add8~4_combout  = (\cpu_inst|cpu_register_inst|PC [2] & (\cpu_inst|Add8~3  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [2] & (!\cpu_inst|Add8~3  & VCC))
// \cpu_inst|Add8~5  = CARRY((\cpu_inst|cpu_register_inst|PC [2] & !\cpu_inst|Add8~3 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~3 ),
	.combout(\cpu_inst|Add8~4_combout ),
	.cout(\cpu_inst|Add8~5 ));
// synopsys translate_off
defparam \cpu_inst|Add8~4 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \cpu_inst|Add6~4 (
// Equation(s):
// \cpu_inst|Add6~4_combout  = (\cpu_inst|cpu_register_inst|PC [2] & (\cpu_inst|Add6~3  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [2] & (!\cpu_inst|Add6~3  & VCC))
// \cpu_inst|Add6~5  = CARRY((\cpu_inst|cpu_register_inst|PC [2] & !\cpu_inst|Add6~3 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~3 ),
	.combout(\cpu_inst|Add6~4_combout ),
	.cout(\cpu_inst|Add6~5 ));
// synopsys translate_off
defparam \cpu_inst|Add6~4 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \cpu_inst|pc_in_reg~20 (
// Equation(s):
// \cpu_inst|pc_in_reg~20_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|cpu_register_inst|PC[8]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (\cpu_inst|operand_lo 
// [2])) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|Add6~4_combout )))))

	.dataa(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datab(\cpu_inst|operand_lo [2]),
	.datac(\cpu_inst|Add6~4_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~20 .lut_mask = 16'hEE50;
defparam \cpu_inst|pc_in_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \cpu_inst|pc_in_reg~21 (
// Equation(s):
// \cpu_inst|pc_in_reg~21_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|pc_in_reg~20_combout  & (\cpu_inst|Add7~2_combout )) # (!\cpu_inst|pc_in_reg~20_combout  & ((\cpu_inst|Add8~4_combout ))))) # 
// (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|pc_in_reg~20_combout ))))

	.dataa(\cpu_inst|Add7~2_combout ),
	.datab(\cpu_inst|Add8~4_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datad(\cpu_inst|pc_in_reg~20_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~21 .lut_mask = 16'hAFC0;
defparam \cpu_inst|pc_in_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \cpu_inst|cpu_register_inst|PC[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~21_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[2] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \cpu_inst|Add2~4 (
// Equation(s):
// \cpu_inst|Add2~4_combout  = (\cpu_inst|temp_pc [2] & (\cpu_inst|Add2~3  $ (GND))) # (!\cpu_inst|temp_pc [2] & (!\cpu_inst|Add2~3  & VCC))
// \cpu_inst|Add2~5  = CARRY((\cpu_inst|temp_pc [2] & !\cpu_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~3 ),
	.combout(\cpu_inst|Add2~4_combout ),
	.cout(\cpu_inst|Add2~5 ));
// synopsys translate_off
defparam \cpu_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \cpu_inst|Add2~31 (
// Equation(s):
// \cpu_inst|Add2~31_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add2~4_combout ))) # (!\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add6~4_combout )))) # (!\cpu_inst|always0~3_combout  & (\cpu_inst|Add6~4_combout 
// ))

	.dataa(\cpu_inst|Add6~4_combout ),
	.datab(\cpu_inst|always0~3_combout ),
	.datac(\cpu_inst|LessThan3~0_combout ),
	.datad(\cpu_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~31 .lut_mask = 16'hEA2A;
defparam \cpu_inst|Add2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \cpu_inst|temp_pc[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[2] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \cpu_inst|Selector29~0 (
// Equation(s):
// \cpu_inst|Selector29~0_combout  = (\cpu_inst|Selector31~0_combout  & ((\cpu_inst|operand_lo [2]) # ((\cpu_inst|temp_pc [2] & \cpu_inst|Selector18~0_combout )))) # (!\cpu_inst|Selector31~0_combout  & (((\cpu_inst|temp_pc [2] & 
// \cpu_inst|Selector18~0_combout ))))

	.dataa(\cpu_inst|Selector31~0_combout ),
	.datab(\cpu_inst|operand_lo [2]),
	.datac(\cpu_inst|temp_pc [2]),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector29~0 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \cpu_inst|Selector29~1 (
// Equation(s):
// \cpu_inst|Selector29~1_combout  = (\cpu_inst|cpu_register_inst|PC [2] & ((\cpu_inst|Selector18~3_combout ) # ((\cpu_inst|Selector29~0_combout  & \cpu_inst|current_stage.READ~q )))) # (!\cpu_inst|cpu_register_inst|PC [2] & (((\cpu_inst|Selector29~0_combout 
//  & \cpu_inst|current_stage.READ~q ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [2]),
	.datab(\cpu_inst|Selector18~3_combout ),
	.datac(\cpu_inst|Selector29~0_combout ),
	.datad(\cpu_inst|current_stage.READ~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector29~1 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \cpu_inst|Selector29~2 (
// Equation(s):
// \cpu_inst|Selector29~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|operand_lo [2] & (\cpu_inst|w_ram~0_combout ))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector29~1_combout ) # ((\cpu_inst|operand_lo [2] & 
// \cpu_inst|w_ram~0_combout ))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|operand_lo [2]),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(\cpu_inst|Selector29~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector29~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \cpu_inst|operand_lo[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[3] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \cpu_inst|Add8~6 (
// Equation(s):
// \cpu_inst|Add8~6_combout  = (\cpu_inst|cpu_register_inst|PC [3] & (!\cpu_inst|Add8~5 )) # (!\cpu_inst|cpu_register_inst|PC [3] & ((\cpu_inst|Add8~5 ) # (GND)))
// \cpu_inst|Add8~7  = CARRY((!\cpu_inst|Add8~5 ) # (!\cpu_inst|cpu_register_inst|PC [3]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~5 ),
	.combout(\cpu_inst|Add8~6_combout ),
	.cout(\cpu_inst|Add8~7 ));
// synopsys translate_off
defparam \cpu_inst|Add8~6 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \cpu_inst|Add7~4 (
// Equation(s):
// \cpu_inst|Add7~4_combout  = (\cpu_inst|cpu_register_inst|PC [3] & (\cpu_inst|Add7~3  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [3] & (!\cpu_inst|Add7~3  & VCC))
// \cpu_inst|Add7~5  = CARRY((\cpu_inst|cpu_register_inst|PC [3] & !\cpu_inst|Add7~3 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~3 ),
	.combout(\cpu_inst|Add7~4_combout ),
	.cout(\cpu_inst|Add7~5 ));
// synopsys translate_off
defparam \cpu_inst|Add7~4 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \cpu_inst|Add6~6 (
// Equation(s):
// \cpu_inst|Add6~6_combout  = (\cpu_inst|cpu_register_inst|PC [3] & (!\cpu_inst|Add6~5 )) # (!\cpu_inst|cpu_register_inst|PC [3] & ((\cpu_inst|Add6~5 ) # (GND)))
// \cpu_inst|Add6~7  = CARRY((!\cpu_inst|Add6~5 ) # (!\cpu_inst|cpu_register_inst|PC [3]))

	.dataa(\cpu_inst|cpu_register_inst|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~5 ),
	.combout(\cpu_inst|Add6~6_combout ),
	.cout(\cpu_inst|Add6~7 ));
// synopsys translate_off
defparam \cpu_inst|Add6~6 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \cpu_inst|pc_in_reg~28 (
// Equation(s):
// \cpu_inst|pc_in_reg~28_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|operand_lo [3]) # ((\cpu_inst|cpu_register_inst|PC[8]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & 
// (((!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & \cpu_inst|Add6~6_combout ))))

	.dataa(\cpu_inst|operand_lo [3]),
	.datab(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datad(\cpu_inst|Add6~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~28 .lut_mask = 16'hCBC8;
defparam \cpu_inst|pc_in_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \cpu_inst|pc_in_reg~29 (
// Equation(s):
// \cpu_inst|pc_in_reg~29_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|pc_in_reg~28_combout  & ((\cpu_inst|Add7~4_combout ))) # (!\cpu_inst|pc_in_reg~28_combout  & (\cpu_inst|Add8~6_combout )))) # 
// (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|pc_in_reg~28_combout ))))

	.dataa(\cpu_inst|Add8~6_combout ),
	.datab(\cpu_inst|Add7~4_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datad(\cpu_inst|pc_in_reg~28_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~29 .lut_mask = 16'hCFA0;
defparam \cpu_inst|pc_in_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \cpu_inst|cpu_register_inst|PC[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~29_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[3] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \cpu_inst|Add2~6 (
// Equation(s):
// \cpu_inst|Add2~6_combout  = (\cpu_inst|temp_pc [3] & (!\cpu_inst|Add2~5 )) # (!\cpu_inst|temp_pc [3] & ((\cpu_inst|Add2~5 ) # (GND)))
// \cpu_inst|Add2~7  = CARRY((!\cpu_inst|Add2~5 ) # (!\cpu_inst|temp_pc [3]))

	.dataa(\cpu_inst|temp_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~5 ),
	.combout(\cpu_inst|Add2~6_combout ),
	.cout(\cpu_inst|Add2~7 ));
// synopsys translate_off
defparam \cpu_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \cpu_inst|Add2~32 (
// Equation(s):
// \cpu_inst|Add2~32_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add2~6_combout ))) # (!\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add6~6_combout )))) # (!\cpu_inst|always0~3_combout  & (\cpu_inst|Add6~6_combout 
// ))

	.dataa(\cpu_inst|Add6~6_combout ),
	.datab(\cpu_inst|always0~3_combout ),
	.datac(\cpu_inst|Add2~6_combout ),
	.datad(\cpu_inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~32 .lut_mask = 16'hE2AA;
defparam \cpu_inst|Add2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \cpu_inst|temp_pc[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[3] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \cpu_inst|Selector28~0 (
// Equation(s):
// \cpu_inst|Selector28~0_combout  = (\cpu_inst|Selector31~0_combout  & ((\cpu_inst|operand_lo [3]) # ((\cpu_inst|temp_pc [3] & \cpu_inst|Selector18~0_combout )))) # (!\cpu_inst|Selector31~0_combout  & (\cpu_inst|temp_pc [3] & 
// ((\cpu_inst|Selector18~0_combout ))))

	.dataa(\cpu_inst|Selector31~0_combout ),
	.datab(\cpu_inst|temp_pc [3]),
	.datac(\cpu_inst|operand_lo [3]),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector28~0 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \cpu_inst|Selector28~1 (
// Equation(s):
// \cpu_inst|Selector28~1_combout  = (\cpu_inst|cpu_register_inst|PC [3] & ((\cpu_inst|Selector18~3_combout ) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector28~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC [3] & (\cpu_inst|current_stage.READ~q  
// & (\cpu_inst|Selector28~0_combout )))

	.dataa(\cpu_inst|cpu_register_inst|PC [3]),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|Selector28~0_combout ),
	.datad(\cpu_inst|Selector18~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector28~1 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \cpu_inst|Selector28~2 (
// Equation(s):
// \cpu_inst|Selector28~2_combout  = (\cpu_inst|operand_lo [3] & ((\cpu_inst|w_ram~0_combout ) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector28~1_combout )))) # (!\cpu_inst|operand_lo [3] & (!\cpu_inst|current_stage.WRITEBACK~q  & 
// ((\cpu_inst|Selector28~1_combout ))))

	.dataa(\cpu_inst|operand_lo [3]),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(\cpu_inst|Selector28~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector28~2 .lut_mask = 16'hB3A0;
defparam \cpu_inst|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \cpu_inst|operand_lo[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[4] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \cpu_inst|Add8~8 (
// Equation(s):
// \cpu_inst|Add8~8_combout  = (\cpu_inst|cpu_register_inst|PC [4] & (\cpu_inst|Add8~7  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [4] & (!\cpu_inst|Add8~7  & VCC))
// \cpu_inst|Add8~9  = CARRY((\cpu_inst|cpu_register_inst|PC [4] & !\cpu_inst|Add8~7 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~7 ),
	.combout(\cpu_inst|Add8~8_combout ),
	.cout(\cpu_inst|Add8~9 ));
// synopsys translate_off
defparam \cpu_inst|Add8~8 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \cpu_inst|Add7~6 (
// Equation(s):
// \cpu_inst|Add7~6_combout  = (\cpu_inst|cpu_register_inst|PC [4] & (!\cpu_inst|Add7~5 )) # (!\cpu_inst|cpu_register_inst|PC [4] & ((\cpu_inst|Add7~5 ) # (GND)))
// \cpu_inst|Add7~7  = CARRY((!\cpu_inst|Add7~5 ) # (!\cpu_inst|cpu_register_inst|PC [4]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~5 ),
	.combout(\cpu_inst|Add7~6_combout ),
	.cout(\cpu_inst|Add7~7 ));
// synopsys translate_off
defparam \cpu_inst|Add7~6 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \cpu_inst|pc_in_reg~0 (
// Equation(s):
// \cpu_inst|pc_in_reg~0_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|cpu_register_inst|PC[8]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|operand_lo 
// [4]))) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (\cpu_inst|Add6~8_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datab(\cpu_inst|Add6~8_combout ),
	.datac(\cpu_inst|operand_lo [4]),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~0 .lut_mask = 16'hFA44;
defparam \cpu_inst|pc_in_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \cpu_inst|pc_in_reg~1 (
// Equation(s):
// \cpu_inst|pc_in_reg~1_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|pc_in_reg~0_combout  & ((\cpu_inst|Add7~6_combout ))) # (!\cpu_inst|pc_in_reg~0_combout  & (\cpu_inst|Add8~8_combout )))) # 
// (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|pc_in_reg~0_combout ))))

	.dataa(\cpu_inst|Add8~8_combout ),
	.datab(\cpu_inst|Add7~6_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datad(\cpu_inst|pc_in_reg~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~1 .lut_mask = 16'hCFA0;
defparam \cpu_inst|pc_in_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \cpu_inst|cpu_register_inst|PC[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[4] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \cpu_inst|Add6~8 (
// Equation(s):
// \cpu_inst|Add6~8_combout  = (\cpu_inst|cpu_register_inst|PC [4] & (\cpu_inst|Add6~7  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [4] & (!\cpu_inst|Add6~7  & VCC))
// \cpu_inst|Add6~9  = CARRY((\cpu_inst|cpu_register_inst|PC [4] & !\cpu_inst|Add6~7 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~7 ),
	.combout(\cpu_inst|Add6~8_combout ),
	.cout(\cpu_inst|Add6~9 ));
// synopsys translate_off
defparam \cpu_inst|Add6~8 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \cpu_inst|Add2~8 (
// Equation(s):
// \cpu_inst|Add2~8_combout  = (\cpu_inst|temp_pc [4] & (\cpu_inst|Add2~7  $ (GND))) # (!\cpu_inst|temp_pc [4] & (!\cpu_inst|Add2~7  & VCC))
// \cpu_inst|Add2~9  = CARRY((\cpu_inst|temp_pc [4] & !\cpu_inst|Add2~7 ))

	.dataa(\cpu_inst|temp_pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~7 ),
	.combout(\cpu_inst|Add2~8_combout ),
	.cout(\cpu_inst|Add2~9 ));
// synopsys translate_off
defparam \cpu_inst|Add2~8 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \cpu_inst|Add2~33 (
// Equation(s):
// \cpu_inst|Add2~33_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add2~8_combout ))) # (!\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add6~8_combout )))) # (!\cpu_inst|always0~3_combout  & (\cpu_inst|Add6~8_combout 
// ))

	.dataa(\cpu_inst|always0~3_combout ),
	.datab(\cpu_inst|Add6~8_combout ),
	.datac(\cpu_inst|Add2~8_combout ),
	.datad(\cpu_inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~33 .lut_mask = 16'hE4CC;
defparam \cpu_inst|Add2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \cpu_inst|temp_pc[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[4] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \cpu_inst|Selector27~0 (
// Equation(s):
// \cpu_inst|Selector27~0_combout  = (\cpu_inst|Selector31~0_combout  & ((\cpu_inst|operand_lo [4]) # ((\cpu_inst|temp_pc [4] & \cpu_inst|Selector18~0_combout )))) # (!\cpu_inst|Selector31~0_combout  & (\cpu_inst|temp_pc [4] & 
// ((\cpu_inst|Selector18~0_combout ))))

	.dataa(\cpu_inst|Selector31~0_combout ),
	.datab(\cpu_inst|temp_pc [4]),
	.datac(\cpu_inst|operand_lo [4]),
	.datad(\cpu_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector27~0 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \cpu_inst|Selector27~1 (
// Equation(s):
// \cpu_inst|Selector27~1_combout  = (\cpu_inst|Selector27~0_combout  & ((\cpu_inst|current_stage.READ~q ) # ((\cpu_inst|cpu_register_inst|PC [4] & \cpu_inst|Selector18~3_combout )))) # (!\cpu_inst|Selector27~0_combout  & (((\cpu_inst|cpu_register_inst|PC 
// [4] & \cpu_inst|Selector18~3_combout ))))

	.dataa(\cpu_inst|Selector27~0_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|cpu_register_inst|PC [4]),
	.datad(\cpu_inst|Selector18~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector27~1 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \cpu_inst|Selector27~2 (
// Equation(s):
// \cpu_inst|Selector27~2_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (\cpu_inst|operand_lo [4] & (\cpu_inst|w_ram~0_combout ))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector27~1_combout ) # ((\cpu_inst|operand_lo [4] & 
// \cpu_inst|w_ram~0_combout ))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|operand_lo [4]),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(\cpu_inst|Selector27~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector27~2 .lut_mask = 16'hD5C0;
defparam \cpu_inst|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \cpu_inst|operand_lo[5]~feeder (
// Equation(s):
// \cpu_inst|operand_lo[5]~feeder_combout  = \cpu_inst|opcode~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|opcode~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|operand_lo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_lo[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_inst|operand_lo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \cpu_inst|operand_lo[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|operand_lo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_lo[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[5] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \cpu_inst|Add7~8 (
// Equation(s):
// \cpu_inst|Add7~8_combout  = (\cpu_inst|cpu_register_inst|PC [5] & (\cpu_inst|Add7~7  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [5] & (!\cpu_inst|Add7~7  & VCC))
// \cpu_inst|Add7~9  = CARRY((\cpu_inst|cpu_register_inst|PC [5] & !\cpu_inst|Add7~7 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~7 ),
	.combout(\cpu_inst|Add7~8_combout ),
	.cout(\cpu_inst|Add7~9 ));
// synopsys translate_off
defparam \cpu_inst|Add7~8 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \cpu_inst|Add6~10 (
// Equation(s):
// \cpu_inst|Add6~10_combout  = (\cpu_inst|cpu_register_inst|PC [5] & (!\cpu_inst|Add6~9 )) # (!\cpu_inst|cpu_register_inst|PC [5] & ((\cpu_inst|Add6~9 ) # (GND)))
// \cpu_inst|Add6~11  = CARRY((!\cpu_inst|Add6~9 ) # (!\cpu_inst|cpu_register_inst|PC [5]))

	.dataa(\cpu_inst|cpu_register_inst|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~9 ),
	.combout(\cpu_inst|Add6~10_combout ),
	.cout(\cpu_inst|Add6~11 ));
// synopsys translate_off
defparam \cpu_inst|Add6~10 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \cpu_inst|Add8~10 (
// Equation(s):
// \cpu_inst|Add8~10_combout  = (\cpu_inst|cpu_register_inst|PC [5] & (!\cpu_inst|Add8~9 )) # (!\cpu_inst|cpu_register_inst|PC [5] & ((\cpu_inst|Add8~9 ) # (GND)))
// \cpu_inst|Add8~11  = CARRY((!\cpu_inst|Add8~9 ) # (!\cpu_inst|cpu_register_inst|PC [5]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~9 ),
	.combout(\cpu_inst|Add8~10_combout ),
	.cout(\cpu_inst|Add8~11 ));
// synopsys translate_off
defparam \cpu_inst|Add8~10 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \cpu_inst|pc_in_reg~10 (
// Equation(s):
// \cpu_inst|pc_in_reg~10_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|Add8~10_combout ) # (\cpu_inst|cpu_register_inst|PC[8]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (\cpu_inst|Add6~10_combout  & 
// ((!\cpu_inst|cpu_register_inst|PC[8]~1_combout ))))

	.dataa(\cpu_inst|Add6~10_combout ),
	.datab(\cpu_inst|Add8~10_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~10 .lut_mask = 16'hF0CA;
defparam \cpu_inst|pc_in_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \cpu_inst|pc_in_reg~11 (
// Equation(s):
// \cpu_inst|pc_in_reg~11_combout  = (\cpu_inst|pc_in_reg~10_combout  & ((\cpu_inst|Add7~8_combout ) # ((!\cpu_inst|cpu_register_inst|PC[8]~1_combout )))) # (!\cpu_inst|pc_in_reg~10_combout  & (((\cpu_inst|operand_lo [5] & 
// \cpu_inst|cpu_register_inst|PC[8]~1_combout ))))

	.dataa(\cpu_inst|Add7~8_combout ),
	.datab(\cpu_inst|operand_lo [5]),
	.datac(\cpu_inst|pc_in_reg~10_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~11 .lut_mask = 16'hACF0;
defparam \cpu_inst|pc_in_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \cpu_inst|cpu_register_inst|PC[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[5] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \cpu_inst|Add2~10 (
// Equation(s):
// \cpu_inst|Add2~10_combout  = (\cpu_inst|temp_pc [5] & (!\cpu_inst|Add2~9 )) # (!\cpu_inst|temp_pc [5] & ((\cpu_inst|Add2~9 ) # (GND)))
// \cpu_inst|Add2~11  = CARRY((!\cpu_inst|Add2~9 ) # (!\cpu_inst|temp_pc [5]))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~9 ),
	.combout(\cpu_inst|Add2~10_combout ),
	.cout(\cpu_inst|Add2~11 ));
// synopsys translate_off
defparam \cpu_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \cpu_inst|Add2~34 (
// Equation(s):
// \cpu_inst|Add2~34_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add2~10_combout )) # (!\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add6~10_combout ))))) # (!\cpu_inst|always0~3_combout  & 
// (((\cpu_inst|Add6~10_combout ))))

	.dataa(\cpu_inst|always0~3_combout ),
	.datab(\cpu_inst|Add2~10_combout ),
	.datac(\cpu_inst|LessThan3~0_combout ),
	.datad(\cpu_inst|Add6~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~34 .lut_mask = 16'hDF80;
defparam \cpu_inst|Add2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \cpu_inst|temp_pc[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[5] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \cpu_inst|Selector26~0 (
// Equation(s):
// \cpu_inst|Selector26~0_combout  = (\cpu_inst|temp_pc [5] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|operand_lo [5] & \cpu_inst|Selector31~0_combout )))) # (!\cpu_inst|temp_pc [5] & (((\cpu_inst|operand_lo [5] & \cpu_inst|Selector31~0_combout ))))

	.dataa(\cpu_inst|temp_pc [5]),
	.datab(\cpu_inst|Selector18~0_combout ),
	.datac(\cpu_inst|operand_lo [5]),
	.datad(\cpu_inst|Selector31~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector26~0 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \cpu_inst|Selector26~1 (
// Equation(s):
// \cpu_inst|Selector26~1_combout  = (\cpu_inst|Selector18~3_combout  & ((\cpu_inst|cpu_register_inst|PC [5]) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector26~0_combout )))) # (!\cpu_inst|Selector18~3_combout  & (\cpu_inst|current_stage.READ~q  & 
// ((\cpu_inst|Selector26~0_combout ))))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|cpu_register_inst|PC [5]),
	.datad(\cpu_inst|Selector26~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector26~1 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \cpu_inst|Selector26~2 (
// Equation(s):
// \cpu_inst|Selector26~2_combout  = (\cpu_inst|w_ram~0_combout  & ((\cpu_inst|operand_lo [5]) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector26~1_combout )))) # (!\cpu_inst|w_ram~0_combout  & (!\cpu_inst|current_stage.WRITEBACK~q  & 
// ((\cpu_inst|Selector26~1_combout ))))

	.dataa(\cpu_inst|w_ram~0_combout ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|operand_lo [5]),
	.datad(\cpu_inst|Selector26~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector26~2 .lut_mask = 16'hB3A0;
defparam \cpu_inst|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \cpu_inst|Add7~10 (
// Equation(s):
// \cpu_inst|Add7~10_combout  = (\cpu_inst|cpu_register_inst|PC [6] & (!\cpu_inst|Add7~9 )) # (!\cpu_inst|cpu_register_inst|PC [6] & ((\cpu_inst|Add7~9 ) # (GND)))
// \cpu_inst|Add7~11  = CARRY((!\cpu_inst|Add7~9 ) # (!\cpu_inst|cpu_register_inst|PC [6]))

	.dataa(\cpu_inst|cpu_register_inst|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~9 ),
	.combout(\cpu_inst|Add7~10_combout ),
	.cout(\cpu_inst|Add7~11 ));
// synopsys translate_off
defparam \cpu_inst|Add7~10 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \cpu_inst|Add6~12 (
// Equation(s):
// \cpu_inst|Add6~12_combout  = (\cpu_inst|cpu_register_inst|PC [6] & (\cpu_inst|Add6~11  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [6] & (!\cpu_inst|Add6~11  & VCC))
// \cpu_inst|Add6~13  = CARRY((\cpu_inst|cpu_register_inst|PC [6] & !\cpu_inst|Add6~11 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~11 ),
	.combout(\cpu_inst|Add6~12_combout ),
	.cout(\cpu_inst|Add6~13 ));
// synopsys translate_off
defparam \cpu_inst|Add6~12 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \cpu_inst|Add8~12 (
// Equation(s):
// \cpu_inst|Add8~12_combout  = (\cpu_inst|cpu_register_inst|PC [6] & (\cpu_inst|Add8~11  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [6] & (!\cpu_inst|Add8~11  & VCC))
// \cpu_inst|Add8~13  = CARRY((\cpu_inst|cpu_register_inst|PC [6] & !\cpu_inst|Add8~11 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~11 ),
	.combout(\cpu_inst|Add8~12_combout ),
	.cout(\cpu_inst|Add8~13 ));
// synopsys translate_off
defparam \cpu_inst|Add8~12 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \cpu_inst|pc_in_reg~18 (
// Equation(s):
// \cpu_inst|pc_in_reg~18_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (((\cpu_inst|cpu_register_inst|PC[8]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|cpu_register_inst|PC[8]~0_combout  & 
// ((\cpu_inst|Add8~12_combout ))) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (\cpu_inst|Add6~12_combout ))))

	.dataa(\cpu_inst|Add6~12_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datac(\cpu_inst|Add8~12_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~18 .lut_mask = 16'hFC22;
defparam \cpu_inst|pc_in_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \cpu_inst|pc_in_reg~19 (
// Equation(s):
// \cpu_inst|pc_in_reg~19_combout  = (\cpu_inst|pc_in_reg~18_combout  & ((\cpu_inst|Add7~10_combout ) # ((!\cpu_inst|cpu_register_inst|PC[8]~1_combout )))) # (!\cpu_inst|pc_in_reg~18_combout  & (((\cpu_inst|operand_lo [6] & 
// \cpu_inst|cpu_register_inst|PC[8]~1_combout ))))

	.dataa(\cpu_inst|Add7~10_combout ),
	.datab(\cpu_inst|operand_lo [6]),
	.datac(\cpu_inst|pc_in_reg~18_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~19 .lut_mask = 16'hACF0;
defparam \cpu_inst|pc_in_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \cpu_inst|cpu_register_inst|PC[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~19_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[6] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \cpu_inst|Add2~12 (
// Equation(s):
// \cpu_inst|Add2~12_combout  = (\cpu_inst|temp_pc [6] & (\cpu_inst|Add2~11  $ (GND))) # (!\cpu_inst|temp_pc [6] & (!\cpu_inst|Add2~11  & VCC))
// \cpu_inst|Add2~13  = CARRY((\cpu_inst|temp_pc [6] & !\cpu_inst|Add2~11 ))

	.dataa(\cpu_inst|temp_pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~11 ),
	.combout(\cpu_inst|Add2~12_combout ),
	.cout(\cpu_inst|Add2~13 ));
// synopsys translate_off
defparam \cpu_inst|Add2~12 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \cpu_inst|Add2~35 (
// Equation(s):
// \cpu_inst|Add2~35_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add2~12_combout )) # (!\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add6~12_combout ))))) # (!\cpu_inst|always0~3_combout  & 
// (((\cpu_inst|Add6~12_combout ))))

	.dataa(\cpu_inst|always0~3_combout ),
	.datab(\cpu_inst|Add2~12_combout ),
	.datac(\cpu_inst|LessThan3~0_combout ),
	.datad(\cpu_inst|Add6~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~35 .lut_mask = 16'hDF80;
defparam \cpu_inst|Add2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \cpu_inst|temp_pc[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[6] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \cpu_inst|Selector25~0 (
// Equation(s):
// \cpu_inst|Selector25~0_combout  = (\cpu_inst|temp_pc [6] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|operand_lo [6] & \cpu_inst|Selector31~0_combout )))) # (!\cpu_inst|temp_pc [6] & (((\cpu_inst|operand_lo [6] & \cpu_inst|Selector31~0_combout ))))

	.dataa(\cpu_inst|temp_pc [6]),
	.datab(\cpu_inst|Selector18~0_combout ),
	.datac(\cpu_inst|operand_lo [6]),
	.datad(\cpu_inst|Selector31~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector25~0 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \cpu_inst|Selector25~1 (
// Equation(s):
// \cpu_inst|Selector25~1_combout  = (\cpu_inst|Selector18~3_combout  & ((\cpu_inst|cpu_register_inst|PC [6]) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector25~0_combout )))) # (!\cpu_inst|Selector18~3_combout  & (\cpu_inst|current_stage.READ~q  & 
// ((\cpu_inst|Selector25~0_combout ))))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|cpu_register_inst|PC [6]),
	.datad(\cpu_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector25~1 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \cpu_inst|Selector25~2 (
// Equation(s):
// \cpu_inst|Selector25~2_combout  = (\cpu_inst|operand_lo [6] & ((\cpu_inst|w_ram~0_combout ) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector25~1_combout )))) # (!\cpu_inst|operand_lo [6] & (!\cpu_inst|current_stage.WRITEBACK~q  & 
// (\cpu_inst|Selector25~1_combout )))

	.dataa(\cpu_inst|operand_lo [6]),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|Selector25~1_combout ),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector25~2 .lut_mask = 16'hBA30;
defparam \cpu_inst|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \cpu_inst|Add7~12 (
// Equation(s):
// \cpu_inst|Add7~12_combout  = (\cpu_inst|cpu_register_inst|PC [7] & (\cpu_inst|Add7~11  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [7] & (!\cpu_inst|Add7~11  & VCC))
// \cpu_inst|Add7~13  = CARRY((\cpu_inst|cpu_register_inst|PC [7] & !\cpu_inst|Add7~11 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~11 ),
	.combout(\cpu_inst|Add7~12_combout ),
	.cout(\cpu_inst|Add7~13 ));
// synopsys translate_off
defparam \cpu_inst|Add7~12 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \cpu_inst|operand_lo[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_lo[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[7] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \cpu_inst|Add6~14 (
// Equation(s):
// \cpu_inst|Add6~14_combout  = (\cpu_inst|cpu_register_inst|PC [7] & (!\cpu_inst|Add6~13 )) # (!\cpu_inst|cpu_register_inst|PC [7] & ((\cpu_inst|Add6~13 ) # (GND)))
// \cpu_inst|Add6~15  = CARRY((!\cpu_inst|Add6~13 ) # (!\cpu_inst|cpu_register_inst|PC [7]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~13 ),
	.combout(\cpu_inst|Add6~14_combout ),
	.cout(\cpu_inst|Add6~15 ));
// synopsys translate_off
defparam \cpu_inst|Add6~14 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \cpu_inst|Add8~14 (
// Equation(s):
// \cpu_inst|Add8~14_combout  = (\cpu_inst|cpu_register_inst|PC [7] & (!\cpu_inst|Add8~13 )) # (!\cpu_inst|cpu_register_inst|PC [7] & ((\cpu_inst|Add8~13 ) # (GND)))
// \cpu_inst|Add8~15  = CARRY((!\cpu_inst|Add8~13 ) # (!\cpu_inst|cpu_register_inst|PC [7]))

	.dataa(\cpu_inst|cpu_register_inst|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~13 ),
	.combout(\cpu_inst|Add8~14_combout ),
	.cout(\cpu_inst|Add8~15 ));
// synopsys translate_off
defparam \cpu_inst|Add8~14 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \cpu_inst|pc_in_reg~26 (
// Equation(s):
// \cpu_inst|pc_in_reg~26_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (((\cpu_inst|cpu_register_inst|PC[8]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|cpu_register_inst|PC[8]~0_combout  & 
// ((\cpu_inst|Add8~14_combout ))) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (\cpu_inst|Add6~14_combout ))))

	.dataa(\cpu_inst|Add6~14_combout ),
	.datab(\cpu_inst|Add8~14_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~26 .lut_mask = 16'hFC0A;
defparam \cpu_inst|pc_in_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \cpu_inst|pc_in_reg~27 (
// Equation(s):
// \cpu_inst|pc_in_reg~27_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|pc_in_reg~26_combout  & (\cpu_inst|Add7~12_combout )) # (!\cpu_inst|pc_in_reg~26_combout  & ((\cpu_inst|operand_lo [7]))))) # 
// (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (((\cpu_inst|pc_in_reg~26_combout ))))

	.dataa(\cpu_inst|Add7~12_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datac(\cpu_inst|operand_lo [7]),
	.datad(\cpu_inst|pc_in_reg~26_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~27 .lut_mask = 16'hBBC0;
defparam \cpu_inst|pc_in_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \cpu_inst|cpu_register_inst|PC[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~27_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[7] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \cpu_inst|Add2~14 (
// Equation(s):
// \cpu_inst|Add2~14_combout  = (\cpu_inst|temp_pc [7] & (!\cpu_inst|Add2~13 )) # (!\cpu_inst|temp_pc [7] & ((\cpu_inst|Add2~13 ) # (GND)))
// \cpu_inst|Add2~15  = CARRY((!\cpu_inst|Add2~13 ) # (!\cpu_inst|temp_pc [7]))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~13 ),
	.combout(\cpu_inst|Add2~14_combout ),
	.cout(\cpu_inst|Add2~15 ));
// synopsys translate_off
defparam \cpu_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \cpu_inst|Add2~36 (
// Equation(s):
// \cpu_inst|Add2~36_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add2~14_combout ))) # (!\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add6~14_combout )))) # (!\cpu_inst|always0~3_combout  & 
// (\cpu_inst|Add6~14_combout ))

	.dataa(\cpu_inst|Add6~14_combout ),
	.datab(\cpu_inst|always0~3_combout ),
	.datac(\cpu_inst|LessThan3~0_combout ),
	.datad(\cpu_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~36 .lut_mask = 16'hEA2A;
defparam \cpu_inst|Add2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \cpu_inst|temp_pc[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[7] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \cpu_inst|Selector24~0 (
// Equation(s):
// \cpu_inst|Selector24~0_combout  = (\cpu_inst|temp_pc [7] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|operand_lo [7] & \cpu_inst|Selector31~0_combout )))) # (!\cpu_inst|temp_pc [7] & (((\cpu_inst|operand_lo [7] & \cpu_inst|Selector31~0_combout ))))

	.dataa(\cpu_inst|temp_pc [7]),
	.datab(\cpu_inst|Selector18~0_combout ),
	.datac(\cpu_inst|operand_lo [7]),
	.datad(\cpu_inst|Selector31~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector24~0 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \cpu_inst|Selector24~1 (
// Equation(s):
// \cpu_inst|Selector24~1_combout  = (\cpu_inst|Selector18~3_combout  & ((\cpu_inst|cpu_register_inst|PC [7]) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector24~0_combout )))) # (!\cpu_inst|Selector18~3_combout  & (\cpu_inst|current_stage.READ~q  & 
// ((\cpu_inst|Selector24~0_combout ))))

	.dataa(\cpu_inst|Selector18~3_combout ),
	.datab(\cpu_inst|current_stage.READ~q ),
	.datac(\cpu_inst|cpu_register_inst|PC [7]),
	.datad(\cpu_inst|Selector24~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector24~1 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \cpu_inst|Selector24~2 (
// Equation(s):
// \cpu_inst|Selector24~2_combout  = (\cpu_inst|Selector24~1_combout  & (((\cpu_inst|operand_lo [7] & \cpu_inst|w_ram~0_combout )) # (!\cpu_inst|current_stage.WRITEBACK~q ))) # (!\cpu_inst|Selector24~1_combout  & (((\cpu_inst|operand_lo [7] & 
// \cpu_inst|w_ram~0_combout ))))

	.dataa(\cpu_inst|Selector24~1_combout ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|operand_lo [7]),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector24~2 .lut_mask = 16'hF222;
defparam \cpu_inst|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \cpu_inst|Add6~16 (
// Equation(s):
// \cpu_inst|Add6~16_combout  = (\cpu_inst|cpu_register_inst|PC [8] & (\cpu_inst|Add6~15  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [8] & (!\cpu_inst|Add6~15  & VCC))
// \cpu_inst|Add6~17  = CARRY((\cpu_inst|cpu_register_inst|PC [8] & !\cpu_inst|Add6~15 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~15 ),
	.combout(\cpu_inst|Add6~16_combout ),
	.cout(\cpu_inst|Add6~17 ));
// synopsys translate_off
defparam \cpu_inst|Add6~16 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \cpu_inst|Add2~16 (
// Equation(s):
// \cpu_inst|Add2~16_combout  = (\cpu_inst|temp_pc [8] & (\cpu_inst|Add2~15  $ (GND))) # (!\cpu_inst|temp_pc [8] & (!\cpu_inst|Add2~15  & VCC))
// \cpu_inst|Add2~17  = CARRY((\cpu_inst|temp_pc [8] & !\cpu_inst|Add2~15 ))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~15 ),
	.combout(\cpu_inst|Add2~16_combout ),
	.cout(\cpu_inst|Add2~17 ));
// synopsys translate_off
defparam \cpu_inst|Add2~16 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \cpu_inst|Add2~37 (
// Equation(s):
// \cpu_inst|Add2~37_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add2~16_combout ))) # (!\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add6~16_combout )))) # (!\cpu_inst|always0~3_combout  & 
// (\cpu_inst|Add6~16_combout ))

	.dataa(\cpu_inst|Add6~16_combout ),
	.datab(\cpu_inst|always0~3_combout ),
	.datac(\cpu_inst|LessThan3~0_combout ),
	.datad(\cpu_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~37 .lut_mask = 16'hEA2A;
defparam \cpu_inst|Add2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \cpu_inst|temp_pc[8] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[8] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \cpu_inst|Selector18~1 (
// Equation(s):
// \cpu_inst|Selector18~1_combout  = (\cpu_inst|Selector31~0_combout  & ((!\cpu_inst|decoder_inst|WideOr0~4_combout ) # (!\cpu_inst|decoder_inst|WideOr1~4_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr1~4_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr0~4_combout ),
	.datac(gnd),
	.datad(\cpu_inst|Selector31~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~1 .lut_mask = 16'h7700;
defparam \cpu_inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \cpu_inst|Selector23~15 (
// Equation(s):
// \cpu_inst|Selector23~15_combout  = (\cpu_inst|Selector18~0_combout  & ((\cpu_inst|temp_pc [8]) # ((\cpu_inst|operand_hi [0] & \cpu_inst|Selector18~1_combout )))) # (!\cpu_inst|Selector18~0_combout  & (((\cpu_inst|operand_hi [0] & 
// \cpu_inst|Selector18~1_combout ))))

	.dataa(\cpu_inst|Selector18~0_combout ),
	.datab(\cpu_inst|temp_pc [8]),
	.datac(\cpu_inst|operand_hi [0]),
	.datad(\cpu_inst|Selector18~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector23~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector23~15 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \cpu_inst|Selector23~16 (
// Equation(s):
// \cpu_inst|Selector23~16_combout  = (\cpu_inst|current_stage.READ~q  & ((\cpu_inst|Selector23~15_combout ) # ((\cpu_inst|cpu_register_inst|PC [8] & \cpu_inst|Selector18~3_combout )))) # (!\cpu_inst|current_stage.READ~q  & (\cpu_inst|cpu_register_inst|PC 
// [8] & ((\cpu_inst|Selector18~3_combout ))))

	.dataa(\cpu_inst|current_stage.READ~q ),
	.datab(\cpu_inst|cpu_register_inst|PC [8]),
	.datac(\cpu_inst|Selector23~15_combout ),
	.datad(\cpu_inst|Selector18~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector23~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector23~16 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \cpu_inst|Selector23~3 (
// Equation(s):
// \cpu_inst|Selector23~3_combout  = (((\cpu_inst|opcode [1]) # (\cpu_inst|opcode [3])) # (!\cpu_inst|opcode [7])) # (!\cpu_inst|opcode [0])

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|opcode [3]),
	.cin(gnd),
	.combout(\cpu_inst|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector23~3 .lut_mask = 16'hFFF7;
defparam \cpu_inst|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \cpu_inst|Selector23~18 (
// Equation(s):
// \cpu_inst|Selector23~18_combout  = (\cpu_inst|opcode [6]) # ((\cpu_inst|Selector23~3_combout ) # ((\cpu_inst|opcode [4]) # (!\cpu_inst|opcode [2])))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|Selector23~3_combout ),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|Selector23~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector23~18 .lut_mask = 16'hFEFF;
defparam \cpu_inst|Selector23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \cpu_inst|Selector19~0 (
// Equation(s):
// \cpu_inst|Selector19~0_combout  = (\cpu_inst|Selector23~18_combout  & \cpu_inst|w_ram~0_combout )

	.dataa(gnd),
	.datab(\cpu_inst|Selector23~18_combout ),
	.datac(gnd),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector19~0 .lut_mask = 16'hCC00;
defparam \cpu_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \cpu_inst|Selector23~17 (
// Equation(s):
// \cpu_inst|Selector23~17_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (((\cpu_inst|operand_hi [0] & \cpu_inst|Selector19~0_combout )))) # (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|Selector23~16_combout ) # ((\cpu_inst|operand_hi [0] & 
// \cpu_inst|Selector19~0_combout ))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|Selector23~16_combout ),
	.datac(\cpu_inst|operand_hi [0]),
	.datad(\cpu_inst|Selector19~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector23~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector23~17 .lut_mask = 16'hF444;
defparam \cpu_inst|Selector23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \cpu_inst|operand_hi[4]~0 (
// Equation(s):
// \cpu_inst|operand_hi[4]~0_combout  = ((\cpu_inst|temp_pc~3_combout  & ((\cpu_inst|operand_count [0]) # (\cpu_inst|operand_count [1])))) # (!\reset_n~input_o )

	.dataa(\cpu_inst|temp_pc~3_combout ),
	.datab(\cpu_inst|operand_count [0]),
	.datac(\reset_n~input_o ),
	.datad(\cpu_inst|operand_count [1]),
	.cin(gnd),
	.combout(\cpu_inst|operand_hi[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_hi[4]~0 .lut_mask = 16'hAF8F;
defparam \cpu_inst|operand_hi[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \cpu_inst|operand_hi[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|opcode~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_hi[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[1] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \cpu_inst|Add6~18 (
// Equation(s):
// \cpu_inst|Add6~18_combout  = (\cpu_inst|cpu_register_inst|PC [9] & (!\cpu_inst|Add6~17 )) # (!\cpu_inst|cpu_register_inst|PC [9] & ((\cpu_inst|Add6~17 ) # (GND)))
// \cpu_inst|Add6~19  = CARRY((!\cpu_inst|Add6~17 ) # (!\cpu_inst|cpu_register_inst|PC [9]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~17 ),
	.combout(\cpu_inst|Add6~18_combout ),
	.cout(\cpu_inst|Add6~19 ));
// synopsys translate_off
defparam \cpu_inst|Add6~18 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \cpu_inst|Add2~18 (
// Equation(s):
// \cpu_inst|Add2~18_combout  = (\cpu_inst|temp_pc [9] & (!\cpu_inst|Add2~17 )) # (!\cpu_inst|temp_pc [9] & ((\cpu_inst|Add2~17 ) # (GND)))
// \cpu_inst|Add2~19  = CARRY((!\cpu_inst|Add2~17 ) # (!\cpu_inst|temp_pc [9]))

	.dataa(\cpu_inst|temp_pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~17 ),
	.combout(\cpu_inst|Add2~18_combout ),
	.cout(\cpu_inst|Add2~19 ));
// synopsys translate_off
defparam \cpu_inst|Add2~18 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \cpu_inst|Add2~38 (
// Equation(s):
// \cpu_inst|Add2~38_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add2~18_combout ))) # (!\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add6~18_combout )))) # (!\cpu_inst|always0~3_combout  & 
// (\cpu_inst|Add6~18_combout ))

	.dataa(\cpu_inst|Add6~18_combout ),
	.datab(\cpu_inst|always0~3_combout ),
	.datac(\cpu_inst|LessThan3~0_combout ),
	.datad(\cpu_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~38 .lut_mask = 16'hEA2A;
defparam \cpu_inst|Add2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \cpu_inst|temp_pc[9] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[9] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \cpu_inst|Selector22~0 (
// Equation(s):
// \cpu_inst|Selector22~0_combout  = (\cpu_inst|operand_hi [1] & ((\cpu_inst|Selector18~1_combout ) # ((\cpu_inst|temp_pc [9] & \cpu_inst|Selector18~0_combout )))) # (!\cpu_inst|operand_hi [1] & (\cpu_inst|temp_pc [9] & (\cpu_inst|Selector18~0_combout )))

	.dataa(\cpu_inst|operand_hi [1]),
	.datab(\cpu_inst|temp_pc [9]),
	.datac(\cpu_inst|Selector18~0_combout ),
	.datad(\cpu_inst|Selector18~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector22~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \cpu_inst|Selector22~1 (
// Equation(s):
// \cpu_inst|Selector22~1_combout  = (\cpu_inst|current_stage.READ~q  & ((\cpu_inst|Selector22~0_combout ) # ((\cpu_inst|cpu_register_inst|PC [9] & \cpu_inst|Selector18~3_combout )))) # (!\cpu_inst|current_stage.READ~q  & (\cpu_inst|cpu_register_inst|PC [9] 
// & ((\cpu_inst|Selector18~3_combout ))))

	.dataa(\cpu_inst|current_stage.READ~q ),
	.datab(\cpu_inst|cpu_register_inst|PC [9]),
	.datac(\cpu_inst|Selector22~0_combout ),
	.datad(\cpu_inst|Selector18~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector22~1 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \cpu_inst|Selector22~2 (
// Equation(s):
// \cpu_inst|Selector22~2_combout  = (\cpu_inst|operand_hi [1] & ((\cpu_inst|Selector19~0_combout ) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector22~1_combout )))) # (!\cpu_inst|operand_hi [1] & (!\cpu_inst|current_stage.WRITEBACK~q  & 
// (\cpu_inst|Selector22~1_combout )))

	.dataa(\cpu_inst|operand_hi [1]),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|Selector22~1_combout ),
	.datad(\cpu_inst|Selector19~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector22~2 .lut_mask = 16'hBA30;
defparam \cpu_inst|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \cpu_inst|operand_hi[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|opcode~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_hi[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[2] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \cpu_inst|Add2~20 (
// Equation(s):
// \cpu_inst|Add2~20_combout  = (\cpu_inst|temp_pc [10] & (\cpu_inst|Add2~19  $ (GND))) # (!\cpu_inst|temp_pc [10] & (!\cpu_inst|Add2~19  & VCC))
// \cpu_inst|Add2~21  = CARRY((\cpu_inst|temp_pc [10] & !\cpu_inst|Add2~19 ))

	.dataa(\cpu_inst|temp_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~19 ),
	.combout(\cpu_inst|Add2~20_combout ),
	.cout(\cpu_inst|Add2~21 ));
// synopsys translate_off
defparam \cpu_inst|Add2~20 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \cpu_inst|Add2~39 (
// Equation(s):
// \cpu_inst|Add2~39_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add2~20_combout )) # (!\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add6~20_combout ))))) # (!\cpu_inst|always0~3_combout  & 
// (((\cpu_inst|Add6~20_combout ))))

	.dataa(\cpu_inst|Add2~20_combout ),
	.datab(\cpu_inst|always0~3_combout ),
	.datac(\cpu_inst|Add6~20_combout ),
	.datad(\cpu_inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~39 .lut_mask = 16'hB8F0;
defparam \cpu_inst|Add2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \cpu_inst|temp_pc[10] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[10] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \cpu_inst|Selector21~0 (
// Equation(s):
// \cpu_inst|Selector21~0_combout  = (\cpu_inst|operand_hi [2] & ((\cpu_inst|Selector18~1_combout ) # ((\cpu_inst|temp_pc [10] & \cpu_inst|Selector18~0_combout )))) # (!\cpu_inst|operand_hi [2] & (\cpu_inst|temp_pc [10] & (\cpu_inst|Selector18~0_combout )))

	.dataa(\cpu_inst|operand_hi [2]),
	.datab(\cpu_inst|temp_pc [10]),
	.datac(\cpu_inst|Selector18~0_combout ),
	.datad(\cpu_inst|Selector18~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector21~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \cpu_inst|Selector21~1 (
// Equation(s):
// \cpu_inst|Selector21~1_combout  = (\cpu_inst|cpu_register_inst|PC [10] & ((\cpu_inst|Selector18~3_combout ) # ((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector21~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC [10] & 
// (((\cpu_inst|current_stage.READ~q  & \cpu_inst|Selector21~0_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [10]),
	.datab(\cpu_inst|Selector18~3_combout ),
	.datac(\cpu_inst|current_stage.READ~q ),
	.datad(\cpu_inst|Selector21~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector21~1 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \cpu_inst|Selector21~2 (
// Equation(s):
// \cpu_inst|Selector21~2_combout  = (\cpu_inst|operand_hi [2] & ((\cpu_inst|Selector19~0_combout ) # ((\cpu_inst|Selector21~1_combout  & !\cpu_inst|current_stage.WRITEBACK~q )))) # (!\cpu_inst|operand_hi [2] & (\cpu_inst|Selector21~1_combout  & 
// (!\cpu_inst|current_stage.WRITEBACK~q )))

	.dataa(\cpu_inst|operand_hi [2]),
	.datab(\cpu_inst|Selector21~1_combout ),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(\cpu_inst|Selector19~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector21~2 .lut_mask = 16'hAE0C;
defparam \cpu_inst|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \cpu_inst|operand_hi[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|opcode~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_hi[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[3] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \cpu_inst|Add7~14 (
// Equation(s):
// \cpu_inst|Add7~14_combout  = (\cpu_inst|cpu_register_inst|PC [8] & (!\cpu_inst|Add7~13 )) # (!\cpu_inst|cpu_register_inst|PC [8] & ((\cpu_inst|Add7~13 ) # (GND)))
// \cpu_inst|Add7~15  = CARRY((!\cpu_inst|Add7~13 ) # (!\cpu_inst|cpu_register_inst|PC [8]))

	.dataa(\cpu_inst|cpu_register_inst|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~13 ),
	.combout(\cpu_inst|Add7~14_combout ),
	.cout(\cpu_inst|Add7~15 ));
// synopsys translate_off
defparam \cpu_inst|Add7~14 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \cpu_inst|Add7~16 (
// Equation(s):
// \cpu_inst|Add7~16_combout  = (\cpu_inst|cpu_register_inst|PC [9] & (\cpu_inst|Add7~15  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [9] & (!\cpu_inst|Add7~15  & VCC))
// \cpu_inst|Add7~17  = CARRY((\cpu_inst|cpu_register_inst|PC [9] & !\cpu_inst|Add7~15 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~15 ),
	.combout(\cpu_inst|Add7~16_combout ),
	.cout(\cpu_inst|Add7~17 ));
// synopsys translate_off
defparam \cpu_inst|Add7~16 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \cpu_inst|Add7~18 (
// Equation(s):
// \cpu_inst|Add7~18_combout  = (\cpu_inst|cpu_register_inst|PC [10] & (!\cpu_inst|Add7~17 )) # (!\cpu_inst|cpu_register_inst|PC [10] & ((\cpu_inst|Add7~17 ) # (GND)))
// \cpu_inst|Add7~19  = CARRY((!\cpu_inst|Add7~17 ) # (!\cpu_inst|cpu_register_inst|PC [10]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~17 ),
	.combout(\cpu_inst|Add7~18_combout ),
	.cout(\cpu_inst|Add7~19 ));
// synopsys translate_off
defparam \cpu_inst|Add7~18 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \cpu_inst|Add7~20 (
// Equation(s):
// \cpu_inst|Add7~20_combout  = (\cpu_inst|cpu_register_inst|PC [11] & (\cpu_inst|Add7~19  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [11] & (!\cpu_inst|Add7~19  & VCC))
// \cpu_inst|Add7~21  = CARRY((\cpu_inst|cpu_register_inst|PC [11] & !\cpu_inst|Add7~19 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~19 ),
	.combout(\cpu_inst|Add7~20_combout ),
	.cout(\cpu_inst|Add7~21 ));
// synopsys translate_off
defparam \cpu_inst|Add7~20 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \cpu_inst|Add8~18 (
// Equation(s):
// \cpu_inst|Add8~18_combout  = (\cpu_inst|cpu_register_inst|PC [9] & (!\cpu_inst|Add8~17 )) # (!\cpu_inst|cpu_register_inst|PC [9] & ((\cpu_inst|Add8~17 ) # (GND)))
// \cpu_inst|Add8~19  = CARRY((!\cpu_inst|Add8~17 ) # (!\cpu_inst|cpu_register_inst|PC [9]))

	.dataa(\cpu_inst|cpu_register_inst|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~17 ),
	.combout(\cpu_inst|Add8~18_combout ),
	.cout(\cpu_inst|Add8~19 ));
// synopsys translate_off
defparam \cpu_inst|Add8~18 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \cpu_inst|Add8~20 (
// Equation(s):
// \cpu_inst|Add8~20_combout  = (\cpu_inst|cpu_register_inst|PC [10] & (\cpu_inst|Add8~19  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [10] & (!\cpu_inst|Add8~19  & VCC))
// \cpu_inst|Add8~21  = CARRY((\cpu_inst|cpu_register_inst|PC [10] & !\cpu_inst|Add8~19 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~19 ),
	.combout(\cpu_inst|Add8~20_combout ),
	.cout(\cpu_inst|Add8~21 ));
// synopsys translate_off
defparam \cpu_inst|Add8~20 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \cpu_inst|Add8~22 (
// Equation(s):
// \cpu_inst|Add8~22_combout  = (\cpu_inst|cpu_register_inst|PC [11] & (!\cpu_inst|Add8~21 )) # (!\cpu_inst|cpu_register_inst|PC [11] & ((\cpu_inst|Add8~21 ) # (GND)))
// \cpu_inst|Add8~23  = CARRY((!\cpu_inst|Add8~21 ) # (!\cpu_inst|cpu_register_inst|PC [11]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~21 ),
	.combout(\cpu_inst|Add8~22_combout ),
	.cout(\cpu_inst|Add8~23 ));
// synopsys translate_off
defparam \cpu_inst|Add8~22 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \cpu_inst|Add6~20 (
// Equation(s):
// \cpu_inst|Add6~20_combout  = (\cpu_inst|cpu_register_inst|PC [10] & (\cpu_inst|Add6~19  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [10] & (!\cpu_inst|Add6~19  & VCC))
// \cpu_inst|Add6~21  = CARRY((\cpu_inst|cpu_register_inst|PC [10] & !\cpu_inst|Add6~19 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~19 ),
	.combout(\cpu_inst|Add6~20_combout ),
	.cout(\cpu_inst|Add6~21 ));
// synopsys translate_off
defparam \cpu_inst|Add6~20 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \cpu_inst|Add6~22 (
// Equation(s):
// \cpu_inst|Add6~22_combout  = (\cpu_inst|cpu_register_inst|PC [11] & (!\cpu_inst|Add6~21 )) # (!\cpu_inst|cpu_register_inst|PC [11] & ((\cpu_inst|Add6~21 ) # (GND)))
// \cpu_inst|Add6~23  = CARRY((!\cpu_inst|Add6~21 ) # (!\cpu_inst|cpu_register_inst|PC [11]))

	.dataa(\cpu_inst|cpu_register_inst|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~21 ),
	.combout(\cpu_inst|Add6~22_combout ),
	.cout(\cpu_inst|Add6~23 ));
// synopsys translate_off
defparam \cpu_inst|Add6~22 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \cpu_inst|pc_in_reg~30 (
// Equation(s):
// \cpu_inst|pc_in_reg~30_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|cpu_register_inst|PC[8]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (\cpu_inst|operand_hi 
// [3])) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|Add6~22_combout )))))

	.dataa(\cpu_inst|operand_hi [3]),
	.datab(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datad(\cpu_inst|Add6~22_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~30 .lut_mask = 16'hE3E0;
defparam \cpu_inst|pc_in_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \cpu_inst|pc_in_reg~31 (
// Equation(s):
// \cpu_inst|pc_in_reg~31_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|pc_in_reg~30_combout  & (\cpu_inst|Add7~20_combout )) # (!\cpu_inst|pc_in_reg~30_combout  & ((\cpu_inst|Add8~22_combout ))))) # 
// (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|pc_in_reg~30_combout ))))

	.dataa(\cpu_inst|Add7~20_combout ),
	.datab(\cpu_inst|Add8~22_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datad(\cpu_inst|pc_in_reg~30_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~31 .lut_mask = 16'hAFC0;
defparam \cpu_inst|pc_in_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \cpu_inst|cpu_register_inst|PC[11] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[11] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \cpu_inst|Add2~22 (
// Equation(s):
// \cpu_inst|Add2~22_combout  = (\cpu_inst|temp_pc [11] & (!\cpu_inst|Add2~21 )) # (!\cpu_inst|temp_pc [11] & ((\cpu_inst|Add2~21 ) # (GND)))
// \cpu_inst|Add2~23  = CARRY((!\cpu_inst|Add2~21 ) # (!\cpu_inst|temp_pc [11]))

	.dataa(\cpu_inst|temp_pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~21 ),
	.combout(\cpu_inst|Add2~22_combout ),
	.cout(\cpu_inst|Add2~23 ));
// synopsys translate_off
defparam \cpu_inst|Add2~22 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \cpu_inst|Add2~40 (
// Equation(s):
// \cpu_inst|Add2~40_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add2~22_combout )) # (!\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add6~22_combout ))))) # (!\cpu_inst|always0~3_combout  & 
// (((\cpu_inst|Add6~22_combout ))))

	.dataa(\cpu_inst|Add2~22_combout ),
	.datab(\cpu_inst|always0~3_combout ),
	.datac(\cpu_inst|Add6~22_combout ),
	.datad(\cpu_inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~40 .lut_mask = 16'hB8F0;
defparam \cpu_inst|Add2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \cpu_inst|temp_pc[11] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[11] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \cpu_inst|Selector20~0 (
// Equation(s):
// \cpu_inst|Selector20~0_combout  = (\cpu_inst|operand_hi [3] & ((\cpu_inst|Selector18~1_combout ) # ((\cpu_inst|temp_pc [11] & \cpu_inst|Selector18~0_combout )))) # (!\cpu_inst|operand_hi [3] & (\cpu_inst|temp_pc [11] & (\cpu_inst|Selector18~0_combout )))

	.dataa(\cpu_inst|operand_hi [3]),
	.datab(\cpu_inst|temp_pc [11]),
	.datac(\cpu_inst|Selector18~0_combout ),
	.datad(\cpu_inst|Selector18~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector20~0 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \cpu_inst|Selector20~1 (
// Equation(s):
// \cpu_inst|Selector20~1_combout  = (\cpu_inst|current_stage.READ~q  & ((\cpu_inst|Selector20~0_combout ) # ((\cpu_inst|Selector18~3_combout  & \cpu_inst|cpu_register_inst|PC [11])))) # (!\cpu_inst|current_stage.READ~q  & (\cpu_inst|Selector18~3_combout  & 
// (\cpu_inst|cpu_register_inst|PC [11])))

	.dataa(\cpu_inst|current_stage.READ~q ),
	.datab(\cpu_inst|Selector18~3_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC [11]),
	.datad(\cpu_inst|Selector20~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector20~1 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \cpu_inst|Selector20~2 (
// Equation(s):
// \cpu_inst|Selector20~2_combout  = (\cpu_inst|Selector19~0_combout  & ((\cpu_inst|operand_hi [3]) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector20~1_combout )))) # (!\cpu_inst|Selector19~0_combout  & (((!\cpu_inst|current_stage.WRITEBACK~q  
// & \cpu_inst|Selector20~1_combout ))))

	.dataa(\cpu_inst|Selector19~0_combout ),
	.datab(\cpu_inst|operand_hi [3]),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(\cpu_inst|Selector20~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector20~2 .lut_mask = 16'h8F88;
defparam \cpu_inst|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \cpu_inst|operand_hi[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|opcode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_hi[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[4] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \cpu_inst|Add7~22 (
// Equation(s):
// \cpu_inst|Add7~22_combout  = (\cpu_inst|cpu_register_inst|PC [12] & ((\cpu_inst|Add7~21 ) # (GND))) # (!\cpu_inst|cpu_register_inst|PC [12] & (!\cpu_inst|Add7~21 ))
// \cpu_inst|Add7~23  = CARRY((\cpu_inst|cpu_register_inst|PC [12]) # (!\cpu_inst|Add7~21 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~21 ),
	.combout(\cpu_inst|Add7~22_combout ),
	.cout(\cpu_inst|Add7~23 ));
// synopsys translate_off
defparam \cpu_inst|Add7~22 .lut_mask = 16'hA5AF;
defparam \cpu_inst|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \cpu_inst|Add8~24 (
// Equation(s):
// \cpu_inst|Add8~24_combout  = (\cpu_inst|cpu_register_inst|PC [12] & (!\cpu_inst|Add8~23  & VCC)) # (!\cpu_inst|cpu_register_inst|PC [12] & (\cpu_inst|Add8~23  $ (GND)))
// \cpu_inst|Add8~25  = CARRY((!\cpu_inst|cpu_register_inst|PC [12] & !\cpu_inst|Add8~23 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~23 ),
	.combout(\cpu_inst|Add8~24_combout ),
	.cout(\cpu_inst|Add8~25 ));
// synopsys translate_off
defparam \cpu_inst|Add8~24 .lut_mask = 16'h5A05;
defparam \cpu_inst|Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \cpu_inst|pc_in_reg~7 (
// Equation(s):
// \cpu_inst|pc_in_reg~7_combout  = (\cpu_inst|decoder_inst|WideOr0~4_combout  & ((\cpu_inst|decoder_inst|WideOr1~4_combout  & (\cpu_inst|Add7~22_combout )) # (!\cpu_inst|decoder_inst|WideOr1~4_combout  & ((\cpu_inst|Add8~24_combout ))))) # 
// (!\cpu_inst|decoder_inst|WideOr0~4_combout  & (((\cpu_inst|Add8~24_combout ))))

	.dataa(\cpu_inst|Add7~22_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr0~4_combout ),
	.datac(\cpu_inst|Add8~24_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~7 .lut_mask = 16'hB8F0;
defparam \cpu_inst|pc_in_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \cpu_inst|Add6~24 (
// Equation(s):
// \cpu_inst|Add6~24_combout  = (\cpu_inst|cpu_register_inst|PC [12] & (!\cpu_inst|Add6~23  & VCC)) # (!\cpu_inst|cpu_register_inst|PC [12] & (\cpu_inst|Add6~23  $ (GND)))
// \cpu_inst|Add6~25  = CARRY((!\cpu_inst|cpu_register_inst|PC [12] & !\cpu_inst|Add6~23 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~23 ),
	.combout(\cpu_inst|Add6~24_combout ),
	.cout(\cpu_inst|Add6~25 ));
// synopsys translate_off
defparam \cpu_inst|Add6~24 .lut_mask = 16'h3C03;
defparam \cpu_inst|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \cpu_inst|pc_in_reg~8 (
// Equation(s):
// \cpu_inst|pc_in_reg~8_combout  = (!\cpu_inst|Equal9~2_combout  & ((\cpu_inst|Equal2~2_combout  & (\cpu_inst|pc_in_reg~7_combout )) # (!\cpu_inst|Equal2~2_combout  & ((\cpu_inst|Add6~24_combout )))))

	.dataa(\cpu_inst|Equal9~2_combout ),
	.datab(\cpu_inst|pc_in_reg~7_combout ),
	.datac(\cpu_inst|Add6~24_combout ),
	.datad(\cpu_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~8 .lut_mask = 16'h4450;
defparam \cpu_inst|pc_in_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \cpu_inst|pc_in_reg~9 (
// Equation(s):
// \cpu_inst|pc_in_reg~9_combout  = (!\cpu_inst|pc_in_reg~8_combout  & ((!\cpu_inst|operand_hi [4]) # (!\cpu_inst|Equal9~2_combout )))

	.dataa(gnd),
	.datab(\cpu_inst|Equal9~2_combout ),
	.datac(\cpu_inst|operand_hi [4]),
	.datad(\cpu_inst|pc_in_reg~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~9 .lut_mask = 16'h003F;
defparam \cpu_inst|pc_in_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \cpu_inst|cpu_register_inst|PC[12] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[12] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \cpu_inst|Add2~24 (
// Equation(s):
// \cpu_inst|Add2~24_combout  = (\cpu_inst|temp_pc [12] & (\cpu_inst|Add2~23  $ (GND))) # (!\cpu_inst|temp_pc [12] & (!\cpu_inst|Add2~23  & VCC))
// \cpu_inst|Add2~25  = CARRY((\cpu_inst|temp_pc [12] & !\cpu_inst|Add2~23 ))

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add2~23 ),
	.combout(\cpu_inst|Add2~24_combout ),
	.cout(\cpu_inst|Add2~25 ));
// synopsys translate_off
defparam \cpu_inst|Add2~24 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \cpu_inst|Add2~41 (
// Equation(s):
// \cpu_inst|Add2~41_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add2~24_combout ))) # (!\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add6~24_combout )))) # (!\cpu_inst|always0~3_combout  & 
// (\cpu_inst|Add6~24_combout ))

	.dataa(\cpu_inst|Add6~24_combout ),
	.datab(\cpu_inst|Add2~24_combout ),
	.datac(\cpu_inst|always0~3_combout ),
	.datad(\cpu_inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~41 .lut_mask = 16'hCAAA;
defparam \cpu_inst|Add2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \cpu_inst|temp_pc[12]~feeder (
// Equation(s):
// \cpu_inst|temp_pc[12]~feeder_combout  = \cpu_inst|Add2~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|Add2~41_combout ),
	.cin(gnd),
	.combout(\cpu_inst|temp_pc[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|temp_pc[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|temp_pc[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \cpu_inst|temp_pc[12] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|temp_pc[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[12] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \cpu_inst|Selector19~1 (
// Equation(s):
// \cpu_inst|Selector19~1_combout  = (\cpu_inst|temp_pc [12] & ((\cpu_inst|Selector18~0_combout ) # ((\cpu_inst|operand_hi [4] & \cpu_inst|Selector18~1_combout )))) # (!\cpu_inst|temp_pc [12] & (\cpu_inst|operand_hi [4] & ((\cpu_inst|Selector18~1_combout 
// ))))

	.dataa(\cpu_inst|temp_pc [12]),
	.datab(\cpu_inst|operand_hi [4]),
	.datac(\cpu_inst|Selector18~0_combout ),
	.datad(\cpu_inst|Selector18~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector19~1 .lut_mask = 16'hECA0;
defparam \cpu_inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \cpu_inst|Selector19~2 (
// Equation(s):
// \cpu_inst|Selector19~2_combout  = (\cpu_inst|current_stage.READ~q  & ((\cpu_inst|Selector19~1_combout ) # ((\cpu_inst|Selector18~3_combout  & !\cpu_inst|cpu_register_inst|PC [12])))) # (!\cpu_inst|current_stage.READ~q  & (\cpu_inst|Selector18~3_combout  & 
// (!\cpu_inst|cpu_register_inst|PC [12])))

	.dataa(\cpu_inst|current_stage.READ~q ),
	.datab(\cpu_inst|Selector18~3_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC [12]),
	.datad(\cpu_inst|Selector19~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector19~2 .lut_mask = 16'hAE0C;
defparam \cpu_inst|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \cpu_inst|Selector19~3 (
// Equation(s):
// \cpu_inst|Selector19~3_combout  = (\cpu_inst|Selector19~0_combout  & ((\cpu_inst|operand_hi [4]) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector19~2_combout )))) # (!\cpu_inst|Selector19~0_combout  & (((!\cpu_inst|current_stage.WRITEBACK~q  
// & \cpu_inst|Selector19~2_combout ))))

	.dataa(\cpu_inst|Selector19~0_combout ),
	.datab(\cpu_inst|operand_hi [4]),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(\cpu_inst|Selector19~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector19~3 .lut_mask = 16'h8F88;
defparam \cpu_inst|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[2]~5_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[2]~5_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \cpu_inst|opcode~6 (
// Equation(s):
// \cpu_inst|opcode~6_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~6 .lut_mask = 16'hAC00;
defparam \cpu_inst|opcode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \cpu_inst|opcode[2] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[2] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \cpu_inst|Equal1~3 (
// Equation(s):
// \cpu_inst|Equal1~3_combout  = (\cpu_inst|opcode [1]) # ((!\cpu_inst|opcode [0]) # (!\cpu_inst|opcode [5]))

	.dataa(gnd),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal1~3 .lut_mask = 16'hCFFF;
defparam \cpu_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \cpu_inst|Equal1~12 (
// Equation(s):
// \cpu_inst|Equal1~12_combout  = (\cpu_inst|opcode [2]) # (((\cpu_inst|opcode [4]) # (\cpu_inst|Equal1~3_combout )) # (!\cpu_inst|opcode [3]))

	.dataa(\cpu_inst|opcode [2]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal1~12 .lut_mask = 16'hFFFB;
defparam \cpu_inst|Equal1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \cpu_inst|operand_val[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[3] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \cpu_inst|cpu_data_in[3]~45 (
// Equation(s):
// \cpu_inst|cpu_data_in[3]~45_combout  = (\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_val [3])) # (!\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_lo [3])))

	.dataa(gnd),
	.datab(\cpu_inst|Equal1~12_combout ),
	.datac(\cpu_inst|operand_val [3]),
	.datad(\cpu_inst|operand_lo [3]),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[3]~45 .lut_mask = 16'hF3C0;
defparam \cpu_inst|cpu_data_in[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \cpu_inst|cpu_register_inst|X[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[4]~19_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|alu_reg1[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[4] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \cpu_inst|alu_reg1[4]~5 (
// Equation(s):
// \cpu_inst|alu_reg1[4]~5_combout  = (\cpu_inst|alu_reg1[7]~2_combout  & (\cpu_inst|cpu_register_inst|X [4])) # (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|cpu_register_inst|A [4])))

	.dataa(\cpu_inst|cpu_register_inst|X [4]),
	.datab(gnd),
	.datac(\cpu_inst|cpu_register_inst|A [4]),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[4]~5 .lut_mask = 16'hAAF0;
defparam \cpu_inst|alu_reg1[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \cpu_inst|alu_reg2[3]~2 (
// Equation(s):
// \cpu_inst|alu_reg2[3]~2_combout  = (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_val [3])) # (!\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_lo [3])))))

	.dataa(\cpu_inst|Equal1~12_combout ),
	.datab(\cpu_inst|operand_val [3]),
	.datac(\cpu_inst|operand_lo [3]),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[3]~2 .lut_mask = 16'h00D8;
defparam \cpu_inst|alu_reg2[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~6 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~6_combout  = (\cpu_inst|alu_reg1[3]~4_combout  & (\cpu_inst|alu_inst|Add5~5  & VCC)) # (!\cpu_inst|alu_reg1[3]~4_combout  & (!\cpu_inst|alu_inst|Add5~5 ))
// \cpu_inst|alu_inst|Add5~7  = CARRY((!\cpu_inst|alu_reg1[3]~4_combout  & !\cpu_inst|alu_inst|Add5~5 ))

	.dataa(\cpu_inst|alu_reg1[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~5 ),
	.combout(\cpu_inst|alu_inst|Add5~6_combout ),
	.cout(\cpu_inst|alu_inst|Add5~7 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~6 .lut_mask = 16'hA505;
defparam \cpu_inst|alu_inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~6 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~6_combout  = (\cpu_inst|alu_reg1[3]~4_combout  & (!\cpu_inst|alu_inst|Add4~5 )) # (!\cpu_inst|alu_reg1[3]~4_combout  & ((\cpu_inst|alu_inst|Add4~5 ) # (GND)))
// \cpu_inst|alu_inst|Add4~7  = CARRY((!\cpu_inst|alu_inst|Add4~5 ) # (!\cpu_inst|alu_reg1[3]~4_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~5 ),
	.combout(\cpu_inst|alu_inst|Add4~6_combout ),
	.cout(\cpu_inst|alu_inst|Add4~7 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~6 .lut_mask = 16'h3C3F;
defparam \cpu_inst|alu_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~23 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~23_combout  = (\cpu_inst|decoder_inst|Decoder0~5_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_inst|Add4~6_combout ))) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|alu_inst|Add5~6_combout 
// ))))

	.dataa(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|alu_inst|Add5~6_combout ),
	.datad(\cpu_inst|alu_inst|Add4~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~23 .lut_mask = 16'hA820;
defparam \cpu_inst|alu_inst|Add5~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \cpu_inst|cpu_data_in[3]~46 (
// Equation(s):
// \cpu_inst|cpu_data_in[3]~46_combout  = (\cpu_inst|decoder_inst|alu_op~2_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout ) # ((\cpu_inst|alu_reg1[3]~4_combout  & \cpu_inst|alu_reg2[3]~2_combout )))) # (!\cpu_inst|decoder_inst|alu_op~2_combout  & 
// (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_reg1[3]~4_combout ) # (\cpu_inst|alu_reg2[3]~2_combout ))))

	.dataa(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|alu_reg1[3]~4_combout ),
	.datad(\cpu_inst|alu_reg2[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[3]~46 .lut_mask = 16'hB998;
defparam \cpu_inst|cpu_data_in[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~8 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~8_combout  = ((\cpu_inst|alu_reg1[3]~4_combout  $ (\cpu_inst|alu_reg2[3]~2_combout  $ (\cpu_inst|alu_inst|Add2~7 )))) # (GND)
// \cpu_inst|alu_inst|Add2~9  = CARRY((\cpu_inst|alu_reg1[3]~4_combout  & ((!\cpu_inst|alu_inst|Add2~7 ) # (!\cpu_inst|alu_reg2[3]~2_combout ))) # (!\cpu_inst|alu_reg1[3]~4_combout  & (!\cpu_inst|alu_reg2[3]~2_combout  & !\cpu_inst|alu_inst|Add2~7 )))

	.dataa(\cpu_inst|alu_reg1[3]~4_combout ),
	.datab(\cpu_inst|alu_reg2[3]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~7 ),
	.combout(\cpu_inst|alu_inst|Add2~8_combout ),
	.cout(\cpu_inst|alu_inst|Add2~9 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~8 .lut_mask = 16'h962B;
defparam \cpu_inst|alu_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~8 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~8_combout  = ((\cpu_inst|alu_reg1[3]~4_combout  $ (\cpu_inst|alu_reg2[3]~2_combout  $ (!\cpu_inst|alu_inst|Add0~7 )))) # (GND)
// \cpu_inst|alu_inst|Add0~9  = CARRY((\cpu_inst|alu_reg1[3]~4_combout  & ((\cpu_inst|alu_reg2[3]~2_combout ) # (!\cpu_inst|alu_inst|Add0~7 ))) # (!\cpu_inst|alu_reg1[3]~4_combout  & (\cpu_inst|alu_reg2[3]~2_combout  & !\cpu_inst|alu_inst|Add0~7 )))

	.dataa(\cpu_inst|alu_reg1[3]~4_combout ),
	.datab(\cpu_inst|alu_reg2[3]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~7 ),
	.combout(\cpu_inst|alu_inst|Add0~8_combout ),
	.cout(\cpu_inst|alu_inst|Add0~9 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~8 .lut_mask = 16'h698E;
defparam \cpu_inst|alu_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \cpu_inst|cpu_data_in[3]~47 (
// Equation(s):
// \cpu_inst|cpu_data_in[3]~47_combout  = (\cpu_inst|cpu_data_in[3]~46_combout  & (((\cpu_inst|alu_inst|Add0~8_combout )) # (!\cpu_inst|decoder_inst|WideOr3~2_combout ))) # (!\cpu_inst|cpu_data_in[3]~46_combout  & (\cpu_inst|decoder_inst|WideOr3~2_combout  & 
// (\cpu_inst|alu_inst|Add2~8_combout )))

	.dataa(\cpu_inst|cpu_data_in[3]~46_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|alu_inst|Add2~8_combout ),
	.datad(\cpu_inst|alu_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[3]~47 .lut_mask = 16'hEA62;
defparam \cpu_inst|cpu_data_in[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~24 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~24_combout  = (\cpu_inst|alu_inst|Add5~23_combout ) # ((!\cpu_inst|decoder_inst|Decoder0~5_combout  & \cpu_inst|cpu_data_in[3]~47_combout ))

	.dataa(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datab(\cpu_inst|alu_inst|Add5~23_combout ),
	.datac(gnd),
	.datad(\cpu_inst|cpu_data_in[3]~47_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~24 .lut_mask = 16'hDDCC;
defparam \cpu_inst|alu_inst|Add5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \cpu_inst|cpu_data_in[3]~48 (
// Equation(s):
// \cpu_inst|cpu_data_in[3]~48_combout  = (\cpu_inst|cpu_data_in[4]~10_combout  & (((\cpu_inst|cpu_data_in[4]~11_combout )))) # (!\cpu_inst|cpu_data_in[4]~10_combout  & ((\cpu_inst|cpu_data_in[4]~11_combout  & (\cpu_inst|alu_reg2[3]~2_combout )) # 
// (!\cpu_inst|cpu_data_in[4]~11_combout  & ((\cpu_inst|alu_inst|Add5~24_combout )))))

	.dataa(\cpu_inst|alu_reg2[3]~2_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~10_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~11_combout ),
	.datad(\cpu_inst|alu_inst|Add5~24_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[3]~48 .lut_mask = 16'hE3E0;
defparam \cpu_inst|cpu_data_in[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \cpu_inst|cpu_data_in[3]~49 (
// Equation(s):
// \cpu_inst|cpu_data_in[3]~49_combout  = (\cpu_inst|cpu_data_in[4]~10_combout  & ((\cpu_inst|cpu_data_in[3]~48_combout  & (\cpu_inst|alu_reg1[4]~5_combout )) # (!\cpu_inst|cpu_data_in[3]~48_combout  & ((\cpu_inst|alu_reg1[2]~6_combout ))))) # 
// (!\cpu_inst|cpu_data_in[4]~10_combout  & (((\cpu_inst|cpu_data_in[3]~48_combout ))))

	.dataa(\cpu_inst|cpu_data_in[4]~10_combout ),
	.datab(\cpu_inst|alu_reg1[4]~5_combout ),
	.datac(\cpu_inst|alu_reg1[2]~6_combout ),
	.datad(\cpu_inst|cpu_data_in[3]~48_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[3]~49 .lut_mask = 16'hDDA0;
defparam \cpu_inst|cpu_data_in[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \cpu_inst|cpu_data_in[3]~50 (
// Equation(s):
// \cpu_inst|cpu_data_in[3]~50_combout  = (\cpu_inst|cpu_data_in[4]~18_combout  & ((\cpu_inst|cpu_data_in[3]~45_combout ) # ((\cpu_inst|cpu_data_in[4]~16_combout  & \cpu_inst|cpu_data_in[3]~49_combout )))) # (!\cpu_inst|cpu_data_in[4]~18_combout  & 
// (\cpu_inst|cpu_data_in[4]~16_combout  & ((\cpu_inst|cpu_data_in[3]~49_combout ))))

	.dataa(\cpu_inst|cpu_data_in[4]~18_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~16_combout ),
	.datac(\cpu_inst|cpu_data_in[3]~45_combout ),
	.datad(\cpu_inst|cpu_data_in[3]~49_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[3]~50 .lut_mask = 16'hECA0;
defparam \cpu_inst|cpu_data_in[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \cpu_inst|cpu_register_inst|A[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[3]~50_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[3] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \cpu_inst|ram_data_in[3]~3 (
// Equation(s):
// \cpu_inst|ram_data_in[3]~3_combout  = (\cpu_inst|cpu_register_inst|A [3] & \cpu_inst|w_ram~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|cpu_register_inst|A [3]),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[3]~3 .lut_mask = 16'hF000;
defparam \cpu_inst|ram_data_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[3]~3_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[3]~3_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \cpu_inst|opcode~4 (
// Equation(s):
// \cpu_inst|opcode~4_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~4 .lut_mask = 16'hC808;
defparam \cpu_inst|opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \cpu_inst|opcode[3] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[3] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~3_combout  = (!\cpu_inst|opcode [7] & (\cpu_inst|opcode [3] & (\cpu_inst|opcode [2] & !\cpu_inst|opcode [0])))

	.dataa(\cpu_inst|opcode [7]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [2]),
	.datad(\cpu_inst|opcode [0]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~3 .lut_mask = 16'h0040;
defparam \cpu_inst|decoder_inst|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~2_combout  = (\cpu_inst|opcode [0] & ((\cpu_inst|decoder_inst|Decoder0~2_combout ) # (\cpu_inst|decoder_inst|alu_op~1_combout )))

	.dataa(\cpu_inst|decoder_inst|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|decoder_inst|alu_op~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~2 .lut_mask = 16'hF0A0;
defparam \cpu_inst|decoder_inst|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~4_combout  = (\cpu_inst|decoder_inst|WideOr0~2_combout ) # ((\cpu_inst|decoder_inst|WideOr0~3_combout  & (\cpu_inst|opcode [6] & !\cpu_inst|opcode [5])))

	.dataa(\cpu_inst|decoder_inst|WideOr0~3_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr0~2_combout ),
	.datac(\cpu_inst|opcode [6]),
	.datad(\cpu_inst|opcode [5]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~4 .lut_mask = 16'hCCEC;
defparam \cpu_inst|decoder_inst|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr0~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr0~5_combout  = (!\cpu_inst|opcode [4] & (!\cpu_inst|opcode [1] & \cpu_inst|decoder_inst|WideOr0~4_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|decoder_inst|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr0~5 .lut_mask = 16'h0300;
defparam \cpu_inst|decoder_inst|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \cpu_inst|LessThan3~0 (
// Equation(s):
// \cpu_inst|LessThan3~0_combout  = (\cpu_inst|decoder_inst|WideOr0~5_combout  & (!\cpu_inst|operand_count [1] & ((!\cpu_inst|decoder_inst|WideOr1~4_combout ) # (!\cpu_inst|operand_count [0])))) # (!\cpu_inst|decoder_inst|WideOr0~5_combout  & 
// (((\cpu_inst|decoder_inst|WideOr1~4_combout ))))

	.dataa(\cpu_inst|operand_count [0]),
	.datab(\cpu_inst|operand_count [1]),
	.datac(\cpu_inst|decoder_inst|WideOr0~5_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|LessThan3~0 .lut_mask = 16'h1F30;
defparam \cpu_inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \cpu_inst|temp_pc~3 (
// Equation(s):
// \cpu_inst|temp_pc~3_combout  = (\cpu_inst|current_stage.READ~q  & (\cpu_inst|current_sub.SUB_CAPTURE~q  & \cpu_inst|LessThan3~0_combout ))

	.dataa(\cpu_inst|current_stage.READ~q ),
	.datab(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datac(gnd),
	.datad(\cpu_inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|temp_pc~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|temp_pc~3 .lut_mask = 16'h8800;
defparam \cpu_inst|temp_pc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \cpu_inst|operand_lo[5]~0 (
// Equation(s):
// \cpu_inst|operand_lo[5]~0_combout  = ((\cpu_inst|temp_pc~3_combout  & (!\cpu_inst|operand_count [0] & !\cpu_inst|operand_count [1]))) # (!\reset_n~input_o )

	.dataa(\cpu_inst|temp_pc~3_combout ),
	.datab(\cpu_inst|operand_count [0]),
	.datac(\reset_n~input_o ),
	.datad(\cpu_inst|operand_count [1]),
	.cin(gnd),
	.combout(\cpu_inst|operand_lo[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_lo[5]~0 .lut_mask = 16'h0F2F;
defparam \cpu_inst|operand_lo[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \cpu_inst|operand_lo[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|operand_lo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_lo[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_lo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_lo[6] .is_wysiwyg = "true";
defparam \cpu_inst|operand_lo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \cpu_inst|operand_val[6]~feeder (
// Equation(s):
// \cpu_inst|operand_val[6]~feeder_combout  = \cpu_inst|opcode~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|opcode~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|operand_val[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|operand_val[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu_inst|operand_val[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \cpu_inst|operand_val[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|operand_val[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_val[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[6] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \cpu_inst|alu_reg2[6]~7 (
// Equation(s):
// \cpu_inst|alu_reg2[6]~7_combout  = (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_val [6]))) # (!\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_lo [6]))))

	.dataa(\cpu_inst|operand_lo [6]),
	.datab(\cpu_inst|operand_val [6]),
	.datac(\cpu_inst|alu_reg1[7]~2_combout ),
	.datad(\cpu_inst|Equal1~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[6]~7 .lut_mask = 16'h0C0A;
defparam \cpu_inst|alu_reg2[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \cpu_inst|cpu_register_inst|X[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[7]~59_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|alu_reg1[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[7] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \cpu_inst|alu_reg1[7]~9 (
// Equation(s):
// \cpu_inst|alu_reg1[7]~9_combout  = (\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|cpu_register_inst|X [7]))) # (!\cpu_inst|alu_reg1[7]~2_combout  & (\cpu_inst|cpu_register_inst|A [7]))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[7]~2_combout ),
	.datac(\cpu_inst|cpu_register_inst|A [7]),
	.datad(\cpu_inst|cpu_register_inst|X [7]),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[7]~9 .lut_mask = 16'hFC30;
defparam \cpu_inst|alu_reg1[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \cpu_inst|cpu_data_in[6]~38 (
// Equation(s):
// \cpu_inst|cpu_data_in[6]~38_combout  = (\cpu_inst|cpu_data_in[4]~11_combout  & ((\cpu_inst|cpu_data_in[4]~10_combout  & ((\cpu_inst|alu_reg1[7]~9_combout ))) # (!\cpu_inst|cpu_data_in[4]~10_combout  & (\cpu_inst|alu_reg2[6]~7_combout )))) # 
// (!\cpu_inst|cpu_data_in[4]~11_combout  & (((\cpu_inst|cpu_data_in[4]~10_combout ))))

	.dataa(\cpu_inst|alu_reg2[6]~7_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~11_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~10_combout ),
	.datad(\cpu_inst|alu_reg1[7]~9_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[6]~38 .lut_mask = 16'hF838;
defparam \cpu_inst|cpu_data_in[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \cpu_inst|operand_val[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[5] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \cpu_inst|cpu_data_in[5]~26 (
// Equation(s):
// \cpu_inst|cpu_data_in[5]~26_combout  = (\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_val [5]))) # (!\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_lo [5]))

	.dataa(gnd),
	.datab(\cpu_inst|operand_lo [5]),
	.datac(\cpu_inst|operand_val [5]),
	.datad(\cpu_inst|Equal1~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[5]~26 .lut_mask = 16'hF0CC;
defparam \cpu_inst|cpu_data_in[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~8 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~8_combout  = (\cpu_inst|alu_reg1[4]~5_combout  & ((GND) # (!\cpu_inst|alu_inst|Add5~7 ))) # (!\cpu_inst|alu_reg1[4]~5_combout  & (\cpu_inst|alu_inst|Add5~7  $ (GND)))
// \cpu_inst|alu_inst|Add5~9  = CARRY((\cpu_inst|alu_reg1[4]~5_combout ) # (!\cpu_inst|alu_inst|Add5~7 ))

	.dataa(\cpu_inst|alu_reg1[4]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~7 ),
	.combout(\cpu_inst|alu_inst|Add5~8_combout ),
	.cout(\cpu_inst|alu_inst|Add5~9 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~8 .lut_mask = 16'h5AAF;
defparam \cpu_inst|alu_inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~14 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~14_combout  = (\cpu_inst|alu_reg1[5]~7_combout  & (\cpu_inst|alu_inst|Add5~9  & VCC)) # (!\cpu_inst|alu_reg1[5]~7_combout  & (!\cpu_inst|alu_inst|Add5~9 ))
// \cpu_inst|alu_inst|Add5~15  = CARRY((!\cpu_inst|alu_reg1[5]~7_combout  & !\cpu_inst|alu_inst|Add5~9 ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[5]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add5~9 ),
	.combout(\cpu_inst|alu_inst|Add5~14_combout ),
	.cout(\cpu_inst|alu_inst|Add5~15 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~14 .lut_mask = 16'hC303;
defparam \cpu_inst|alu_inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~8 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~8_combout  = (\cpu_inst|alu_reg1[4]~5_combout  & (\cpu_inst|alu_inst|Add4~7  $ (GND))) # (!\cpu_inst|alu_reg1[4]~5_combout  & (!\cpu_inst|alu_inst|Add4~7  & VCC))
// \cpu_inst|alu_inst|Add4~9  = CARRY((\cpu_inst|alu_reg1[4]~5_combout  & !\cpu_inst|alu_inst|Add4~7 ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~7 ),
	.combout(\cpu_inst|alu_inst|Add4~8_combout ),
	.cout(\cpu_inst|alu_inst|Add4~9 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~8 .lut_mask = 16'hC30C;
defparam \cpu_inst|alu_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~10 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~10_combout  = (\cpu_inst|alu_reg1[5]~7_combout  & (!\cpu_inst|alu_inst|Add4~9 )) # (!\cpu_inst|alu_reg1[5]~7_combout  & ((\cpu_inst|alu_inst|Add4~9 ) # (GND)))
// \cpu_inst|alu_inst|Add4~11  = CARRY((!\cpu_inst|alu_inst|Add4~9 ) # (!\cpu_inst|alu_reg1[5]~7_combout ))

	.dataa(\cpu_inst|alu_reg1[5]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~9 ),
	.combout(\cpu_inst|alu_inst|Add4~10_combout ),
	.cout(\cpu_inst|alu_inst|Add4~11 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~10 .lut_mask = 16'h5A5F;
defparam \cpu_inst|alu_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~16 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~16_combout  = (\cpu_inst|decoder_inst|Decoder0~5_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_inst|Add4~10_combout ))) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|alu_inst|Add5~14_combout 
// ))))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datac(\cpu_inst|alu_inst|Add5~14_combout ),
	.datad(\cpu_inst|alu_inst|Add4~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~16 .lut_mask = 16'hC840;
defparam \cpu_inst|alu_inst|Add5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \cpu_inst|alu_reg2[5]~6 (
// Equation(s):
// \cpu_inst|alu_reg2[5]~6_combout  = (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_val [5])) # (!\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_lo [5])))))

	.dataa(\cpu_inst|operand_val [5]),
	.datab(\cpu_inst|operand_lo [5]),
	.datac(\cpu_inst|alu_reg1[7]~2_combout ),
	.datad(\cpu_inst|Equal1~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[5]~6 .lut_mask = 16'h0A0C;
defparam \cpu_inst|alu_reg2[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \cpu_inst|operand_val[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[4] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \cpu_inst|alu_reg2[4]~1 (
// Equation(s):
// \cpu_inst|alu_reg2[4]~1_combout  = (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_val [4])) # (!\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_lo [4])))))

	.dataa(\cpu_inst|Equal1~12_combout ),
	.datab(\cpu_inst|operand_val [4]),
	.datac(\cpu_inst|operand_lo [4]),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[4]~1 .lut_mask = 16'h00D8;
defparam \cpu_inst|alu_reg2[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~10 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~10_combout  = (\cpu_inst|alu_reg2[4]~1_combout  & ((\cpu_inst|alu_reg1[4]~5_combout  & (!\cpu_inst|alu_inst|Add2~9 )) # (!\cpu_inst|alu_reg1[4]~5_combout  & ((\cpu_inst|alu_inst|Add2~9 ) # (GND))))) # 
// (!\cpu_inst|alu_reg2[4]~1_combout  & ((\cpu_inst|alu_reg1[4]~5_combout  & (\cpu_inst|alu_inst|Add2~9  & VCC)) # (!\cpu_inst|alu_reg1[4]~5_combout  & (!\cpu_inst|alu_inst|Add2~9 ))))
// \cpu_inst|alu_inst|Add2~11  = CARRY((\cpu_inst|alu_reg2[4]~1_combout  & ((!\cpu_inst|alu_inst|Add2~9 ) # (!\cpu_inst|alu_reg1[4]~5_combout ))) # (!\cpu_inst|alu_reg2[4]~1_combout  & (!\cpu_inst|alu_reg1[4]~5_combout  & !\cpu_inst|alu_inst|Add2~9 )))

	.dataa(\cpu_inst|alu_reg2[4]~1_combout ),
	.datab(\cpu_inst|alu_reg1[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~9 ),
	.combout(\cpu_inst|alu_inst|Add2~10_combout ),
	.cout(\cpu_inst|alu_inst|Add2~11 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~10 .lut_mask = 16'h692B;
defparam \cpu_inst|alu_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~12 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~12_combout  = ((\cpu_inst|alu_reg2[5]~6_combout  $ (\cpu_inst|alu_reg1[5]~7_combout  $ (\cpu_inst|alu_inst|Add2~11 )))) # (GND)
// \cpu_inst|alu_inst|Add2~13  = CARRY((\cpu_inst|alu_reg2[5]~6_combout  & (\cpu_inst|alu_reg1[5]~7_combout  & !\cpu_inst|alu_inst|Add2~11 )) # (!\cpu_inst|alu_reg2[5]~6_combout  & ((\cpu_inst|alu_reg1[5]~7_combout ) # (!\cpu_inst|alu_inst|Add2~11 ))))

	.dataa(\cpu_inst|alu_reg2[5]~6_combout ),
	.datab(\cpu_inst|alu_reg1[5]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~11 ),
	.combout(\cpu_inst|alu_inst|Add2~12_combout ),
	.cout(\cpu_inst|alu_inst|Add2~13 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~12 .lut_mask = 16'h964D;
defparam \cpu_inst|alu_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~10 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~10_combout  = (\cpu_inst|alu_reg2[4]~1_combout  & ((\cpu_inst|alu_reg1[4]~5_combout  & (\cpu_inst|alu_inst|Add0~9  & VCC)) # (!\cpu_inst|alu_reg1[4]~5_combout  & (!\cpu_inst|alu_inst|Add0~9 )))) # (!\cpu_inst|alu_reg2[4]~1_combout  
// & ((\cpu_inst|alu_reg1[4]~5_combout  & (!\cpu_inst|alu_inst|Add0~9 )) # (!\cpu_inst|alu_reg1[4]~5_combout  & ((\cpu_inst|alu_inst|Add0~9 ) # (GND)))))
// \cpu_inst|alu_inst|Add0~11  = CARRY((\cpu_inst|alu_reg2[4]~1_combout  & (!\cpu_inst|alu_reg1[4]~5_combout  & !\cpu_inst|alu_inst|Add0~9 )) # (!\cpu_inst|alu_reg2[4]~1_combout  & ((!\cpu_inst|alu_inst|Add0~9 ) # (!\cpu_inst|alu_reg1[4]~5_combout ))))

	.dataa(\cpu_inst|alu_reg2[4]~1_combout ),
	.datab(\cpu_inst|alu_reg1[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~9 ),
	.combout(\cpu_inst|alu_inst|Add0~10_combout ),
	.cout(\cpu_inst|alu_inst|Add0~11 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~10 .lut_mask = 16'h9617;
defparam \cpu_inst|alu_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~12 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~12_combout  = ((\cpu_inst|alu_reg1[5]~7_combout  $ (\cpu_inst|alu_reg2[5]~6_combout  $ (!\cpu_inst|alu_inst|Add0~11 )))) # (GND)
// \cpu_inst|alu_inst|Add0~13  = CARRY((\cpu_inst|alu_reg1[5]~7_combout  & ((\cpu_inst|alu_reg2[5]~6_combout ) # (!\cpu_inst|alu_inst|Add0~11 ))) # (!\cpu_inst|alu_reg1[5]~7_combout  & (\cpu_inst|alu_reg2[5]~6_combout  & !\cpu_inst|alu_inst|Add0~11 )))

	.dataa(\cpu_inst|alu_reg1[5]~7_combout ),
	.datab(\cpu_inst|alu_reg2[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~11 ),
	.combout(\cpu_inst|alu_inst|Add0~12_combout ),
	.cout(\cpu_inst|alu_inst|Add0~13 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~12 .lut_mask = 16'h698E;
defparam \cpu_inst|alu_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \cpu_inst|cpu_data_in[5]~27 (
// Equation(s):
// \cpu_inst|cpu_data_in[5]~27_combout  = (\cpu_inst|decoder_inst|alu_op~2_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout ) # ((\cpu_inst|alu_reg2[5]~6_combout  & \cpu_inst|alu_reg1[5]~7_combout )))) # (!\cpu_inst|decoder_inst|alu_op~2_combout  & 
// (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_reg2[5]~6_combout ) # (\cpu_inst|alu_reg1[5]~7_combout ))))

	.dataa(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|alu_reg2[5]~6_combout ),
	.datad(\cpu_inst|alu_reg1[5]~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[5]~27 .lut_mask = 16'hB998;
defparam \cpu_inst|cpu_data_in[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \cpu_inst|cpu_data_in[5]~28 (
// Equation(s):
// \cpu_inst|cpu_data_in[5]~28_combout  = (\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|cpu_data_in[5]~27_combout  & ((\cpu_inst|alu_inst|Add0~12_combout ))) # (!\cpu_inst|cpu_data_in[5]~27_combout  & (\cpu_inst|alu_inst|Add2~12_combout )))) # 
// (!\cpu_inst|decoder_inst|WideOr3~2_combout  & (((\cpu_inst|cpu_data_in[5]~27_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|alu_inst|Add2~12_combout ),
	.datac(\cpu_inst|alu_inst|Add0~12_combout ),
	.datad(\cpu_inst|cpu_data_in[5]~27_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[5]~28 .lut_mask = 16'hF588;
defparam \cpu_inst|cpu_data_in[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~17 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~17_combout  = (\cpu_inst|alu_inst|Add5~16_combout ) # ((!\cpu_inst|decoder_inst|Decoder0~5_combout  & \cpu_inst|cpu_data_in[5]~28_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datac(\cpu_inst|alu_inst|Add5~16_combout ),
	.datad(\cpu_inst|cpu_data_in[5]~28_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~17 .lut_mask = 16'hF3F0;
defparam \cpu_inst|alu_inst|Add5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \cpu_inst|cpu_data_in[5]~29 (
// Equation(s):
// \cpu_inst|cpu_data_in[5]~29_combout  = (\cpu_inst|cpu_data_in[4]~11_combout  & ((\cpu_inst|cpu_data_in[4]~10_combout ) # ((\cpu_inst|alu_reg2[5]~6_combout )))) # (!\cpu_inst|cpu_data_in[4]~11_combout  & (!\cpu_inst|cpu_data_in[4]~10_combout  & 
// (\cpu_inst|alu_inst|Add5~17_combout )))

	.dataa(\cpu_inst|cpu_data_in[4]~11_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~10_combout ),
	.datac(\cpu_inst|alu_inst|Add5~17_combout ),
	.datad(\cpu_inst|alu_reg2[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[5]~29 .lut_mask = 16'hBA98;
defparam \cpu_inst|cpu_data_in[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \cpu_inst|cpu_data_in[5]~30 (
// Equation(s):
// \cpu_inst|cpu_data_in[5]~30_combout  = (\cpu_inst|cpu_data_in[4]~10_combout  & ((\cpu_inst|cpu_data_in[5]~29_combout  & ((\cpu_inst|alu_reg1[6]~8_combout ))) # (!\cpu_inst|cpu_data_in[5]~29_combout  & (\cpu_inst|alu_reg1[4]~5_combout )))) # 
// (!\cpu_inst|cpu_data_in[4]~10_combout  & (((\cpu_inst|cpu_data_in[5]~29_combout ))))

	.dataa(\cpu_inst|alu_reg1[4]~5_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~10_combout ),
	.datac(\cpu_inst|alu_reg1[6]~8_combout ),
	.datad(\cpu_inst|cpu_data_in[5]~29_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[5]~30 .lut_mask = 16'hF388;
defparam \cpu_inst|cpu_data_in[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \cpu_inst|cpu_data_in[5]~31 (
// Equation(s):
// \cpu_inst|cpu_data_in[5]~31_combout  = (\cpu_inst|cpu_data_in[4]~18_combout  & ((\cpu_inst|cpu_data_in[5]~26_combout ) # ((\cpu_inst|cpu_data_in[5]~30_combout  & \cpu_inst|cpu_data_in[4]~16_combout )))) # (!\cpu_inst|cpu_data_in[4]~18_combout  & 
// (((\cpu_inst|cpu_data_in[5]~30_combout  & \cpu_inst|cpu_data_in[4]~16_combout ))))

	.dataa(\cpu_inst|cpu_data_in[4]~18_combout ),
	.datab(\cpu_inst|cpu_data_in[5]~26_combout ),
	.datac(\cpu_inst|cpu_data_in[5]~30_combout ),
	.datad(\cpu_inst|cpu_data_in[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[5]~31 .lut_mask = 16'hF888;
defparam \cpu_inst|cpu_data_in[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \cpu_inst|cpu_register_inst|X[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_data_in[5]~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|alu_reg1[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[5] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \cpu_inst|cpu_register_inst|A[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[5]~31_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[5] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \cpu_inst|alu_reg1[5]~7 (
// Equation(s):
// \cpu_inst|alu_reg1[5]~7_combout  = (\cpu_inst|alu_reg1[7]~2_combout  & (\cpu_inst|cpu_register_inst|X [5])) # (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|cpu_register_inst|A [5])))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|X [5]),
	.datac(\cpu_inst|cpu_register_inst|A [5]),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[5]~7 .lut_mask = 16'hCCF0;
defparam \cpu_inst|alu_reg1[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \cpu_inst|cpu_data_in[6]~39 (
// Equation(s):
// \cpu_inst|cpu_data_in[6]~39_combout  = (\cpu_inst|cpu_data_in[4]~16_combout  & ((\cpu_inst|cpu_data_in[6]~38_combout  & ((\cpu_inst|cpu_data_in[4]~11_combout ) # (\cpu_inst|alu_reg1[5]~7_combout ))) # (!\cpu_inst|cpu_data_in[6]~38_combout  & 
// (!\cpu_inst|cpu_data_in[4]~11_combout ))))

	.dataa(\cpu_inst|cpu_data_in[6]~38_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~11_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~16_combout ),
	.datad(\cpu_inst|alu_reg1[5]~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[6]~39 .lut_mask = 16'hB090;
defparam \cpu_inst|cpu_data_in[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \cpu_inst|cpu_data_in[6]~40 (
// Equation(s):
// \cpu_inst|cpu_data_in[6]~40_combout  = (\cpu_inst|cpu_data_in[4]~18_combout  & ((\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_val [6]))) # (!\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_lo [6]))))

	.dataa(\cpu_inst|operand_lo [6]),
	.datab(\cpu_inst|operand_val [6]),
	.datac(\cpu_inst|cpu_data_in[4]~18_combout ),
	.datad(\cpu_inst|Equal1~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[6]~40 .lut_mask = 16'hC0A0;
defparam \cpu_inst|cpu_data_in[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \cpu_inst|cpu_data_in[6]~41 (
// Equation(s):
// \cpu_inst|cpu_data_in[6]~41_combout  = (\cpu_inst|cpu_data_in[6]~40_combout ) # ((\cpu_inst|cpu_data_in[6]~39_combout  & ((\cpu_inst|cpu_data_in[4]~11_combout ) # (\cpu_inst|cpu_data_in[4]~10_combout ))))

	.dataa(\cpu_inst|cpu_data_in[6]~39_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~11_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~10_combout ),
	.datad(\cpu_inst|cpu_data_in[6]~40_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[6]~41 .lut_mask = 16'hFFA8;
defparam \cpu_inst|cpu_data_in[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~12 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~12_combout  = (\cpu_inst|alu_reg1[6]~8_combout  & (\cpu_inst|alu_inst|Add4~11  $ (GND))) # (!\cpu_inst|alu_reg1[6]~8_combout  & (!\cpu_inst|alu_inst|Add4~11  & VCC))
// \cpu_inst|alu_inst|Add4~13  = CARRY((\cpu_inst|alu_reg1[6]~8_combout  & !\cpu_inst|alu_inst|Add4~11 ))

	.dataa(\cpu_inst|alu_reg1[6]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add4~11 ),
	.combout(\cpu_inst|alu_inst|Add4~12_combout ),
	.cout(\cpu_inst|alu_inst|Add4~13 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~12 .lut_mask = 16'hA50A;
defparam \cpu_inst|alu_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~20 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~20_combout  = \cpu_inst|alu_reg1[6]~8_combout  $ (\cpu_inst|alu_inst|Add5~15 )

	.dataa(\cpu_inst|alu_reg1[6]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu_inst|alu_inst|Add5~15 ),
	.combout(\cpu_inst|alu_inst|Add5~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~20 .lut_mask = 16'h5A5A;
defparam \cpu_inst|alu_inst|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~22 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~22_combout  = (\cpu_inst|decoder_inst|Decoder0~5_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|alu_inst|Add4~12_combout )) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_inst|Add5~20_combout 
// )))))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datac(\cpu_inst|alu_inst|Add4~12_combout ),
	.datad(\cpu_inst|alu_inst|Add5~20_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~22 .lut_mask = 16'hC480;
defparam \cpu_inst|alu_inst|Add5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \cpu_inst|cpu_data_in[6]~42 (
// Equation(s):
// \cpu_inst|cpu_data_in[6]~42_combout  = (\cpu_inst|decoder_inst|WideOr3~2_combout  & (((\cpu_inst|decoder_inst|alu_op~2_combout )))) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_reg1[6]~8_combout  & ((\cpu_inst|alu_reg2[6]~7_combout ) # 
// (!\cpu_inst|decoder_inst|alu_op~2_combout ))) # (!\cpu_inst|alu_reg1[6]~8_combout  & (!\cpu_inst|decoder_inst|alu_op~2_combout  & \cpu_inst|alu_reg2[6]~7_combout ))))

	.dataa(\cpu_inst|alu_reg1[6]~8_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datad(\cpu_inst|alu_reg2[6]~7_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[6]~42 .lut_mask = 16'hE3C2;
defparam \cpu_inst|cpu_data_in[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~14 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~14_combout  = (\cpu_inst|alu_reg2[6]~7_combout  & ((\cpu_inst|alu_reg1[6]~8_combout  & (!\cpu_inst|alu_inst|Add2~13 )) # (!\cpu_inst|alu_reg1[6]~8_combout  & ((\cpu_inst|alu_inst|Add2~13 ) # (GND))))) # 
// (!\cpu_inst|alu_reg2[6]~7_combout  & ((\cpu_inst|alu_reg1[6]~8_combout  & (\cpu_inst|alu_inst|Add2~13  & VCC)) # (!\cpu_inst|alu_reg1[6]~8_combout  & (!\cpu_inst|alu_inst|Add2~13 ))))
// \cpu_inst|alu_inst|Add2~15  = CARRY((\cpu_inst|alu_reg2[6]~7_combout  & ((!\cpu_inst|alu_inst|Add2~13 ) # (!\cpu_inst|alu_reg1[6]~8_combout ))) # (!\cpu_inst|alu_reg2[6]~7_combout  & (!\cpu_inst|alu_reg1[6]~8_combout  & !\cpu_inst|alu_inst|Add2~13 )))

	.dataa(\cpu_inst|alu_reg2[6]~7_combout ),
	.datab(\cpu_inst|alu_reg1[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add2~13 ),
	.combout(\cpu_inst|alu_inst|Add2~14_combout ),
	.cout(\cpu_inst|alu_inst|Add2~15 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~14 .lut_mask = 16'h692B;
defparam \cpu_inst|alu_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~14 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~14_combout  = (\cpu_inst|alu_reg2[6]~7_combout  & ((\cpu_inst|alu_reg1[6]~8_combout  & (\cpu_inst|alu_inst|Add0~13  & VCC)) # (!\cpu_inst|alu_reg1[6]~8_combout  & (!\cpu_inst|alu_inst|Add0~13 )))) # 
// (!\cpu_inst|alu_reg2[6]~7_combout  & ((\cpu_inst|alu_reg1[6]~8_combout  & (!\cpu_inst|alu_inst|Add0~13 )) # (!\cpu_inst|alu_reg1[6]~8_combout  & ((\cpu_inst|alu_inst|Add0~13 ) # (GND)))))
// \cpu_inst|alu_inst|Add0~15  = CARRY((\cpu_inst|alu_reg2[6]~7_combout  & (!\cpu_inst|alu_reg1[6]~8_combout  & !\cpu_inst|alu_inst|Add0~13 )) # (!\cpu_inst|alu_reg2[6]~7_combout  & ((!\cpu_inst|alu_inst|Add0~13 ) # (!\cpu_inst|alu_reg1[6]~8_combout ))))

	.dataa(\cpu_inst|alu_reg2[6]~7_combout ),
	.datab(\cpu_inst|alu_reg1[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|alu_inst|Add0~13 ),
	.combout(\cpu_inst|alu_inst|Add0~14_combout ),
	.cout(\cpu_inst|alu_inst|Add0~15 ));
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~14 .lut_mask = 16'h9617;
defparam \cpu_inst|alu_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \cpu_inst|cpu_data_in[6]~43 (
// Equation(s):
// \cpu_inst|cpu_data_in[6]~43_combout  = (\cpu_inst|cpu_data_in[6]~42_combout  & (((\cpu_inst|alu_inst|Add0~14_combout )) # (!\cpu_inst|decoder_inst|WideOr3~2_combout ))) # (!\cpu_inst|cpu_data_in[6]~42_combout  & (\cpu_inst|decoder_inst|WideOr3~2_combout  
// & (\cpu_inst|alu_inst|Add2~14_combout )))

	.dataa(\cpu_inst|cpu_data_in[6]~42_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|alu_inst|Add2~14_combout ),
	.datad(\cpu_inst|alu_inst|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[6]~43 .lut_mask = 16'hEA62;
defparam \cpu_inst|cpu_data_in[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \cpu_inst|cpu_data_in[6]~61 (
// Equation(s):
// \cpu_inst|cpu_data_in[6]~61_combout  = (\cpu_inst|cpu_data_in[6]~43_combout  & (((\cpu_inst|opcode [4]) # (\cpu_inst|opcode [1])) # (!\cpu_inst|decoder_inst|Decoder0~3_combout )))

	.dataa(\cpu_inst|decoder_inst|Decoder0~3_combout ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [1]),
	.datad(\cpu_inst|cpu_data_in[6]~43_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[6]~61 .lut_mask = 16'hFD00;
defparam \cpu_inst|cpu_data_in[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \cpu_inst|cpu_data_in[6]~44 (
// Equation(s):
// \cpu_inst|cpu_data_in[6]~44_combout  = (\cpu_inst|cpu_data_in[6]~41_combout ) # ((\cpu_inst|cpu_data_in[6]~39_combout  & ((\cpu_inst|alu_inst|Add5~22_combout ) # (\cpu_inst|cpu_data_in[6]~61_combout ))))

	.dataa(\cpu_inst|cpu_data_in[6]~39_combout ),
	.datab(\cpu_inst|cpu_data_in[6]~41_combout ),
	.datac(\cpu_inst|alu_inst|Add5~22_combout ),
	.datad(\cpu_inst|cpu_data_in[6]~61_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[6]~44 .lut_mask = 16'hEEEC;
defparam \cpu_inst|cpu_data_in[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \cpu_inst|cpu_register_inst|X[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[6]~44_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|alu_reg1[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|X[6] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \cpu_inst|cpu_register_inst|A[6]~feeder (
// Equation(s):
// \cpu_inst|cpu_register_inst|A[6]~feeder_combout  = \cpu_inst|cpu_data_in[6]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|cpu_data_in[6]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|cpu_register_inst|A[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_inst|cpu_register_inst|A[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \cpu_inst|cpu_register_inst|A[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|cpu_register_inst|A[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[6] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \cpu_inst|alu_reg1[6]~8 (
// Equation(s):
// \cpu_inst|alu_reg1[6]~8_combout  = (\cpu_inst|alu_reg1[7]~2_combout  & (\cpu_inst|cpu_register_inst|X [6])) # (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|cpu_register_inst|A [6])))

	.dataa(\cpu_inst|cpu_register_inst|X [6]),
	.datab(\cpu_inst|cpu_register_inst|A [6]),
	.datac(gnd),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg1[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg1[6]~8 .lut_mask = 16'hAACC;
defparam \cpu_inst|alu_reg1[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \cpu_inst|operand_val[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|operand_val[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_val[7] .is_wysiwyg = "true";
defparam \cpu_inst|operand_val[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \cpu_inst|alu_reg2[7]~8 (
// Equation(s):
// \cpu_inst|alu_reg2[7]~8_combout  = (!\cpu_inst|alu_reg1[7]~2_combout  & ((\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_val [7]))) # (!\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_lo [7]))))

	.dataa(\cpu_inst|Equal1~12_combout ),
	.datab(\cpu_inst|operand_lo [7]),
	.datac(\cpu_inst|operand_val [7]),
	.datad(\cpu_inst|alu_reg1[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_reg2[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_reg2[7]~8 .lut_mask = 16'h00E4;
defparam \cpu_inst|alu_reg2[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \cpu_inst|cpu_data_in[7]~51 (
// Equation(s):
// \cpu_inst|cpu_data_in[7]~51_combout  = (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|decoder_inst|alu_op~2_combout  & (\cpu_inst|cpu_register_inst|PS [0])) # (!\cpu_inst|decoder_inst|alu_op~2_combout  & ((\cpu_inst|alu_reg2[7]~8_combout )))))

	.dataa(\cpu_inst|cpu_register_inst|PS [0]),
	.datab(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datad(\cpu_inst|alu_reg2[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[7]~51 .lut_mask = 16'h0B08;
defparam \cpu_inst|cpu_data_in[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \cpu_inst|cpu_data_in[7]~52 (
// Equation(s):
// \cpu_inst|cpu_data_in[7]~52_combout  = (\cpu_inst|cpu_data_in[7]~51_combout ) # ((\cpu_inst|alu_reg1[6]~8_combout  & (!\cpu_inst|decoder_inst|alu_op~2_combout  & \cpu_inst|decoder_inst|WideOr3~2_combout )))

	.dataa(\cpu_inst|alu_reg1[6]~8_combout ),
	.datab(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datad(\cpu_inst|cpu_data_in[7]~51_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[7]~52 .lut_mask = 16'hFF20;
defparam \cpu_inst|cpu_data_in[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \cpu_inst|cpu_data_in[7]~53 (
// Equation(s):
// \cpu_inst|cpu_data_in[7]~53_combout  = (!\cpu_inst|decoder_inst|Decoder0~5_combout  & (\cpu_inst|Mux7~2_combout  & (\cpu_inst|cpu_data_in[7]~52_combout  & \cpu_inst|decoder_inst|WideOr2~1_combout )))

	.dataa(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datab(\cpu_inst|Mux7~2_combout ),
	.datac(\cpu_inst|cpu_data_in[7]~52_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[7]~53 .lut_mask = 16'h4000;
defparam \cpu_inst|cpu_data_in[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \cpu_inst|cpu_data_in[7]~58 (
// Equation(s):
// \cpu_inst|cpu_data_in[7]~58_combout  = (\cpu_inst|cpu_data_in[0]~60_combout  & ((\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_val [7]))) # (!\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_lo [7]))))

	.dataa(\cpu_inst|cpu_data_in[0]~60_combout ),
	.datab(\cpu_inst|operand_lo [7]),
	.datac(\cpu_inst|operand_val [7]),
	.datad(\cpu_inst|Equal1~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[7]~58 .lut_mask = 16'hA088;
defparam \cpu_inst|cpu_data_in[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \cpu_inst|alu_inst|Add4~14 (
// Equation(s):
// \cpu_inst|alu_inst|Add4~14_combout  = \cpu_inst|alu_inst|Add4~13  $ (\cpu_inst|alu_reg1[7]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|alu_reg1[7]~9_combout ),
	.cin(\cpu_inst|alu_inst|Add4~13 ),
	.combout(\cpu_inst|alu_inst|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add4~14 .lut_mask = 16'h0FF0;
defparam \cpu_inst|alu_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \cpu_inst|cpu_data_in[7]~54 (
// Equation(s):
// \cpu_inst|cpu_data_in[7]~54_combout  = (\cpu_inst|decoder_inst|Decoder0~5_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|alu_inst|Add4~14_combout )) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_reg1[6]~8_combout 
// ))))) # (!\cpu_inst|decoder_inst|Decoder0~5_combout  & (\cpu_inst|decoder_inst|WideOr3~2_combout ))

	.dataa(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|alu_inst|Add4~14_combout ),
	.datad(\cpu_inst|alu_reg1[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[7]~54 .lut_mask = 16'hE6C4;
defparam \cpu_inst|cpu_data_in[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Add2~16 (
// Equation(s):
// \cpu_inst|alu_inst|Add2~16_combout  = \cpu_inst|alu_reg1[7]~9_combout  $ (\cpu_inst|alu_inst|Add2~15  $ (\cpu_inst|alu_reg2[7]~8_combout ))

	.dataa(\cpu_inst|alu_reg1[7]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|alu_reg2[7]~8_combout ),
	.cin(\cpu_inst|alu_inst|Add2~15 ),
	.combout(\cpu_inst|alu_inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add2~16 .lut_mask = 16'hA55A;
defparam \cpu_inst|alu_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \cpu_inst|alu_inst|Add0~16 (
// Equation(s):
// \cpu_inst|alu_inst|Add0~16_combout  = \cpu_inst|alu_reg1[7]~9_combout  $ (\cpu_inst|alu_inst|Add0~15  $ (!\cpu_inst|alu_reg2[7]~8_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|alu_reg1[7]~9_combout ),
	.datac(gnd),
	.datad(\cpu_inst|alu_reg2[7]~8_combout ),
	.cin(\cpu_inst|alu_inst|Add0~15 ),
	.combout(\cpu_inst|alu_inst|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add0~16 .lut_mask = 16'h3CC3;
defparam \cpu_inst|alu_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \cpu_inst|cpu_data_in[7]~55 (
// Equation(s):
// \cpu_inst|cpu_data_in[7]~55_combout  = (\cpu_inst|decoder_inst|alu_op~2_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout ) # ((\cpu_inst|alu_reg1[7]~9_combout  & \cpu_inst|alu_reg2[7]~8_combout )))) # (!\cpu_inst|decoder_inst|alu_op~2_combout  & 
// (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_reg1[7]~9_combout ) # (\cpu_inst|alu_reg2[7]~8_combout ))))

	.dataa(\cpu_inst|alu_reg1[7]~9_combout ),
	.datab(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datad(\cpu_inst|alu_reg2[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[7]~55 .lut_mask = 16'hCBC2;
defparam \cpu_inst|cpu_data_in[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \cpu_inst|cpu_data_in[7]~56 (
// Equation(s):
// \cpu_inst|cpu_data_in[7]~56_combout  = (\cpu_inst|cpu_data_in[7]~55_combout  & (((\cpu_inst|alu_inst|Add0~16_combout ) # (!\cpu_inst|cpu_data_in[7]~54_combout )))) # (!\cpu_inst|cpu_data_in[7]~55_combout  & (\cpu_inst|alu_inst|Add2~16_combout  & 
// ((\cpu_inst|cpu_data_in[7]~54_combout ))))

	.dataa(\cpu_inst|alu_inst|Add2~16_combout ),
	.datab(\cpu_inst|alu_inst|Add0~16_combout ),
	.datac(\cpu_inst|cpu_data_in[7]~55_combout ),
	.datad(\cpu_inst|cpu_data_in[7]~54_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[7]~56 .lut_mask = 16'hCAF0;
defparam \cpu_inst|cpu_data_in[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \cpu_inst|cpu_data_in[7]~57 (
// Equation(s):
// \cpu_inst|cpu_data_in[7]~57_combout  = (\cpu_inst|cpu_data_in[0]~4_combout  & ((\cpu_inst|decoder_inst|Decoder0~5_combout  & (\cpu_inst|cpu_data_in[7]~54_combout )) # (!\cpu_inst|decoder_inst|Decoder0~5_combout  & ((\cpu_inst|cpu_data_in[7]~56_combout 
// )))))

	.dataa(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datab(\cpu_inst|cpu_data_in[7]~54_combout ),
	.datac(\cpu_inst|cpu_data_in[0]~4_combout ),
	.datad(\cpu_inst|cpu_data_in[7]~56_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[7]~57 .lut_mask = 16'hD080;
defparam \cpu_inst|cpu_data_in[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \cpu_inst|cpu_data_in[7]~59 (
// Equation(s):
// \cpu_inst|cpu_data_in[7]~59_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|cpu_data_in[7]~53_combout ) # ((\cpu_inst|cpu_data_in[7]~58_combout ) # (\cpu_inst|cpu_data_in[7]~57_combout ))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|cpu_data_in[7]~53_combout ),
	.datac(\cpu_inst|cpu_data_in[7]~58_combout ),
	.datad(\cpu_inst|cpu_data_in[7]~57_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[7]~59 .lut_mask = 16'hAAA8;
defparam \cpu_inst|cpu_data_in[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \cpu_inst|cpu_register_inst|A[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[7]~59_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[7] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \cpu_inst|ram_data_in[7]~6 (
// Equation(s):
// \cpu_inst|ram_data_in[7]~6_combout  = (\cpu_inst|cpu_register_inst|A [7] & \cpu_inst|w_ram~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|cpu_register_inst|A [7]),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[7]~6 .lut_mask = 16'hF000;
defparam \cpu_inst|ram_data_in[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[7]~6_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[7]~6_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \cpu_inst|opcode~7 (
// Equation(s):
// \cpu_inst|opcode~7_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~7 .lut_mask = 16'hAC00;
defparam \cpu_inst|opcode~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \cpu_inst|opcode[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[7] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \cpu_inst|decoder_inst|Decoder0~3 (
// Equation(s):
// \cpu_inst|decoder_inst|Decoder0~3_combout  = (\cpu_inst|opcode [6] & (\cpu_inst|opcode [7] & (!\cpu_inst|opcode [0] & \cpu_inst|decoder_inst|alu_op~1_combout )))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|decoder_inst|alu_op~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|Decoder0~3 .lut_mask = 16'h0800;
defparam \cpu_inst|decoder_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~1_combout  = (\cpu_inst|opcode [0] & (((!\cpu_inst|opcode [3] & !\cpu_inst|opcode [2])))) # (!\cpu_inst|opcode [0] & ((\cpu_inst|opcode [7]) # ((!\cpu_inst|opcode [2]) # (!\cpu_inst|opcode [3]))))

	.dataa(\cpu_inst|opcode [0]),
	.datab(\cpu_inst|opcode [7]),
	.datac(\cpu_inst|opcode [3]),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~1 .lut_mask = 16'h455F;
defparam \cpu_inst|decoder_inst|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~2_combout  = (\cpu_inst|opcode [5] & ((\cpu_inst|opcode [2]) # ((\cpu_inst|opcode [3] & !\cpu_inst|opcode [6])))) # (!\cpu_inst|opcode [5] & (((\cpu_inst|opcode [3] & !\cpu_inst|opcode [6]))))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|opcode [3]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~2 .lut_mask = 16'h88F8;
defparam \cpu_inst|decoder_inst|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~5 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~5_combout  = (\cpu_inst|decoder_inst|WideOr5~0_combout ) # ((\cpu_inst|opcode [1]) # ((\cpu_inst|decoder_inst|WideOr5~1_combout ) # (\cpu_inst|decoder_inst|WideOr5~2_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr5~0_combout ),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|decoder_inst|WideOr5~1_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~5 .lut_mask = 16'hFFFE;
defparam \cpu_inst|decoder_inst|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~17 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~17_combout  = (\cpu_inst|decoder_inst|WideOr4~1_combout ) # (((\cpu_inst|decoder_inst|Decoder0~3_combout  & !\cpu_inst|opcode [1])) # (!\cpu_inst|decoder_inst|WideOr5~5_combout ))

	.dataa(\cpu_inst|decoder_inst|Decoder0~3_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr4~1_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr5~5_combout ),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~17 .lut_mask = 16'hCFEF;
defparam \cpu_inst|cpu_data_in[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~18 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~18_combout  = (\cpu_inst|current_stage.WRITEBACK~q  & (!\cpu_inst|Mux7~2_combout  & ((\cpu_inst|opcode [4]) # (!\cpu_inst|cpu_data_in[4]~17_combout ))))

	.dataa(\cpu_inst|current_stage.WRITEBACK~q ),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|cpu_data_in[4]~17_combout ),
	.datad(\cpu_inst|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~18 .lut_mask = 16'h008A;
defparam \cpu_inst|cpu_data_in[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~9 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~9_combout  = (\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_val [4]))) # (!\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_lo [4]))

	.dataa(\cpu_inst|Equal1~12_combout ),
	.datab(\cpu_inst|operand_lo [4]),
	.datac(gnd),
	.datad(\cpu_inst|operand_val [4]),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~9 .lut_mask = 16'hEE44;
defparam \cpu_inst|cpu_data_in[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~12 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~12_combout  = (\cpu_inst|decoder_inst|alu_op~2_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout ) # ((\cpu_inst|alu_reg2[4]~1_combout  & \cpu_inst|alu_reg1[4]~5_combout )))) # (!\cpu_inst|decoder_inst|alu_op~2_combout  & 
// (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_reg2[4]~1_combout ) # (\cpu_inst|alu_reg1[4]~5_combout ))))

	.dataa(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.datab(\cpu_inst|alu_reg2[4]~1_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datad(\cpu_inst|alu_reg1[4]~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~12 .lut_mask = 16'hADA4;
defparam \cpu_inst|cpu_data_in[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~13 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~13_combout  = (\cpu_inst|cpu_data_in[4]~12_combout  & (((\cpu_inst|alu_inst|Add0~10_combout )) # (!\cpu_inst|decoder_inst|WideOr3~2_combout ))) # (!\cpu_inst|cpu_data_in[4]~12_combout  & (\cpu_inst|decoder_inst|WideOr3~2_combout  
// & (\cpu_inst|alu_inst|Add2~10_combout )))

	.dataa(\cpu_inst|cpu_data_in[4]~12_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|alu_inst|Add2~10_combout ),
	.datad(\cpu_inst|alu_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~13 .lut_mask = 16'hEA62;
defparam \cpu_inst|cpu_data_in[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~10 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~10_combout  = (\cpu_inst|decoder_inst|Decoder0~5_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_inst|Add4~8_combout ))) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|alu_inst|Add5~8_combout 
// ))))

	.dataa(\cpu_inst|alu_inst|Add5~8_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datad(\cpu_inst|alu_inst|Add4~8_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~10 .lut_mask = 16'hE020;
defparam \cpu_inst|alu_inst|Add5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~11 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~11_combout  = (\cpu_inst|alu_inst|Add5~10_combout ) # ((!\cpu_inst|decoder_inst|Decoder0~5_combout  & \cpu_inst|cpu_data_in[4]~13_combout ))

	.dataa(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datab(gnd),
	.datac(\cpu_inst|cpu_data_in[4]~13_combout ),
	.datad(\cpu_inst|alu_inst|Add5~10_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~11 .lut_mask = 16'hFF50;
defparam \cpu_inst|alu_inst|Add5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~14 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~14_combout  = (\cpu_inst|cpu_data_in[4]~11_combout  & ((\cpu_inst|alu_reg2[4]~1_combout ) # ((\cpu_inst|cpu_data_in[4]~10_combout )))) # (!\cpu_inst|cpu_data_in[4]~11_combout  & (((!\cpu_inst|cpu_data_in[4]~10_combout  & 
// \cpu_inst|alu_inst|Add5~11_combout ))))

	.dataa(\cpu_inst|cpu_data_in[4]~11_combout ),
	.datab(\cpu_inst|alu_reg2[4]~1_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~10_combout ),
	.datad(\cpu_inst|alu_inst|Add5~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~14 .lut_mask = 16'hADA8;
defparam \cpu_inst|cpu_data_in[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~15 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~15_combout  = (\cpu_inst|cpu_data_in[4]~10_combout  & ((\cpu_inst|cpu_data_in[4]~14_combout  & ((\cpu_inst|alu_reg1[5]~7_combout ))) # (!\cpu_inst|cpu_data_in[4]~14_combout  & (\cpu_inst|alu_reg1[3]~4_combout )))) # 
// (!\cpu_inst|cpu_data_in[4]~10_combout  & (((\cpu_inst|cpu_data_in[4]~14_combout ))))

	.dataa(\cpu_inst|alu_reg1[3]~4_combout ),
	.datab(\cpu_inst|alu_reg1[5]~7_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~10_combout ),
	.datad(\cpu_inst|cpu_data_in[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~15 .lut_mask = 16'hCFA0;
defparam \cpu_inst|cpu_data_in[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~19 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~19_combout  = (\cpu_inst|cpu_data_in[4]~18_combout  & ((\cpu_inst|cpu_data_in[4]~9_combout ) # ((\cpu_inst|cpu_data_in[4]~16_combout  & \cpu_inst|cpu_data_in[4]~15_combout )))) # (!\cpu_inst|cpu_data_in[4]~18_combout  & 
// (((\cpu_inst|cpu_data_in[4]~16_combout  & \cpu_inst|cpu_data_in[4]~15_combout ))))

	.dataa(\cpu_inst|cpu_data_in[4]~18_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~9_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~16_combout ),
	.datad(\cpu_inst|cpu_data_in[4]~15_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~19 .lut_mask = 16'hF888;
defparam \cpu_inst|cpu_data_in[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \cpu_inst|cpu_register_inst|A[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[4]~19_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[4] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \cpu_inst|ram_data_in[4]~0 (
// Equation(s):
// \cpu_inst|ram_data_in[4]~0_combout  = (\cpu_inst|w_ram~0_combout  & \cpu_inst|cpu_register_inst|A [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|w_ram~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|A [4]),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[4]~0 .lut_mask = 16'hF000;
defparam \cpu_inst|ram_data_in[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[4]~0_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[4]~0_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \cpu_inst|opcode~0 (
// Equation(s):
// \cpu_inst|opcode~0_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~0 .lut_mask = 16'hD800;
defparam \cpu_inst|opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \cpu_inst|opcode[4] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[4] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr3~1 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr3~1_combout  = (\cpu_inst|opcode [5] & (!\cpu_inst|opcode [4] & (\cpu_inst|opcode [3] & \cpu_inst|opcode [6])))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [4]),
	.datac(\cpu_inst|opcode [3]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr3~1 .lut_mask = 16'h2000;
defparam \cpu_inst|decoder_inst|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \cpu_inst|Mux7~2 (
// Equation(s):
// \cpu_inst|Mux7~2_combout  = (\cpu_inst|decoder_inst|WideOr4~2_combout  & (((\cpu_inst|decoder_inst|WideOr5~4_combout )))) # (!\cpu_inst|decoder_inst|WideOr4~2_combout  & (\cpu_inst|decoder_inst|WideOr3~1_combout  & 
// (\cpu_inst|decoder_inst|WideOr3~0_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr3~1_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~0_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Mux7~2 .lut_mask = 16'hEC20;
defparam \cpu_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \cpu_inst|cpu_data_in[4]~16 (
// Equation(s):
// \cpu_inst|cpu_data_in[4]~16_combout  = (\cpu_inst|Mux7~2_combout  & (\cpu_inst|current_stage.WRITEBACK~q  & ((!\cpu_inst|cpu_data_in[4]~11_combout ) # (!\cpu_inst|decoder_inst|Decoder0~5_combout ))))

	.dataa(\cpu_inst|Mux7~2_combout ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datad(\cpu_inst|cpu_data_in[4]~11_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[4]~16 .lut_mask = 16'h0888;
defparam \cpu_inst|cpu_data_in[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \cpu_inst|cpu_data_in[1]~20 (
// Equation(s):
// \cpu_inst|cpu_data_in[1]~20_combout  = (\cpu_inst|Equal1~12_combout  & ((\cpu_inst|operand_val [1]))) # (!\cpu_inst|Equal1~12_combout  & (\cpu_inst|operand_lo [1]))

	.dataa(\cpu_inst|operand_lo [1]),
	.datab(gnd),
	.datac(\cpu_inst|operand_val [1]),
	.datad(\cpu_inst|Equal1~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[1]~20 .lut_mask = 16'hF0AA;
defparam \cpu_inst|cpu_data_in[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \cpu_inst|cpu_data_in[1]~21 (
// Equation(s):
// \cpu_inst|cpu_data_in[1]~21_combout  = (\cpu_inst|decoder_inst|WideOr3~2_combout  & (((\cpu_inst|decoder_inst|alu_op~2_combout )))) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_reg1[1]~3_combout  & ((\cpu_inst|alu_reg2[1]~5_combout ) # 
// (!\cpu_inst|decoder_inst|alu_op~2_combout ))) # (!\cpu_inst|alu_reg1[1]~3_combout  & (\cpu_inst|alu_reg2[1]~5_combout  & !\cpu_inst|decoder_inst|alu_op~2_combout ))))

	.dataa(\cpu_inst|alu_reg1[1]~3_combout ),
	.datab(\cpu_inst|alu_reg2[1]~5_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datad(\cpu_inst|decoder_inst|alu_op~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[1]~21 .lut_mask = 16'hF80E;
defparam \cpu_inst|cpu_data_in[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \cpu_inst|cpu_data_in[1]~22 (
// Equation(s):
// \cpu_inst|cpu_data_in[1]~22_combout  = (\cpu_inst|cpu_data_in[1]~21_combout  & (((\cpu_inst|alu_inst|Add0~4_combout )) # (!\cpu_inst|decoder_inst|WideOr3~2_combout ))) # (!\cpu_inst|cpu_data_in[1]~21_combout  & (\cpu_inst|decoder_inst|WideOr3~2_combout  & 
// (\cpu_inst|alu_inst|Add2~4_combout )))

	.dataa(\cpu_inst|cpu_data_in[1]~21_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datac(\cpu_inst|alu_inst|Add2~4_combout ),
	.datad(\cpu_inst|alu_inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[1]~22 .lut_mask = 16'hEA62;
defparam \cpu_inst|cpu_data_in[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~12 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~12_combout  = (\cpu_inst|decoder_inst|Decoder0~5_combout  & ((\cpu_inst|decoder_inst|WideOr3~2_combout  & ((\cpu_inst|alu_inst|Add4~2_combout ))) # (!\cpu_inst|decoder_inst|WideOr3~2_combout  & (\cpu_inst|alu_inst|Add5~2_combout 
// ))))

	.dataa(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.datab(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datac(\cpu_inst|alu_inst|Add5~2_combout ),
	.datad(\cpu_inst|alu_inst|Add4~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~12 .lut_mask = 16'hC840;
defparam \cpu_inst|alu_inst|Add5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \cpu_inst|alu_inst|Add5~13 (
// Equation(s):
// \cpu_inst|alu_inst|Add5~13_combout  = (\cpu_inst|alu_inst|Add5~12_combout ) # ((!\cpu_inst|decoder_inst|Decoder0~5_combout  & \cpu_inst|cpu_data_in[1]~22_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|decoder_inst|Decoder0~5_combout ),
	.datac(\cpu_inst|cpu_data_in[1]~22_combout ),
	.datad(\cpu_inst|alu_inst|Add5~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|alu_inst|Add5~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|alu_inst|Add5~13 .lut_mask = 16'hFF30;
defparam \cpu_inst|alu_inst|Add5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \cpu_inst|cpu_data_in[1]~23 (
// Equation(s):
// \cpu_inst|cpu_data_in[1]~23_combout  = (\cpu_inst|cpu_data_in[4]~11_combout  & (((\cpu_inst|cpu_data_in[4]~10_combout )))) # (!\cpu_inst|cpu_data_in[4]~11_combout  & ((\cpu_inst|cpu_data_in[4]~10_combout  & (\cpu_inst|alu_reg1[0]~1_combout )) # 
// (!\cpu_inst|cpu_data_in[4]~10_combout  & ((\cpu_inst|alu_inst|Add5~13_combout )))))

	.dataa(\cpu_inst|cpu_data_in[4]~11_combout ),
	.datab(\cpu_inst|alu_reg1[0]~1_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~10_combout ),
	.datad(\cpu_inst|alu_inst|Add5~13_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[1]~23 .lut_mask = 16'hE5E0;
defparam \cpu_inst|cpu_data_in[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \cpu_inst|cpu_data_in[1]~24 (
// Equation(s):
// \cpu_inst|cpu_data_in[1]~24_combout  = (\cpu_inst|cpu_data_in[4]~11_combout  & ((\cpu_inst|cpu_data_in[1]~23_combout  & (\cpu_inst|alu_reg1[2]~6_combout )) # (!\cpu_inst|cpu_data_in[1]~23_combout  & ((\cpu_inst|alu_reg2[1]~5_combout ))))) # 
// (!\cpu_inst|cpu_data_in[4]~11_combout  & (((\cpu_inst|cpu_data_in[1]~23_combout ))))

	.dataa(\cpu_inst|alu_reg1[2]~6_combout ),
	.datab(\cpu_inst|alu_reg2[1]~5_combout ),
	.datac(\cpu_inst|cpu_data_in[4]~11_combout ),
	.datad(\cpu_inst|cpu_data_in[1]~23_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[1]~24 .lut_mask = 16'hAFC0;
defparam \cpu_inst|cpu_data_in[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \cpu_inst|cpu_data_in[1]~25 (
// Equation(s):
// \cpu_inst|cpu_data_in[1]~25_combout  = (\cpu_inst|cpu_data_in[4]~16_combout  & ((\cpu_inst|cpu_data_in[1]~24_combout ) # ((\cpu_inst|cpu_data_in[4]~18_combout  & \cpu_inst|cpu_data_in[1]~20_combout )))) # (!\cpu_inst|cpu_data_in[4]~16_combout  & 
// (\cpu_inst|cpu_data_in[4]~18_combout  & (\cpu_inst|cpu_data_in[1]~20_combout )))

	.dataa(\cpu_inst|cpu_data_in[4]~16_combout ),
	.datab(\cpu_inst|cpu_data_in[4]~18_combout ),
	.datac(\cpu_inst|cpu_data_in[1]~20_combout ),
	.datad(\cpu_inst|cpu_data_in[1]~24_combout ),
	.cin(gnd),
	.combout(\cpu_inst|cpu_data_in[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|cpu_data_in[1]~25 .lut_mask = 16'hEAC0;
defparam \cpu_inst|cpu_data_in[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \cpu_inst|cpu_register_inst|A[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|cpu_data_in[1]~25_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|we_a_sig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|A[1] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \cpu_inst|ram_data_in[1]~1 (
// Equation(s):
// \cpu_inst|ram_data_in[1]~1_combout  = (\cpu_inst|cpu_register_inst|A [1] & \cpu_inst|w_ram~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|cpu_register_inst|A [1]),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[1]~1 .lut_mask = 16'hF000;
defparam \cpu_inst|ram_data_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[1]~1_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[1]~1_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \cpu_inst|opcode~2 (
// Equation(s):
// \cpu_inst|opcode~2_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~2 .lut_mask = 16'hC840;
defparam \cpu_inst|opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \cpu_inst|opcode[1] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[1] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~4_combout  = (!\cpu_inst|opcode [1] & (!\cpu_inst|opcode [4] & \cpu_inst|decoder_inst|WideOr1~3_combout ))

	.dataa(gnd),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~4 .lut_mask = 16'h0300;
defparam \cpu_inst|decoder_inst|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \cpu_inst|current_stage~12 (
// Equation(s):
// \cpu_inst|current_stage~12_combout  = (\cpu_inst|decoder_inst|Decoder0~4_combout  & (\cpu_inst|operand_count [0] $ (((!\cpu_inst|decoder_inst|alu_op~0_combout ) # (!\cpu_inst|decoder_inst|WideOr1~3_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr1~3_combout ),
	.datab(\cpu_inst|operand_count [0]),
	.datac(\cpu_inst|decoder_inst|Decoder0~4_combout ),
	.datad(\cpu_inst|decoder_inst|alu_op~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~12 .lut_mask = 16'h9030;
defparam \cpu_inst|current_stage~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \cpu_inst|current_stage~13 (
// Equation(s):
// \cpu_inst|current_stage~13_combout  = (\cpu_inst|current_stage~12_combout  & ((\cpu_inst|decoder_inst|WideOr1~4_combout  & (!\cpu_inst|operand_count [1] & \cpu_inst|decoder_inst|WideOr0~5_combout )) # (!\cpu_inst|decoder_inst|WideOr1~4_combout  & 
// (\cpu_inst|operand_count [1] $ (!\cpu_inst|decoder_inst|WideOr0~5_combout )))))

	.dataa(\cpu_inst|decoder_inst|WideOr1~4_combout ),
	.datab(\cpu_inst|operand_count [1]),
	.datac(\cpu_inst|decoder_inst|WideOr0~5_combout ),
	.datad(\cpu_inst|current_stage~12_combout ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~13 .lut_mask = 16'h6100;
defparam \cpu_inst|current_stage~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \cpu_inst|current_stage~14 (
// Equation(s):
// \cpu_inst|current_stage~14_combout  = (\cpu_inst|current_stage~11_combout  & (((\cpu_inst|current_stage~13_combout ) # (\cpu_inst|LessThan3~0_combout )) # (!\cpu_inst|always0~3_combout )))

	.dataa(\cpu_inst|always0~3_combout ),
	.datab(\cpu_inst|current_stage~11_combout ),
	.datac(\cpu_inst|current_stage~13_combout ),
	.datad(\cpu_inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~14 .lut_mask = 16'hCCC4;
defparam \cpu_inst|current_stage~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \cpu_inst|current_stage~15 (
// Equation(s):
// \cpu_inst|current_stage~15_combout  = (\cpu_inst|current_stage~14_combout  & ((\cpu_inst|current_stage.DECODE~q  & ((\cpu_inst|Equal2~2_combout ))) # (!\cpu_inst|current_stage.DECODE~q  & (\cpu_inst|current_stage.READ~q ))))

	.dataa(\cpu_inst|current_stage~14_combout ),
	.datab(\cpu_inst|current_stage.DECODE~q ),
	.datac(\cpu_inst|current_stage.READ~q ),
	.datad(\cpu_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~15 .lut_mask = 16'hA820;
defparam \cpu_inst|current_stage~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \cpu_inst|current_stage.READ (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_stage~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_stage.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_stage.READ .is_wysiwyg = "true";
defparam \cpu_inst|current_stage.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \cpu_inst|Selector32~0 (
// Equation(s):
// \cpu_inst|Selector32~0_combout  = (!\cpu_inst|current_sub.SUB_CAPTURE~q  & ((\cpu_inst|current_stage.READ~q ) # (!\cpu_inst|current_stage.FETCH~q )))

	.dataa(gnd),
	.datab(\cpu_inst|current_stage.FETCH~q ),
	.datac(\cpu_inst|current_stage.READ~q ),
	.datad(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.cin(gnd),
	.combout(\cpu_inst|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector32~0 .lut_mask = 16'h00F3;
defparam \cpu_inst|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \cpu_inst|ram_data_in[6]~7 (
// Equation(s):
// \cpu_inst|ram_data_in[6]~7_combout  = (\cpu_inst|cpu_register_inst|A [6] & \cpu_inst|w_ram~0_combout )

	.dataa(\cpu_inst|cpu_register_inst|A [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[6]~7 .lut_mask = 16'hAA00;
defparam \cpu_inst|ram_data_in[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[6]~7_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[6]~7_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \cpu_inst|opcode~8 (
// Equation(s):
// \cpu_inst|opcode~8_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~8 .lut_mask = 16'hC840;
defparam \cpu_inst|opcode~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \cpu_inst|opcode[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[6] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \cpu_inst|decoder_inst|Decoder0~2 (
// Equation(s):
// \cpu_inst|decoder_inst|Decoder0~2_combout  = (!\cpu_inst|opcode [6] & (!\cpu_inst|opcode [3] & (\cpu_inst|opcode [7] & \cpu_inst|opcode [2])))

	.dataa(\cpu_inst|opcode [6]),
	.datab(\cpu_inst|opcode [3]),
	.datac(\cpu_inst|opcode [7]),
	.datad(\cpu_inst|opcode [2]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|Decoder0~2 .lut_mask = 16'h1000;
defparam \cpu_inst|decoder_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~2 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~2_combout  = (\cpu_inst|opcode [2] & (\cpu_inst|opcode [7] & (!\cpu_inst|opcode [3] & !\cpu_inst|opcode [6]))) # (!\cpu_inst|opcode [2] & (((\cpu_inst|opcode [3]))))

	.dataa(\cpu_inst|opcode [7]),
	.datab(\cpu_inst|opcode [2]),
	.datac(\cpu_inst|opcode [3]),
	.datad(\cpu_inst|opcode [6]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~2 .lut_mask = 16'h3038;
defparam \cpu_inst|decoder_inst|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr1~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr1~3_combout  = (\cpu_inst|opcode [0] & ((\cpu_inst|opcode [5] & ((\cpu_inst|decoder_inst|WideOr1~2_combout ))) # (!\cpu_inst|opcode [5] & (\cpu_inst|decoder_inst|Decoder0~2_combout ))))

	.dataa(\cpu_inst|decoder_inst|Decoder0~2_combout ),
	.datab(\cpu_inst|opcode [0]),
	.datac(\cpu_inst|opcode [5]),
	.datad(\cpu_inst|decoder_inst|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr1~3 .lut_mask = 16'hC808;
defparam \cpu_inst|decoder_inst|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \cpu_inst|Equal2~2 (
// Equation(s):
// \cpu_inst|Equal2~2_combout  = (!\cpu_inst|opcode [1] & (!\cpu_inst|opcode [4] & ((\cpu_inst|decoder_inst|WideOr1~3_combout ) # (\cpu_inst|decoder_inst|WideOr0~4_combout ))))

	.dataa(\cpu_inst|decoder_inst|WideOr1~3_combout ),
	.datab(\cpu_inst|opcode [1]),
	.datac(\cpu_inst|opcode [4]),
	.datad(\cpu_inst|decoder_inst|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Equal2~2 .lut_mask = 16'h0302;
defparam \cpu_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \cpu_inst|current_stage~16 (
// Equation(s):
// \cpu_inst|current_stage~16_combout  = (\cpu_inst|current_stage~14_combout  & (((!\cpu_inst|Equal2~2_combout  & \cpu_inst|current_stage.DECODE~q )))) # (!\cpu_inst|current_stage~14_combout  & (\cpu_inst|current_stage~11_combout ))

	.dataa(\cpu_inst|current_stage~11_combout ),
	.datab(\cpu_inst|Equal2~2_combout ),
	.datac(\cpu_inst|current_stage~14_combout ),
	.datad(\cpu_inst|current_stage.DECODE~q ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~16 .lut_mask = 16'h3A0A;
defparam \cpu_inst|current_stage~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \cpu_inst|current_stage.EXECUTE (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_stage~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_stage.EXECUTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_stage.EXECUTE .is_wysiwyg = "true";
defparam \cpu_inst|current_stage.EXECUTE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \cpu_inst|current_stage~9 (
// Equation(s):
// \cpu_inst|current_stage~9_combout  = (\reset_n~input_o  & \cpu_inst|current_stage.EXECUTE~q )

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|current_stage.EXECUTE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~9 .lut_mask = 16'hC0C0;
defparam \cpu_inst|current_stage~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N3
dffeas \cpu_inst|current_stage.WRITEBACK (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|current_stage~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_stage.WRITEBACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_stage.WRITEBACK .is_wysiwyg = "true";
defparam \cpu_inst|current_stage.WRITEBACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \cpu_inst|current_stage~10 (
// Equation(s):
// \cpu_inst|current_stage~10_combout  = (\reset_n~input_o  & (!\cpu_inst|current_stage.WRITEBACK~q  & ((\cpu_inst|current_sub.SUB_CAPTURE~q ) # (\cpu_inst|current_stage.FETCH~q ))))

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datac(\cpu_inst|current_stage.WRITEBACK~q ),
	.datad(\cpu_inst|current_stage.FETCH~q ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~10 .lut_mask = 16'h0A08;
defparam \cpu_inst|current_stage~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \cpu_inst|current_stage.FETCH (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|current_stage~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_stage.FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_stage.FETCH .is_wysiwyg = "true";
defparam \cpu_inst|current_stage.FETCH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \cpu_inst|current_stage~17 (
// Equation(s):
// \cpu_inst|current_stage~17_combout  = (\reset_n~input_o  & (\cpu_inst|current_sub.SUB_CAPTURE~q  & !\cpu_inst|current_stage.FETCH~q ))

	.dataa(\reset_n~input_o ),
	.datab(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datac(gnd),
	.datad(\cpu_inst|current_stage.FETCH~q ),
	.cin(gnd),
	.combout(\cpu_inst|current_stage~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_stage~17 .lut_mask = 16'h0088;
defparam \cpu_inst|current_stage~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \cpu_inst|current_stage.DECODE (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|current_stage~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_stage.DECODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_stage.DECODE .is_wysiwyg = "true";
defparam \cpu_inst|current_stage.DECODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \cpu_inst|current_sub~5 (
// Equation(s):
// \cpu_inst|current_sub~5_combout  = (!\cpu_inst|current_stage.DECODE~q  & (!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|current_sub.SUB_WAIT~q ))

	.dataa(\cpu_inst|current_stage.DECODE~q ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(gnd),
	.datad(\cpu_inst|current_sub.SUB_WAIT~q ),
	.cin(gnd),
	.combout(\cpu_inst|current_sub~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|current_sub~5 .lut_mask = 16'h1100;
defparam \cpu_inst|current_sub~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \cpu_inst|current_sub.SUB_CAPTURE (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|current_sub~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(!\cpu_inst|current_stage~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|current_sub.SUB_CAPTURE .is_wysiwyg = "true";
defparam \cpu_inst|current_sub.SUB_CAPTURE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \cpu_inst|opcode[6]~1 (
// Equation(s):
// \cpu_inst|opcode[6]~1_combout  = ((\cpu_inst|current_sub.SUB_CAPTURE~q  & !\cpu_inst|current_stage.FETCH~q )) # (!\reset_n~input_o )

	.dataa(gnd),
	.datab(\cpu_inst|current_sub.SUB_CAPTURE~q ),
	.datac(\reset_n~input_o ),
	.datad(\cpu_inst|current_stage.FETCH~q ),
	.cin(gnd),
	.combout(\cpu_inst|opcode[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode[6]~1 .lut_mask = 16'h0FCF;
defparam \cpu_inst|opcode[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \cpu_inst|opcode[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|opcode~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|opcode[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|opcode[5] .is_wysiwyg = "true";
defparam \cpu_inst|opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~0 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~0_combout  = (\cpu_inst|opcode [0] & (((!\cpu_inst|opcode [5] & \cpu_inst|opcode [6])) # (!\cpu_inst|opcode [7])))

	.dataa(\cpu_inst|opcode [5]),
	.datab(\cpu_inst|opcode [6]),
	.datac(\cpu_inst|opcode [0]),
	.datad(\cpu_inst|opcode [7]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~0 .lut_mask = 16'h40F0;
defparam \cpu_inst|decoder_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~3 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~3_combout  = (\cpu_inst|opcode [4]) # (\cpu_inst|opcode [1])

	.dataa(gnd),
	.datab(\cpu_inst|opcode [4]),
	.datac(gnd),
	.datad(\cpu_inst|opcode [1]),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~3 .lut_mask = 16'hFFCC;
defparam \cpu_inst|decoder_inst|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \cpu_inst|decoder_inst|WideOr5~4 (
// Equation(s):
// \cpu_inst|decoder_inst|WideOr5~4_combout  = (\cpu_inst|decoder_inst|WideOr5~0_combout ) # ((\cpu_inst|decoder_inst|WideOr5~2_combout ) # ((\cpu_inst|decoder_inst|WideOr5~1_combout ) # (\cpu_inst|decoder_inst|WideOr5~3_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr5~0_combout ),
	.datab(\cpu_inst|decoder_inst|WideOr5~2_combout ),
	.datac(\cpu_inst|decoder_inst|WideOr5~1_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr5~3_combout ),
	.cin(gnd),
	.combout(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|decoder_inst|WideOr5~4 .lut_mask = 16'hFFFE;
defparam \cpu_inst|decoder_inst|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \cpu_inst|w_ram~0 (
// Equation(s):
// \cpu_inst|w_ram~0_combout  = (!\cpu_inst|decoder_inst|WideOr5~4_combout  & (\cpu_inst|current_stage.WRITEBACK~q  & (!\cpu_inst|decoder_inst|WideOr4~2_combout  & !\cpu_inst|decoder_inst|WideOr3~2_combout )))

	.dataa(\cpu_inst|decoder_inst|WideOr5~4_combout ),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|decoder_inst|WideOr4~2_combout ),
	.datad(\cpu_inst|decoder_inst|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|w_ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|w_ram~0 .lut_mask = 16'h0004;
defparam \cpu_inst|w_ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [0] = (\cpu_inst|w_ram~0_combout  & !\cpu_inst|Selector18~5_combout )

	.dataa(\cpu_inst|w_ram~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|Selector18~5_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node[0] .lut_mask = 16'h00AA;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \cpu_inst|ram_data_in[5]~4 (
// Equation(s):
// \cpu_inst|ram_data_in[5]~4_combout  = (\cpu_inst|cpu_register_inst|A [5] & \cpu_inst|w_ram~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_inst|cpu_register_inst|A [5]),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[5]~4 .lut_mask = 16'hF000;
defparam \cpu_inst|ram_data_in[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[5]~4_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[5]~4_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \cpu_inst|opcode~5 (
// Equation(s):
// \cpu_inst|opcode~5_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\reset_n~input_o ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~5 .lut_mask = 16'hC808;
defparam \cpu_inst|opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \cpu_inst|operand_hi[5] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|opcode~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_hi[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[5] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \cpu_inst|Add7~24 (
// Equation(s):
// \cpu_inst|Add7~24_combout  = (\cpu_inst|cpu_register_inst|PC [13] & (\cpu_inst|Add7~23  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [13] & (!\cpu_inst|Add7~23  & VCC))
// \cpu_inst|Add7~25  = CARRY((\cpu_inst|cpu_register_inst|PC [13] & !\cpu_inst|Add7~23 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~23 ),
	.combout(\cpu_inst|Add7~24_combout ),
	.cout(\cpu_inst|Add7~25 ));
// synopsys translate_off
defparam \cpu_inst|Add7~24 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \cpu_inst|Add8~26 (
// Equation(s):
// \cpu_inst|Add8~26_combout  = (\cpu_inst|cpu_register_inst|PC [13] & (!\cpu_inst|Add8~25 )) # (!\cpu_inst|cpu_register_inst|PC [13] & ((\cpu_inst|Add8~25 ) # (GND)))
// \cpu_inst|Add8~27  = CARRY((!\cpu_inst|Add8~25 ) # (!\cpu_inst|cpu_register_inst|PC [13]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~25 ),
	.combout(\cpu_inst|Add8~26_combout ),
	.cout(\cpu_inst|Add8~27 ));
// synopsys translate_off
defparam \cpu_inst|Add8~26 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \cpu_inst|Add6~26 (
// Equation(s):
// \cpu_inst|Add6~26_combout  = (\cpu_inst|cpu_register_inst|PC [13] & (!\cpu_inst|Add6~25 )) # (!\cpu_inst|cpu_register_inst|PC [13] & ((\cpu_inst|Add6~25 ) # (GND)))
// \cpu_inst|Add6~27  = CARRY((!\cpu_inst|Add6~25 ) # (!\cpu_inst|cpu_register_inst|PC [13]))

	.dataa(\cpu_inst|cpu_register_inst|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~25 ),
	.combout(\cpu_inst|Add6~26_combout ),
	.cout(\cpu_inst|Add6~27 ));
// synopsys translate_off
defparam \cpu_inst|Add6~26 .lut_mask = 16'h5A5F;
defparam \cpu_inst|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \cpu_inst|pc_in_reg~16 (
// Equation(s):
// \cpu_inst|pc_in_reg~16_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (((\cpu_inst|cpu_register_inst|PC[8]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|cpu_register_inst|PC[8]~0_combout  & 
// (\cpu_inst|Add8~26_combout )) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|Add6~26_combout )))))

	.dataa(\cpu_inst|Add8~26_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datac(\cpu_inst|Add6~26_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~16 .lut_mask = 16'hEE30;
defparam \cpu_inst|pc_in_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \cpu_inst|pc_in_reg~17 (
// Equation(s):
// \cpu_inst|pc_in_reg~17_combout  = (\cpu_inst|pc_in_reg~16_combout  & (((\cpu_inst|Add7~24_combout ) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout )))) # (!\cpu_inst|pc_in_reg~16_combout  & (\cpu_inst|operand_hi [5] & 
// ((\cpu_inst|cpu_register_inst|PC[8]~1_combout ))))

	.dataa(\cpu_inst|operand_hi [5]),
	.datab(\cpu_inst|Add7~24_combout ),
	.datac(\cpu_inst|pc_in_reg~16_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~17 .lut_mask = 16'hCAF0;
defparam \cpu_inst|pc_in_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \cpu_inst|cpu_register_inst|PC[13] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~17_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[13] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \cpu_inst|Add2~26 (
// Equation(s):
// \cpu_inst|Add2~26_combout  = \cpu_inst|temp_pc [13] $ (\cpu_inst|Add2~25 )

	.dataa(gnd),
	.datab(\cpu_inst|temp_pc [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu_inst|Add2~25 ),
	.combout(\cpu_inst|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~26 .lut_mask = 16'h3C3C;
defparam \cpu_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \cpu_inst|Add2~28 (
// Equation(s):
// \cpu_inst|Add2~28_combout  = (\cpu_inst|always0~3_combout  & ((\cpu_inst|LessThan3~0_combout  & ((\cpu_inst|Add2~26_combout ))) # (!\cpu_inst|LessThan3~0_combout  & (\cpu_inst|Add6~26_combout )))) # (!\cpu_inst|always0~3_combout  & 
// (\cpu_inst|Add6~26_combout ))

	.dataa(\cpu_inst|Add6~26_combout ),
	.datab(\cpu_inst|always0~3_combout ),
	.datac(\cpu_inst|LessThan3~0_combout ),
	.datad(\cpu_inst|Add2~26_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Add2~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add2~28 .lut_mask = 16'hEA2A;
defparam \cpu_inst|Add2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \cpu_inst|temp_pc[13] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Add2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\cpu_inst|temp_pc[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|temp_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|temp_pc[13] .is_wysiwyg = "true";
defparam \cpu_inst|temp_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \cpu_inst|Selector18~2 (
// Equation(s):
// \cpu_inst|Selector18~2_combout  = (\cpu_inst|Selector18~0_combout  & ((\cpu_inst|temp_pc [13]) # ((\cpu_inst|Selector18~1_combout  & \cpu_inst|operand_hi [5])))) # (!\cpu_inst|Selector18~0_combout  & (((\cpu_inst|Selector18~1_combout  & 
// \cpu_inst|operand_hi [5]))))

	.dataa(\cpu_inst|Selector18~0_combout ),
	.datab(\cpu_inst|temp_pc [13]),
	.datac(\cpu_inst|Selector18~1_combout ),
	.datad(\cpu_inst|operand_hi [5]),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~2 .lut_mask = 16'hF888;
defparam \cpu_inst|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \cpu_inst|Selector18~4 (
// Equation(s):
// \cpu_inst|Selector18~4_combout  = (\cpu_inst|current_stage.READ~q  & ((\cpu_inst|Selector18~2_combout ) # ((\cpu_inst|cpu_register_inst|PC [13] & \cpu_inst|Selector18~3_combout )))) # (!\cpu_inst|current_stage.READ~q  & (\cpu_inst|cpu_register_inst|PC 
// [13] & (\cpu_inst|Selector18~3_combout )))

	.dataa(\cpu_inst|current_stage.READ~q ),
	.datab(\cpu_inst|cpu_register_inst|PC [13]),
	.datac(\cpu_inst|Selector18~3_combout ),
	.datad(\cpu_inst|Selector18~2_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~4 .lut_mask = 16'hEAC0;
defparam \cpu_inst|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \cpu_inst|Selector18~5 (
// Equation(s):
// \cpu_inst|Selector18~5_combout  = (\cpu_inst|operand_hi [5] & ((\cpu_inst|Selector19~0_combout ) # ((!\cpu_inst|current_stage.WRITEBACK~q  & \cpu_inst|Selector18~4_combout )))) # (!\cpu_inst|operand_hi [5] & (!\cpu_inst|current_stage.WRITEBACK~q  & 
// ((\cpu_inst|Selector18~4_combout ))))

	.dataa(\cpu_inst|operand_hi [5]),
	.datab(\cpu_inst|current_stage.WRITEBACK~q ),
	.datac(\cpu_inst|Selector19~0_combout ),
	.datad(\cpu_inst|Selector18~4_combout ),
	.cin(gnd),
	.combout(\cpu_inst|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Selector18~5 .lut_mask = 16'hB3A0;
defparam \cpu_inst|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|Selector18~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|Selector32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|ram16k|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \cpu_inst|ram_data_in[0]~2 (
// Equation(s):
// \cpu_inst|ram_data_in[0]~2_combout  = (\cpu_inst|cpu_register_inst|A [0] & \cpu_inst|w_ram~0_combout )

	.dataa(\cpu_inst|cpu_register_inst|A [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|w_ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|ram_data_in[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|ram_data_in[0]~2 .lut_mask = 16'hAA00;
defparam \cpu_inst|ram_data_in[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[0]~2_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\cpu_inst|ram16k|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(\cpu_inst|Selector32~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_counter[23]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu_inst|ram16k|altsyncram_component|auto_generated|rden_decode|eq_node [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|ram_data_in[0]~2_combout }),
	.portaaddr({\cpu_inst|Selector19~3_combout ,\cpu_inst|Selector20~2_combout ,\cpu_inst|Selector21~2_combout ,\cpu_inst|Selector22~2_combout ,\cpu_inst|Selector23~17_combout ,\cpu_inst|Selector24~2_combout ,\cpu_inst|Selector25~2_combout ,\cpu_inst|Selector26~2_combout ,
\cpu_inst|Selector27~2_combout ,\cpu_inst|Selector28~2_combout ,\cpu_inst|Selector29~2_combout ,\cpu_inst|Selector30~2_combout ,\cpu_inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .init_file = "program.mif";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "control_unit:cpu_inst|ram:ram16k|altsyncram:altsyncram_component|altsyncram_e2j1:auto_generated|ALTSYNCRAM";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \cpu_inst|opcode~3 (
// Equation(s):
// \cpu_inst|opcode~3_combout  = (\reset_n~input_o  & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (!\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0] & (\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\cpu_inst|ram16k|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\cpu_inst|ram16k|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\cpu_inst|opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|opcode~3 .lut_mask = 16'hE400;
defparam \cpu_inst|opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \cpu_inst|operand_hi[0] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|opcode~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_hi[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[0] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \cpu_inst|Add8~16 (
// Equation(s):
// \cpu_inst|Add8~16_combout  = (\cpu_inst|cpu_register_inst|PC [8] & (\cpu_inst|Add8~15  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [8] & (!\cpu_inst|Add8~15  & VCC))
// \cpu_inst|Add8~17  = CARRY((\cpu_inst|cpu_register_inst|PC [8] & !\cpu_inst|Add8~15 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~15 ),
	.combout(\cpu_inst|Add8~16_combout ),
	.cout(\cpu_inst|Add8~17 ));
// synopsys translate_off
defparam \cpu_inst|Add8~16 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \cpu_inst|pc_in_reg~5 (
// Equation(s):
// \cpu_inst|pc_in_reg~5_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (((\cpu_inst|cpu_register_inst|PC[8]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|cpu_register_inst|PC[8]~0_combout  & 
// (\cpu_inst|Add8~16_combout )) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|Add6~16_combout )))))

	.dataa(\cpu_inst|Add8~16_combout ),
	.datab(\cpu_inst|Add6~16_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~5 .lut_mask = 16'hFA0C;
defparam \cpu_inst|pc_in_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \cpu_inst|pc_in_reg~6 (
// Equation(s):
// \cpu_inst|pc_in_reg~6_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|pc_in_reg~5_combout  & ((\cpu_inst|Add7~14_combout ))) # (!\cpu_inst|pc_in_reg~5_combout  & (\cpu_inst|operand_hi [0])))) # 
// (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (((\cpu_inst|pc_in_reg~5_combout ))))

	.dataa(\cpu_inst|operand_hi [0]),
	.datab(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datac(\cpu_inst|pc_in_reg~5_combout ),
	.datad(\cpu_inst|Add7~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~6 .lut_mask = 16'hF838;
defparam \cpu_inst|pc_in_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \cpu_inst|cpu_register_inst|PC[8] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[8] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \cpu_inst|pc_in_reg~14 (
// Equation(s):
// \cpu_inst|pc_in_reg~14_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|operand_hi [1]) # ((\cpu_inst|cpu_register_inst|PC[8]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (((\cpu_inst|Add6~18_combout  & 
// !\cpu_inst|cpu_register_inst|PC[8]~0_combout ))))

	.dataa(\cpu_inst|operand_hi [1]),
	.datab(\cpu_inst|Add6~18_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~14 .lut_mask = 16'hF0AC;
defparam \cpu_inst|pc_in_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \cpu_inst|pc_in_reg~15 (
// Equation(s):
// \cpu_inst|pc_in_reg~15_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|pc_in_reg~14_combout  & ((\cpu_inst|Add7~16_combout ))) # (!\cpu_inst|pc_in_reg~14_combout  & (\cpu_inst|Add8~18_combout )))) # 
// (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|pc_in_reg~14_combout ))))

	.dataa(\cpu_inst|Add8~18_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datac(\cpu_inst|Add7~16_combout ),
	.datad(\cpu_inst|pc_in_reg~14_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~15 .lut_mask = 16'hF388;
defparam \cpu_inst|pc_in_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \cpu_inst|cpu_register_inst|PC[9] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[9] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \cpu_inst|pc_in_reg~22 (
// Equation(s):
// \cpu_inst|pc_in_reg~22_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (((\cpu_inst|operand_hi [2]) # (\cpu_inst|cpu_register_inst|PC[8]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (\cpu_inst|Add6~20_combout  & 
// ((!\cpu_inst|cpu_register_inst|PC[8]~0_combout ))))

	.dataa(\cpu_inst|Add6~20_combout ),
	.datab(\cpu_inst|operand_hi [2]),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~22 .lut_mask = 16'hF0CA;
defparam \cpu_inst|pc_in_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \cpu_inst|pc_in_reg~23 (
// Equation(s):
// \cpu_inst|pc_in_reg~23_combout  = (\cpu_inst|pc_in_reg~22_combout  & (((\cpu_inst|Add7~18_combout )) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout ))) # (!\cpu_inst|pc_in_reg~22_combout  & (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & 
// (\cpu_inst|Add8~20_combout )))

	.dataa(\cpu_inst|pc_in_reg~22_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datac(\cpu_inst|Add8~20_combout ),
	.datad(\cpu_inst|Add7~18_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~23 .lut_mask = 16'hEA62;
defparam \cpu_inst|pc_in_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \cpu_inst|cpu_register_inst|PC[10] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~23_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[10] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \cpu_inst|operand_hi[6] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|opcode~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_hi[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[6] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \cpu_inst|Add6~28 (
// Equation(s):
// \cpu_inst|Add6~28_combout  = (\cpu_inst|cpu_register_inst|PC [14] & (\cpu_inst|Add6~27  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [14] & (!\cpu_inst|Add6~27  & VCC))
// \cpu_inst|Add6~29  = CARRY((\cpu_inst|cpu_register_inst|PC [14] & !\cpu_inst|Add6~27 ))

	.dataa(\cpu_inst|cpu_register_inst|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add6~27 ),
	.combout(\cpu_inst|Add6~28_combout ),
	.cout(\cpu_inst|Add6~29 ));
// synopsys translate_off
defparam \cpu_inst|Add6~28 .lut_mask = 16'hA50A;
defparam \cpu_inst|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \cpu_inst|Add8~28 (
// Equation(s):
// \cpu_inst|Add8~28_combout  = (\cpu_inst|cpu_register_inst|PC [14] & (\cpu_inst|Add8~27  $ (GND))) # (!\cpu_inst|cpu_register_inst|PC [14] & (!\cpu_inst|Add8~27  & VCC))
// \cpu_inst|Add8~29  = CARRY((\cpu_inst|cpu_register_inst|PC [14] & !\cpu_inst|Add8~27 ))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add8~27 ),
	.combout(\cpu_inst|Add8~28_combout ),
	.cout(\cpu_inst|Add8~29 ));
// synopsys translate_off
defparam \cpu_inst|Add8~28 .lut_mask = 16'hC30C;
defparam \cpu_inst|Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \cpu_inst|pc_in_reg~24 (
// Equation(s):
// \cpu_inst|pc_in_reg~24_combout  = (\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (((\cpu_inst|Add8~28_combout ) # (\cpu_inst|cpu_register_inst|PC[8]~1_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & (\cpu_inst|Add6~28_combout  & 
// ((!\cpu_inst|cpu_register_inst|PC[8]~1_combout ))))

	.dataa(\cpu_inst|Add6~28_combout ),
	.datab(\cpu_inst|Add8~28_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~24 .lut_mask = 16'hF0CA;
defparam \cpu_inst|pc_in_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \cpu_inst|Add7~26 (
// Equation(s):
// \cpu_inst|Add7~26_combout  = (\cpu_inst|cpu_register_inst|PC [14] & (!\cpu_inst|Add7~25 )) # (!\cpu_inst|cpu_register_inst|PC [14] & ((\cpu_inst|Add7~25 ) # (GND)))
// \cpu_inst|Add7~27  = CARRY((!\cpu_inst|Add7~25 ) # (!\cpu_inst|cpu_register_inst|PC [14]))

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_inst|Add7~25 ),
	.combout(\cpu_inst|Add7~26_combout ),
	.cout(\cpu_inst|Add7~27 ));
// synopsys translate_off
defparam \cpu_inst|Add7~26 .lut_mask = 16'h3C3F;
defparam \cpu_inst|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \cpu_inst|pc_in_reg~25 (
// Equation(s):
// \cpu_inst|pc_in_reg~25_combout  = (\cpu_inst|pc_in_reg~24_combout  & (((\cpu_inst|Add7~26_combout ) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout )))) # (!\cpu_inst|pc_in_reg~24_combout  & (\cpu_inst|operand_hi [6] & 
// ((\cpu_inst|cpu_register_inst|PC[8]~1_combout ))))

	.dataa(\cpu_inst|operand_hi [6]),
	.datab(\cpu_inst|pc_in_reg~24_combout ),
	.datac(\cpu_inst|Add7~26_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~25 .lut_mask = 16'hE2CC;
defparam \cpu_inst|pc_in_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \cpu_inst|cpu_register_inst|PC[14] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~25_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[14] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[0]~20 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[0]~20_combout  = \monitor_logic|sled_inst|scan_count [0] $ (VCC)
// \monitor_logic|sled_inst|scan_count[0]~21  = CARRY(\monitor_logic|sled_inst|scan_count [0])

	.dataa(\monitor_logic|sled_inst|scan_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|scan_count[0]~20_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[0]~21 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[0]~20 .lut_mask = 16'h55AA;
defparam \monitor_logic|sled_inst|scan_count[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~1 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~1_combout  = (\monitor_logic|sled_inst|scan_count [0]) # ((\monitor_logic|sled_inst|scan_count [2]) # ((\monitor_logic|sled_inst|scan_count [1]) # (\monitor_logic|sled_inst|scan_count [3])))

	.dataa(\monitor_logic|sled_inst|scan_count [0]),
	.datab(\monitor_logic|sled_inst|scan_count [2]),
	.datac(\monitor_logic|sled_inst|scan_count [1]),
	.datad(\monitor_logic|sled_inst|scan_count [3]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~1 .lut_mask = 16'hFFFE;
defparam \monitor_logic|sled_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~2 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~2_combout  = (\monitor_logic|sled_inst|scan_count [7]) # (((\monitor_logic|sled_inst|scan_count [5]) # (!\monitor_logic|sled_inst|scan_count [6])) # (!\monitor_logic|sled_inst|scan_count [4]))

	.dataa(\monitor_logic|sled_inst|scan_count [7]),
	.datab(\monitor_logic|sled_inst|scan_count [4]),
	.datac(\monitor_logic|sled_inst|scan_count [5]),
	.datad(\monitor_logic|sled_inst|scan_count [6]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~2 .lut_mask = 16'hFBFF;
defparam \monitor_logic|sled_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~3 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~3_combout  = (((\monitor_logic|sled_inst|scan_count [11]) # (\monitor_logic|sled_inst|scan_count [10])) # (!\monitor_logic|sled_inst|scan_count [8])) # (!\monitor_logic|sled_inst|scan_count [9])

	.dataa(\monitor_logic|sled_inst|scan_count [9]),
	.datab(\monitor_logic|sled_inst|scan_count [8]),
	.datac(\monitor_logic|sled_inst|scan_count [11]),
	.datad(\monitor_logic|sled_inst|scan_count [10]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~3 .lut_mask = 16'hFFF7;
defparam \monitor_logic|sled_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~4 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~4_combout  = (((\monitor_logic|sled_inst|scan_count [12]) # (\monitor_logic|sled_inst|scan_count [13])) # (!\monitor_logic|sled_inst|scan_count [14])) # (!\monitor_logic|sled_inst|scan_count [15])

	.dataa(\monitor_logic|sled_inst|scan_count [15]),
	.datab(\monitor_logic|sled_inst|scan_count [14]),
	.datac(\monitor_logic|sled_inst|scan_count [12]),
	.datad(\monitor_logic|sled_inst|scan_count [13]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~4 .lut_mask = 16'hFFF7;
defparam \monitor_logic|sled_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~5 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~5_combout  = (\monitor_logic|sled_inst|Equal0~1_combout ) # ((\monitor_logic|sled_inst|Equal0~2_combout ) # ((\monitor_logic|sled_inst|Equal0~3_combout ) # (\monitor_logic|sled_inst|Equal0~4_combout )))

	.dataa(\monitor_logic|sled_inst|Equal0~1_combout ),
	.datab(\monitor_logic|sled_inst|Equal0~2_combout ),
	.datac(\monitor_logic|sled_inst|Equal0~3_combout ),
	.datad(\monitor_logic|sled_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~5 .lut_mask = 16'hFFFE;
defparam \monitor_logic|sled_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \monitor_logic|sled_inst|digit_idx[0]~1 (
// Equation(s):
// \monitor_logic|sled_inst|digit_idx[0]~1_combout  = ((!\monitor_logic|sled_inst|Equal0~0_combout  & !\monitor_logic|sled_inst|Equal0~5_combout )) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\monitor_logic|sled_inst|Equal0~0_combout ),
	.datad(\monitor_logic|sled_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|digit_idx[0]~1 .lut_mask = 16'h555F;
defparam \monitor_logic|sled_inst|digit_idx[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \monitor_logic|sled_inst|scan_count[0] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[0] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[1]~22 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[1]~22_combout  = (\monitor_logic|sled_inst|scan_count [1] & (!\monitor_logic|sled_inst|scan_count[0]~21 )) # (!\monitor_logic|sled_inst|scan_count [1] & ((\monitor_logic|sled_inst|scan_count[0]~21 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[1]~23  = CARRY((!\monitor_logic|sled_inst|scan_count[0]~21 ) # (!\monitor_logic|sled_inst|scan_count [1]))

	.dataa(\monitor_logic|sled_inst|scan_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[0]~21 ),
	.combout(\monitor_logic|sled_inst|scan_count[1]~22_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[1]~23 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[1]~22 .lut_mask = 16'h5A5F;
defparam \monitor_logic|sled_inst|scan_count[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N15
dffeas \monitor_logic|sled_inst|scan_count[1] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[1] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[2]~24 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[2]~24_combout  = (\monitor_logic|sled_inst|scan_count [2] & (\monitor_logic|sled_inst|scan_count[1]~23  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [2] & (!\monitor_logic|sled_inst|scan_count[1]~23  & VCC))
// \monitor_logic|sled_inst|scan_count[2]~25  = CARRY((\monitor_logic|sled_inst|scan_count [2] & !\monitor_logic|sled_inst|scan_count[1]~23 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[1]~23 ),
	.combout(\monitor_logic|sled_inst|scan_count[2]~24_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[2]~25 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[2]~24 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \monitor_logic|sled_inst|scan_count[2] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[2] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[3]~26 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[3]~26_combout  = (\monitor_logic|sled_inst|scan_count [3] & (!\monitor_logic|sled_inst|scan_count[2]~25 )) # (!\monitor_logic|sled_inst|scan_count [3] & ((\monitor_logic|sled_inst|scan_count[2]~25 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[3]~27  = CARRY((!\monitor_logic|sled_inst|scan_count[2]~25 ) # (!\monitor_logic|sled_inst|scan_count [3]))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[2]~25 ),
	.combout(\monitor_logic|sled_inst|scan_count[3]~26_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[3]~27 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[3]~26 .lut_mask = 16'h3C3F;
defparam \monitor_logic|sled_inst|scan_count[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \monitor_logic|sled_inst|scan_count[3] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[3] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[4]~28 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[4]~28_combout  = (\monitor_logic|sled_inst|scan_count [4] & (\monitor_logic|sled_inst|scan_count[3]~27  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [4] & (!\monitor_logic|sled_inst|scan_count[3]~27  & VCC))
// \monitor_logic|sled_inst|scan_count[4]~29  = CARRY((\monitor_logic|sled_inst|scan_count [4] & !\monitor_logic|sled_inst|scan_count[3]~27 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[3]~27 ),
	.combout(\monitor_logic|sled_inst|scan_count[4]~28_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[4]~29 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[4]~28 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \monitor_logic|sled_inst|scan_count[4] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[4] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[5]~30 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[5]~30_combout  = (\monitor_logic|sled_inst|scan_count [5] & (!\monitor_logic|sled_inst|scan_count[4]~29 )) # (!\monitor_logic|sled_inst|scan_count [5] & ((\monitor_logic|sled_inst|scan_count[4]~29 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[5]~31  = CARRY((!\monitor_logic|sled_inst|scan_count[4]~29 ) # (!\monitor_logic|sled_inst|scan_count [5]))

	.dataa(\monitor_logic|sled_inst|scan_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[4]~29 ),
	.combout(\monitor_logic|sled_inst|scan_count[5]~30_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[5]~31 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[5]~30 .lut_mask = 16'h5A5F;
defparam \monitor_logic|sled_inst|scan_count[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N23
dffeas \monitor_logic|sled_inst|scan_count[5] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[5] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[6]~32 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[6]~32_combout  = (\monitor_logic|sled_inst|scan_count [6] & (\monitor_logic|sled_inst|scan_count[5]~31  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [6] & (!\monitor_logic|sled_inst|scan_count[5]~31  & VCC))
// \monitor_logic|sled_inst|scan_count[6]~33  = CARRY((\monitor_logic|sled_inst|scan_count [6] & !\monitor_logic|sled_inst|scan_count[5]~31 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[5]~31 ),
	.combout(\monitor_logic|sled_inst|scan_count[6]~32_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[6]~33 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[6]~32 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \monitor_logic|sled_inst|scan_count[6] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[6] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[7]~34 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[7]~34_combout  = (\monitor_logic|sled_inst|scan_count [7] & (!\monitor_logic|sled_inst|scan_count[6]~33 )) # (!\monitor_logic|sled_inst|scan_count [7] & ((\monitor_logic|sled_inst|scan_count[6]~33 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[7]~35  = CARRY((!\monitor_logic|sled_inst|scan_count[6]~33 ) # (!\monitor_logic|sled_inst|scan_count [7]))

	.dataa(\monitor_logic|sled_inst|scan_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[6]~33 ),
	.combout(\monitor_logic|sled_inst|scan_count[7]~34_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[7]~35 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[7]~34 .lut_mask = 16'h5A5F;
defparam \monitor_logic|sled_inst|scan_count[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N27
dffeas \monitor_logic|sled_inst|scan_count[7] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[7] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[8]~36 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[8]~36_combout  = (\monitor_logic|sled_inst|scan_count [8] & (\monitor_logic|sled_inst|scan_count[7]~35  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [8] & (!\monitor_logic|sled_inst|scan_count[7]~35  & VCC))
// \monitor_logic|sled_inst|scan_count[8]~37  = CARRY((\monitor_logic|sled_inst|scan_count [8] & !\monitor_logic|sled_inst|scan_count[7]~35 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[7]~35 ),
	.combout(\monitor_logic|sled_inst|scan_count[8]~36_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[8]~37 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[8]~36 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \monitor_logic|sled_inst|scan_count[8] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[8] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[9]~38 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[9]~38_combout  = (\monitor_logic|sled_inst|scan_count [9] & (!\monitor_logic|sled_inst|scan_count[8]~37 )) # (!\monitor_logic|sled_inst|scan_count [9] & ((\monitor_logic|sled_inst|scan_count[8]~37 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[9]~39  = CARRY((!\monitor_logic|sled_inst|scan_count[8]~37 ) # (!\monitor_logic|sled_inst|scan_count [9]))

	.dataa(\monitor_logic|sled_inst|scan_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[8]~37 ),
	.combout(\monitor_logic|sled_inst|scan_count[9]~38_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[9]~39 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[9]~38 .lut_mask = 16'h5A5F;
defparam \monitor_logic|sled_inst|scan_count[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N31
dffeas \monitor_logic|sled_inst|scan_count[9] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[9] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[10]~40 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[10]~40_combout  = (\monitor_logic|sled_inst|scan_count [10] & (\monitor_logic|sled_inst|scan_count[9]~39  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [10] & (!\monitor_logic|sled_inst|scan_count[9]~39  & VCC))
// \monitor_logic|sled_inst|scan_count[10]~41  = CARRY((\monitor_logic|sled_inst|scan_count [10] & !\monitor_logic|sled_inst|scan_count[9]~39 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[9]~39 ),
	.combout(\monitor_logic|sled_inst|scan_count[10]~40_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[10]~41 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[10]~40 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y14_N1
dffeas \monitor_logic|sled_inst|scan_count[10] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[10] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[11]~42 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[11]~42_combout  = (\monitor_logic|sled_inst|scan_count [11] & (!\monitor_logic|sled_inst|scan_count[10]~41 )) # (!\monitor_logic|sled_inst|scan_count [11] & ((\monitor_logic|sled_inst|scan_count[10]~41 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[11]~43  = CARRY((!\monitor_logic|sled_inst|scan_count[10]~41 ) # (!\monitor_logic|sled_inst|scan_count [11]))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[10]~41 ),
	.combout(\monitor_logic|sled_inst|scan_count[11]~42_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[11]~43 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[11]~42 .lut_mask = 16'h3C3F;
defparam \monitor_logic|sled_inst|scan_count[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y14_N3
dffeas \monitor_logic|sled_inst|scan_count[11] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[11] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[12]~44 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[12]~44_combout  = (\monitor_logic|sled_inst|scan_count [12] & (\monitor_logic|sled_inst|scan_count[11]~43  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [12] & (!\monitor_logic|sled_inst|scan_count[11]~43  & VCC))
// \monitor_logic|sled_inst|scan_count[12]~45  = CARRY((\monitor_logic|sled_inst|scan_count [12] & !\monitor_logic|sled_inst|scan_count[11]~43 ))

	.dataa(\monitor_logic|sled_inst|scan_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[11]~43 ),
	.combout(\monitor_logic|sled_inst|scan_count[12]~44_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[12]~45 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[12]~44 .lut_mask = 16'hA50A;
defparam \monitor_logic|sled_inst|scan_count[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y14_N5
dffeas \monitor_logic|sled_inst|scan_count[12] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[12] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[13]~46 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[13]~46_combout  = (\monitor_logic|sled_inst|scan_count [13] & (!\monitor_logic|sled_inst|scan_count[12]~45 )) # (!\monitor_logic|sled_inst|scan_count [13] & ((\monitor_logic|sled_inst|scan_count[12]~45 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[13]~47  = CARRY((!\monitor_logic|sled_inst|scan_count[12]~45 ) # (!\monitor_logic|sled_inst|scan_count [13]))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[12]~45 ),
	.combout(\monitor_logic|sled_inst|scan_count[13]~46_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[13]~47 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[13]~46 .lut_mask = 16'h3C3F;
defparam \monitor_logic|sled_inst|scan_count[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y14_N7
dffeas \monitor_logic|sled_inst|scan_count[13] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[13] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[14]~48 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[14]~48_combout  = (\monitor_logic|sled_inst|scan_count [14] & (\monitor_logic|sled_inst|scan_count[13]~47  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [14] & (!\monitor_logic|sled_inst|scan_count[13]~47  & VCC))
// \monitor_logic|sled_inst|scan_count[14]~49  = CARRY((\monitor_logic|sled_inst|scan_count [14] & !\monitor_logic|sled_inst|scan_count[13]~47 ))

	.dataa(\monitor_logic|sled_inst|scan_count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[13]~47 ),
	.combout(\monitor_logic|sled_inst|scan_count[14]~48_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[14]~49 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[14]~48 .lut_mask = 16'hA50A;
defparam \monitor_logic|sled_inst|scan_count[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y14_N9
dffeas \monitor_logic|sled_inst|scan_count[14] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[14] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[15]~50 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[15]~50_combout  = (\monitor_logic|sled_inst|scan_count [15] & (!\monitor_logic|sled_inst|scan_count[14]~49 )) # (!\monitor_logic|sled_inst|scan_count [15] & ((\monitor_logic|sled_inst|scan_count[14]~49 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[15]~51  = CARRY((!\monitor_logic|sled_inst|scan_count[14]~49 ) # (!\monitor_logic|sled_inst|scan_count [15]))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[14]~49 ),
	.combout(\monitor_logic|sled_inst|scan_count[15]~50_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[15]~51 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[15]~50 .lut_mask = 16'h3C3F;
defparam \monitor_logic|sled_inst|scan_count[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y14_N11
dffeas \monitor_logic|sled_inst|scan_count[15] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[15] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[16]~52 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[16]~52_combout  = (\monitor_logic|sled_inst|scan_count [16] & (\monitor_logic|sled_inst|scan_count[15]~51  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [16] & (!\monitor_logic|sled_inst|scan_count[15]~51  & VCC))
// \monitor_logic|sled_inst|scan_count[16]~53  = CARRY((\monitor_logic|sled_inst|scan_count [16] & !\monitor_logic|sled_inst|scan_count[15]~51 ))

	.dataa(\monitor_logic|sled_inst|scan_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[15]~51 ),
	.combout(\monitor_logic|sled_inst|scan_count[16]~52_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[16]~53 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[16]~52 .lut_mask = 16'hA50A;
defparam \monitor_logic|sled_inst|scan_count[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y14_N13
dffeas \monitor_logic|sled_inst|scan_count[16] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[16] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[17]~54 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[17]~54_combout  = (\monitor_logic|sled_inst|scan_count [17] & (!\monitor_logic|sled_inst|scan_count[16]~53 )) # (!\monitor_logic|sled_inst|scan_count [17] & ((\monitor_logic|sled_inst|scan_count[16]~53 ) # (GND)))
// \monitor_logic|sled_inst|scan_count[17]~55  = CARRY((!\monitor_logic|sled_inst|scan_count[16]~53 ) # (!\monitor_logic|sled_inst|scan_count [17]))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[16]~53 ),
	.combout(\monitor_logic|sled_inst|scan_count[17]~54_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[17]~55 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[17]~54 .lut_mask = 16'h3C3F;
defparam \monitor_logic|sled_inst|scan_count[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y14_N15
dffeas \monitor_logic|sled_inst|scan_count[17] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[17] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[18]~56 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[18]~56_combout  = (\monitor_logic|sled_inst|scan_count [18] & (\monitor_logic|sled_inst|scan_count[17]~55  $ (GND))) # (!\monitor_logic|sled_inst|scan_count [18] & (!\monitor_logic|sled_inst|scan_count[17]~55  & VCC))
// \monitor_logic|sled_inst|scan_count[18]~57  = CARRY((\monitor_logic|sled_inst|scan_count [18] & !\monitor_logic|sled_inst|scan_count[17]~55 ))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|scan_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\monitor_logic|sled_inst|scan_count[17]~55 ),
	.combout(\monitor_logic|sled_inst|scan_count[18]~56_combout ),
	.cout(\monitor_logic|sled_inst|scan_count[18]~57 ));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[18]~56 .lut_mask = 16'hC30C;
defparam \monitor_logic|sled_inst|scan_count[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y14_N17
dffeas \monitor_logic|sled_inst|scan_count[18] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[18] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \monitor_logic|sled_inst|scan_count[19]~58 (
// Equation(s):
// \monitor_logic|sled_inst|scan_count[19]~58_combout  = \monitor_logic|sled_inst|scan_count[18]~57  $ (\monitor_logic|sled_inst|scan_count [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\monitor_logic|sled_inst|scan_count [19]),
	.cin(\monitor_logic|sled_inst|scan_count[18]~57 ),
	.combout(\monitor_logic|sled_inst|scan_count[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[19]~58 .lut_mask = 16'h0FF0;
defparam \monitor_logic|sled_inst|scan_count[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y14_N19
dffeas \monitor_logic|sled_inst|scan_count[19] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|scan_count[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|scan_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|scan_count[19] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|scan_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \monitor_logic|sled_inst|Equal0~0 (
// Equation(s):
// \monitor_logic|sled_inst|Equal0~0_combout  = (\monitor_logic|sled_inst|scan_count [16]) # ((\monitor_logic|sled_inst|scan_count [18]) # ((\monitor_logic|sled_inst|scan_count [17]) # (\monitor_logic|sled_inst|scan_count [19])))

	.dataa(\monitor_logic|sled_inst|scan_count [16]),
	.datab(\monitor_logic|sled_inst|scan_count [18]),
	.datac(\monitor_logic|sled_inst|scan_count [17]),
	.datad(\monitor_logic|sled_inst|scan_count [19]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Equal0~0 .lut_mask = 16'hFFFE;
defparam \monitor_logic|sled_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \monitor_logic|sled_inst|digit_idx[0]~0 (
// Equation(s):
// \monitor_logic|sled_inst|digit_idx[0]~0_combout  = (\reset_n~input_o  & (\monitor_logic|sled_inst|digit_idx [0] $ (((!\monitor_logic|sled_inst|Equal0~0_combout  & !\monitor_logic|sled_inst|Equal0~5_combout )))))

	.dataa(\reset_n~input_o ),
	.datab(\monitor_logic|sled_inst|Equal0~0_combout ),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(\monitor_logic|sled_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|digit_idx[0]~0 .lut_mask = 16'hA082;
defparam \monitor_logic|sled_inst|digit_idx[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \monitor_logic|sled_inst|digit_idx[0] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|digit_idx[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|digit_idx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|digit_idx[0] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|digit_idx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1~2 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~2_combout  = (\monitor_logic|sled_inst|digit_idx [0] & (\cpu_inst|cpu_register_inst|PC [10])) # (!\monitor_logic|sled_inst|digit_idx [0] & ((\cpu_inst|cpu_register_inst|PC [14])))

	.dataa(\cpu_inst|cpu_register_inst|PC [10]),
	.datab(\cpu_inst|cpu_register_inst|PC [14]),
	.datac(gnd),
	.datad(\monitor_logic|sled_inst|digit_idx [0]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1~2 .lut_mask = 16'hAACC;
defparam \monitor_logic|sled_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \monitor_logic|sled_inst|Add1~0 (
// Equation(s):
// \monitor_logic|sled_inst|Add1~0_combout  = \monitor_logic|sled_inst|digit_idx [1] $ (\monitor_logic|sled_inst|digit_idx [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\monitor_logic|sled_inst|digit_idx [1]),
	.datad(\monitor_logic|sled_inst|digit_idx [0]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Add1~0 .lut_mask = 16'h0FF0;
defparam \monitor_logic|sled_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \monitor_logic|sled_inst|digit_idx[1] (
	.clk(\clk_50mhz~inputclkctrl_outclk ),
	.d(\monitor_logic|sled_inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\monitor_logic|sled_inst|digit_idx[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitor_logic|sled_inst|digit_idx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \monitor_logic|sled_inst|digit_idx[1] .is_wysiwyg = "true";
defparam \monitor_logic|sled_inst|digit_idx[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \btn_n[1]~input (
	.i(btn_n[1]),
	.ibar(gnd),
	.o(\btn_n[1]~input_o ));
// synopsys translate_off
defparam \btn_n[1]~input .bus_hold = "false";
defparam \btn_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \btn_n[0]~input (
	.i(btn_n[0]),
	.ibar(gnd),
	.o(\btn_n[0]~input_o ));
// synopsys translate_off
defparam \btn_n[0]~input .bus_hold = "false";
defparam \btn_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \monitor_logic|display_value[15]~0 (
// Equation(s):
// \monitor_logic|display_value[15]~0_combout  = (\btn_n[1]~input_o ) # (!\btn_n[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\btn_n[1]~input_o ),
	.datad(\btn_n[0]~input_o ),
	.cin(gnd),
	.combout(\monitor_logic|display_value[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|display_value[15]~0 .lut_mask = 16'hF0FF;
defparam \monitor_logic|display_value[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1~0 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~0_combout  = (\monitor_logic|sled_inst|digit_idx [0] & ((\cpu_inst|cpu_register_inst|A [2]) # ((\monitor_logic|display_value[15]~0_combout )))) # (!\monitor_logic|sled_inst|digit_idx [0] & 
// (((!\monitor_logic|display_value[15]~0_combout  & \cpu_inst|cpu_register_inst|A [6]))))

	.dataa(\monitor_logic|sled_inst|digit_idx [0]),
	.datab(\cpu_inst|cpu_register_inst|A [2]),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|A [6]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1~0 .lut_mask = 16'hADA8;
defparam \monitor_logic|sled_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1~1 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~1_combout  = (\monitor_logic|display_value[15]~0_combout  & ((\monitor_logic|sled_inst|Mux1~0_combout  & ((\cpu_inst|cpu_register_inst|PC [2]))) # (!\monitor_logic|sled_inst|Mux1~0_combout  & (\cpu_inst|cpu_register_inst|PC 
// [6])))) # (!\monitor_logic|display_value[15]~0_combout  & (((\monitor_logic|sled_inst|Mux1~0_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [6]),
	.datab(\cpu_inst|cpu_register_inst|PC [2]),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\monitor_logic|sled_inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1~1 .lut_mask = 16'hCFA0;
defparam \monitor_logic|sled_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux1~3 (
// Equation(s):
// \monitor_logic|sled_inst|Mux1~3_combout  = (\monitor_logic|sled_inst|digit_idx [1] & (((\monitor_logic|sled_inst|Mux1~1_combout )))) # (!\monitor_logic|sled_inst|digit_idx [1] & (\monitor_logic|sled_inst|Mux1~2_combout  & 
// (\monitor_logic|display_value[15]~0_combout )))

	.dataa(\monitor_logic|sled_inst|Mux1~2_combout ),
	.datab(\monitor_logic|sled_inst|digit_idx [1]),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\monitor_logic|sled_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux1~3 .lut_mask = 16'hEC20;
defparam \monitor_logic|sled_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2~0 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~0_combout  = (\monitor_logic|display_value[15]~0_combout  & (((\monitor_logic|sled_inst|digit_idx [0])))) # (!\monitor_logic|display_value[15]~0_combout  & ((\monitor_logic|sled_inst|digit_idx [0] & 
// ((\cpu_inst|cpu_register_inst|A [1]))) # (!\monitor_logic|sled_inst|digit_idx [0] & (\cpu_inst|cpu_register_inst|A [5]))))

	.dataa(\cpu_inst|cpu_register_inst|A [5]),
	.datab(\cpu_inst|cpu_register_inst|A [1]),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\monitor_logic|sled_inst|digit_idx [0]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2~0 .lut_mask = 16'hFC0A;
defparam \monitor_logic|sled_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2~1 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~1_combout  = (\monitor_logic|display_value[15]~0_combout  & ((\monitor_logic|sled_inst|Mux2~0_combout  & ((\cpu_inst|cpu_register_inst|PC [1]))) # (!\monitor_logic|sled_inst|Mux2~0_combout  & (\cpu_inst|cpu_register_inst|PC 
// [5])))) # (!\monitor_logic|display_value[15]~0_combout  & (((\monitor_logic|sled_inst|Mux2~0_combout ))))

	.dataa(\cpu_inst|cpu_register_inst|PC [5]),
	.datab(\cpu_inst|cpu_register_inst|PC [1]),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\monitor_logic|sled_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2~1 .lut_mask = 16'hCFA0;
defparam \monitor_logic|sled_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2~2 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~2_combout  = (\monitor_logic|sled_inst|digit_idx [0] & ((\cpu_inst|cpu_register_inst|PC [9]))) # (!\monitor_logic|sled_inst|digit_idx [0] & (\cpu_inst|cpu_register_inst|PC [13]))

	.dataa(gnd),
	.datab(\monitor_logic|sled_inst|digit_idx [0]),
	.datac(\cpu_inst|cpu_register_inst|PC [13]),
	.datad(\cpu_inst|cpu_register_inst|PC [9]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2~2 .lut_mask = 16'hFC30;
defparam \monitor_logic|sled_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux2~3 (
// Equation(s):
// \monitor_logic|sled_inst|Mux2~3_combout  = (\monitor_logic|sled_inst|digit_idx [1] & (\monitor_logic|sled_inst|Mux2~1_combout )) # (!\monitor_logic|sled_inst|digit_idx [1] & (((\monitor_logic|display_value[15]~0_combout  & 
// \monitor_logic|sled_inst|Mux2~2_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux2~1_combout ),
	.datab(\monitor_logic|sled_inst|digit_idx [1]),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\monitor_logic|sled_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux2~3 .lut_mask = 16'hB888;
defparam \monitor_logic|sled_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~2 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~2_combout  = (\monitor_logic|sled_inst|digit_idx [0] & ((\cpu_inst|cpu_register_inst|PC [8]))) # (!\monitor_logic|sled_inst|digit_idx [0] & (!\cpu_inst|cpu_register_inst|PC [12]))

	.dataa(\monitor_logic|sled_inst|digit_idx [0]),
	.datab(gnd),
	.datac(\cpu_inst|cpu_register_inst|PC [12]),
	.datad(\cpu_inst|cpu_register_inst|PC [8]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~2 .lut_mask = 16'hAF05;
defparam \monitor_logic|sled_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~0 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~0_combout  = (\monitor_logic|sled_inst|digit_idx [0] & ((\cpu_inst|cpu_register_inst|A [0]) # ((\monitor_logic|display_value[15]~0_combout )))) # (!\monitor_logic|sled_inst|digit_idx [0] & 
// (((!\monitor_logic|display_value[15]~0_combout  & \cpu_inst|cpu_register_inst|A [4]))))

	.dataa(\monitor_logic|sled_inst|digit_idx [0]),
	.datab(\cpu_inst|cpu_register_inst|A [0]),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|A [4]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~0 .lut_mask = 16'hADA8;
defparam \monitor_logic|sled_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~1 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~1_combout  = (\monitor_logic|sled_inst|Mux3~0_combout  & (((\cpu_inst|cpu_register_inst|PC [0]) # (!\monitor_logic|display_value[15]~0_combout )))) # (!\monitor_logic|sled_inst|Mux3~0_combout  & 
// (\cpu_inst|cpu_register_inst|PC [4] & (\monitor_logic|display_value[15]~0_combout )))

	.dataa(\monitor_logic|sled_inst|Mux3~0_combout ),
	.datab(\cpu_inst|cpu_register_inst|PC [4]),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC [0]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~1 .lut_mask = 16'hEA4A;
defparam \monitor_logic|sled_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux3~3 (
// Equation(s):
// \monitor_logic|sled_inst|Mux3~3_combout  = (\monitor_logic|sled_inst|digit_idx [1] & (((\monitor_logic|sled_inst|Mux3~1_combout )))) # (!\monitor_logic|sled_inst|digit_idx [1] & (\monitor_logic|sled_inst|Mux3~2_combout  & 
// ((\monitor_logic|display_value[15]~0_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux3~2_combout ),
	.datab(\monitor_logic|sled_inst|Mux3~1_combout ),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\monitor_logic|sled_inst|digit_idx [1]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux3~3 .lut_mask = 16'hCCA0;
defparam \monitor_logic|sled_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \cpu_inst|operand_hi[7] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|opcode~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|operand_hi[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|operand_hi [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|operand_hi[7] .is_wysiwyg = "true";
defparam \cpu_inst|operand_hi[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \cpu_inst|Add7~28 (
// Equation(s):
// \cpu_inst|Add7~28_combout  = \cpu_inst|cpu_register_inst|PC [15] $ (!\cpu_inst|Add7~27 )

	.dataa(gnd),
	.datab(\cpu_inst|cpu_register_inst|PC [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu_inst|Add7~27 ),
	.combout(\cpu_inst|Add7~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add7~28 .lut_mask = 16'hC3C3;
defparam \cpu_inst|Add7~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \cpu_inst|Add8~30 (
// Equation(s):
// \cpu_inst|Add8~30_combout  = \cpu_inst|Add8~29  $ (\cpu_inst|cpu_register_inst|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|cpu_register_inst|PC [15]),
	.cin(\cpu_inst|Add8~29 ),
	.combout(\cpu_inst|Add8~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add8~30 .lut_mask = 16'h0FF0;
defparam \cpu_inst|Add8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \cpu_inst|Add6~30 (
// Equation(s):
// \cpu_inst|Add6~30_combout  = \cpu_inst|Add6~29  $ (\cpu_inst|cpu_register_inst|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_inst|cpu_register_inst|PC [15]),
	.cin(\cpu_inst|Add6~29 ),
	.combout(\cpu_inst|Add6~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|Add6~30 .lut_mask = 16'h0FF0;
defparam \cpu_inst|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \cpu_inst|pc_in_reg~32 (
// Equation(s):
// \cpu_inst|pc_in_reg~32_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (((\cpu_inst|cpu_register_inst|PC[8]~0_combout )))) # (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|cpu_register_inst|PC[8]~0_combout  & 
// (\cpu_inst|Add8~30_combout )) # (!\cpu_inst|cpu_register_inst|PC[8]~0_combout  & ((\cpu_inst|Add6~30_combout )))))

	.dataa(\cpu_inst|Add8~30_combout ),
	.datab(\cpu_inst|Add6~30_combout ),
	.datac(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC[8]~0_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~32 .lut_mask = 16'hFA0C;
defparam \cpu_inst|pc_in_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \cpu_inst|pc_in_reg~33 (
// Equation(s):
// \cpu_inst|pc_in_reg~33_combout  = (\cpu_inst|cpu_register_inst|PC[8]~1_combout  & ((\cpu_inst|pc_in_reg~32_combout  & ((\cpu_inst|Add7~28_combout ))) # (!\cpu_inst|pc_in_reg~32_combout  & (\cpu_inst|operand_hi [7])))) # 
// (!\cpu_inst|cpu_register_inst|PC[8]~1_combout  & (((\cpu_inst|pc_in_reg~32_combout ))))

	.dataa(\cpu_inst|operand_hi [7]),
	.datab(\cpu_inst|cpu_register_inst|PC[8]~1_combout ),
	.datac(\cpu_inst|Add7~28_combout ),
	.datad(\cpu_inst|pc_in_reg~32_combout ),
	.cin(gnd),
	.combout(\cpu_inst|pc_in_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_inst|pc_in_reg~33 .lut_mask = 16'hF388;
defparam \cpu_inst|pc_in_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \cpu_inst|cpu_register_inst|PC[15] (
	.clk(\clk_counter[23]~clkctrl_outclk ),
	.d(\cpu_inst|pc_in_reg~33_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|current_stage.WRITEBACK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|cpu_register_inst|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|cpu_register_inst|PC[15] .is_wysiwyg = "true";
defparam \cpu_inst|cpu_register_inst|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0~2 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~2_combout  = (\monitor_logic|sled_inst|digit_idx [0] & ((\cpu_inst|cpu_register_inst|PC [11]))) # (!\monitor_logic|sled_inst|digit_idx [0] & (\cpu_inst|cpu_register_inst|PC [15]))

	.dataa(\cpu_inst|cpu_register_inst|PC [15]),
	.datab(\monitor_logic|sled_inst|digit_idx [0]),
	.datac(gnd),
	.datad(\cpu_inst|cpu_register_inst|PC [11]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0~2 .lut_mask = 16'hEE22;
defparam \monitor_logic|sled_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0~0 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~0_combout  = (\monitor_logic|display_value[15]~0_combout  & (((\monitor_logic|sled_inst|digit_idx [0])))) # (!\monitor_logic|display_value[15]~0_combout  & ((\monitor_logic|sled_inst|digit_idx [0] & 
// ((\cpu_inst|cpu_register_inst|A [3]))) # (!\monitor_logic|sled_inst|digit_idx [0] & (\cpu_inst|cpu_register_inst|A [7]))))

	.dataa(\cpu_inst|cpu_register_inst|A [7]),
	.datab(\cpu_inst|cpu_register_inst|A [3]),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\monitor_logic|sled_inst|digit_idx [0]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0~0 .lut_mask = 16'hFC0A;
defparam \monitor_logic|sled_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0~1 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~1_combout  = (\monitor_logic|sled_inst|Mux0~0_combout  & ((\cpu_inst|cpu_register_inst|PC [3]) # ((!\monitor_logic|display_value[15]~0_combout )))) # (!\monitor_logic|sled_inst|Mux0~0_combout  & 
// (((\monitor_logic|display_value[15]~0_combout  & \cpu_inst|cpu_register_inst|PC [7]))))

	.dataa(\cpu_inst|cpu_register_inst|PC [3]),
	.datab(\monitor_logic|sled_inst|Mux0~0_combout ),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\cpu_inst|cpu_register_inst|PC [7]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0~1 .lut_mask = 16'hBC8C;
defparam \monitor_logic|sled_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \monitor_logic|sled_inst|Mux0~3 (
// Equation(s):
// \monitor_logic|sled_inst|Mux0~3_combout  = (\monitor_logic|sled_inst|digit_idx [1] & (((\monitor_logic|sled_inst|Mux0~1_combout )))) # (!\monitor_logic|sled_inst|digit_idx [1] & (\monitor_logic|sled_inst|Mux0~2_combout  & 
// (\monitor_logic|display_value[15]~0_combout )))

	.dataa(\monitor_logic|sled_inst|Mux0~2_combout ),
	.datab(\monitor_logic|sled_inst|digit_idx [1]),
	.datac(\monitor_logic|display_value[15]~0_combout ),
	.datad(\monitor_logic|sled_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Mux0~3 .lut_mask = 16'hEC20;
defparam \monitor_logic|sled_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~0 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~0_combout  = (\monitor_logic|sled_inst|Mux1~3_combout  & (!\monitor_logic|sled_inst|Mux2~3_combout  & (\monitor_logic|sled_inst|Mux3~3_combout  $ (!\monitor_logic|sled_inst|Mux0~3_combout )))) # 
// (!\monitor_logic|sled_inst|Mux1~3_combout  & (\monitor_logic|sled_inst|Mux3~3_combout  & (\monitor_logic|sled_inst|Mux2~3_combout  $ (!\monitor_logic|sled_inst|Mux0~3_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux1~3_combout ),
	.datab(\monitor_logic|sled_inst|Mux2~3_combout ),
	.datac(\monitor_logic|sled_inst|Mux3~3_combout ),
	.datad(\monitor_logic|sled_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~0 .lut_mask = 16'h6012;
defparam \monitor_logic|sled_inst|seg_map~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~1 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~1_combout  = (\monitor_logic|sled_inst|Mux2~3_combout  & ((\monitor_logic|sled_inst|Mux3~3_combout  & ((\monitor_logic|sled_inst|Mux0~3_combout ))) # (!\monitor_logic|sled_inst|Mux3~3_combout  & 
// (\monitor_logic|sled_inst|Mux1~3_combout )))) # (!\monitor_logic|sled_inst|Mux2~3_combout  & (\monitor_logic|sled_inst|Mux1~3_combout  & (\monitor_logic|sled_inst|Mux3~3_combout  $ (\monitor_logic|sled_inst|Mux0~3_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux1~3_combout ),
	.datab(\monitor_logic|sled_inst|Mux2~3_combout ),
	.datac(\monitor_logic|sled_inst|Mux3~3_combout ),
	.datad(\monitor_logic|sled_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~1 .lut_mask = 16'hCA28;
defparam \monitor_logic|sled_inst|seg_map~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~2 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~2_combout  = (\monitor_logic|sled_inst|Mux1~3_combout  & (\monitor_logic|sled_inst|Mux0~3_combout  & ((\monitor_logic|sled_inst|Mux2~3_combout ) # (!\monitor_logic|sled_inst|Mux3~3_combout )))) # 
// (!\monitor_logic|sled_inst|Mux1~3_combout  & (\monitor_logic|sled_inst|Mux2~3_combout  & (!\monitor_logic|sled_inst|Mux3~3_combout  & !\monitor_logic|sled_inst|Mux0~3_combout )))

	.dataa(\monitor_logic|sled_inst|Mux1~3_combout ),
	.datab(\monitor_logic|sled_inst|Mux2~3_combout ),
	.datac(\monitor_logic|sled_inst|Mux3~3_combout ),
	.datad(\monitor_logic|sled_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~2 .lut_mask = 16'h8A04;
defparam \monitor_logic|sled_inst|seg_map~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~3 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~3_combout  = (\monitor_logic|sled_inst|Mux2~3_combout  & ((\monitor_logic|sled_inst|Mux1~3_combout  & (\monitor_logic|sled_inst|Mux3~3_combout )) # (!\monitor_logic|sled_inst|Mux1~3_combout  & 
// (!\monitor_logic|sled_inst|Mux3~3_combout  & \monitor_logic|sled_inst|Mux0~3_combout )))) # (!\monitor_logic|sled_inst|Mux2~3_combout  & (!\monitor_logic|sled_inst|Mux0~3_combout  & (\monitor_logic|sled_inst|Mux1~3_combout  $ 
// (\monitor_logic|sled_inst|Mux3~3_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux1~3_combout ),
	.datab(\monitor_logic|sled_inst|Mux2~3_combout ),
	.datac(\monitor_logic|sled_inst|Mux3~3_combout ),
	.datad(\monitor_logic|sled_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~3 .lut_mask = 16'h8492;
defparam \monitor_logic|sled_inst|seg_map~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~4 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~4_combout  = (\monitor_logic|sled_inst|Mux2~3_combout  & (((\monitor_logic|sled_inst|Mux3~3_combout  & !\monitor_logic|sled_inst|Mux0~3_combout )))) # (!\monitor_logic|sled_inst|Mux2~3_combout  & 
// ((\monitor_logic|sled_inst|Mux1~3_combout  & ((!\monitor_logic|sled_inst|Mux0~3_combout ))) # (!\monitor_logic|sled_inst|Mux1~3_combout  & (\monitor_logic|sled_inst|Mux3~3_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux1~3_combout ),
	.datab(\monitor_logic|sled_inst|Mux2~3_combout ),
	.datac(\monitor_logic|sled_inst|Mux3~3_combout ),
	.datad(\monitor_logic|sled_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~4_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~4 .lut_mask = 16'h10F2;
defparam \monitor_logic|sled_inst|seg_map~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~5 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~5_combout  = (\monitor_logic|sled_inst|Mux1~3_combout  & (\monitor_logic|sled_inst|Mux3~3_combout  & (\monitor_logic|sled_inst|Mux2~3_combout  $ (\monitor_logic|sled_inst|Mux0~3_combout )))) # 
// (!\monitor_logic|sled_inst|Mux1~3_combout  & (!\monitor_logic|sled_inst|Mux0~3_combout  & ((\monitor_logic|sled_inst|Mux2~3_combout ) # (\monitor_logic|sled_inst|Mux3~3_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux1~3_combout ),
	.datab(\monitor_logic|sled_inst|Mux2~3_combout ),
	.datac(\monitor_logic|sled_inst|Mux3~3_combout ),
	.datad(\monitor_logic|sled_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~5_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~5 .lut_mask = 16'h20D4;
defparam \monitor_logic|sled_inst|seg_map~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
cycloneive_lcell_comb \monitor_logic|sled_inst|seg_map~6 (
// Equation(s):
// \monitor_logic|sled_inst|seg_map~6_combout  = (\monitor_logic|sled_inst|Mux3~3_combout  & ((\monitor_logic|sled_inst|Mux0~3_combout ) # (\monitor_logic|sled_inst|Mux1~3_combout  $ (\monitor_logic|sled_inst|Mux2~3_combout )))) # 
// (!\monitor_logic|sled_inst|Mux3~3_combout  & ((\monitor_logic|sled_inst|Mux2~3_combout ) # (\monitor_logic|sled_inst|Mux1~3_combout  $ (\monitor_logic|sled_inst|Mux0~3_combout ))))

	.dataa(\monitor_logic|sled_inst|Mux1~3_combout ),
	.datab(\monitor_logic|sled_inst|Mux2~3_combout ),
	.datac(\monitor_logic|sled_inst|Mux3~3_combout ),
	.datad(\monitor_logic|sled_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|seg_map~6_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|seg_map~6 .lut_mask = 16'hFD6E;
defparam \monitor_logic|sled_inst|seg_map~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \monitor_logic|sled_inst|Decoder0~0 (
// Equation(s):
// \monitor_logic|sled_inst|Decoder0~0_combout  = (\monitor_logic|sled_inst|digit_idx [0] & \monitor_logic|sled_inst|digit_idx [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(\monitor_logic|sled_inst|digit_idx [1]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Decoder0~0 .lut_mask = 16'hF000;
defparam \monitor_logic|sled_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \monitor_logic|sled_inst|Decoder0~1 (
// Equation(s):
// \monitor_logic|sled_inst|Decoder0~1_combout  = (!\monitor_logic|sled_inst|digit_idx [0] & \monitor_logic|sled_inst|digit_idx [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(\monitor_logic|sled_inst|digit_idx [1]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Decoder0~1 .lut_mask = 16'h0F00;
defparam \monitor_logic|sled_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \monitor_logic|sled_inst|Decoder0~2 (
// Equation(s):
// \monitor_logic|sled_inst|Decoder0~2_combout  = (\monitor_logic|sled_inst|digit_idx [0] & !\monitor_logic|sled_inst|digit_idx [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(\monitor_logic|sled_inst|digit_idx [1]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Decoder0~2 .lut_mask = 16'h00F0;
defparam \monitor_logic|sled_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \monitor_logic|sled_inst|Decoder0~3 (
// Equation(s):
// \monitor_logic|sled_inst|Decoder0~3_combout  = (\monitor_logic|sled_inst|digit_idx [0]) # (\monitor_logic|sled_inst|digit_idx [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\monitor_logic|sled_inst|digit_idx [0]),
	.datad(\monitor_logic|sled_inst|digit_idx [1]),
	.cin(gnd),
	.combout(\monitor_logic|sled_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \monitor_logic|sled_inst|Decoder0~3 .lut_mask = 16'hFFF0;
defparam \monitor_logic|sled_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \btn_n[2]~input (
	.i(btn_n[2]),
	.ibar(gnd),
	.o(\btn_n[2]~input_o ));
// synopsys translate_off
defparam \btn_n[2]~input .bus_hold = "false";
defparam \btn_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \btn_n[3]~input (
	.i(btn_n[3]),
	.ibar(gnd),
	.o(\btn_n[3]~input_o ));
// synopsys translate_off
defparam \btn_n[3]~input .bus_hold = "false";
defparam \btn_n[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign seg[0] = \seg[0]~output_o ;

assign seg[1] = \seg[1]~output_o ;

assign seg[2] = \seg[2]~output_o ;

assign seg[3] = \seg[3]~output_o ;

assign seg[4] = \seg[4]~output_o ;

assign seg[5] = \seg[5]~output_o ;

assign seg[6] = \seg[6]~output_o ;

assign seg[7] = \seg[7]~output_o ;

assign dig[0] = \dig[0]~output_o ;

assign dig[1] = \dig[1]~output_o ;

assign dig[2] = \dig[2]~output_o ;

assign dig[3] = \dig[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
