Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Sep 20 16:22:03 2021
| Host         : aspire-a315-23g running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   130 |
|    Minimum number of control sets                        |   130 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   632 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   130 |
| >= 0 to < 4        |    59 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             299 |           79 |
| No           | No                    | Yes                    |             155 |           50 |
| No           | Yes                   | No                     |             134 |           46 |
| Yes          | No                    | No                     |              89 |           26 |
| Yes          | No                    | Yes                    |             260 |           74 |
| Yes          | Yes                   | No                     |             271 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[3]_LDC_i_1_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  bloco_operacional/sregX_reg[8][4]_LDC_i_1_n_0   |                                                                                                                                                                                                                                                          | bloco_operacional/sregX_reg[8][4]_LDC_i_2_n_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  bloco_operacional/sregX_reg[8][3]_LDC_i_1_n_0   |                                                                                                                                                                                                                                                          | bloco_operacional/sregX_reg[8][3]_LDC_i_2_n_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  bloco_operacional/sregX_reg[8][1]_LDC_i_1_n_0   |                                                                                                                                                                                                                                                          | bloco_operacional/sregX_reg[8][1]_LDC_i_2_n_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  bloco_operacional/sregX_reg[8][0]_LDC_i_1_n_0   |                                                                                                                                                                                                                                                          | bloco_operacional/sregX_reg[8][0]_LDC_i_2_n_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  bloco_operacional/soma_media_reg[5]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | bloco_operacional/soma_media_reg[5]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  bloco_operacional/sregX_reg[8][2]_LDC_i_1_n_0   |                                                                                                                                                                                                                                                          | bloco_operacional/sregX_reg[8][2]_LDC_i_2_n_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  bloco_operacional/soma_media_reg[0]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | bloco_operacional/soma_media_reg[0]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[7]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[7]_LDC_i_1_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[1]_LDC_i_1_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[1]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  bloco_operacional/sregX_reg[8][5]_LDC_i_1_n_0   |                                                                                                                                                                                                                                                          | bloco_operacional/sregX_reg[8][5]_LDC_i_2_n_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[3]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[4]_LDC_i_1_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[6]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[5]_LDC_i_1_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[5]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[0]_LDC_i_1_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[0]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[2]_LDC_i_1_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[2]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[4]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_soma_media                                                                                                                                                                                                                        | bloco_operacional/soma_media_reg[6]_LDC_i_1_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  bloco_operacional/soma_media_reg[2]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | bloco_operacional/soma_media_reg[2]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  bloco_operacional/soma_media_reg[6]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | bloco_operacional/soma_media_reg[6]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  bloco_operacional/sregX_reg[8][6]_LDC_i_1_n_0   |                                                                                                                                                                                                                                                          | bloco_operacional/sregX_reg[8][6]_LDC_i_2_n_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  bloco_operacional/sregX_reg[8][7]_LDC_i_1_n_0   |                                                                                                                                                                                                                                                          | bloco_operacional/sregX_reg[8][7]_LDC_i_2_n_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  bloco_operacional/soma_media_reg[3]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | bloco_operacional/soma_media_reg[3]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  bloco_operacional/soma_media_reg[7]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | bloco_operacional/soma_media_reg[7]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  bloco_operacional/soma_media_reg[1]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | bloco_operacional/soma_media_reg[1]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  bloco_operacional/soma_media_reg[4]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | bloco_operacional/soma_media_reg[4]_LDC_i_2_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | meu_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regx_subtracao                                                                                                                                                                                                                    | bloco_de_controle/clr_soma_media                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  bloco_de_controle/sready                        |                                                                                                                                                                                                                                                          | meu_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0]                                                                                                                                                            |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | meu_vio/inst/DECODER_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_5                                                                                                                                                                            |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_desloc_media                                                                                                                                                                                                                      | bloco_de_controle/clr_soma_media                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | meu_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0]                                                                                                                                                            |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | meu_vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[7]_i_1_n_0                                                                                                                                                                            |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | meu_vio/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_registraX                                                                                                                                                                                                                         | bloco_de_controle/clr_soma_media                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                   | meu_vio/inst/PROBE_OUT_ALL_INST/wr_probe_out[0]                                                                                                                                                                                                          | meu_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][0]_LDC_i_1_n_0                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][6]_LDC_i_1_n_0                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][5]_LDC_i_2_n_0                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][5]_LDC_i_1_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][6]_LDC_i_2_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][4]_LDC_i_2_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][4]_LDC_i_1_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][3]_LDC_i_1_n_0                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][3]_LDC_i_2_n_0                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][2]_LDC_i_2_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][1]_LDC_i_2_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][1]_LDC_i_1_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][0]_LDC_i_2_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][7]_LDC_i_1_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][2]_LDC_i_1_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | bloco_de_controle/load_regX                                                                                                                                                                                                                              | bloco_operacional/sregX_reg[8][7]_LDC_i_2_n_0                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                   | meu_vio/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                | meu_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                   | meu_vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                   | meu_vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                          | meu_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_IBUF_BUFG                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             41 |         2.28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             63 |         2.74 |
|  clk_IBUF_BUFG                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               56 |            236 |         4.21 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


