A simulator of pipelined processors including an LRU cache