<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="level5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_NOIP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_NOIP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_NOIP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_NOIP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_NOIP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_NOIP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_NOIP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_NOIP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_NOIP_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_NOIP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_NOIP_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_NOIP_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_Memory_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PCPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_CPU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_CPU_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_PCPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1433137229" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1433137229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433174482" xil_pn:in_ck="5086615718367082398" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1433174482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_NOIP.v"/>
      <outfile xil_pn:name="Catch_clk.v"/>
      <outfile xil_pn:name="Clock.v"/>
      <outfile xil_pn:name="Data_Memory.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="PCPU.v"/>
      <outfile xil_pn:name="Test_CPU.v"/>
      <outfile xil_pn:name="Test_PCPU.v"/>
      <outfile xil_pn:name="VGA.v"/>
      <outfile xil_pn:name="VGA_Print.v"/>
      <outfile xil_pn:name="VGA_SYNC.v"/>
      <outfile xil_pn:name="bit_map.v"/>
      <outfile xil_pn:name="line_map.v"/>
    </transform>
    <transform xil_pn:end_ts="1433174281" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3397888821445005762" xil_pn:start_ts="1433174281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433174281" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1854250511573007876" xil_pn:start_ts="1433174281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433137229" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5218393459185970591" xil_pn:start_ts="1433137229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433174482" xil_pn:in_ck="5086615718367082398" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1433174482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_NOIP.v"/>
      <outfile xil_pn:name="Catch_clk.v"/>
      <outfile xil_pn:name="Clock.v"/>
      <outfile xil_pn:name="Data_Memory.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="PCPU.v"/>
      <outfile xil_pn:name="Test_CPU.v"/>
      <outfile xil_pn:name="Test_PCPU.v"/>
      <outfile xil_pn:name="VGA.v"/>
      <outfile xil_pn:name="VGA_Print.v"/>
      <outfile xil_pn:name="VGA_SYNC.v"/>
      <outfile xil_pn:name="bit_map.v"/>
      <outfile xil_pn:name="line_map.v"/>
    </transform>
    <transform xil_pn:end_ts="1433174499" xil_pn:in_ck="5086615718367082398" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8349865946506341083" xil_pn:start_ts="1433174482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_CPU_beh.prj"/>
      <outfile xil_pn:name="Test_CPU_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1433174500" xil_pn:in_ck="703518125872199920" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3144103718462393938" xil_pn:start_ts="1433174499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_CPU_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1433159465" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1433159465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433159465" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4335002330332533938" xil_pn:start_ts="1433159465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433159465" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5218393459185970591" xil_pn:start_ts="1433159465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433159465" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1433159465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433159465" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4219699653414816076" xil_pn:start_ts="1433159465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433159465" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1433159465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433159465" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3275175344109146261" xil_pn:start_ts="1433159465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433159696" xil_pn:in_ck="-6806616637779348264" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8730985447860305168" xil_pn:start_ts="1433159465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="CPU_NOIP.lso"/>
      <outfile xil_pn:name="CPU_NOIP.ngc"/>
      <outfile xil_pn:name="CPU_NOIP.ngr"/>
      <outfile xil_pn:name="CPU_NOIP.prj"/>
      <outfile xil_pn:name="CPU_NOIP.stx"/>
      <outfile xil_pn:name="CPU_NOIP.syr"/>
      <outfile xil_pn:name="CPU_NOIP.xst"/>
      <outfile xil_pn:name="CPU_NOIP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
