Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1314
design__instance__area,11125.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,2
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,9
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005558726261369884
power__switching__total,0.00036556817940436304
power__leakage__total,1.4326657193919345E-8
power__total,0.0009214550955221057
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.41691182242115443
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.35527934377823783
timing__hold__ws__corner:nom_tt_025C_1v80,0.19919333413195378
timing__setup__ws__corner:nom_tt_025C_1v80,3.496508959111484
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.325007
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,5.110501
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,30
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,9
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.519674984420795
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.42851065575435826
timing__hold__ws__corner:nom_ss_100C_1v60,0.5987174259167584
timing__setup__ws__corner:nom_ss_100C_1v60,0.5168274843267036
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.878784
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.516827
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,9
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.37464785112441723
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3290496579458276
timing__hold__ws__corner:nom_ff_n40C_1v95,0.040430659964324094
timing__setup__ws__corner:nom_ff_n40C_1v95,4.31640690962862
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111877
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.790379
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,39
design__max_fanout_violation__count,9
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.36075674024743987
clock__skew__worst_setup,0.3196775989960919
timing__hold__ws,0.03674466390717025
timing__setup__ws,0.44747673499830526
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109464
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.447477
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1314
design__instance__area__stdcell,11125.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.674556
design__instance__utilization__stdcell,0.674556
design__instance__count__class:buffer,4
design__instance__count__class:inverter,34
design__instance__count__class:sequential_cell,157
design__instance__count__class:multi_input_combinational_cell,617
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,794
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,27761.7
design__violations,0
design__instance__count__class:timing_repair_buffer,100
design__instance__count__class:clock_buffer,63
design__instance__count__class:clock_inverter,98
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,56
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,16
design__instance__count__class:antenna_cell,16
route__net,1064
route__net__special,2
route__drc_errors__iter:1,1222
route__wirelength__iter:1,35808
route__drc_errors__iter:2,914
route__wirelength__iter:2,35189
route__drc_errors__iter:3,897
route__wirelength__iter:3,34993
route__drc_errors__iter:4,433
route__wirelength__iter:4,35090
route__drc_errors__iter:5,321
route__wirelength__iter:5,35051
route__drc_errors__iter:6,127
route__wirelength__iter:6,35052
route__drc_errors__iter:7,73
route__wirelength__iter:7,35000
route__drc_errors__iter:8,57
route__wirelength__iter:8,35012
route__drc_errors__iter:9,57
route__wirelength__iter:9,35012
route__drc_errors__iter:10,57
route__wirelength__iter:10,35012
route__drc_errors__iter:11,12
route__wirelength__iter:11,34995
route__drc_errors__iter:12,0
route__wirelength__iter:12,34996
route__drc_errors,0
route__wirelength,34996
route__vias,8388
route__vias__singlecut,8388
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,301.265
timing__unannotated_net__count__corner:nom_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,2
design__max_fanout_violation__count__corner:min_tt_025C_1v80,9
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3989910459400309
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3433937398296629
timing__hold__ws__corner:min_tt_025C_1v80,0.19437102477695897
timing__setup__ws__corner:min_tt_025C_1v80,3.538705428846415
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.320957
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,5.148461
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,14
design__max_fanout_violation__count__corner:min_ss_100C_1v60,9
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.4910711976053821
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.4161000828337422
timing__hold__ws__corner:min_ss_100C_1v60,0.5903326883307453
timing__setup__ws__corner:min_ss_100C_1v60,0.5770726282388121
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.872307
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.577073
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,9
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.36075674024743987
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3196775989960919
timing__hold__ws__corner:min_ff_n40C_1v95,0.03674466390717025
timing__setup__ws__corner:min_ff_n40C_1v95,4.344902338673765
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109464
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,6.816936
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,4
design__max_fanout_violation__count__corner:max_tt_025C_1v80,9
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4320978974706787
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.36549606042899685
timing__hold__ws__corner:max_tt_025C_1v80,0.20636859472073393
timing__setup__ws__corner:max_tt_025C_1v80,3.455259287598731
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.328359
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,5.067539
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,46
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,39
design__max_fanout_violation__count__corner:max_ss_100C_1v60,9
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5436451442895843
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.4373514729717862
timing__hold__ws__corner:max_ss_100C_1v60,0.6106336720216795
timing__setup__ws__corner:max_ss_100C_1v60,0.44747673499830526
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.885182
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.447477
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,46
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,2
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,9
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.385062631568371
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.335774945130001
timing__hold__ws__corner:max_ff_n40C_1v95,0.045882188236320745
timing__setup__ws__corner:max_ff_n40C_1v95,4.288161946904915
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114508
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.758627
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,46
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,46
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000746309
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000803322
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000151805
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000803322
design_powergrid__voltage__worst,0.0000803322
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000803322
design_powergrid__drop__worst__net:VPWR,0.0000746309
design_powergrid__voltage__worst__net:VGND,0.0000803322
design_powergrid__drop__worst__net:VGND,0.0000803322
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001520000000000000015920424700777147108965436927974224090576171875
ir__drop__worst,0.00007459999999999999725948385265184015224804170429706573486328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
